<stg><name>neural_network_Pipeline_VITIS_LOOP_68_3</name>


<trans_list>

<trans id="1019" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:1 %zext_ln73_40_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_40

]]></Node>
<StgValue><ssdm name="zext_ln73_40_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:2 %conv_i86_62_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_62_cast

]]></Node>
<StgValue><ssdm name="conv_i86_62_cast_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:3 %zext_ln73_39_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_39

]]></Node>
<StgValue><ssdm name="zext_ln73_39_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:4 %conv_i86_59_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_59_cast

]]></Node>
<StgValue><ssdm name="conv_i86_59_cast_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:5 %zext_ln73_38_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_38

]]></Node>
<StgValue><ssdm name="zext_ln73_38_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:6 %zext_ln73_37_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_37

]]></Node>
<StgValue><ssdm name="zext_ln73_37_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:7 %zext_ln73_36_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_36

]]></Node>
<StgValue><ssdm name="zext_ln73_36_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:8 %conv_i86_55_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_55_cast

]]></Node>
<StgValue><ssdm name="conv_i86_55_cast_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:9 %conv_i86_54_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_54_cast

]]></Node>
<StgValue><ssdm name="conv_i86_54_cast_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:10 %zext_ln73_35_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_35

]]></Node>
<StgValue><ssdm name="zext_ln73_35_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:11 %zext_ln73_34_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_34

]]></Node>
<StgValue><ssdm name="zext_ln73_34_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:12 %zext_ln73_33_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_33

]]></Node>
<StgValue><ssdm name="zext_ln73_33_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:13 %conv_i86_50_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_50_cast

]]></Node>
<StgValue><ssdm name="conv_i86_50_cast_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:14 %conv_i86_49_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_49_cast

]]></Node>
<StgValue><ssdm name="conv_i86_49_cast_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:15 %conv_i86_48_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_48_cast

]]></Node>
<StgValue><ssdm name="conv_i86_48_cast_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:16 %conv_i86_46_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_46_cast

]]></Node>
<StgValue><ssdm name="conv_i86_46_cast_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:17 %zext_ln73_32_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_32

]]></Node>
<StgValue><ssdm name="zext_ln73_32_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:18 %zext_ln73_31_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_31

]]></Node>
<StgValue><ssdm name="zext_ln73_31_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:19 %zext_ln73_30_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_30

]]></Node>
<StgValue><ssdm name="zext_ln73_30_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:20 %zext_ln73_29_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_29

]]></Node>
<StgValue><ssdm name="zext_ln73_29_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:21 %zext_ln73_28_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_28

]]></Node>
<StgValue><ssdm name="zext_ln73_28_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:22 %zext_ln73_27_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_27

]]></Node>
<StgValue><ssdm name="zext_ln73_27_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:23 %zext_ln73_26_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_26

]]></Node>
<StgValue><ssdm name="zext_ln73_26_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:24 %conv_i86_38_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_38_cast

]]></Node>
<StgValue><ssdm name="conv_i86_38_cast_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:25 %zext_ln73_25_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_25

]]></Node>
<StgValue><ssdm name="zext_ln73_25_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:26 %zext_ln73_24_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_24

]]></Node>
<StgValue><ssdm name="zext_ln73_24_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:27 %zext_ln73_23_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_23

]]></Node>
<StgValue><ssdm name="zext_ln73_23_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:28 %zext_ln73_22_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_22

]]></Node>
<StgValue><ssdm name="zext_ln73_22_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:29 %zext_ln73_21_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_21

]]></Node>
<StgValue><ssdm name="zext_ln73_21_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:30 %zext_ln73_20_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_20

]]></Node>
<StgValue><ssdm name="zext_ln73_20_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:31 %conv_i86_31_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_31_cast

]]></Node>
<StgValue><ssdm name="conv_i86_31_cast_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:32 %zext_ln73_19_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_19

]]></Node>
<StgValue><ssdm name="zext_ln73_19_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:33 %zext_ln73_18_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_18

]]></Node>
<StgValue><ssdm name="zext_ln73_18_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:34 %conv_i86_28_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_28_cast

]]></Node>
<StgValue><ssdm name="conv_i86_28_cast_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:35 %conv_i86_27_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_27_cast

]]></Node>
<StgValue><ssdm name="conv_i86_27_cast_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:36 %zext_ln73_17_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_17

]]></Node>
<StgValue><ssdm name="zext_ln73_17_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:37 %zext_ln73_16_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_16

]]></Node>
<StgValue><ssdm name="zext_ln73_16_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:38 %zext_ln73_15_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_15

]]></Node>
<StgValue><ssdm name="zext_ln73_15_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:39 %conv_i86_22_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_22_cast

]]></Node>
<StgValue><ssdm name="conv_i86_22_cast_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:40 %zext_ln73_14_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_14

]]></Node>
<StgValue><ssdm name="zext_ln73_14_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:41 %zext_ln73_13_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_13

]]></Node>
<StgValue><ssdm name="zext_ln73_13_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:42 %zext_ln73_12_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_12

]]></Node>
<StgValue><ssdm name="zext_ln73_12_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:43 %zext_ln73_11_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_11

]]></Node>
<StgValue><ssdm name="zext_ln73_11_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:44 %zext_ln73_10_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_10

]]></Node>
<StgValue><ssdm name="zext_ln73_10_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:45 %zext_ln73_9_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_9

]]></Node>
<StgValue><ssdm name="zext_ln73_9_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:46 %zext_ln73_8_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_8

]]></Node>
<StgValue><ssdm name="zext_ln73_8_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:47 %zext_ln73_7_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_7

]]></Node>
<StgValue><ssdm name="zext_ln73_7_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:48 %zext_ln73_6_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_6

]]></Node>
<StgValue><ssdm name="zext_ln73_6_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:49 %zext_ln73_5_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_5

]]></Node>
<StgValue><ssdm name="zext_ln73_5_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:50 %zext_ln73_4_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_4

]]></Node>
<StgValue><ssdm name="zext_ln73_4_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:51 %conv_i86_6_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_6_cast

]]></Node>
<StgValue><ssdm name="conv_i86_6_cast_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:52 %conv_i86_5_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_5_cast

]]></Node>
<StgValue><ssdm name="conv_i86_5_cast_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:53 %zext_ln73_3_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_3

]]></Node>
<StgValue><ssdm name="zext_ln73_3_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:54 %zext_ln73_2_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_2

]]></Node>
<StgValue><ssdm name="zext_ln73_2_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:55 %zext_ln73_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="zext_ln73_1_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:56 %conv_i86_1_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_1_cast

]]></Node>
<StgValue><ssdm name="conv_i86_1_cast_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:57 %zext_ln73_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:58 %zext_ln73_40_cast = zext i15 %zext_ln73_40_read

]]></Node>
<StgValue><ssdm name="zext_ln73_40_cast"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="20" op_0_bw="15">
<![CDATA[
newFuncRoot:59 %conv_i86_62_cast_cast = zext i15 %conv_i86_62_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_62_cast_cast"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:60 %zext_ln73_39_cast = zext i15 %zext_ln73_39_read

]]></Node>
<StgValue><ssdm name="zext_ln73_39_cast"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="20" op_0_bw="15">
<![CDATA[
newFuncRoot:61 %conv_i86_59_cast_cast = zext i15 %conv_i86_59_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_59_cast_cast"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:62 %zext_ln73_38_cast = zext i15 %zext_ln73_38_read

]]></Node>
<StgValue><ssdm name="zext_ln73_38_cast"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:63 %zext_ln73_37_cast = zext i15 %zext_ln73_37_read

]]></Node>
<StgValue><ssdm name="zext_ln73_37_cast"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:64 %zext_ln73_36_cast = zext i15 %zext_ln73_36_read

]]></Node>
<StgValue><ssdm name="zext_ln73_36_cast"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="22" op_0_bw="15">
<![CDATA[
newFuncRoot:65 %conv_i86_55_cast_cast = zext i15 %conv_i86_55_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_55_cast_cast"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="23" op_0_bw="15">
<![CDATA[
newFuncRoot:66 %conv_i86_54_cast_cast = zext i15 %conv_i86_54_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_54_cast_cast"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:67 %zext_ln73_35_cast = zext i15 %zext_ln73_35_read

]]></Node>
<StgValue><ssdm name="zext_ln73_35_cast"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:68 %zext_ln73_34_cast = zext i15 %zext_ln73_34_read

]]></Node>
<StgValue><ssdm name="zext_ln73_34_cast"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:69 %zext_ln73_33_cast = zext i15 %zext_ln73_33_read

]]></Node>
<StgValue><ssdm name="zext_ln73_33_cast"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="22" op_0_bw="15">
<![CDATA[
newFuncRoot:70 %conv_i86_50_cast_cast = zext i15 %conv_i86_50_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_50_cast_cast"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="23" op_0_bw="15">
<![CDATA[
newFuncRoot:71 %conv_i86_49_cast_cast = zext i15 %conv_i86_49_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_49_cast_cast"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:72 %conv_i86_48_cast_cast = zext i15 %conv_i86_48_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_48_cast_cast"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:73 %conv_i86_46_cast_cast = zext i15 %conv_i86_46_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_46_cast_cast"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:74 %zext_ln73_32_cast = zext i15 %zext_ln73_32_read

]]></Node>
<StgValue><ssdm name="zext_ln73_32_cast"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:75 %zext_ln73_31_cast = zext i15 %zext_ln73_31_read

]]></Node>
<StgValue><ssdm name="zext_ln73_31_cast"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:76 %zext_ln73_30_cast = zext i15 %zext_ln73_30_read

]]></Node>
<StgValue><ssdm name="zext_ln73_30_cast"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:77 %zext_ln73_29_cast = zext i15 %zext_ln73_29_read

]]></Node>
<StgValue><ssdm name="zext_ln73_29_cast"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:78 %zext_ln73_28_cast = zext i15 %zext_ln73_28_read

]]></Node>
<StgValue><ssdm name="zext_ln73_28_cast"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:79 %zext_ln73_27_cast = zext i15 %zext_ln73_27_read

]]></Node>
<StgValue><ssdm name="zext_ln73_27_cast"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:80 %zext_ln73_26_cast = zext i15 %zext_ln73_26_read

]]></Node>
<StgValue><ssdm name="zext_ln73_26_cast"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="20" op_0_bw="15">
<![CDATA[
newFuncRoot:81 %conv_i86_38_cast_cast = zext i15 %conv_i86_38_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_38_cast_cast"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:82 %zext_ln73_25_cast = zext i15 %zext_ln73_25_read

]]></Node>
<StgValue><ssdm name="zext_ln73_25_cast"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:83 %zext_ln73_24_cast = zext i15 %zext_ln73_24_read

]]></Node>
<StgValue><ssdm name="zext_ln73_24_cast"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:84 %zext_ln73_23_cast = zext i15 %zext_ln73_23_read

]]></Node>
<StgValue><ssdm name="zext_ln73_23_cast"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:85 %zext_ln73_22_cast = zext i15 %zext_ln73_22_read

]]></Node>
<StgValue><ssdm name="zext_ln73_22_cast"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:86 %zext_ln73_21_cast = zext i15 %zext_ln73_21_read

]]></Node>
<StgValue><ssdm name="zext_ln73_21_cast"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:87 %zext_ln73_20_cast = zext i15 %zext_ln73_20_read

]]></Node>
<StgValue><ssdm name="zext_ln73_20_cast"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="23" op_0_bw="15">
<![CDATA[
newFuncRoot:88 %conv_i86_31_cast_cast = zext i15 %conv_i86_31_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_31_cast_cast"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:89 %zext_ln73_19_cast = zext i15 %zext_ln73_19_read

]]></Node>
<StgValue><ssdm name="zext_ln73_19_cast"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:90 %zext_ln73_18_cast = zext i15 %zext_ln73_18_read

]]></Node>
<StgValue><ssdm name="zext_ln73_18_cast"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="22" op_0_bw="15">
<![CDATA[
newFuncRoot:91 %conv_i86_28_cast_cast = zext i15 %conv_i86_28_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_28_cast_cast"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="23" op_0_bw="15">
<![CDATA[
newFuncRoot:92 %conv_i86_27_cast_cast = zext i15 %conv_i86_27_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_27_cast_cast"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:93 %zext_ln73_17_cast = zext i15 %zext_ln73_17_read

]]></Node>
<StgValue><ssdm name="zext_ln73_17_cast"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:94 %zext_ln73_16_cast = zext i15 %zext_ln73_16_read

]]></Node>
<StgValue><ssdm name="zext_ln73_16_cast"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:95 %zext_ln73_15_cast = zext i15 %zext_ln73_15_read

]]></Node>
<StgValue><ssdm name="zext_ln73_15_cast"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="21" op_0_bw="15">
<![CDATA[
newFuncRoot:96 %conv_i86_22_cast_cast = zext i15 %conv_i86_22_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_22_cast_cast"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:97 %zext_ln73_14_cast = zext i15 %zext_ln73_14_read

]]></Node>
<StgValue><ssdm name="zext_ln73_14_cast"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:98 %zext_ln73_13_cast = zext i15 %zext_ln73_13_read

]]></Node>
<StgValue><ssdm name="zext_ln73_13_cast"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:99 %zext_ln73_12_cast = zext i15 %zext_ln73_12_read

]]></Node>
<StgValue><ssdm name="zext_ln73_12_cast"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:100 %zext_ln73_11_cast = zext i15 %zext_ln73_11_read

]]></Node>
<StgValue><ssdm name="zext_ln73_11_cast"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:101 %zext_ln73_10_cast = zext i15 %zext_ln73_10_read

]]></Node>
<StgValue><ssdm name="zext_ln73_10_cast"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:102 %zext_ln73_9_cast = zext i15 %zext_ln73_9_read

]]></Node>
<StgValue><ssdm name="zext_ln73_9_cast"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:103 %zext_ln73_8_cast = zext i15 %zext_ln73_8_read

]]></Node>
<StgValue><ssdm name="zext_ln73_8_cast"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:104 %zext_ln73_7_cast = zext i15 %zext_ln73_7_read

]]></Node>
<StgValue><ssdm name="zext_ln73_7_cast"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:105 %zext_ln73_6_cast = zext i15 %zext_ln73_6_read

]]></Node>
<StgValue><ssdm name="zext_ln73_6_cast"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:106 %zext_ln73_5_cast = zext i15 %zext_ln73_5_read

]]></Node>
<StgValue><ssdm name="zext_ln73_5_cast"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:107 %zext_ln73_4_cast = zext i15 %zext_ln73_4_read

]]></Node>
<StgValue><ssdm name="zext_ln73_4_cast"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:108 %conv_i86_6_cast_cast = zext i15 %conv_i86_6_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_6_cast_cast"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="23" op_0_bw="15">
<![CDATA[
newFuncRoot:109 %conv_i86_5_cast_cast = zext i15 %conv_i86_5_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_5_cast_cast"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:110 %zext_ln73_3_cast = zext i15 %zext_ln73_3_read

]]></Node>
<StgValue><ssdm name="zext_ln73_3_cast"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:111 %zext_ln73_2_cast = zext i15 %zext_ln73_2_read

]]></Node>
<StgValue><ssdm name="zext_ln73_2_cast"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:112 %zext_ln73_1_cast = zext i15 %zext_ln73_1_read

]]></Node>
<StgValue><ssdm name="zext_ln73_1_cast"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="22" op_0_bw="15">
<![CDATA[
newFuncRoot:113 %conv_i86_1_cast_cast = zext i15 %conv_i86_1_cast_read

]]></Node>
<StgValue><ssdm name="conv_i86_1_cast_cast"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:114 %zext_ln73_cast = zext i15 %zext_ln73_read

]]></Node>
<StgValue><ssdm name="zext_ln73_cast"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:115 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_bias, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:116 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:117 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %layer2_weights_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:118 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:119 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:120 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:121 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %layer2_weights_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:122 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:123 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:124 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:125 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:126 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:127 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:128 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:129 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:130 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_16, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:131 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_18, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:132 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_20, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:133 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_21, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:134 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %layer2_weights_22, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:135 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_23, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:136 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_25, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:137 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_26, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:138 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %layer2_weights_27, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:139 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %layer2_weights_28, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:140 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_29, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:141 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_30, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:142 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %layer2_weights_31, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:143 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_32, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:144 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_33, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:145 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_34, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:146 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_35, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:147 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_36, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:148 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %layer2_weights_37, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:149 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %layer2_weights_38, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:150 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_39, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:151 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_40, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:152 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_41, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:153 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_42, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:154 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_43, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:155 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_44, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:156 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_45, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:157 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %layer2_weights_46, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:158 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %layer2_weights_48, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:159 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %layer2_weights_49, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:160 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %layer2_weights_50, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:161 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_51, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:162 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_52, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:163 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_53, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:164 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %layer2_weights_54, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:165 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %layer2_weights_55, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:166 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_56, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:167 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_57, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:168 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_58, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:169 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i4 %layer2_weights_59, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:170 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_61, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:171 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %layer2_weights_62, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:172 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_63, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:173 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:174 %br_ln0 = br void %for.body31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body31:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body31:1 %icmp_ln68 = icmp_eq  i4 %i_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body31:2 %add_ln68 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body31:3 %br_ln68 = br i1 %icmp_ln68, void %for.body31.split, void %for.end56.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="4">
<![CDATA[
for.body31.split:0 %zext_ln68 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:4 %layer2_weights_0_addr = getelementptr i11 %layer2_weights_0, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_0_addr"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:5 %layer2_weights_0_load = load i4 %layer2_weights_0_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_0_load"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:8 %layer2_weights_1_addr = getelementptr i7 %layer2_weights_1, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_1_addr"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="4">
<![CDATA[
for.body31.split:9 %layer2_weights_1_load = load i4 %layer2_weights_1_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_1_load"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body31.split:424 %store_ln68 = store i4 %add_ln68, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="248" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:5 %layer2_weights_0_load = load i4 %layer2_weights_0_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_0_load"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="4">
<![CDATA[
for.body31.split:9 %layer2_weights_1_load = load i4 %layer2_weights_1_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_1_load"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="22" op_0_bw="7">
<![CDATA[
for.body31.split:10 %sext_ln73_1 = sext i7 %layer2_weights_1_load

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body31.split:11 %mul_ln73_1 = mul i22 %sext_ln73_1, i22 %conv_i86_1_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:16 %layer2_weights_2_addr = getelementptr i10 %layer2_weights_2, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_2_addr"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:17 %layer2_weights_2_load = load i4 %layer2_weights_2_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_2_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:6 %sext_ln73 = sext i11 %layer2_weights_0_load

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:7 %mul_ln73 = mul i24 %sext_ln73, i24 %zext_ln73_cast

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body31.split:11 %mul_ln73_1 = mul i22 %sext_ln73_1, i22 %conv_i86_1_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:12 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln73, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:17 %layer2_weights_2_load = load i4 %layer2_weights_2_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_2_load"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="10">
<![CDATA[
for.body31.split:18 %sext_ln73_3 = sext i10 %layer2_weights_2_load

]]></Node>
<StgValue><ssdm name="sext_ln73_3"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:19 %mul_ln73_2 = mul i24 %sext_ln73_3, i24 %zext_ln73_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:23 %layer2_weights_3_addr = getelementptr i11 %layer2_weights_3, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_3_addr"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:24 %layer2_weights_3_load = load i4 %layer2_weights_3_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_3_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="263" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body31.split:11 %mul_ln73_1 = mul i22 %sext_ln73_1, i22 %conv_i86_1_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:13 %shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="22">
<![CDATA[
for.body31.split:14 %sext_ln73_2 = sext i22 %mul_ln73_1

]]></Node>
<StgValue><ssdm name="sext_ln73_2"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:15 %add_ln73 = add i24 %shl_ln1, i24 %sext_ln73_2

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:19 %mul_ln73_2 = mul i24 %sext_ln73_3, i24 %zext_ln73_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:24 %layer2_weights_3_load = load i4 %layer2_weights_3_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_3_load"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:25 %sext_ln73_4 = sext i11 %layer2_weights_3_load

]]></Node>
<StgValue><ssdm name="sext_ln73_4"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:26 %mul_ln73_3 = mul i24 %sext_ln73_4, i24 %zext_ln73_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_3"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:30 %layer2_weights_4_addr = getelementptr i10 %layer2_weights_4, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_4_addr"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:31 %layer2_weights_4_load = load i4 %layer2_weights_4_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_4_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="273" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:15 %add_ln73 = add i24 %shl_ln1, i24 %sext_ln73_2

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:19 %mul_ln73_2 = mul i24 %sext_ln73_3, i24 %zext_ln73_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:20 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:21 %shl_ln73_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_1"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:22 %add_ln73_1 = add i24 %shl_ln73_1, i24 %mul_ln73_2

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:26 %mul_ln73_3 = mul i24 %sext_ln73_4, i24 %zext_ln73_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_3"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:31 %layer2_weights_4_load = load i4 %layer2_weights_4_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_4_load"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="10">
<![CDATA[
for.body31.split:32 %sext_ln73_5 = sext i10 %layer2_weights_4_load

]]></Node>
<StgValue><ssdm name="sext_ln73_5"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:33 %mul_ln73_4 = mul i24 %sext_ln73_5, i24 %zext_ln73_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_4"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:37 %layer2_weights_5_addr = getelementptr i8 %layer2_weights_5, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_5_addr"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="4">
<![CDATA[
for.body31.split:38 %layer2_weights_5_load = load i4 %layer2_weights_5_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_5_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="284" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:22 %add_ln73_1 = add i24 %shl_ln73_1, i24 %mul_ln73_2

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:26 %mul_ln73_3 = mul i24 %sext_ln73_4, i24 %zext_ln73_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_3"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:27 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:28 %shl_ln73_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_2"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:29 %add_ln73_2 = add i24 %shl_ln73_2, i24 %mul_ln73_3

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:33 %mul_ln73_4 = mul i24 %sext_ln73_5, i24 %zext_ln73_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_4"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="4">
<![CDATA[
for.body31.split:38 %layer2_weights_5_load = load i4 %layer2_weights_5_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_5_load"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="23" op_0_bw="8">
<![CDATA[
for.body31.split:39 %sext_ln73_6 = sext i8 %layer2_weights_5_load

]]></Node>
<StgValue><ssdm name="sext_ln73_6"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body31.split:40 %mul_ln73_5 = mul i23 %sext_ln73_6, i23 %conv_i86_5_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_5"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:45 %layer2_weights_6_addr = getelementptr i9 %layer2_weights_6, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_6_addr"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="4">
<![CDATA[
for.body31.split:46 %layer2_weights_6_load = load i4 %layer2_weights_6_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_6_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="295" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:29 %add_ln73_2 = add i24 %shl_ln73_2, i24 %mul_ln73_3

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:33 %mul_ln73_4 = mul i24 %sext_ln73_5, i24 %zext_ln73_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_4"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:34 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:35 %shl_ln73_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_3"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:36 %add_ln73_3 = add i24 %shl_ln73_3, i24 %mul_ln73_4

]]></Node>
<StgValue><ssdm name="add_ln73_3"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body31.split:40 %mul_ln73_5 = mul i23 %sext_ln73_6, i23 %conv_i86_5_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_5"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="4">
<![CDATA[
for.body31.split:46 %layer2_weights_6_load = load i4 %layer2_weights_6_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_6_load"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="9">
<![CDATA[
for.body31.split:47 %sext_ln73_8 = sext i9 %layer2_weights_6_load

]]></Node>
<StgValue><ssdm name="sext_ln73_8"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:48 %mul_ln73_6 = mul i24 %sext_ln73_8, i24 %conv_i86_6_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_6"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:52 %layer2_weights_7_addr = getelementptr i11 %layer2_weights_7, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_7_addr"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:53 %layer2_weights_7_load = load i4 %layer2_weights_7_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_7_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="306" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:36 %add_ln73_3 = add i24 %shl_ln73_3, i24 %mul_ln73_4

]]></Node>
<StgValue><ssdm name="add_ln73_3"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body31.split:40 %mul_ln73_5 = mul i23 %sext_ln73_6, i23 %conv_i86_5_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_5"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:41 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:42 %shl_ln73_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_4"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="23">
<![CDATA[
for.body31.split:43 %sext_ln73_7 = sext i23 %mul_ln73_5

]]></Node>
<StgValue><ssdm name="sext_ln73_7"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:44 %add_ln73_4 = add i24 %shl_ln73_4, i24 %sext_ln73_7

]]></Node>
<StgValue><ssdm name="add_ln73_4"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:48 %mul_ln73_6 = mul i24 %sext_ln73_8, i24 %conv_i86_6_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_6"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:53 %layer2_weights_7_load = load i4 %layer2_weights_7_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_7_load"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:54 %sext_ln73_9 = sext i11 %layer2_weights_7_load

]]></Node>
<StgValue><ssdm name="sext_ln73_9"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:55 %mul_ln73_7 = mul i24 %sext_ln73_9, i24 %zext_ln73_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_7"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:59 %layer2_weights_8_addr = getelementptr i11 %layer2_weights_8, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_8_addr"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:60 %layer2_weights_8_load = load i4 %layer2_weights_8_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_8_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="318" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:44 %add_ln73_4 = add i24 %shl_ln73_4, i24 %sext_ln73_7

]]></Node>
<StgValue><ssdm name="add_ln73_4"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:48 %mul_ln73_6 = mul i24 %sext_ln73_8, i24 %conv_i86_6_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_6"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:49 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_4, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:50 %shl_ln73_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_5"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:51 %add_ln73_5 = add i24 %shl_ln73_5, i24 %mul_ln73_6

]]></Node>
<StgValue><ssdm name="add_ln73_5"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:55 %mul_ln73_7 = mul i24 %sext_ln73_9, i24 %zext_ln73_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_7"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:60 %layer2_weights_8_load = load i4 %layer2_weights_8_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_8_load"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:61 %zext_ln73_41 = zext i11 %layer2_weights_8_load

]]></Node>
<StgValue><ssdm name="zext_ln73_41"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:62 %mul_ln73_8 = mul i24 %zext_ln73_41, i24 %zext_ln73_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_8"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:66 %layer2_weights_9_addr = getelementptr i11 %layer2_weights_9, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_9_addr"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:67 %layer2_weights_9_load = load i4 %layer2_weights_9_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_9_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="329" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:51 %add_ln73_5 = add i24 %shl_ln73_5, i24 %mul_ln73_6

]]></Node>
<StgValue><ssdm name="add_ln73_5"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:55 %mul_ln73_7 = mul i24 %sext_ln73_9, i24 %zext_ln73_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_7"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:56 %tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:57 %shl_ln73_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_6"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:58 %add_ln73_6 = add i24 %shl_ln73_6, i24 %mul_ln73_7

]]></Node>
<StgValue><ssdm name="add_ln73_6"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:62 %mul_ln73_8 = mul i24 %zext_ln73_41, i24 %zext_ln73_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_8"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:67 %layer2_weights_9_load = load i4 %layer2_weights_9_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_9_load"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:68 %sext_ln73_10 = sext i11 %layer2_weights_9_load

]]></Node>
<StgValue><ssdm name="sext_ln73_10"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:69 %mul_ln73_9 = mul i24 %sext_ln73_10, i24 %zext_ln73_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_9"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:73 %layer2_weights_12_addr = getelementptr i12 %layer2_weights_12, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_12_addr"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:74 %layer2_weights_12_load = load i4 %layer2_weights_12_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_12_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="340" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:58 %add_ln73_6 = add i24 %shl_ln73_6, i24 %mul_ln73_7

]]></Node>
<StgValue><ssdm name="add_ln73_6"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:62 %mul_ln73_8 = mul i24 %zext_ln73_41, i24 %zext_ln73_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_8"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:63 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:64 %shl_ln73_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_7"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:65 %add_ln73_7 = add i24 %shl_ln73_7, i24 %mul_ln73_8

]]></Node>
<StgValue><ssdm name="add_ln73_7"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:69 %mul_ln73_9 = mul i24 %sext_ln73_10, i24 %zext_ln73_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_9"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:74 %layer2_weights_12_load = load i4 %layer2_weights_12_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_12_load"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="12">
<![CDATA[
for.body31.split:75 %sext_ln73_11 = sext i12 %layer2_weights_12_load

]]></Node>
<StgValue><ssdm name="sext_ln73_11"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:76 %mul_ln73_10 = mul i24 %sext_ln73_11, i24 %zext_ln73_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_10"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:80 %layer2_weights_13_addr = getelementptr i10 %layer2_weights_13, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_13_addr"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:81 %layer2_weights_13_load = load i4 %layer2_weights_13_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_13_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="351" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:65 %add_ln73_7 = add i24 %shl_ln73_7, i24 %mul_ln73_8

]]></Node>
<StgValue><ssdm name="add_ln73_7"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:69 %mul_ln73_9 = mul i24 %sext_ln73_10, i24 %zext_ln73_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_9"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:70 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:71 %shl_ln73_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_8"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:72 %add_ln73_8 = add i24 %shl_ln73_8, i24 %mul_ln73_9

]]></Node>
<StgValue><ssdm name="add_ln73_8"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:76 %mul_ln73_10 = mul i24 %sext_ln73_11, i24 %zext_ln73_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_10"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:81 %layer2_weights_13_load = load i4 %layer2_weights_13_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_13_load"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="10">
<![CDATA[
for.body31.split:82 %sext_ln73_12 = sext i10 %layer2_weights_13_load

]]></Node>
<StgValue><ssdm name="sext_ln73_12"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:83 %mul_ln73_11 = mul i24 %sext_ln73_12, i24 %zext_ln73_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_11"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:87 %layer2_weights_14_addr = getelementptr i11 %layer2_weights_14, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_14_addr"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:88 %layer2_weights_14_load = load i4 %layer2_weights_14_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_14_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="362" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:72 %add_ln73_8 = add i24 %shl_ln73_8, i24 %mul_ln73_9

]]></Node>
<StgValue><ssdm name="add_ln73_8"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:76 %mul_ln73_10 = mul i24 %sext_ln73_11, i24 %zext_ln73_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_10"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:77 %tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_8, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:78 %shl_ln73_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_9"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:79 %add_ln73_9 = add i24 %shl_ln73_9, i24 %mul_ln73_10

]]></Node>
<StgValue><ssdm name="add_ln73_9"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:83 %mul_ln73_11 = mul i24 %sext_ln73_12, i24 %zext_ln73_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_11"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:88 %layer2_weights_14_load = load i4 %layer2_weights_14_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_14_load"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:89 %sext_ln73_13 = sext i11 %layer2_weights_14_load

]]></Node>
<StgValue><ssdm name="sext_ln73_13"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:90 %mul_ln73_12 = mul i24 %sext_ln73_13, i24 %zext_ln73_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_12"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:94 %layer2_weights_15_addr = getelementptr i11 %layer2_weights_15, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_15_addr"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:95 %layer2_weights_15_load = load i4 %layer2_weights_15_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_15_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="373" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:79 %add_ln73_9 = add i24 %shl_ln73_9, i24 %mul_ln73_10

]]></Node>
<StgValue><ssdm name="add_ln73_9"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:83 %mul_ln73_11 = mul i24 %sext_ln73_12, i24 %zext_ln73_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_11"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:84 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:85 %shl_ln73_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_s"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:86 %add_ln73_10 = add i24 %shl_ln73_s, i24 %mul_ln73_11

]]></Node>
<StgValue><ssdm name="add_ln73_10"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:90 %mul_ln73_12 = mul i24 %sext_ln73_13, i24 %zext_ln73_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_12"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:95 %layer2_weights_15_load = load i4 %layer2_weights_15_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_15_load"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:96 %sext_ln73_14 = sext i11 %layer2_weights_15_load

]]></Node>
<StgValue><ssdm name="sext_ln73_14"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:97 %mul_ln73_13 = mul i24 %sext_ln73_14, i24 %zext_ln73_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_13"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:101 %layer2_weights_16_addr = getelementptr i11 %layer2_weights_16, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_16_addr"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:102 %layer2_weights_16_load = load i4 %layer2_weights_16_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_16_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="384" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:86 %add_ln73_10 = add i24 %shl_ln73_s, i24 %mul_ln73_11

]]></Node>
<StgValue><ssdm name="add_ln73_10"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:90 %mul_ln73_12 = mul i24 %sext_ln73_13, i24 %zext_ln73_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_12"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:91 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_10, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:92 %shl_ln73_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_10"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:93 %add_ln73_11 = add i24 %shl_ln73_10, i24 %mul_ln73_12

]]></Node>
<StgValue><ssdm name="add_ln73_11"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:97 %mul_ln73_13 = mul i24 %sext_ln73_14, i24 %zext_ln73_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_13"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:102 %layer2_weights_16_load = load i4 %layer2_weights_16_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_16_load"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:103 %sext_ln73_15 = sext i11 %layer2_weights_16_load

]]></Node>
<StgValue><ssdm name="sext_ln73_15"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:104 %mul_ln73_14 = mul i24 %sext_ln73_15, i24 %zext_ln73_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_14"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:108 %layer2_weights_18_addr = getelementptr i12 %layer2_weights_18, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_18_addr"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:109 %layer2_weights_18_load = load i4 %layer2_weights_18_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_18_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="395" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:93 %add_ln73_11 = add i24 %shl_ln73_10, i24 %mul_ln73_12

]]></Node>
<StgValue><ssdm name="add_ln73_11"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:97 %mul_ln73_13 = mul i24 %sext_ln73_14, i24 %zext_ln73_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_13"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:98 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:99 %shl_ln73_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_11"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:100 %add_ln73_12 = add i24 %shl_ln73_11, i24 %mul_ln73_13

]]></Node>
<StgValue><ssdm name="add_ln73_12"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:104 %mul_ln73_14 = mul i24 %sext_ln73_15, i24 %zext_ln73_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_14"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:109 %layer2_weights_18_load = load i4 %layer2_weights_18_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_18_load"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="12">
<![CDATA[
for.body31.split:110 %sext_ln73_16 = sext i12 %layer2_weights_18_load

]]></Node>
<StgValue><ssdm name="sext_ln73_16"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:111 %mul_ln73_15 = mul i24 %sext_ln73_16, i24 %zext_ln73_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_15"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:115 %layer2_weights_20_addr = getelementptr i10 %layer2_weights_20, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_20_addr"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:116 %layer2_weights_20_load = load i4 %layer2_weights_20_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_20_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="406" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:100 %add_ln73_12 = add i24 %shl_ln73_11, i24 %mul_ln73_13

]]></Node>
<StgValue><ssdm name="add_ln73_12"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:104 %mul_ln73_14 = mul i24 %sext_ln73_15, i24 %zext_ln73_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_14"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:105 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:106 %shl_ln73_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_12"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:107 %add_ln73_13 = add i24 %shl_ln73_12, i24 %mul_ln73_14

]]></Node>
<StgValue><ssdm name="add_ln73_13"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:111 %mul_ln73_15 = mul i24 %sext_ln73_16, i24 %zext_ln73_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_15"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:116 %layer2_weights_20_load = load i4 %layer2_weights_20_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_20_load"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="24" op_0_bw="10">
<![CDATA[
for.body31.split:117 %sext_ln73_17 = sext i10 %layer2_weights_20_load

]]></Node>
<StgValue><ssdm name="sext_ln73_17"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:118 %mul_ln73_16 = mul i24 %sext_ln73_17, i24 %zext_ln73_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_16"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:122 %layer2_weights_21_addr = getelementptr i10 %layer2_weights_21, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_21_addr"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:123 %layer2_weights_21_load = load i4 %layer2_weights_21_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_21_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="417" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:107 %add_ln73_13 = add i24 %shl_ln73_12, i24 %mul_ln73_14

]]></Node>
<StgValue><ssdm name="add_ln73_13"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:111 %mul_ln73_15 = mul i24 %sext_ln73_16, i24 %zext_ln73_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_15"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:112 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_13, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:113 %shl_ln73_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_13"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:114 %add_ln73_14 = add i24 %shl_ln73_13, i24 %mul_ln73_15

]]></Node>
<StgValue><ssdm name="add_ln73_14"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:118 %mul_ln73_16 = mul i24 %sext_ln73_17, i24 %zext_ln73_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_16"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:123 %layer2_weights_21_load = load i4 %layer2_weights_21_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_21_load"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="24" op_0_bw="10">
<![CDATA[
for.body31.split:124 %zext_ln73_42 = zext i10 %layer2_weights_21_load

]]></Node>
<StgValue><ssdm name="zext_ln73_42"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:125 %mul_ln73_17 = mul i24 %zext_ln73_42, i24 %zext_ln73_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_17"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:129 %layer2_weights_22_addr = getelementptr i6 %layer2_weights_22, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_22_addr"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="4">
<![CDATA[
for.body31.split:130 %layer2_weights_22_load = load i4 %layer2_weights_22_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_22_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="428" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:114 %add_ln73_14 = add i24 %shl_ln73_13, i24 %mul_ln73_15

]]></Node>
<StgValue><ssdm name="add_ln73_14"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:118 %mul_ln73_16 = mul i24 %sext_ln73_17, i24 %zext_ln73_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_16"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:119 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_14, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:120 %shl_ln73_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_14"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:121 %add_ln73_15 = add i24 %shl_ln73_14, i24 %mul_ln73_16

]]></Node>
<StgValue><ssdm name="add_ln73_15"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:125 %mul_ln73_17 = mul i24 %zext_ln73_42, i24 %zext_ln73_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_17"/></StgValue>
</operation>

<operation id="434" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="4">
<![CDATA[
for.body31.split:130 %layer2_weights_22_load = load i4 %layer2_weights_22_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_22_load"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="21" op_0_bw="6">
<![CDATA[
for.body31.split:131 %sext_ln73_18 = sext i6 %layer2_weights_22_load

]]></Node>
<StgValue><ssdm name="sext_ln73_18"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body31.split:132 %mul_ln73_18 = mul i21 %sext_ln73_18, i21 %conv_i86_22_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_18"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:137 %layer2_weights_23_addr = getelementptr i11 %layer2_weights_23, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_23_addr"/></StgValue>
</operation>

<operation id="438" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:138 %layer2_weights_23_load = load i4 %layer2_weights_23_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_23_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="439" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:121 %add_ln73_15 = add i24 %shl_ln73_14, i24 %mul_ln73_16

]]></Node>
<StgValue><ssdm name="add_ln73_15"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:125 %mul_ln73_17 = mul i24 %zext_ln73_42, i24 %zext_ln73_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_17"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:126 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:127 %shl_ln73_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_15"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:128 %add_ln73_16 = add i24 %shl_ln73_15, i24 %mul_ln73_17

]]></Node>
<StgValue><ssdm name="add_ln73_16"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body31.split:132 %mul_ln73_18 = mul i21 %sext_ln73_18, i21 %conv_i86_22_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_18"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:138 %layer2_weights_23_load = load i4 %layer2_weights_23_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_23_load"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:139 %zext_ln73_43 = zext i11 %layer2_weights_23_load

]]></Node>
<StgValue><ssdm name="zext_ln73_43"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:140 %mul_ln73_19 = mul i24 %zext_ln73_43, i24 %zext_ln73_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_19"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:144 %layer2_weights_25_addr = getelementptr i11 %layer2_weights_25, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_25_addr"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:145 %layer2_weights_25_load = load i4 %layer2_weights_25_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_25_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="450" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:128 %add_ln73_16 = add i24 %shl_ln73_15, i24 %mul_ln73_17

]]></Node>
<StgValue><ssdm name="add_ln73_16"/></StgValue>
</operation>

<operation id="451" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body31.split:132 %mul_ln73_18 = mul i21 %sext_ln73_18, i21 %conv_i86_22_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_18"/></StgValue>
</operation>

<operation id="452" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:133 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_16, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="453" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:134 %shl_ln73_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_16"/></StgValue>
</operation>

<operation id="454" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="21">
<![CDATA[
for.body31.split:135 %sext_ln73_19 = sext i21 %mul_ln73_18

]]></Node>
<StgValue><ssdm name="sext_ln73_19"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:136 %add_ln73_17 = add i24 %shl_ln73_16, i24 %sext_ln73_19

]]></Node>
<StgValue><ssdm name="add_ln73_17"/></StgValue>
</operation>

<operation id="456" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:140 %mul_ln73_19 = mul i24 %zext_ln73_43, i24 %zext_ln73_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_19"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:145 %layer2_weights_25_load = load i4 %layer2_weights_25_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_25_load"/></StgValue>
</operation>

<operation id="458" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:146 %sext_ln73_20 = sext i11 %layer2_weights_25_load

]]></Node>
<StgValue><ssdm name="sext_ln73_20"/></StgValue>
</operation>

<operation id="459" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:147 %mul_ln73_20 = mul i24 %sext_ln73_20, i24 %zext_ln73_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_20"/></StgValue>
</operation>

<operation id="460" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:151 %layer2_weights_26_addr = getelementptr i11 %layer2_weights_26, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_26_addr"/></StgValue>
</operation>

<operation id="461" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:152 %layer2_weights_26_load = load i4 %layer2_weights_26_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_26_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="462" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:136 %add_ln73_17 = add i24 %shl_ln73_16, i24 %sext_ln73_19

]]></Node>
<StgValue><ssdm name="add_ln73_17"/></StgValue>
</operation>

<operation id="463" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:140 %mul_ln73_19 = mul i24 %zext_ln73_43, i24 %zext_ln73_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_19"/></StgValue>
</operation>

<operation id="464" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:141 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_17, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:142 %shl_ln73_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_17"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:143 %add_ln73_18 = add i24 %shl_ln73_17, i24 %mul_ln73_19

]]></Node>
<StgValue><ssdm name="add_ln73_18"/></StgValue>
</operation>

<operation id="467" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:147 %mul_ln73_20 = mul i24 %sext_ln73_20, i24 %zext_ln73_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_20"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:152 %layer2_weights_26_load = load i4 %layer2_weights_26_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_26_load"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:153 %sext_ln73_21 = sext i11 %layer2_weights_26_load

]]></Node>
<StgValue><ssdm name="sext_ln73_21"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:154 %mul_ln73_21 = mul i24 %sext_ln73_21, i24 %zext_ln73_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_21"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:158 %layer2_weights_27_addr = getelementptr i8 %layer2_weights_27, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_27_addr"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="4">
<![CDATA[
for.body31.split:159 %layer2_weights_27_load = load i4 %layer2_weights_27_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_27_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="473" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:143 %add_ln73_18 = add i24 %shl_ln73_17, i24 %mul_ln73_19

]]></Node>
<StgValue><ssdm name="add_ln73_18"/></StgValue>
</operation>

<operation id="474" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:147 %mul_ln73_20 = mul i24 %sext_ln73_20, i24 %zext_ln73_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_20"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:148 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:149 %shl_ln73_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_18"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:150 %add_ln73_19 = add i24 %shl_ln73_18, i24 %mul_ln73_20

]]></Node>
<StgValue><ssdm name="add_ln73_19"/></StgValue>
</operation>

<operation id="478" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:154 %mul_ln73_21 = mul i24 %sext_ln73_21, i24 %zext_ln73_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_21"/></StgValue>
</operation>

<operation id="479" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="4">
<![CDATA[
for.body31.split:159 %layer2_weights_27_load = load i4 %layer2_weights_27_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_27_load"/></StgValue>
</operation>

<operation id="480" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="23" op_0_bw="8">
<![CDATA[
for.body31.split:160 %sext_ln73_22 = sext i8 %layer2_weights_27_load

]]></Node>
<StgValue><ssdm name="sext_ln73_22"/></StgValue>
</operation>

<operation id="481" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body31.split:161 %mul_ln73_22 = mul i23 %sext_ln73_22, i23 %conv_i86_27_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_22"/></StgValue>
</operation>

<operation id="482" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:166 %layer2_weights_28_addr = getelementptr i7 %layer2_weights_28, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_28_addr"/></StgValue>
</operation>

<operation id="483" st_id="23" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="7" op_0_bw="4">
<![CDATA[
for.body31.split:167 %layer2_weights_28_load = load i4 %layer2_weights_28_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_28_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="484" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:150 %add_ln73_19 = add i24 %shl_ln73_18, i24 %mul_ln73_20

]]></Node>
<StgValue><ssdm name="add_ln73_19"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:154 %mul_ln73_21 = mul i24 %sext_ln73_21, i24 %zext_ln73_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_21"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:155 %tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_19, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:156 %shl_ln73_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_19"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:157 %add_ln73_20 = add i24 %shl_ln73_19, i24 %mul_ln73_21

]]></Node>
<StgValue><ssdm name="add_ln73_20"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body31.split:161 %mul_ln73_22 = mul i23 %sext_ln73_22, i23 %conv_i86_27_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_22"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="7" op_0_bw="4">
<![CDATA[
for.body31.split:167 %layer2_weights_28_load = load i4 %layer2_weights_28_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_28_load"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="22" op_0_bw="7">
<![CDATA[
for.body31.split:168 %sext_ln73_24 = sext i7 %layer2_weights_28_load

]]></Node>
<StgValue><ssdm name="sext_ln73_24"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body31.split:169 %mul_ln73_23 = mul i22 %sext_ln73_24, i22 %conv_i86_28_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_23"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:174 %layer2_weights_29_addr = getelementptr i11 %layer2_weights_29, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_29_addr"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:175 %layer2_weights_29_load = load i4 %layer2_weights_29_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_29_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="495" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:157 %add_ln73_20 = add i24 %shl_ln73_19, i24 %mul_ln73_21

]]></Node>
<StgValue><ssdm name="add_ln73_20"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body31.split:161 %mul_ln73_22 = mul i23 %sext_ln73_22, i23 %conv_i86_27_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_22"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:162 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_20, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="498" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:163 %shl_ln73_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_20"/></StgValue>
</operation>

<operation id="499" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="23">
<![CDATA[
for.body31.split:164 %sext_ln73_23 = sext i23 %mul_ln73_22

]]></Node>
<StgValue><ssdm name="sext_ln73_23"/></StgValue>
</operation>

<operation id="500" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:165 %add_ln73_21 = add i24 %shl_ln73_20, i24 %sext_ln73_23

]]></Node>
<StgValue><ssdm name="add_ln73_21"/></StgValue>
</operation>

<operation id="501" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body31.split:169 %mul_ln73_23 = mul i22 %sext_ln73_24, i22 %conv_i86_28_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_23"/></StgValue>
</operation>

<operation id="502" st_id="25" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:175 %layer2_weights_29_load = load i4 %layer2_weights_29_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_29_load"/></StgValue>
</operation>

<operation id="503" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:176 %sext_ln73_26 = sext i11 %layer2_weights_29_load

]]></Node>
<StgValue><ssdm name="sext_ln73_26"/></StgValue>
</operation>

<operation id="504" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:177 %mul_ln73_24 = mul i24 %sext_ln73_26, i24 %zext_ln73_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_24"/></StgValue>
</operation>

<operation id="505" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:181 %layer2_weights_30_addr = getelementptr i12 %layer2_weights_30, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_30_addr"/></StgValue>
</operation>

<operation id="506" st_id="25" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:182 %layer2_weights_30_load = load i4 %layer2_weights_30_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_30_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="507" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:165 %add_ln73_21 = add i24 %shl_ln73_20, i24 %sext_ln73_23

]]></Node>
<StgValue><ssdm name="add_ln73_21"/></StgValue>
</operation>

<operation id="508" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body31.split:169 %mul_ln73_23 = mul i22 %sext_ln73_24, i22 %conv_i86_28_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_23"/></StgValue>
</operation>

<operation id="509" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:170 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_21, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="510" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:171 %shl_ln73_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_21"/></StgValue>
</operation>

<operation id="511" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="22">
<![CDATA[
for.body31.split:172 %sext_ln73_25 = sext i22 %mul_ln73_23

]]></Node>
<StgValue><ssdm name="sext_ln73_25"/></StgValue>
</operation>

<operation id="512" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:173 %add_ln73_22 = add i24 %shl_ln73_21, i24 %sext_ln73_25

]]></Node>
<StgValue><ssdm name="add_ln73_22"/></StgValue>
</operation>

<operation id="513" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:177 %mul_ln73_24 = mul i24 %sext_ln73_26, i24 %zext_ln73_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_24"/></StgValue>
</operation>

<operation id="514" st_id="26" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:182 %layer2_weights_30_load = load i4 %layer2_weights_30_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_30_load"/></StgValue>
</operation>

<operation id="515" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="24" op_0_bw="12">
<![CDATA[
for.body31.split:183 %sext_ln73_27 = sext i12 %layer2_weights_30_load

]]></Node>
<StgValue><ssdm name="sext_ln73_27"/></StgValue>
</operation>

<operation id="516" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:184 %mul_ln73_25 = mul i24 %sext_ln73_27, i24 %zext_ln73_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_25"/></StgValue>
</operation>

<operation id="517" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:188 %layer2_weights_31_addr = getelementptr i8 %layer2_weights_31, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_31_addr"/></StgValue>
</operation>

<operation id="518" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="4">
<![CDATA[
for.body31.split:189 %layer2_weights_31_load = load i4 %layer2_weights_31_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_31_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="519" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:173 %add_ln73_22 = add i24 %shl_ln73_21, i24 %sext_ln73_25

]]></Node>
<StgValue><ssdm name="add_ln73_22"/></StgValue>
</operation>

<operation id="520" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:177 %mul_ln73_24 = mul i24 %sext_ln73_26, i24 %zext_ln73_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_24"/></StgValue>
</operation>

<operation id="521" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:178 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_22, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="522" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:179 %shl_ln73_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_22"/></StgValue>
</operation>

<operation id="523" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:180 %add_ln73_23 = add i24 %shl_ln73_22, i24 %mul_ln73_24

]]></Node>
<StgValue><ssdm name="add_ln73_23"/></StgValue>
</operation>

<operation id="524" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:184 %mul_ln73_25 = mul i24 %sext_ln73_27, i24 %zext_ln73_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_25"/></StgValue>
</operation>

<operation id="525" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="4">
<![CDATA[
for.body31.split:189 %layer2_weights_31_load = load i4 %layer2_weights_31_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_31_load"/></StgValue>
</operation>

<operation id="526" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="23" op_0_bw="8">
<![CDATA[
for.body31.split:190 %sext_ln73_28 = sext i8 %layer2_weights_31_load

]]></Node>
<StgValue><ssdm name="sext_ln73_28"/></StgValue>
</operation>

<operation id="527" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body31.split:191 %mul_ln73_26 = mul i23 %sext_ln73_28, i23 %conv_i86_31_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_26"/></StgValue>
</operation>

<operation id="528" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:196 %layer2_weights_32_addr = getelementptr i11 %layer2_weights_32, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_32_addr"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:197 %layer2_weights_32_load = load i4 %layer2_weights_32_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_32_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="530" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:180 %add_ln73_23 = add i24 %shl_ln73_22, i24 %mul_ln73_24

]]></Node>
<StgValue><ssdm name="add_ln73_23"/></StgValue>
</operation>

<operation id="531" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:184 %mul_ln73_25 = mul i24 %sext_ln73_27, i24 %zext_ln73_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_25"/></StgValue>
</operation>

<operation id="532" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:185 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_23, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="533" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:186 %shl_ln73_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_23"/></StgValue>
</operation>

<operation id="534" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:187 %add_ln73_24 = add i24 %shl_ln73_23, i24 %mul_ln73_25

]]></Node>
<StgValue><ssdm name="add_ln73_24"/></StgValue>
</operation>

<operation id="535" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body31.split:191 %mul_ln73_26 = mul i23 %sext_ln73_28, i23 %conv_i86_31_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_26"/></StgValue>
</operation>

<operation id="536" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:197 %layer2_weights_32_load = load i4 %layer2_weights_32_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_32_load"/></StgValue>
</operation>

<operation id="537" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:198 %sext_ln73_30 = sext i11 %layer2_weights_32_load

]]></Node>
<StgValue><ssdm name="sext_ln73_30"/></StgValue>
</operation>

<operation id="538" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:199 %mul_ln73_27 = mul i24 %sext_ln73_30, i24 %zext_ln73_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_27"/></StgValue>
</operation>

<operation id="539" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:203 %layer2_weights_33_addr = getelementptr i12 %layer2_weights_33, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_33_addr"/></StgValue>
</operation>

<operation id="540" st_id="28" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:204 %layer2_weights_33_load = load i4 %layer2_weights_33_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_33_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="541" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:187 %add_ln73_24 = add i24 %shl_ln73_23, i24 %mul_ln73_25

]]></Node>
<StgValue><ssdm name="add_ln73_24"/></StgValue>
</operation>

<operation id="542" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body31.split:191 %mul_ln73_26 = mul i23 %sext_ln73_28, i23 %conv_i86_31_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_26"/></StgValue>
</operation>

<operation id="543" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:192 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_24, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="544" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:193 %shl_ln73_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_24"/></StgValue>
</operation>

<operation id="545" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="24" op_0_bw="23">
<![CDATA[
for.body31.split:194 %sext_ln73_29 = sext i23 %mul_ln73_26

]]></Node>
<StgValue><ssdm name="sext_ln73_29"/></StgValue>
</operation>

<operation id="546" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:195 %add_ln73_25 = add i24 %shl_ln73_24, i24 %sext_ln73_29

]]></Node>
<StgValue><ssdm name="add_ln73_25"/></StgValue>
</operation>

<operation id="547" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:199 %mul_ln73_27 = mul i24 %sext_ln73_30, i24 %zext_ln73_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_27"/></StgValue>
</operation>

<operation id="548" st_id="29" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:204 %layer2_weights_33_load = load i4 %layer2_weights_33_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_33_load"/></StgValue>
</operation>

<operation id="549" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="12">
<![CDATA[
for.body31.split:205 %sext_ln73_31 = sext i12 %layer2_weights_33_load

]]></Node>
<StgValue><ssdm name="sext_ln73_31"/></StgValue>
</operation>

<operation id="550" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:206 %mul_ln73_28 = mul i24 %sext_ln73_31, i24 %zext_ln73_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_28"/></StgValue>
</operation>

<operation id="551" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:210 %layer2_weights_34_addr = getelementptr i10 %layer2_weights_34, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_34_addr"/></StgValue>
</operation>

<operation id="552" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:211 %layer2_weights_34_load = load i4 %layer2_weights_34_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_34_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="553" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:195 %add_ln73_25 = add i24 %shl_ln73_24, i24 %sext_ln73_29

]]></Node>
<StgValue><ssdm name="add_ln73_25"/></StgValue>
</operation>

<operation id="554" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:199 %mul_ln73_27 = mul i24 %sext_ln73_30, i24 %zext_ln73_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_27"/></StgValue>
</operation>

<operation id="555" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:200 %tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_25, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="556" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:201 %shl_ln73_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_25"/></StgValue>
</operation>

<operation id="557" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:202 %add_ln73_26 = add i24 %shl_ln73_25, i24 %mul_ln73_27

]]></Node>
<StgValue><ssdm name="add_ln73_26"/></StgValue>
</operation>

<operation id="558" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:206 %mul_ln73_28 = mul i24 %sext_ln73_31, i24 %zext_ln73_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_28"/></StgValue>
</operation>

<operation id="559" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:211 %layer2_weights_34_load = load i4 %layer2_weights_34_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_34_load"/></StgValue>
</operation>

<operation id="560" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="24" op_0_bw="10">
<![CDATA[
for.body31.split:212 %sext_ln73_32 = sext i10 %layer2_weights_34_load

]]></Node>
<StgValue><ssdm name="sext_ln73_32"/></StgValue>
</operation>

<operation id="561" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:213 %mul_ln73_29 = mul i24 %sext_ln73_32, i24 %zext_ln73_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_29"/></StgValue>
</operation>

<operation id="562" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:217 %layer2_weights_35_addr = getelementptr i9 %layer2_weights_35, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_35_addr"/></StgValue>
</operation>

<operation id="563" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="4">
<![CDATA[
for.body31.split:218 %layer2_weights_35_load = load i4 %layer2_weights_35_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_35_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="564" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:202 %add_ln73_26 = add i24 %shl_ln73_25, i24 %mul_ln73_27

]]></Node>
<StgValue><ssdm name="add_ln73_26"/></StgValue>
</operation>

<operation id="565" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:206 %mul_ln73_28 = mul i24 %sext_ln73_31, i24 %zext_ln73_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_28"/></StgValue>
</operation>

<operation id="566" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:207 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_26, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="567" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:208 %shl_ln73_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_26"/></StgValue>
</operation>

<operation id="568" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:209 %add_ln73_27 = add i24 %shl_ln73_26, i24 %mul_ln73_28

]]></Node>
<StgValue><ssdm name="add_ln73_27"/></StgValue>
</operation>

<operation id="569" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:213 %mul_ln73_29 = mul i24 %sext_ln73_32, i24 %zext_ln73_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_29"/></StgValue>
</operation>

<operation id="570" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="4">
<![CDATA[
for.body31.split:218 %layer2_weights_35_load = load i4 %layer2_weights_35_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_35_load"/></StgValue>
</operation>

<operation id="571" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="9">
<![CDATA[
for.body31.split:219 %sext_ln73_33 = sext i9 %layer2_weights_35_load

]]></Node>
<StgValue><ssdm name="sext_ln73_33"/></StgValue>
</operation>

<operation id="572" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="10">
<![CDATA[
for.body31.split:220 %zext_ln73_44 = zext i10 %sext_ln73_33

]]></Node>
<StgValue><ssdm name="zext_ln73_44"/></StgValue>
</operation>

<operation id="573" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:221 %mul_ln73_30 = mul i24 %zext_ln73_44, i24 %zext_ln73_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_30"/></StgValue>
</operation>

<operation id="574" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:225 %layer2_weights_36_addr = getelementptr i12 %layer2_weights_36, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_36_addr"/></StgValue>
</operation>

<operation id="575" st_id="31" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:226 %layer2_weights_36_load = load i4 %layer2_weights_36_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_36_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="576" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:209 %add_ln73_27 = add i24 %shl_ln73_26, i24 %mul_ln73_28

]]></Node>
<StgValue><ssdm name="add_ln73_27"/></StgValue>
</operation>

<operation id="577" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:213 %mul_ln73_29 = mul i24 %sext_ln73_32, i24 %zext_ln73_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_29"/></StgValue>
</operation>

<operation id="578" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:214 %tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_27, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="579" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:215 %shl_ln73_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_27"/></StgValue>
</operation>

<operation id="580" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:216 %add_ln73_28 = add i24 %shl_ln73_27, i24 %mul_ln73_29

]]></Node>
<StgValue><ssdm name="add_ln73_28"/></StgValue>
</operation>

<operation id="581" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:221 %mul_ln73_30 = mul i24 %zext_ln73_44, i24 %zext_ln73_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_30"/></StgValue>
</operation>

<operation id="582" st_id="32" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:226 %layer2_weights_36_load = load i4 %layer2_weights_36_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_36_load"/></StgValue>
</operation>

<operation id="583" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="24" op_0_bw="12">
<![CDATA[
for.body31.split:227 %sext_ln73_34 = sext i12 %layer2_weights_36_load

]]></Node>
<StgValue><ssdm name="sext_ln73_34"/></StgValue>
</operation>

<operation id="584" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:228 %mul_ln73_31 = mul i24 %sext_ln73_34, i24 %zext_ln73_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_31"/></StgValue>
</operation>

<operation id="585" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:232 %layer2_weights_37_addr = getelementptr i13 %layer2_weights_37, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_37_addr"/></StgValue>
</operation>

<operation id="586" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="13" op_0_bw="4">
<![CDATA[
for.body31.split:233 %layer2_weights_37_load = load i4 %layer2_weights_37_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_37_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="587" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:216 %add_ln73_28 = add i24 %shl_ln73_27, i24 %mul_ln73_29

]]></Node>
<StgValue><ssdm name="add_ln73_28"/></StgValue>
</operation>

<operation id="588" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:221 %mul_ln73_30 = mul i24 %zext_ln73_44, i24 %zext_ln73_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_30"/></StgValue>
</operation>

<operation id="589" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:222 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_28, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="590" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:223 %shl_ln73_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_28"/></StgValue>
</operation>

<operation id="591" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:224 %add_ln73_29 = add i24 %shl_ln73_28, i24 %mul_ln73_30

]]></Node>
<StgValue><ssdm name="add_ln73_29"/></StgValue>
</operation>

<operation id="592" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:228 %mul_ln73_31 = mul i24 %sext_ln73_34, i24 %zext_ln73_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_31"/></StgValue>
</operation>

<operation id="593" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="13" op_0_bw="4">
<![CDATA[
for.body31.split:233 %layer2_weights_37_load = load i4 %layer2_weights_37_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_37_load"/></StgValue>
</operation>

<operation id="594" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="24" op_0_bw="13">
<![CDATA[
for.body31.split:234 %sext_ln73_35 = sext i13 %layer2_weights_37_load

]]></Node>
<StgValue><ssdm name="sext_ln73_35"/></StgValue>
</operation>

<operation id="595" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:235 %mul_ln73_32 = mul i24 %sext_ln73_35, i24 %zext_ln73_25_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_32"/></StgValue>
</operation>

<operation id="596" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:239 %layer2_weights_38_addr = getelementptr i5 %layer2_weights_38, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_38_addr"/></StgValue>
</operation>

<operation id="597" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="5" op_0_bw="4">
<![CDATA[
for.body31.split:240 %layer2_weights_38_load = load i4 %layer2_weights_38_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_38_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="598" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:224 %add_ln73_29 = add i24 %shl_ln73_28, i24 %mul_ln73_30

]]></Node>
<StgValue><ssdm name="add_ln73_29"/></StgValue>
</operation>

<operation id="599" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:228 %mul_ln73_31 = mul i24 %sext_ln73_34, i24 %zext_ln73_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_31"/></StgValue>
</operation>

<operation id="600" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:229 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_29, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="601" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:230 %shl_ln73_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_29"/></StgValue>
</operation>

<operation id="602" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:231 %add_ln73_30 = add i24 %shl_ln73_29, i24 %mul_ln73_31

]]></Node>
<StgValue><ssdm name="add_ln73_30"/></StgValue>
</operation>

<operation id="603" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:235 %mul_ln73_32 = mul i24 %sext_ln73_35, i24 %zext_ln73_25_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_32"/></StgValue>
</operation>

<operation id="604" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="5" op_0_bw="4">
<![CDATA[
for.body31.split:240 %layer2_weights_38_load = load i4 %layer2_weights_38_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_38_load"/></StgValue>
</operation>

<operation id="605" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="20" op_0_bw="5">
<![CDATA[
for.body31.split:241 %sext_ln73_36 = sext i5 %layer2_weights_38_load

]]></Node>
<StgValue><ssdm name="sext_ln73_36"/></StgValue>
</operation>

<operation id="606" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body31.split:242 %mul_ln73_33 = mul i20 %sext_ln73_36, i20 %conv_i86_38_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_33"/></StgValue>
</operation>

<operation id="607" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:247 %layer2_weights_39_addr = getelementptr i11 %layer2_weights_39, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_39_addr"/></StgValue>
</operation>

<operation id="608" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:248 %layer2_weights_39_load = load i4 %layer2_weights_39_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_39_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="609" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:231 %add_ln73_30 = add i24 %shl_ln73_29, i24 %mul_ln73_31

]]></Node>
<StgValue><ssdm name="add_ln73_30"/></StgValue>
</operation>

<operation id="610" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:235 %mul_ln73_32 = mul i24 %sext_ln73_35, i24 %zext_ln73_25_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_32"/></StgValue>
</operation>

<operation id="611" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:236 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_30, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="612" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:237 %shl_ln73_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_30"/></StgValue>
</operation>

<operation id="613" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:238 %add_ln73_31 = add i24 %shl_ln73_30, i24 %mul_ln73_32

]]></Node>
<StgValue><ssdm name="add_ln73_31"/></StgValue>
</operation>

<operation id="614" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body31.split:242 %mul_ln73_33 = mul i20 %sext_ln73_36, i20 %conv_i86_38_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_33"/></StgValue>
</operation>

<operation id="615" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:248 %layer2_weights_39_load = load i4 %layer2_weights_39_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_39_load"/></StgValue>
</operation>

<operation id="616" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:249 %sext_ln73_38 = sext i11 %layer2_weights_39_load

]]></Node>
<StgValue><ssdm name="sext_ln73_38"/></StgValue>
</operation>

<operation id="617" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:250 %mul_ln73_34 = mul i24 %sext_ln73_38, i24 %zext_ln73_26_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_34"/></StgValue>
</operation>

<operation id="618" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:254 %layer2_weights_40_addr = getelementptr i11 %layer2_weights_40, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_40_addr"/></StgValue>
</operation>

<operation id="619" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:255 %layer2_weights_40_load = load i4 %layer2_weights_40_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_40_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="620" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:238 %add_ln73_31 = add i24 %shl_ln73_30, i24 %mul_ln73_32

]]></Node>
<StgValue><ssdm name="add_ln73_31"/></StgValue>
</operation>

<operation id="621" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body31.split:242 %mul_ln73_33 = mul i20 %sext_ln73_36, i20 %conv_i86_38_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_33"/></StgValue>
</operation>

<operation id="622" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:243 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_31, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="623" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:244 %shl_ln73_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_31"/></StgValue>
</operation>

<operation id="624" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="24" op_0_bw="20">
<![CDATA[
for.body31.split:245 %sext_ln73_37 = sext i20 %mul_ln73_33

]]></Node>
<StgValue><ssdm name="sext_ln73_37"/></StgValue>
</operation>

<operation id="625" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:246 %add_ln73_32 = add i24 %shl_ln73_31, i24 %sext_ln73_37

]]></Node>
<StgValue><ssdm name="add_ln73_32"/></StgValue>
</operation>

<operation id="626" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:250 %mul_ln73_34 = mul i24 %sext_ln73_38, i24 %zext_ln73_26_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_34"/></StgValue>
</operation>

<operation id="627" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:255 %layer2_weights_40_load = load i4 %layer2_weights_40_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_40_load"/></StgValue>
</operation>

<operation id="628" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:256 %sext_ln73_39 = sext i11 %layer2_weights_40_load

]]></Node>
<StgValue><ssdm name="sext_ln73_39"/></StgValue>
</operation>

<operation id="629" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:257 %mul_ln73_35 = mul i24 %sext_ln73_39, i24 %zext_ln73_27_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_35"/></StgValue>
</operation>

<operation id="630" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:261 %layer2_weights_41_addr = getelementptr i11 %layer2_weights_41, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_41_addr"/></StgValue>
</operation>

<operation id="631" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:262 %layer2_weights_41_load = load i4 %layer2_weights_41_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_41_load"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="632" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:246 %add_ln73_32 = add i24 %shl_ln73_31, i24 %sext_ln73_37

]]></Node>
<StgValue><ssdm name="add_ln73_32"/></StgValue>
</operation>

<operation id="633" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:250 %mul_ln73_34 = mul i24 %sext_ln73_38, i24 %zext_ln73_26_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_34"/></StgValue>
</operation>

<operation id="634" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:251 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_32, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="635" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:252 %shl_ln73_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_32"/></StgValue>
</operation>

<operation id="636" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:253 %add_ln73_33 = add i24 %shl_ln73_32, i24 %mul_ln73_34

]]></Node>
<StgValue><ssdm name="add_ln73_33"/></StgValue>
</operation>

<operation id="637" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:257 %mul_ln73_35 = mul i24 %sext_ln73_39, i24 %zext_ln73_27_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_35"/></StgValue>
</operation>

<operation id="638" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:262 %layer2_weights_41_load = load i4 %layer2_weights_41_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_41_load"/></StgValue>
</operation>

<operation id="639" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:263 %sext_ln73_40 = sext i11 %layer2_weights_41_load

]]></Node>
<StgValue><ssdm name="sext_ln73_40"/></StgValue>
</operation>

<operation id="640" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:264 %mul_ln73_36 = mul i24 %sext_ln73_40, i24 %zext_ln73_28_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_36"/></StgValue>
</operation>

<operation id="641" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:268 %layer2_weights_42_addr = getelementptr i11 %layer2_weights_42, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_42_addr"/></StgValue>
</operation>

<operation id="642" st_id="37" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:269 %layer2_weights_42_load = load i4 %layer2_weights_42_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_42_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="643" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:253 %add_ln73_33 = add i24 %shl_ln73_32, i24 %mul_ln73_34

]]></Node>
<StgValue><ssdm name="add_ln73_33"/></StgValue>
</operation>

<operation id="644" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:257 %mul_ln73_35 = mul i24 %sext_ln73_39, i24 %zext_ln73_27_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_35"/></StgValue>
</operation>

<operation id="645" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:258 %tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_33, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="646" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:259 %shl_ln73_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_33"/></StgValue>
</operation>

<operation id="647" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:260 %add_ln73_34 = add i24 %shl_ln73_33, i24 %mul_ln73_35

]]></Node>
<StgValue><ssdm name="add_ln73_34"/></StgValue>
</operation>

<operation id="648" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:264 %mul_ln73_36 = mul i24 %sext_ln73_40, i24 %zext_ln73_28_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_36"/></StgValue>
</operation>

<operation id="649" st_id="38" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:269 %layer2_weights_42_load = load i4 %layer2_weights_42_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_42_load"/></StgValue>
</operation>

<operation id="650" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:270 %sext_ln73_41 = sext i11 %layer2_weights_42_load

]]></Node>
<StgValue><ssdm name="sext_ln73_41"/></StgValue>
</operation>

<operation id="651" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:271 %mul_ln73_37 = mul i24 %sext_ln73_41, i24 %zext_ln73_29_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_37"/></StgValue>
</operation>

<operation id="652" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:275 %layer2_weights_43_addr = getelementptr i12 %layer2_weights_43, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_43_addr"/></StgValue>
</operation>

<operation id="653" st_id="38" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:276 %layer2_weights_43_load = load i4 %layer2_weights_43_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_43_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="654" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:260 %add_ln73_34 = add i24 %shl_ln73_33, i24 %mul_ln73_35

]]></Node>
<StgValue><ssdm name="add_ln73_34"/></StgValue>
</operation>

<operation id="655" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:264 %mul_ln73_36 = mul i24 %sext_ln73_40, i24 %zext_ln73_28_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_36"/></StgValue>
</operation>

<operation id="656" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:265 %tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_34, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="657" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:266 %shl_ln73_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_34"/></StgValue>
</operation>

<operation id="658" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:267 %add_ln73_35 = add i24 %shl_ln73_34, i24 %mul_ln73_36

]]></Node>
<StgValue><ssdm name="add_ln73_35"/></StgValue>
</operation>

<operation id="659" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:271 %mul_ln73_37 = mul i24 %sext_ln73_41, i24 %zext_ln73_29_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_37"/></StgValue>
</operation>

<operation id="660" st_id="39" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:276 %layer2_weights_43_load = load i4 %layer2_weights_43_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_43_load"/></StgValue>
</operation>

<operation id="661" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="12">
<![CDATA[
for.body31.split:277 %sext_ln73_42 = sext i12 %layer2_weights_43_load

]]></Node>
<StgValue><ssdm name="sext_ln73_42"/></StgValue>
</operation>

<operation id="662" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:278 %mul_ln73_38 = mul i24 %sext_ln73_42, i24 %zext_ln73_30_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_38"/></StgValue>
</operation>

<operation id="663" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:282 %layer2_weights_44_addr = getelementptr i11 %layer2_weights_44, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_44_addr"/></StgValue>
</operation>

<operation id="664" st_id="39" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:283 %layer2_weights_44_load = load i4 %layer2_weights_44_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_44_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="665" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:267 %add_ln73_35 = add i24 %shl_ln73_34, i24 %mul_ln73_36

]]></Node>
<StgValue><ssdm name="add_ln73_35"/></StgValue>
</operation>

<operation id="666" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:271 %mul_ln73_37 = mul i24 %sext_ln73_41, i24 %zext_ln73_29_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_37"/></StgValue>
</operation>

<operation id="667" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:272 %tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_35, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="668" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:273 %shl_ln73_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_35"/></StgValue>
</operation>

<operation id="669" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:274 %add_ln73_36 = add i24 %shl_ln73_35, i24 %mul_ln73_37

]]></Node>
<StgValue><ssdm name="add_ln73_36"/></StgValue>
</operation>

<operation id="670" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:278 %mul_ln73_38 = mul i24 %sext_ln73_42, i24 %zext_ln73_30_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_38"/></StgValue>
</operation>

<operation id="671" st_id="40" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:283 %layer2_weights_44_load = load i4 %layer2_weights_44_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_44_load"/></StgValue>
</operation>

<operation id="672" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:284 %sext_ln73_43 = sext i11 %layer2_weights_44_load

]]></Node>
<StgValue><ssdm name="sext_ln73_43"/></StgValue>
</operation>

<operation id="673" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:285 %mul_ln73_39 = mul i24 %sext_ln73_43, i24 %zext_ln73_31_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_39"/></StgValue>
</operation>

<operation id="674" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:289 %layer2_weights_45_addr = getelementptr i12 %layer2_weights_45, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_45_addr"/></StgValue>
</operation>

<operation id="675" st_id="40" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:290 %layer2_weights_45_load = load i4 %layer2_weights_45_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_45_load"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="676" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:274 %add_ln73_36 = add i24 %shl_ln73_35, i24 %mul_ln73_37

]]></Node>
<StgValue><ssdm name="add_ln73_36"/></StgValue>
</operation>

<operation id="677" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:278 %mul_ln73_38 = mul i24 %sext_ln73_42, i24 %zext_ln73_30_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_38"/></StgValue>
</operation>

<operation id="678" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:279 %tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_36, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="679" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:280 %shl_ln73_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_36"/></StgValue>
</operation>

<operation id="680" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:281 %add_ln73_37 = add i24 %shl_ln73_36, i24 %mul_ln73_38

]]></Node>
<StgValue><ssdm name="add_ln73_37"/></StgValue>
</operation>

<operation id="681" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:285 %mul_ln73_39 = mul i24 %sext_ln73_43, i24 %zext_ln73_31_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_39"/></StgValue>
</operation>

<operation id="682" st_id="41" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:290 %layer2_weights_45_load = load i4 %layer2_weights_45_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_45_load"/></StgValue>
</operation>

<operation id="683" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="24" op_0_bw="12">
<![CDATA[
for.body31.split:291 %sext_ln73_44 = sext i12 %layer2_weights_45_load

]]></Node>
<StgValue><ssdm name="sext_ln73_44"/></StgValue>
</operation>

<operation id="684" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:292 %mul_ln73_40 = mul i24 %sext_ln73_44, i24 %zext_ln73_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_40"/></StgValue>
</operation>

<operation id="685" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:296 %layer2_weights_46_addr = getelementptr i8 %layer2_weights_46, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_46_addr"/></StgValue>
</operation>

<operation id="686" st_id="41" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="4">
<![CDATA[
for.body31.split:297 %layer2_weights_46_load = load i4 %layer2_weights_46_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_46_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="687" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:281 %add_ln73_37 = add i24 %shl_ln73_36, i24 %mul_ln73_38

]]></Node>
<StgValue><ssdm name="add_ln73_37"/></StgValue>
</operation>

<operation id="688" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:285 %mul_ln73_39 = mul i24 %sext_ln73_43, i24 %zext_ln73_31_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_39"/></StgValue>
</operation>

<operation id="689" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:286 %tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_37, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="690" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:287 %shl_ln73_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_37"/></StgValue>
</operation>

<operation id="691" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:288 %add_ln73_38 = add i24 %shl_ln73_37, i24 %mul_ln73_39

]]></Node>
<StgValue><ssdm name="add_ln73_38"/></StgValue>
</operation>

<operation id="692" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:292 %mul_ln73_40 = mul i24 %sext_ln73_44, i24 %zext_ln73_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_40"/></StgValue>
</operation>

<operation id="693" st_id="42" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="4">
<![CDATA[
for.body31.split:297 %layer2_weights_46_load = load i4 %layer2_weights_46_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_46_load"/></StgValue>
</operation>

<operation id="694" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="8">
<![CDATA[
for.body31.split:298 %sext_ln73_45 = sext i8 %layer2_weights_46_load

]]></Node>
<StgValue><ssdm name="sext_ln73_45"/></StgValue>
</operation>

<operation id="695" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="24" op_0_bw="9">
<![CDATA[
for.body31.split:299 %zext_ln73_45 = zext i9 %sext_ln73_45

]]></Node>
<StgValue><ssdm name="zext_ln73_45"/></StgValue>
</operation>

<operation id="696" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:300 %mul_ln73_41 = mul i24 %zext_ln73_45, i24 %conv_i86_46_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_41"/></StgValue>
</operation>

<operation id="697" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:304 %layer2_weights_48_addr = getelementptr i8 %layer2_weights_48, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_48_addr"/></StgValue>
</operation>

<operation id="698" st_id="42" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="4">
<![CDATA[
for.body31.split:305 %layer2_weights_48_load = load i4 %layer2_weights_48_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_48_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="699" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:288 %add_ln73_38 = add i24 %shl_ln73_37, i24 %mul_ln73_39

]]></Node>
<StgValue><ssdm name="add_ln73_38"/></StgValue>
</operation>

<operation id="700" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:292 %mul_ln73_40 = mul i24 %sext_ln73_44, i24 %zext_ln73_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_40"/></StgValue>
</operation>

<operation id="701" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:293 %tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_38, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="702" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:294 %shl_ln73_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_38"/></StgValue>
</operation>

<operation id="703" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:295 %add_ln73_39 = add i24 %shl_ln73_38, i24 %mul_ln73_40

]]></Node>
<StgValue><ssdm name="add_ln73_39"/></StgValue>
</operation>

<operation id="704" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:300 %mul_ln73_41 = mul i24 %zext_ln73_45, i24 %conv_i86_46_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_41"/></StgValue>
</operation>

<operation id="705" st_id="43" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="4">
<![CDATA[
for.body31.split:305 %layer2_weights_48_load = load i4 %layer2_weights_48_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_48_load"/></StgValue>
</operation>

<operation id="706" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="9" op_0_bw="8">
<![CDATA[
for.body31.split:306 %sext_ln73_46 = sext i8 %layer2_weights_48_load

]]></Node>
<StgValue><ssdm name="sext_ln73_46"/></StgValue>
</operation>

<operation id="707" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="9">
<![CDATA[
for.body31.split:307 %zext_ln73_46 = zext i9 %sext_ln73_46

]]></Node>
<StgValue><ssdm name="zext_ln73_46"/></StgValue>
</operation>

<operation id="708" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:308 %mul_ln73_42 = mul i24 %zext_ln73_46, i24 %conv_i86_48_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_42"/></StgValue>
</operation>

<operation id="709" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:312 %layer2_weights_49_addr = getelementptr i8 %layer2_weights_49, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_49_addr"/></StgValue>
</operation>

<operation id="710" st_id="43" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="4">
<![CDATA[
for.body31.split:313 %layer2_weights_49_load = load i4 %layer2_weights_49_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_49_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="711" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:295 %add_ln73_39 = add i24 %shl_ln73_38, i24 %mul_ln73_40

]]></Node>
<StgValue><ssdm name="add_ln73_39"/></StgValue>
</operation>

<operation id="712" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:300 %mul_ln73_41 = mul i24 %zext_ln73_45, i24 %conv_i86_46_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_41"/></StgValue>
</operation>

<operation id="713" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:301 %tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_39, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="714" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:302 %shl_ln73_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_39"/></StgValue>
</operation>

<operation id="715" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:303 %add_ln73_40 = add i24 %shl_ln73_39, i24 %mul_ln73_41

]]></Node>
<StgValue><ssdm name="add_ln73_40"/></StgValue>
</operation>

<operation id="716" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:308 %mul_ln73_42 = mul i24 %zext_ln73_46, i24 %conv_i86_48_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_42"/></StgValue>
</operation>

<operation id="717" st_id="44" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="4">
<![CDATA[
for.body31.split:313 %layer2_weights_49_load = load i4 %layer2_weights_49_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_49_load"/></StgValue>
</operation>

<operation id="718" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="23" op_0_bw="8">
<![CDATA[
for.body31.split:314 %sext_ln73_47 = sext i8 %layer2_weights_49_load

]]></Node>
<StgValue><ssdm name="sext_ln73_47"/></StgValue>
</operation>

<operation id="719" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body31.split:315 %mul_ln73_43 = mul i23 %sext_ln73_47, i23 %conv_i86_49_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_43"/></StgValue>
</operation>

<operation id="720" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="4" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:320 %layer2_weights_50_addr = getelementptr i7 %layer2_weights_50, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_50_addr"/></StgValue>
</operation>

<operation id="721" st_id="44" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="7" op_0_bw="4">
<![CDATA[
for.body31.split:321 %layer2_weights_50_load = load i4 %layer2_weights_50_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_50_load"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="722" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:303 %add_ln73_40 = add i24 %shl_ln73_39, i24 %mul_ln73_41

]]></Node>
<StgValue><ssdm name="add_ln73_40"/></StgValue>
</operation>

<operation id="723" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:308 %mul_ln73_42 = mul i24 %zext_ln73_46, i24 %conv_i86_48_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_42"/></StgValue>
</operation>

<operation id="724" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:309 %tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_40, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="725" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:310 %shl_ln73_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_40"/></StgValue>
</operation>

<operation id="726" st_id="45" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:311 %add_ln73_41 = add i24 %shl_ln73_40, i24 %mul_ln73_42

]]></Node>
<StgValue><ssdm name="add_ln73_41"/></StgValue>
</operation>

<operation id="727" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body31.split:315 %mul_ln73_43 = mul i23 %sext_ln73_47, i23 %conv_i86_49_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_43"/></StgValue>
</operation>

<operation id="728" st_id="45" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="7" op_0_bw="4">
<![CDATA[
for.body31.split:321 %layer2_weights_50_load = load i4 %layer2_weights_50_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_50_load"/></StgValue>
</operation>

<operation id="729" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="22" op_0_bw="7">
<![CDATA[
for.body31.split:322 %zext_ln73_47 = zext i7 %layer2_weights_50_load

]]></Node>
<StgValue><ssdm name="zext_ln73_47"/></StgValue>
</operation>

<operation id="730" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body31.split:323 %mul_ln73_44 = mul i22 %zext_ln73_47, i22 %conv_i86_50_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_44"/></StgValue>
</operation>

<operation id="731" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:328 %layer2_weights_51_addr = getelementptr i11 %layer2_weights_51, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_51_addr"/></StgValue>
</operation>

<operation id="732" st_id="45" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:329 %layer2_weights_51_load = load i4 %layer2_weights_51_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_51_load"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="733" st_id="46" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:311 %add_ln73_41 = add i24 %shl_ln73_40, i24 %mul_ln73_42

]]></Node>
<StgValue><ssdm name="add_ln73_41"/></StgValue>
</operation>

<operation id="734" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body31.split:315 %mul_ln73_43 = mul i23 %sext_ln73_47, i23 %conv_i86_49_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_43"/></StgValue>
</operation>

<operation id="735" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:316 %tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_41, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="736" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:317 %shl_ln73_41 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_41"/></StgValue>
</operation>

<operation id="737" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="23">
<![CDATA[
for.body31.split:318 %sext_ln73_48 = sext i23 %mul_ln73_43

]]></Node>
<StgValue><ssdm name="sext_ln73_48"/></StgValue>
</operation>

<operation id="738" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:319 %add_ln73_42 = add i24 %shl_ln73_41, i24 %sext_ln73_48

]]></Node>
<StgValue><ssdm name="add_ln73_42"/></StgValue>
</operation>

<operation id="739" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body31.split:323 %mul_ln73_44 = mul i22 %zext_ln73_47, i22 %conv_i86_50_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_44"/></StgValue>
</operation>

<operation id="740" st_id="46" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:329 %layer2_weights_51_load = load i4 %layer2_weights_51_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_51_load"/></StgValue>
</operation>

<operation id="741" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:330 %sext_ln73_49 = sext i11 %layer2_weights_51_load

]]></Node>
<StgValue><ssdm name="sext_ln73_49"/></StgValue>
</operation>

<operation id="742" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:331 %mul_ln73_45 = mul i24 %sext_ln73_49, i24 %zext_ln73_33_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_45"/></StgValue>
</operation>

<operation id="743" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:335 %layer2_weights_52_addr = getelementptr i10 %layer2_weights_52, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_52_addr"/></StgValue>
</operation>

<operation id="744" st_id="46" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:336 %layer2_weights_52_load = load i4 %layer2_weights_52_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_52_load"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="745" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:319 %add_ln73_42 = add i24 %shl_ln73_41, i24 %sext_ln73_48

]]></Node>
<StgValue><ssdm name="add_ln73_42"/></StgValue>
</operation>

<operation id="746" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body31.split:323 %mul_ln73_44 = mul i22 %zext_ln73_47, i22 %conv_i86_50_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_44"/></StgValue>
</operation>

<operation id="747" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:324 %tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_42, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="748" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:325 %shl_ln73_42 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_42"/></StgValue>
</operation>

<operation id="749" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="24" op_0_bw="22">
<![CDATA[
for.body31.split:326 %zext_ln73_48 = zext i22 %mul_ln73_44

]]></Node>
<StgValue><ssdm name="zext_ln73_48"/></StgValue>
</operation>

<operation id="750" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:327 %add_ln73_43 = add i24 %shl_ln73_42, i24 %zext_ln73_48

]]></Node>
<StgValue><ssdm name="add_ln73_43"/></StgValue>
</operation>

<operation id="751" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:331 %mul_ln73_45 = mul i24 %sext_ln73_49, i24 %zext_ln73_33_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_45"/></StgValue>
</operation>

<operation id="752" st_id="47" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:336 %layer2_weights_52_load = load i4 %layer2_weights_52_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_52_load"/></StgValue>
</operation>

<operation id="753" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="24" op_0_bw="10">
<![CDATA[
for.body31.split:337 %sext_ln73_50 = sext i10 %layer2_weights_52_load

]]></Node>
<StgValue><ssdm name="sext_ln73_50"/></StgValue>
</operation>

<operation id="754" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:338 %mul_ln73_46 = mul i24 %sext_ln73_50, i24 %zext_ln73_34_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_46"/></StgValue>
</operation>

<operation id="755" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:342 %layer2_weights_53_addr = getelementptr i11 %layer2_weights_53, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_53_addr"/></StgValue>
</operation>

<operation id="756" st_id="47" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:343 %layer2_weights_53_load = load i4 %layer2_weights_53_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_53_load"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="757" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:327 %add_ln73_43 = add i24 %shl_ln73_42, i24 %zext_ln73_48

]]></Node>
<StgValue><ssdm name="add_ln73_43"/></StgValue>
</operation>

<operation id="758" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:331 %mul_ln73_45 = mul i24 %sext_ln73_49, i24 %zext_ln73_33_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_45"/></StgValue>
</operation>

<operation id="759" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:332 %tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_43, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="760" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:333 %shl_ln73_43 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_44, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_43"/></StgValue>
</operation>

<operation id="761" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:334 %add_ln73_44 = add i24 %shl_ln73_43, i24 %mul_ln73_45

]]></Node>
<StgValue><ssdm name="add_ln73_44"/></StgValue>
</operation>

<operation id="762" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:338 %mul_ln73_46 = mul i24 %sext_ln73_50, i24 %zext_ln73_34_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_46"/></StgValue>
</operation>

<operation id="763" st_id="48" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:343 %layer2_weights_53_load = load i4 %layer2_weights_53_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_53_load"/></StgValue>
</operation>

<operation id="764" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:344 %sext_ln73_51 = sext i11 %layer2_weights_53_load

]]></Node>
<StgValue><ssdm name="sext_ln73_51"/></StgValue>
</operation>

<operation id="765" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:345 %mul_ln73_47 = mul i24 %sext_ln73_51, i24 %zext_ln73_35_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_47"/></StgValue>
</operation>

<operation id="766" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:349 %layer2_weights_54_addr = getelementptr i8 %layer2_weights_54, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_54_addr"/></StgValue>
</operation>

<operation id="767" st_id="48" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="4">
<![CDATA[
for.body31.split:350 %layer2_weights_54_load = load i4 %layer2_weights_54_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_54_load"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="768" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:334 %add_ln73_44 = add i24 %shl_ln73_43, i24 %mul_ln73_45

]]></Node>
<StgValue><ssdm name="add_ln73_44"/></StgValue>
</operation>

<operation id="769" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:338 %mul_ln73_46 = mul i24 %sext_ln73_50, i24 %zext_ln73_34_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_46"/></StgValue>
</operation>

<operation id="770" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:339 %tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_44, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="771" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:340 %shl_ln73_44 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_45, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_44"/></StgValue>
</operation>

<operation id="772" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:341 %add_ln73_45 = add i24 %shl_ln73_44, i24 %mul_ln73_46

]]></Node>
<StgValue><ssdm name="add_ln73_45"/></StgValue>
</operation>

<operation id="773" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:345 %mul_ln73_47 = mul i24 %sext_ln73_51, i24 %zext_ln73_35_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_47"/></StgValue>
</operation>

<operation id="774" st_id="49" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="4">
<![CDATA[
for.body31.split:350 %layer2_weights_54_load = load i4 %layer2_weights_54_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_54_load"/></StgValue>
</operation>

<operation id="775" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="23" op_0_bw="8">
<![CDATA[
for.body31.split:351 %sext_ln73_52 = sext i8 %layer2_weights_54_load

]]></Node>
<StgValue><ssdm name="sext_ln73_52"/></StgValue>
</operation>

<operation id="776" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body31.split:352 %mul_ln73_48 = mul i23 %sext_ln73_52, i23 %conv_i86_54_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_48"/></StgValue>
</operation>

<operation id="777" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="4" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:357 %layer2_weights_55_addr = getelementptr i7 %layer2_weights_55, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_55_addr"/></StgValue>
</operation>

<operation id="778" st_id="49" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="7" op_0_bw="4">
<![CDATA[
for.body31.split:358 %layer2_weights_55_load = load i4 %layer2_weights_55_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_55_load"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="779" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:341 %add_ln73_45 = add i24 %shl_ln73_44, i24 %mul_ln73_46

]]></Node>
<StgValue><ssdm name="add_ln73_45"/></StgValue>
</operation>

<operation id="780" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:345 %mul_ln73_47 = mul i24 %sext_ln73_51, i24 %zext_ln73_35_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_47"/></StgValue>
</operation>

<operation id="781" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:346 %tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_45, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="782" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:347 %shl_ln73_45 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_46, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_45"/></StgValue>
</operation>

<operation id="783" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:348 %add_ln73_46 = add i24 %shl_ln73_45, i24 %mul_ln73_47

]]></Node>
<StgValue><ssdm name="add_ln73_46"/></StgValue>
</operation>

<operation id="784" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body31.split:352 %mul_ln73_48 = mul i23 %sext_ln73_52, i23 %conv_i86_54_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_48"/></StgValue>
</operation>

<operation id="785" st_id="50" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="7" op_0_bw="4">
<![CDATA[
for.body31.split:358 %layer2_weights_55_load = load i4 %layer2_weights_55_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_55_load"/></StgValue>
</operation>

<operation id="786" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="22" op_0_bw="7">
<![CDATA[
for.body31.split:359 %zext_ln73_49 = zext i7 %layer2_weights_55_load

]]></Node>
<StgValue><ssdm name="zext_ln73_49"/></StgValue>
</operation>

<operation id="787" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body31.split:360 %mul_ln73_49 = mul i22 %zext_ln73_49, i22 %conv_i86_55_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_49"/></StgValue>
</operation>

<operation id="788" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:365 %layer2_weights_56_addr = getelementptr i11 %layer2_weights_56, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_56_addr"/></StgValue>
</operation>

<operation id="789" st_id="50" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:366 %layer2_weights_56_load = load i4 %layer2_weights_56_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_56_load"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="790" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:348 %add_ln73_46 = add i24 %shl_ln73_45, i24 %mul_ln73_47

]]></Node>
<StgValue><ssdm name="add_ln73_46"/></StgValue>
</operation>

<operation id="791" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body31.split:352 %mul_ln73_48 = mul i23 %sext_ln73_52, i23 %conv_i86_54_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_48"/></StgValue>
</operation>

<operation id="792" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:353 %tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_46, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="793" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:354 %shl_ln73_46 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_47, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_46"/></StgValue>
</operation>

<operation id="794" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="24" op_0_bw="23">
<![CDATA[
for.body31.split:355 %sext_ln73_53 = sext i23 %mul_ln73_48

]]></Node>
<StgValue><ssdm name="sext_ln73_53"/></StgValue>
</operation>

<operation id="795" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:356 %add_ln73_47 = add i24 %shl_ln73_46, i24 %sext_ln73_53

]]></Node>
<StgValue><ssdm name="add_ln73_47"/></StgValue>
</operation>

<operation id="796" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body31.split:360 %mul_ln73_49 = mul i22 %zext_ln73_49, i22 %conv_i86_55_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_49"/></StgValue>
</operation>

<operation id="797" st_id="51" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:366 %layer2_weights_56_load = load i4 %layer2_weights_56_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_56_load"/></StgValue>
</operation>

<operation id="798" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:367 %sext_ln73_54 = sext i11 %layer2_weights_56_load

]]></Node>
<StgValue><ssdm name="sext_ln73_54"/></StgValue>
</operation>

<operation id="799" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:368 %mul_ln73_50 = mul i24 %sext_ln73_54, i24 %zext_ln73_36_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_50"/></StgValue>
</operation>

<operation id="800" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:372 %layer2_weights_57_addr = getelementptr i12 %layer2_weights_57, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_57_addr"/></StgValue>
</operation>

<operation id="801" st_id="51" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:373 %layer2_weights_57_load = load i4 %layer2_weights_57_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_57_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="802" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:356 %add_ln73_47 = add i24 %shl_ln73_46, i24 %sext_ln73_53

]]></Node>
<StgValue><ssdm name="add_ln73_47"/></StgValue>
</operation>

<operation id="803" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body31.split:360 %mul_ln73_49 = mul i22 %zext_ln73_49, i22 %conv_i86_55_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_49"/></StgValue>
</operation>

<operation id="804" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:361 %tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_47, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="805" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:362 %shl_ln73_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_48, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_47"/></StgValue>
</operation>

<operation id="806" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="24" op_0_bw="22">
<![CDATA[
for.body31.split:363 %zext_ln73_50 = zext i22 %mul_ln73_49

]]></Node>
<StgValue><ssdm name="zext_ln73_50"/></StgValue>
</operation>

<operation id="807" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:364 %add_ln73_48 = add i24 %shl_ln73_47, i24 %zext_ln73_50

]]></Node>
<StgValue><ssdm name="add_ln73_48"/></StgValue>
</operation>

<operation id="808" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:368 %mul_ln73_50 = mul i24 %sext_ln73_54, i24 %zext_ln73_36_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_50"/></StgValue>
</operation>

<operation id="809" st_id="52" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="4">
<![CDATA[
for.body31.split:373 %layer2_weights_57_load = load i4 %layer2_weights_57_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_57_load"/></StgValue>
</operation>

<operation id="810" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="24" op_0_bw="12">
<![CDATA[
for.body31.split:374 %sext_ln73_55 = sext i12 %layer2_weights_57_load

]]></Node>
<StgValue><ssdm name="sext_ln73_55"/></StgValue>
</operation>

<operation id="811" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:375 %mul_ln73_51 = mul i24 %sext_ln73_55, i24 %zext_ln73_37_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_51"/></StgValue>
</operation>

<operation id="812" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:379 %layer2_weights_58_addr = getelementptr i11 %layer2_weights_58, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_58_addr"/></StgValue>
</operation>

<operation id="813" st_id="52" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:380 %layer2_weights_58_load = load i4 %layer2_weights_58_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_58_load"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="814" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:364 %add_ln73_48 = add i24 %shl_ln73_47, i24 %zext_ln73_50

]]></Node>
<StgValue><ssdm name="add_ln73_48"/></StgValue>
</operation>

<operation id="815" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:368 %mul_ln73_50 = mul i24 %sext_ln73_54, i24 %zext_ln73_36_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_50"/></StgValue>
</operation>

<operation id="816" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:369 %tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_48, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="817" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:370 %shl_ln73_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_49, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_48"/></StgValue>
</operation>

<operation id="818" st_id="53" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:371 %add_ln73_49 = add i24 %shl_ln73_48, i24 %mul_ln73_50

]]></Node>
<StgValue><ssdm name="add_ln73_49"/></StgValue>
</operation>

<operation id="819" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:375 %mul_ln73_51 = mul i24 %sext_ln73_55, i24 %zext_ln73_37_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_51"/></StgValue>
</operation>

<operation id="820" st_id="53" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:380 %layer2_weights_58_load = load i4 %layer2_weights_58_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_58_load"/></StgValue>
</operation>

<operation id="821" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:381 %sext_ln73_56 = sext i11 %layer2_weights_58_load

]]></Node>
<StgValue><ssdm name="sext_ln73_56"/></StgValue>
</operation>

<operation id="822" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:382 %mul_ln73_52 = mul i24 %sext_ln73_56, i24 %zext_ln73_38_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_52"/></StgValue>
</operation>

<operation id="823" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:386 %layer2_weights_59_addr = getelementptr i4 %layer2_weights_59, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_59_addr"/></StgValue>
</operation>

<operation id="824" st_id="53" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="4" op_0_bw="4">
<![CDATA[
for.body31.split:387 %layer2_weights_59_load = load i4 %layer2_weights_59_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_59_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="825" st_id="54" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:371 %add_ln73_49 = add i24 %shl_ln73_48, i24 %mul_ln73_50

]]></Node>
<StgValue><ssdm name="add_ln73_49"/></StgValue>
</operation>

<operation id="826" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:375 %mul_ln73_51 = mul i24 %sext_ln73_55, i24 %zext_ln73_37_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_51"/></StgValue>
</operation>

<operation id="827" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:376 %tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_49, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="828" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:377 %shl_ln73_49 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_50, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_49"/></StgValue>
</operation>

<operation id="829" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:378 %add_ln73_50 = add i24 %shl_ln73_49, i24 %mul_ln73_51

]]></Node>
<StgValue><ssdm name="add_ln73_50"/></StgValue>
</operation>

<operation id="830" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:382 %mul_ln73_52 = mul i24 %sext_ln73_56, i24 %zext_ln73_38_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_52"/></StgValue>
</operation>

<operation id="831" st_id="54" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="4" op_0_bw="4">
<![CDATA[
for.body31.split:387 %layer2_weights_59_load = load i4 %layer2_weights_59_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_59_load"/></StgValue>
</operation>

<operation id="832" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="5" op_0_bw="4">
<![CDATA[
for.body31.split:388 %sext_ln73_57 = sext i4 %layer2_weights_59_load

]]></Node>
<StgValue><ssdm name="sext_ln73_57"/></StgValue>
</operation>

<operation id="833" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="20" op_0_bw="5">
<![CDATA[
for.body31.split:389 %zext_ln73_51 = zext i5 %sext_ln73_57

]]></Node>
<StgValue><ssdm name="zext_ln73_51"/></StgValue>
</operation>

<operation id="834" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body31.split:390 %mul_ln73_53 = mul i20 %zext_ln73_51, i20 %conv_i86_59_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_53"/></StgValue>
</operation>

<operation id="835" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:395 %layer2_weights_61_addr = getelementptr i11 %layer2_weights_61, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_61_addr"/></StgValue>
</operation>

<operation id="836" st_id="54" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:396 %layer2_weights_61_load = load i4 %layer2_weights_61_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_61_load"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="837" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:378 %add_ln73_50 = add i24 %shl_ln73_49, i24 %mul_ln73_51

]]></Node>
<StgValue><ssdm name="add_ln73_50"/></StgValue>
</operation>

<operation id="838" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:382 %mul_ln73_52 = mul i24 %sext_ln73_56, i24 %zext_ln73_38_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_52"/></StgValue>
</operation>

<operation id="839" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:383 %tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_50, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="840" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:384 %shl_ln73_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_51, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_50"/></StgValue>
</operation>

<operation id="841" st_id="55" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:385 %add_ln73_51 = add i24 %shl_ln73_50, i24 %mul_ln73_52

]]></Node>
<StgValue><ssdm name="add_ln73_51"/></StgValue>
</operation>

<operation id="842" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body31.split:390 %mul_ln73_53 = mul i20 %zext_ln73_51, i20 %conv_i86_59_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_53"/></StgValue>
</operation>

<operation id="843" st_id="55" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:396 %layer2_weights_61_load = load i4 %layer2_weights_61_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_61_load"/></StgValue>
</operation>

<operation id="844" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:397 %sext_ln73_58 = sext i11 %layer2_weights_61_load

]]></Node>
<StgValue><ssdm name="sext_ln73_58"/></StgValue>
</operation>

<operation id="845" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:398 %mul_ln73_54 = mul i24 %sext_ln73_58, i24 %zext_ln73_39_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_54"/></StgValue>
</operation>

<operation id="846" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:402 %layer2_weights_62_addr = getelementptr i5 %layer2_weights_62, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_62_addr"/></StgValue>
</operation>

<operation id="847" st_id="55" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="5" op_0_bw="4">
<![CDATA[
for.body31.split:403 %layer2_weights_62_load = load i4 %layer2_weights_62_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_62_load"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="848" st_id="56" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:385 %add_ln73_51 = add i24 %shl_ln73_50, i24 %mul_ln73_52

]]></Node>
<StgValue><ssdm name="add_ln73_51"/></StgValue>
</operation>

<operation id="849" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body31.split:390 %mul_ln73_53 = mul i20 %zext_ln73_51, i20 %conv_i86_59_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_53"/></StgValue>
</operation>

<operation id="850" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:391 %tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_51, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="851" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:392 %shl_ln73_51 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_52, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_51"/></StgValue>
</operation>

<operation id="852" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="24" op_0_bw="20">
<![CDATA[
for.body31.split:393 %zext_ln73_52 = zext i20 %mul_ln73_53

]]></Node>
<StgValue><ssdm name="zext_ln73_52"/></StgValue>
</operation>

<operation id="853" st_id="56" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:394 %add_ln73_52 = add i24 %shl_ln73_51, i24 %zext_ln73_52

]]></Node>
<StgValue><ssdm name="add_ln73_52"/></StgValue>
</operation>

<operation id="854" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:398 %mul_ln73_54 = mul i24 %sext_ln73_58, i24 %zext_ln73_39_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_54"/></StgValue>
</operation>

<operation id="855" st_id="56" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="5" op_0_bw="4">
<![CDATA[
for.body31.split:403 %layer2_weights_62_load = load i4 %layer2_weights_62_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_62_load"/></StgValue>
</operation>

<operation id="856" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="20" op_0_bw="5">
<![CDATA[
for.body31.split:404 %zext_ln73_53 = zext i5 %layer2_weights_62_load

]]></Node>
<StgValue><ssdm name="zext_ln73_53"/></StgValue>
</operation>

<operation id="857" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body31.split:405 %mul_ln73_55 = mul i20 %zext_ln73_53, i20 %conv_i86_62_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_55"/></StgValue>
</operation>

<operation id="858" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:410 %layer2_weights_63_addr = getelementptr i10 %layer2_weights_63, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_63_addr"/></StgValue>
</operation>

<operation id="859" st_id="56" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:411 %layer2_weights_63_load = load i4 %layer2_weights_63_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_63_load"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="860" st_id="57" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:394 %add_ln73_52 = add i24 %shl_ln73_51, i24 %zext_ln73_52

]]></Node>
<StgValue><ssdm name="add_ln73_52"/></StgValue>
</operation>

<operation id="861" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:398 %mul_ln73_54 = mul i24 %sext_ln73_58, i24 %zext_ln73_39_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_54"/></StgValue>
</operation>

<operation id="862" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:399 %tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_52, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="863" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:400 %shl_ln73_52 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_53, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_52"/></StgValue>
</operation>

<operation id="864" st_id="57" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:401 %add_ln73_53 = add i24 %shl_ln73_52, i24 %mul_ln73_54

]]></Node>
<StgValue><ssdm name="add_ln73_53"/></StgValue>
</operation>

<operation id="865" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body31.split:405 %mul_ln73_55 = mul i20 %zext_ln73_53, i20 %conv_i86_62_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_55"/></StgValue>
</operation>

<operation id="866" st_id="57" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="10" op_0_bw="4">
<![CDATA[
for.body31.split:411 %layer2_weights_63_load = load i4 %layer2_weights_63_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_63_load"/></StgValue>
</operation>

<operation id="867" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="24" op_0_bw="10">
<![CDATA[
for.body31.split:412 %sext_ln73_59 = sext i10 %layer2_weights_63_load

]]></Node>
<StgValue><ssdm name="sext_ln73_59"/></StgValue>
</operation>

<operation id="868" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:413 %mul_ln73_56 = mul i24 %sext_ln73_59, i24 %zext_ln73_40_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_56"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="869" st_id="58" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:401 %add_ln73_53 = add i24 %shl_ln73_52, i24 %mul_ln73_54

]]></Node>
<StgValue><ssdm name="add_ln73_53"/></StgValue>
</operation>

<operation id="870" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body31.split:405 %mul_ln73_55 = mul i20 %zext_ln73_53, i20 %conv_i86_62_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_55"/></StgValue>
</operation>

<operation id="871" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:406 %tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_53, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="872" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:407 %shl_ln73_53 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_54, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_53"/></StgValue>
</operation>

<operation id="873" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="24" op_0_bw="20">
<![CDATA[
for.body31.split:408 %zext_ln73_54 = zext i20 %mul_ln73_55

]]></Node>
<StgValue><ssdm name="zext_ln73_54"/></StgValue>
</operation>

<operation id="874" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:409 %add_ln73_54 = add i24 %shl_ln73_53, i24 %zext_ln73_54

]]></Node>
<StgValue><ssdm name="add_ln73_54"/></StgValue>
</operation>

<operation id="875" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:413 %mul_ln73_56 = mul i24 %sext_ln73_59, i24 %zext_ln73_40_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_56"/></StgValue>
</operation>

<operation id="876" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:418 %layer2_bias_addr = getelementptr i11 %layer2_bias, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_bias_addr"/></StgValue>
</operation>

<operation id="877" st_id="58" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:419 %layer2_bias_load = load i4 %layer2_bias_addr

]]></Node>
<StgValue><ssdm name="layer2_bias_load"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="878" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:409 %add_ln73_54 = add i24 %shl_ln73_53, i24 %zext_ln73_54

]]></Node>
<StgValue><ssdm name="add_ln73_54"/></StgValue>
</operation>

<operation id="879" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:413 %mul_ln73_56 = mul i24 %sext_ln73_59, i24 %zext_ln73_40_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_56"/></StgValue>
</operation>

<operation id="880" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:414 %tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_54, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="881" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:415 %shl_ln73_54 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_55, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_54"/></StgValue>
</operation>

<operation id="882" st_id="59" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:416 %add_ln73_55 = add i24 %shl_ln73_54, i24 %mul_ln73_56

]]></Node>
<StgValue><ssdm name="add_ln73_55"/></StgValue>
</operation>

<operation id="883" st_id="59" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="11" op_0_bw="4">
<![CDATA[
for.body31.split:419 %layer2_bias_load = load i4 %layer2_bias_addr

]]></Node>
<StgValue><ssdm name="layer2_bias_load"/></StgValue>
</operation>

<operation id="894" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0">
<![CDATA[
for.end56.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="884" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body31.split:1 %specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln69"/></StgValue>
</operation>

<operation id="885" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body31.split:2 %speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln68"/></StgValue>
</operation>

<operation id="886" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body31.split:3 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="887" st_id="60" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:416 %add_ln73_55 = add i24 %shl_ln73_54, i24 %mul_ln73_56

]]></Node>
<StgValue><ssdm name="add_ln73_55"/></StgValue>
</operation>

<operation id="888" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:417 %sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_55, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="889" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="11">
<![CDATA[
for.body31.split:420 %sext_ln75 = sext i11 %layer2_bias_load

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="890" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body31.split:421 %sum_1 = add i16 %sext_ln75, i16 %sum

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="891" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:422 %layer2_output_addr = getelementptr i16 %layer2_output, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_output_addr"/></StgValue>
</operation>

<operation id="892" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
for.body31.split:423 %store_ln76 = store i16 %sum_1, i4 %layer2_output_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="893" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
for.body31.split:425 %br_ln68 = br void %for.body31

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
