$date
	Fri Dec 23 01:03:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_decoder2_tb $end
$var wire 4 ! ALUControl [3:0] $end
$var reg 2 " ALUOp [1:0] $end
$var reg 3 # funct3 [2:0] $end
$var reg 7 $ funct7 [6:0] $end
$var reg 1 % opb5 $end
$scope module dut $end
$var wire 2 & ALUOp [1:0] $end
$var wire 3 ' funct3 [2:0] $end
$var wire 7 ( funct7 [6:0] $end
$var wire 1 % opb5 $end
$var reg 4 ) ALUControl [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
bx (
bx '
b0 &
x%
bx $
bx #
b0 "
b0 !
$end
#10
b1 !
b1 )
b1 "
b1 &
#20
b101 !
b101 )
b10 #
b10 '
b10 "
b10 &
#30
b11 !
b11 )
b110 #
b110 '
#40
b10 !
b10 )
b111 #
b111 '
#50
b100 !
b100 )
b100 #
b100 '
#60
b1000 !
b1000 )
b1 #
b1 '
#70
b110 !
b110 )
b100000 $
b100000 (
b101 #
b101 '
#80
b111 !
b111 )
b0 $
b0 (
#90
b1 !
b1 )
1%
b100000 $
b100000 (
b0 #
b0 '
#100
b0 !
b0 )
0%
b0 $
b0 (
#110
b1001 !
b1001 )
b1 $
b1 (
