Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 44ab0e92ed614902927d087f815ba153 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSRC_EX_NOT_CLEAR [E:/vivado/ECOP-18340161-04/ECOP-18340161-04.srcs/sources_1/new/PipeLineCPU.v:121]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSRC_EX_NOT_CLEAR [E:/vivado/ECOP-18340161-04/ECOP-18340161-04.srcs/sources_1/new/PipeLineCPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_select_32_3
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.add_const
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instruction_Divided
Compiling module xil_defaultlib.data_select_5_3
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Count_Addr
Compiling module xil_defaultlib.data_select_32_2
Compiling module xil_defaultlib.DS_32_2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.DS_32_4
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.HazardDetect_Unit
Compiling module xil_defaultlib.br_control
Compiling module xil_defaultlib.keep_control
Compiling module xil_defaultlib.PipeLineCPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
