#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Sep 21 05:52:03 2022
# Process ID: 10376
# Current directory: D:/intelligent_traffic_light/optimized_intellight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7716 D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.xpr
# Log file: D:/intelligent_traffic_light/optimized_intellight/vivado.log
# Journal file: D:/intelligent_traffic_light/optimized_intellight\vivado.jou
# Running On: DESKTOP-IH2NQ0H, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 8424 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.xpr
INFO: [Project 1-313] Project file moved from 'F:/intelligent_traffic_light/optimized_intellight' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/intelligent_traffic_light/ip_repo/intellight_ip_1.0', nor could it be found using path 'F:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for www.digilentinc.com:pynq-z1:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'intellight_v2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
intellight_v2_Action_RAM0_0
intellight_v2_axi_smc_0
intellight_v2_Action_RAM1_0
intellight_v2_rst_clk_100M_0
intellight_v2_processing_system7_0_0
intellight_v2_Action_RAM2_0
intellight_v2_Action_RAM3_0
intellight_v2_axi_intc_0_0

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'intellight.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
intellight_RAM1_0
intellight_RAM0_1
intellight_blk_mem_gen_0_0
intellight_axi_intc_0_0
intellight_RAM0_0
intellight_axi_bram_ctrl_0_0
intellight_RAM2_0
intellight_RAM1_1
intellight_RAM2_1
intellight_RAM3_0
intellight_axi_bram_ctrl_1_0
intellight_axi_bram_ctrl_2_0
intellight_axi_bram_ctrl_1_1
intellight_processing_system7_0_0
intellight_axi_smc_0
intellight_rst_clk_100M_0

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'simulate.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
simulate_RAM3_2
simulate_Action_RAM0_2
simulate_Action_RAM1_2
simulate_Action_RAM2_2
simulate_Action_RAM3_2
simulate_RAM0_2
simulate_RAM1_2
simulate_RAM2_2

INFO: [Project 1-230] Project 'optimized_intellight.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 1638.148 ; gain = 0.000
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
Reading block design file <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cons_0000
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM3
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:user:intellight:1.0 - intellight_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_100M
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Successfully read diagram <intellight_v2> from block design file <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>
report_ip_status -name ip_status 
upgrade_ip [get_ips  {intellight_axi_intc_0_0 intellight_blk_mem_gen_0_0 intellight_axi_bram_ctrl_0_0 intellight_rst_clk_100M_0 intellight_RAM3_0 intellight_axi_bram_ctrl_2_0 intellight_axi_bram_ctrl_1_1 intellight_axi_bram_ctrl_1_0 intellight_RAM2_0 intellight_RAM2_1 intellight_processing_system7_0_0 intellight_axi_smc_0 intellight_RAM0_1 intellight_RAM0_0 intellight_RAM1_0 intellight_RAM1_1 intellight_v2_axi_smc_0 intellight_v2_Action_RAM2_0 intellight_v2_Action_RAM0_0 intellight_v2_rst_clk_100M_0 intellight_v2_processing_system7_0_0 intellight_v2_Action_RAM3_0 intellight_v2_Action_RAM1_0 intellight_v2_axi_intc_0_0 simulate_RAM3_2 simulate_Action_RAM0_2 simulate_RAM1_2 simulate_Action_RAM2_2 simulate_RAM0_2 simulate_Action_RAM1_2 simulate_RAM2_2 simulate_Action_RAM3_2}] -log ip_upgrade.log
Reading block design file <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cons_0000
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_100M
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:user:intellight:1.0 - intellight_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Successfully read diagram <intellight> from block design file <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd>
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-3422] Upgraded intellight_RAM0_0 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded intellight_RAM0_1 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded intellight_RAM1_0 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded intellight_RAM1_1 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded intellight_RAM2_0 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded intellight_RAM2_1 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded intellight_RAM3_0 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] intellight_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] intellight_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ECC_TYPE' from '0' to 'Hamming' has been ignored for IP 'intellight_axi_bram_ctrl_0_0'
INFO: [IP_Flow 19-3422] Upgraded intellight_axi_bram_ctrl_0_0 (AXI BRAM Controller 4.1) from revision 5 to revision 6
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] intellight_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] intellight_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ECC_TYPE' from '0' to 'Hamming' has been ignored for IP 'intellight_axi_bram_ctrl_1_0'
INFO: [IP_Flow 19-3422] Upgraded intellight_axi_bram_ctrl_1_0 (AXI BRAM Controller 4.1) from revision 5 to revision 6
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] intellight_axi_bram_ctrl_1_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] intellight_axi_bram_ctrl_1_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ECC_TYPE' from '0' to 'Hamming' has been ignored for IP 'intellight_axi_bram_ctrl_1_1'
INFO: [IP_Flow 19-3422] Upgraded intellight_axi_bram_ctrl_1_1 (AXI BRAM Controller 4.1) from revision 5 to revision 6
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] intellight_axi_bram_ctrl_2_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] intellight_axi_bram_ctrl_2_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ECC_TYPE' from '0' to 'Hamming' has been ignored for IP 'intellight_axi_bram_ctrl_2_0'
INFO: [IP_Flow 19-3422] Upgraded intellight_axi_bram_ctrl_2_0 (AXI BRAM Controller 4.1) from revision 5 to revision 6
INFO: [IP_Flow 19-3422] Upgraded intellight_axi_intc_0_0 (AXI Interrupt Controller 4.1) from revision 15 to revision 17
INFO: [IP_Flow 19-4701] Upgrade has renamed interface 'interrupt.irq' as 'interrupt_irq' (xilinx.com:signal:interrupt:1.0)
INFO: [IP_Flow 19-3422] Upgraded intellight_axi_smc_0 (AXI SmartConnect 1.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded intellight_blk_mem_gen_0_0 (Block Memory Generator 8.4) from revision 4 to revision 5
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3420] Updated intellight_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated intellight_rst_clk_100M_0 to use current project options
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'intellight_axi_bram_ctrl_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/intelligent_traffic_light/optimized_intellight/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'intellight_axi_bram_ctrl_1_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/intelligent_traffic_light/optimized_intellight/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'intellight_axi_bram_ctrl_1_1' has identified issues that may require user intervention. Please review the upgrade log 'd:/intelligent_traffic_light/optimized_intellight/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'intellight_axi_bram_ctrl_2_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/intelligent_traffic_light/optimized_intellight/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3422] Upgraded intellight_v2_Action_RAM0_0 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded intellight_v2_Action_RAM1_0 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded intellight_v2_Action_RAM2_0 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded intellight_v2_Action_RAM3_0 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded intellight_v2_axi_intc_0_0 (AXI Interrupt Controller 4.1) from revision 15 to revision 17
INFO: [IP_Flow 19-4701] Upgrade has renamed interface 'interrupt.irq' as 'interrupt_irq' (xilinx.com:signal:interrupt:1.0)
INFO: [IP_Flow 19-3422] Upgraded intellight_v2_axi_smc_0 (AXI SmartConnect 1.0) from revision 16 to revision 18
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3420] Updated intellight_v2_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated intellight_v2_rst_clk_100M_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
Reading block design file <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cons_0000
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM3
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Successfully read diagram <simulate> from block design file <D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd>
Upgrading 'D:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
INFO: [IP_Flow 19-3422] Upgraded simulate_Action_RAM0_2 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded simulate_Action_RAM1_2 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded simulate_Action_RAM2_2 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded simulate_Action_RAM3_2 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded simulate_RAM0_2 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded simulate_RAM1_2 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded simulate_RAM2_2 (Block Memory Generator 8.4) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded simulate_RAM3_2 (Block Memory Generator 8.4) from revision 4 to revision 5
Wrote  : <D:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/intelligent_traffic_light/optimized_intellight/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 1638.148 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {intellight_axi_intc_0_0 intellight_blk_mem_gen_0_0 intellight_axi_bram_ctrl_0_0 intellight_rst_clk_100M_0 intellight_RAM3_0 intellight_axi_bram_ctrl_2_0 intellight_axi_bram_ctrl_1_1 intellight_axi_bram_ctrl_1_0 intellight_RAM2_0 intellight_RAM2_1 intellight_processing_system7_0_0 intellight_axi_smc_0 intellight_RAM0_1 intellight_RAM0_0 intellight_RAM1_0 intellight_RAM1_1 intellight_v2_axi_smc_0 intellight_v2_Action_RAM2_0 intellight_v2_Action_RAM0_0 intellight_v2_rst_clk_100M_0 intellight_v2_processing_system7_0_0 intellight_v2_Action_RAM3_0 intellight_v2_Action_RAM1_0 intellight_v2_axi_intc_0_0 simulate_RAM3_2 simulate_Action_RAM0_2 simulate_RAM1_2 simulate_Action_RAM2_2 simulate_RAM0_2 simulate_Action_RAM1_2 simulate_RAM2_2 simulate_Action_RAM3_2}] -no_script -sync -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 21 06:36:07 2022...
