

================================================================
== Vivado HLS Report for 'singleDecision'
================================================================
* Date:           Thu Dec  8 21:49:12 2016

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        SingleSiteDetection
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.72|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   18|   19|   19|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
* FSM state operations: 

 <State 1>: 3.81ns
ST_1: stg_20 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap(i16 %A_stim_reset) nounwind, !map !7

ST_1: stg_21 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 %V_stim_reset) nounwind, !map !13

ST_1: stg_22 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 %set_thresh) nounwind, !map !17

ST_1: stg_23 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v_thresh) nounwind, !map !21

ST_1: stg_24 [1/1] 0.00ns
._crit_edge:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_thresh) nounwind, !map !25

ST_1: stg_25 [1/1] 0.00ns
._crit_edge:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_flip) nounwind, !map !29

ST_1: stg_26 [1/1] 0.00ns
._crit_edge:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v_flip) nounwind, !map !33

ST_1: stg_27 [1/1] 0.00ns
._crit_edge:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %datapoint) nounwind, !map !37

ST_1: stg_28 [1/1] 0.00ns
._crit_edge:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_r) nounwind, !map !43

ST_1: stg_29 [1/1] 0.00ns
._crit_edge:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %stim) nounwind, !map !47

ST_1: stg_30 [1/1] 0.00ns
._crit_edge:10  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @str) nounwind

ST_1: v_flip_read [1/1] 0.00ns
._crit_edge:11  %v_flip_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v_flip) nounwind

ST_1: a_flip_read [1/1] 0.00ns
._crit_edge:12  %a_flip_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a_flip) nounwind

ST_1: a_thresh_read [1/1] 0.00ns
._crit_edge:13  %a_thresh_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a_thresh) nounwind

ST_1: v_thresh_read [1/1] 0.00ns
._crit_edge:14  %v_thresh_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v_thresh) nounwind

ST_1: set_thresh_read [1/1] 0.00ns
._crit_edge:15  %set_thresh_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %set_thresh) nounwind

ST_1: V_stim_reset_read [1/1] 0.00ns
._crit_edge:16  %V_stim_reset_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %V_stim_reset) nounwind

ST_1: A_stim_reset_read [1/1] 0.00ns
._crit_edge:17  %A_stim_reset_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %A_stim_reset) nounwind

ST_1: tmp [1/1] 2.28ns
._crit_edge:18  %tmp = icmp eq i16 %A_stim_reset_read, 0

ST_1: AstimDelay_load [1/1] 0.00ns
._crit_edge:19  %AstimDelay_load = load i32* @AstimDelay, align 4

ST_1: tmp_1 [1/1] 2.28ns
._crit_edge:20  %tmp_1 = icmp eq i16 %V_stim_reset_read, 0

ST_1: VstimDelay_load [1/1] 0.00ns
._crit_edge:21  %VstimDelay_load = load i32* @VstimDelay, align 4

ST_1: tmp_2 [1/1] 2.28ns
._crit_edge:22  %tmp_2 = icmp eq i16 %set_thresh_read, 0

ST_1: stg_43 [1/1] 0.00ns
._crit_edge:23  br i1 %tmp_2, label %._crit_edge12_ifconv, label %0

ST_1: stg_44 [1/1] 0.00ns
:0  store i32 %v_thresh_read, i32* @vthresh, align 4

ST_1: stg_45 [1/1] 0.00ns
:1  store i32 %a_thresh_read, i32* @athresh, align 4

ST_1: stg_46 [1/1] 0.00ns
:2  store i32 %a_flip_read, i32* @aflip, align 4

ST_1: stg_47 [1/1] 0.00ns
:3  store i32 %v_flip_read, i32* @vflip, align 4

ST_1: stg_48 [1/1] 0.00ns
:4  br label %._crit_edge12_ifconv

ST_1: recentdatapoints_head_i_load [1/1] 0.00ns
._crit_edge12_ifconv:4  %recentdatapoints_head_i_load = load i32* @recentdatapoints_head_i, align 4

ST_1: tmp_i_4 [1/1] 0.00ns
._crit_edge12_ifconv:6  %tmp_i_4 = sext i32 %recentdatapoints_head_i_load to i64

ST_1: recentdatapoints_data_addr [1/1] 0.00ns
._crit_edge12_ifconv:7  %recentdatapoints_data_addr = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i_4

ST_1: recentdatapoints_data_load [2/2] 2.39ns
._crit_edge12_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

ST_1: AstimDelay_load_op [1/1] 2.44ns
._crit_edge12_ifconv:28  %AstimDelay_load_op = add i32 %AstimDelay_load, 1

ST_1: tmp_7 [1/1] 1.37ns
._crit_edge12_ifconv:29  %tmp_7 = select i1 %tmp, i32 %AstimDelay_load_op, i32 1

ST_1: VstimDelay_load_op [1/1] 2.44ns
._crit_edge12_ifconv:30  %VstimDelay_load_op = add i32 %VstimDelay_load, 1

ST_1: tmp_8 [1/1] 1.37ns
._crit_edge12_ifconv:31  %tmp_8 = select i1 %tmp_1, i32 %VstimDelay_load_op, i32 1

ST_1: stg_57 [1/1] 0.00ns
._crit_edge12_ifconv:79  store i32 %tmp_8, i32* @VstimDelay, align 4

ST_1: stg_58 [1/1] 0.00ns
._crit_edge12_ifconv:80  store i32 %tmp_7, i32* @AstimDelay, align 4


 <State 2>: 6.33ns
ST_2: datapoint_read [1/1] 0.00ns
._crit_edge12_ifconv:0  %datapoint_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %datapoint) nounwind

ST_2: recentdatapoints_data_load [1/2] 2.39ns
._crit_edge12_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

ST_2: stg_61 [1/1] 2.39ns
._crit_edge12_ifconv:12  store i16 %datapoint_read, i16* %recentdatapoints_data_addr, align 2

ST_2: tmp_37_i [1/1] 2.44ns
._crit_edge12_ifconv:16  %tmp_37_i = add nsw i32 %recentdatapoints_head_i_load, 1

ST_2: tmp_38_i [1/1] 2.52ns
._crit_edge12_ifconv:17  %tmp_38_i = icmp eq i32 %tmp_37_i, 20

ST_2: p_tmp_i [1/1] 1.37ns
._crit_edge12_ifconv:18  %p_tmp_i = select i1 %tmp_38_i, i32 0, i32 %tmp_37_i

ST_2: stg_65 [1/1] 0.00ns
._crit_edge12_ifconv:19  store i32 %p_tmp_i, i32* @recentdatapoints_head_i, align 4


 <State 3>: 6.20ns
ST_3: i [1/1] 2.44ns
._crit_edge12_ifconv:33  %i = add nsw i32 %p_tmp_i, -1

ST_3: tmp_12 [1/1] 0.00ns
._crit_edge12_ifconv:34  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i, i32 31)

ST_3: i_1 [1/1] 2.44ns
._crit_edge12_ifconv:35  %i_1 = add nsw i32 %p_tmp_i, 19

ST_3: p_i [1/1] 1.37ns
._crit_edge12_ifconv:36  %p_i = select i1 %tmp_12, i32 %i_1, i32 %i

ST_3: tmp_39_i [1/1] 0.00ns
._crit_edge12_ifconv:37  %tmp_39_i = sext i32 %p_i to i64

ST_3: recentdatapoints_data_addr_1 [1/1] 0.00ns
._crit_edge12_ifconv:38  %recentdatapoints_data_addr_1 = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_39_i

ST_3: recentdatapoints_data_load_1 [2/2] 2.39ns
._crit_edge12_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2


 <State 4>: 7.78ns
ST_4: val_assign [1/1] 0.00ns
._crit_edge12_ifconv:1  %val_assign = sext i16 %datapoint_read to i32

ST_4: recentdatapoints_len_load [1/1] 0.00ns
._crit_edge12_ifconv:2  %recentdatapoints_len_load = load i32* @recentdatapoints_len, align 4

ST_4: tmp_i [1/1] 2.52ns
._crit_edge12_ifconv:3  %tmp_i = icmp eq i32 %recentdatapoints_len_load, 20

ST_4: recentdatapoints_sum_load [1/1] 0.00ns
._crit_edge12_ifconv:5  %recentdatapoints_sum_load = load i32* @recentdatapoints_sum, align 4

ST_4: extLd [1/1] 0.00ns
._crit_edge12_ifconv:9  %extLd = sext i16 %recentdatapoints_data_load to i32

ST_4: tmp_33_i [1/1] 2.44ns
._crit_edge12_ifconv:10  %tmp_33_i = sub nsw i32 %recentdatapoints_sum_load, %extLd

ST_4: recentdatapoints_sum_loc_i [1/1] 1.37ns
._crit_edge12_ifconv:11  %recentdatapoints_sum_loc_i = select i1 %tmp_i, i32 %tmp_33_i, i32 %recentdatapoints_sum_load

ST_4: tmp_35_i [1/1] 2.44ns
._crit_edge12_ifconv:13  %tmp_35_i = add nsw i32 %recentdatapoints_sum_loc_i, %val_assign

ST_4: recentdatapoints_len_load_op [1/1] 2.44ns
._crit_edge12_ifconv:14  %recentdatapoints_len_load_op = add i32 %recentdatapoints_len_load, 1

ST_4: tmp_36_i [1/1] 1.37ns
._crit_edge12_ifconv:15  %tmp_36_i = select i1 %tmp_i, i32 20, i32 %recentdatapoints_len_load_op

ST_4: stg_83 [1/1] 0.00ns
._crit_edge12_ifconv:20  store i32 %tmp_35_i, i32* @recentdatapoints_sum, align 4

ST_4: stg_84 [1/1] 0.00ns
._crit_edge12_ifconv:21  store i32 %tmp_36_i, i32* @recentdatapoints_len, align 4

ST_4: tmp_i9 [1/1] 2.52ns
._crit_edge12_ifconv:32  %tmp_i9 = icmp eq i32 %tmp_36_i, 0

ST_4: recentdatapoints_data_load_1 [1/2] 2.39ns
._crit_edge12_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2

ST_4: datapointV [1/1] 1.37ns
._crit_edge12_ifconv:40  %datapointV = select i1 %tmp_i9, i16 0, i16 %recentdatapoints_data_load_1


 <State 5>: 6.08ns
ST_5: datapointV_cast [1/1] 0.00ns
._crit_edge12_ifconv:41  %datapointV_cast = sext i16 %datapointV to i32

ST_5: vflip_load [1/1] 0.00ns
._crit_edge12_ifconv:43  %vflip_load = load i32* @vflip, align 4

ST_5: tmp_9 [3/3] 6.08ns
._crit_edge12_ifconv:44  %tmp_9 = mul nsw i32 %vflip_load, %datapointV_cast


 <State 6>: 6.08ns
ST_6: tmp_9 [2/3] 6.08ns
._crit_edge12_ifconv:44  %tmp_9 = mul nsw i32 %vflip_load, %datapointV_cast


 <State 7>: 8.60ns
ST_7: tmp_9 [1/3] 6.08ns
._crit_edge12_ifconv:44  %tmp_9 = mul nsw i32 %vflip_load, %datapointV_cast

ST_7: vthresh_load [1/1] 0.00ns
._crit_edge12_ifconv:45  %vthresh_load = load i32* @vthresh, align 4

ST_7: tmp_s [1/1] 2.52ns
._crit_edge12_ifconv:46  %tmp_s = icmp sgt i32 %tmp_9, %vthresh_load

ST_7: recentVBools_head_i_load [1/1] 0.00ns
._crit_edge12_ifconv:50  %recentVBools_head_i_load = load i32* @recentVBools_head_i, align 4

ST_7: tmp_i2 [1/1] 0.00ns
._crit_edge12_ifconv:51  %tmp_i2 = sext i32 %recentVBools_head_i_load to i64

ST_7: recentVBools_data_addr [1/1] 0.00ns
._crit_edge12_ifconv:52  %recentVBools_data_addr = getelementptr [11 x i1]* @recentVBools_data, i64 0, i64 %tmp_i2

ST_7: recentVBools_data_load [2/2] 2.39ns
._crit_edge12_ifconv:53  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1


 <State 8>: 6.33ns
ST_8: recentVBools_data_load [1/2] 2.39ns
._crit_edge12_ifconv:53  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1

ST_8: stg_100 [1/1] 2.39ns
._crit_edge12_ifconv:57  store i1 %tmp_s, i1* %recentVBools_data_addr, align 1

ST_8: tmp_44_i [1/1] 2.44ns
._crit_edge12_ifconv:61  %tmp_44_i = add nsw i32 %recentVBools_head_i_load, 1

ST_8: tmp_45_i [1/1] 2.52ns
._crit_edge12_ifconv:62  %tmp_45_i = icmp eq i32 %tmp_44_i, 11

ST_8: p_tmp_i1 [1/1] 1.37ns
._crit_edge12_ifconv:63  %p_tmp_i1 = select i1 %tmp_45_i, i32 0, i32 %tmp_44_i

ST_8: stg_104 [1/1] 0.00ns
._crit_edge12_ifconv:64  store i32 %p_tmp_i1, i32* @recentVBools_head_i, align 4


 <State 9>: 6.41ns
ST_9: recentVBools_len_load [1/1] 0.00ns
._crit_edge12_ifconv:48  %recentVBools_len_load = load i32* @recentVBools_len, align 4

ST_9: tmp_i1 [1/1] 2.52ns
._crit_edge12_ifconv:49  %tmp_i1 = icmp eq i32 %recentVBools_len_load, 11

ST_9: recentVBools_len_load_op [1/1] 2.44ns
._crit_edge12_ifconv:59  %recentVBools_len_load_op = add i32 %recentVBools_len_load, 1

ST_9: tmp_43_i [1/1] 1.37ns
._crit_edge12_ifconv:60  %tmp_43_i = select i1 %tmp_i1, i32 11, i32 %recentVBools_len_load_op

ST_9: stg_109 [1/1] 0.00ns
._crit_edge12_ifconv:66  store i32 %tmp_43_i, i32* @recentVBools_len, align 4

ST_9: i_2 [1/1] 2.44ns
._crit_edge12_ifconv:67  %i_2 = add nsw i32 %p_tmp_i1, -1

ST_9: tmp_25 [1/1] 0.00ns
._crit_edge12_ifconv:68  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_2, i32 31)

ST_9: i_3 [1/1] 2.44ns
._crit_edge12_ifconv:69  %i_3 = add nsw i32 %p_tmp_i1, 10

ST_9: p_i1 [1/1] 1.37ns
._crit_edge12_ifconv:70  %p_i1 = select i1 %tmp_25, i32 %i_3, i32 %i_2

ST_9: tmp_46_i [1/1] 0.00ns
._crit_edge12_ifconv:71  %tmp_46_i = sext i32 %p_i1 to i64

ST_9: recentVBools_data_addr_1 [1/1] 0.00ns
._crit_edge12_ifconv:72  %recentVBools_data_addr_1 = getelementptr [11 x i1]* @recentVBools_data, i64 0, i64 %tmp_46_i

ST_9: recentVBools_data_load_1 [2/2] 2.39ns
._crit_edge12_ifconv:73  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

ST_9: not_tmp_i2 [1/1] 2.52ns
._crit_edge12_ifconv:74  %not_tmp_i2 = icmp ne i32 %tmp_43_i, 0


 <State 10>: 8.72ns
ST_10: AbeatDelay_load [1/1] 0.00ns
._crit_edge12_ifconv:22  %AbeatDelay_load = load i32* @AbeatDelay, align 4

ST_10: tmp_4 [1/1] 2.44ns
._crit_edge12_ifconv:23  %tmp_4 = add nsw i32 %AbeatDelay_load, 1

ST_10: VbeatDelay_load [1/1] 0.00ns
._crit_edge12_ifconv:24  %VbeatDelay_load = load i32* @VbeatDelay, align 4

ST_10: tmp_5 [1/1] 2.44ns
._crit_edge12_ifconv:25  %tmp_5 = add nsw i32 %VbeatDelay_load, 1

ST_10: VbeatFallDelay_load [1/1] 0.00ns
._crit_edge12_ifconv:26  %VbeatFallDelay_load = load i32* @VbeatFallDelay, align 4

ST_10: tmp_6 [1/1] 2.44ns
._crit_edge12_ifconv:27  %tmp_6 = add nsw i32 %VbeatFallDelay_load, 1

ST_10: sum [1/1] 0.00ns
._crit_edge12_ifconv:42  %sum = load i32* @recentVBools_sum, align 4

ST_10: val_assign_1 [1/1] 0.00ns
._crit_edge12_ifconv:47  %val_assign_1 = zext i1 %tmp_s to i32

ST_10: extLd1 [1/1] 0.00ns
._crit_edge12_ifconv:54  %extLd1 = zext i1 %recentVBools_data_load to i32

ST_10: tmp_40_i [1/1] 2.44ns
._crit_edge12_ifconv:55  %tmp_40_i = sub nsw i32 %sum, %extLd1

ST_10: recentVBools_sum_loc_i [1/1] 1.37ns
._crit_edge12_ifconv:56  %recentVBools_sum_loc_i = select i1 %tmp_i1, i32 %tmp_40_i, i32 %sum

ST_10: tmp_42_i [1/1] 2.44ns
._crit_edge12_ifconv:58  %tmp_42_i = add nsw i32 %recentVBools_sum_loc_i, %val_assign_1

ST_10: stg_130 [1/1] 0.00ns
._crit_edge12_ifconv:65  store i32 %tmp_42_i, i32* @recentVBools_sum, align 4

ST_10: recentVBools_data_load_1 [1/2] 2.39ns
._crit_edge12_ifconv:73  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

ST_10: p_0_i [1/1] 1.37ns
._crit_edge12_ifconv:75  %p_0_i = and i1 %recentVBools_data_load_1, %not_tmp_i2

ST_10: p_0_i_cast [1/1] 0.00ns
._crit_edge12_ifconv:76  %p_0_i_cast = zext i1 %p_0_i to i32

ST_10: sum_1 [1/1] 2.44ns
._crit_edge12_ifconv:77  %sum_1 = add nsw i32 %p_0_i_cast, %sum

ST_10: tmp_3 [1/1] 2.52ns
._crit_edge12_ifconv:78  %tmp_3 = icmp sgt i32 %sum_1, 5

ST_10: last_sample_is_V_load [1/1] 0.00ns
._crit_edge12_ifconv:81  %last_sample_is_V_load = load i1* @last_sample_is_V, align 1

ST_10: stg_137 [1/1] 0.00ns
._crit_edge12_ifconv:82  br i1 %tmp_3, label %1, label %3

ST_10: stg_138 [1/1] 1.57ns
:0  br i1 %last_sample_is_V_load, label %4, label %._crit_edge13_ifconv

ST_10: stg_139 [1/1] 1.30ns
:0  store i1 false, i1* @last_sample_is_V, align 1

ST_10: stg_140 [1/1] 1.57ns
:1  br label %._crit_edge13_ifconv

ST_10: stg_141 [1/1] 1.57ns
:0  br i1 %last_sample_is_V_load, label %._crit_edge13_ifconv, label %2

ST_10: stg_142 [1/1] 1.30ns
:0  store i1 true, i1* @last_sample_is_V, align 1

ST_10: stg_143 [1/1] 1.57ns
:1  br label %._crit_edge13_ifconv

ST_10: tmp_i3 [1/1] 2.52ns
._crit_edge13_ifconv:3  %tmp_i3 = icmp eq i32 %tmp_36_i, 20

ST_10: tmp_i4 [1/1] 0.00ns
._crit_edge13_ifconv:4  %tmp_i4 = sext i32 %p_tmp_i to i64

ST_10: recentdatapoints_data_addr_2 [1/1] 0.00ns
._crit_edge13_ifconv:5  %recentdatapoints_data_addr_2 = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i4

ST_10: recentdatapoints_data_load_2 [2/2] 2.39ns
._crit_edge13_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2


 <State 11>: 3.76ns
ST_11: VbeatDelay_new_1 [1/1] 0.00ns
._crit_edge13_ifconv:0  %VbeatDelay_new_1 = phi i32 [ 0, %2 ], [ %tmp_5, %1 ], [ %tmp_5, %4 ], [ %tmp_5, %3 ]

ST_11: VbeatFallDelay_new_1 [1/1] 0.00ns
._crit_edge13_ifconv:1  %VbeatFallDelay_new_1 = phi i32 [ %tmp_6, %2 ], [ %tmp_6, %1 ], [ 0, %4 ], [ %tmp_6, %3 ]

ST_11: recentdatapoints_data_load_2 [1/2] 2.39ns
._crit_edge13_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2

ST_11: datapointA [1/1] 1.37ns
._crit_edge13_ifconv:7  %datapointA = select i1 %tmp_i3, i16 %recentdatapoints_data_load_2, i16 0

ST_11: stg_152 [1/1] 0.00ns
._crit_edge13_ifconv:47  store i32 %VbeatFallDelay_new_1, i32* @VbeatFallDelay, align 4

ST_11: stg_153 [1/1] 0.00ns
._crit_edge13_ifconv:48  store i32 %VbeatDelay_new_1, i32* @VbeatDelay, align 4

ST_11: tmp_13 [1/1] 2.52ns
._crit_edge13_ifconv:50  %tmp_13 = icmp sgt i32 %VbeatDelay_new_1, %VbeatFallDelay_new_1


 <State 12>: 6.08ns
ST_12: datapointA_cast [1/1] 0.00ns
._crit_edge13_ifconv:8  %datapointA_cast = sext i16 %datapointA to i32

ST_12: aflip_load [1/1] 0.00ns
._crit_edge13_ifconv:10  %aflip_load = load i32* @aflip, align 4

ST_12: tmp_10 [3/3] 6.08ns
._crit_edge13_ifconv:11  %tmp_10 = mul nsw i32 %aflip_load, %datapointA_cast


 <State 13>: 6.08ns
ST_13: tmp_10 [2/3] 6.08ns
._crit_edge13_ifconv:11  %tmp_10 = mul nsw i32 %aflip_load, %datapointA_cast


 <State 14>: 8.60ns
ST_14: tmp_10 [1/3] 6.08ns
._crit_edge13_ifconv:11  %tmp_10 = mul nsw i32 %aflip_load, %datapointA_cast

ST_14: athresh_load [1/1] 0.00ns
._crit_edge13_ifconv:12  %athresh_load = load i32* @athresh, align 4

ST_14: tmp_11 [1/1] 2.52ns
._crit_edge13_ifconv:13  %tmp_11 = icmp sgt i32 %tmp_10, %athresh_load

ST_14: recentABools_head_i_load [1/1] 0.00ns
._crit_edge13_ifconv:17  %recentABools_head_i_load = load i32* @recentABools_head_i, align 4

ST_14: tmp_i5 [1/1] 0.00ns
._crit_edge13_ifconv:18  %tmp_i5 = sext i32 %recentABools_head_i_load to i64

ST_14: recentABools_data_addr [1/1] 0.00ns
._crit_edge13_ifconv:19  %recentABools_data_addr = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_i5

ST_14: recentABools_data_load [2/2] 2.39ns
._crit_edge13_ifconv:20  %recentABools_data_load = load i1* %recentABools_data_addr, align 1


 <State 15>: 6.33ns
ST_15: recentABools_data_load [1/2] 2.39ns
._crit_edge13_ifconv:20  %recentABools_data_load = load i1* %recentABools_data_addr, align 1

ST_15: stg_167 [1/1] 2.39ns
._crit_edge13_ifconv:24  store i1 %tmp_11, i1* %recentABools_data_addr, align 1

ST_15: tmp_51_i [1/1] 2.44ns
._crit_edge13_ifconv:28  %tmp_51_i = add nsw i32 %recentABools_head_i_load, 1

ST_15: tmp_52_i [1/1] 2.52ns
._crit_edge13_ifconv:29  %tmp_52_i = icmp eq i32 %tmp_51_i, 30

ST_15: p_tmp_i2 [1/1] 1.37ns
._crit_edge13_ifconv:30  %p_tmp_i2 = select i1 %tmp_52_i, i32 0, i32 %tmp_51_i

ST_15: stg_171 [1/1] 0.00ns
._crit_edge13_ifconv:31  store i32 %p_tmp_i2, i32* @recentABools_head_i, align 4


 <State 16>: 6.41ns
ST_16: recentABools_len_load [1/1] 0.00ns
._crit_edge13_ifconv:15  %recentABools_len_load = load i32* @recentABools_len, align 4

ST_16: tmp_i4_5 [1/1] 2.52ns
._crit_edge13_ifconv:16  %tmp_i4_5 = icmp eq i32 %recentABools_len_load, 30

ST_16: recentABools_len_load_op [1/1] 2.44ns
._crit_edge13_ifconv:26  %recentABools_len_load_op = add i32 %recentABools_len_load, 1

ST_16: tmp_50_i [1/1] 1.37ns
._crit_edge13_ifconv:27  %tmp_50_i = select i1 %tmp_i4_5, i32 30, i32 %recentABools_len_load_op

ST_16: stg_176 [1/1] 0.00ns
._crit_edge13_ifconv:33  store i32 %tmp_50_i, i32* @recentABools_len, align 4

ST_16: i_4 [1/1] 2.44ns
._crit_edge13_ifconv:34  %i_4 = add nsw i32 %p_tmp_i2, -1

ST_16: tmp_26 [1/1] 0.00ns
._crit_edge13_ifconv:35  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_4, i32 31)

ST_16: i_5 [1/1] 2.44ns
._crit_edge13_ifconv:36  %i_5 = add nsw i32 %p_tmp_i2, 29

ST_16: p_i2 [1/1] 1.37ns
._crit_edge13_ifconv:37  %p_i2 = select i1 %tmp_26, i32 %i_5, i32 %i_4

ST_16: tmp_53_i [1/1] 0.00ns
._crit_edge13_ifconv:38  %tmp_53_i = sext i32 %p_i2 to i64

ST_16: recentABools_data_addr_1 [1/1] 0.00ns
._crit_edge13_ifconv:39  %recentABools_data_addr_1 = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_53_i

ST_16: recentABools_data_load_1 [2/2] 2.39ns
._crit_edge13_ifconv:40  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

ST_16: not_tmp_i5 [1/1] 2.52ns
._crit_edge13_ifconv:41  %not_tmp_i5 = icmp ne i32 %tmp_50_i, 0


 <State 17>: 8.66ns
ST_17: sum_2 [1/1] 0.00ns
._crit_edge13_ifconv:9  %sum_2 = load i32* @recentABools_sum, align 4

ST_17: val_assign_2 [1/1] 0.00ns
._crit_edge13_ifconv:14  %val_assign_2 = zext i1 %tmp_11 to i32

ST_17: extLd2 [1/1] 0.00ns
._crit_edge13_ifconv:21  %extLd2 = zext i1 %recentABools_data_load to i32

ST_17: tmp_47_i [1/1] 2.44ns
._crit_edge13_ifconv:22  %tmp_47_i = sub nsw i32 %sum_2, %extLd2

ST_17: recentABools_sum_loc_i [1/1] 1.37ns
._crit_edge13_ifconv:23  %recentABools_sum_loc_i = select i1 %tmp_i4_5, i32 %tmp_47_i, i32 %sum_2

ST_17: tmp_49_i [1/1] 2.44ns
._crit_edge13_ifconv:25  %tmp_49_i = add nsw i32 %recentABools_sum_loc_i, %val_assign_2

ST_17: stg_191 [1/1] 0.00ns
._crit_edge13_ifconv:32  store i32 %tmp_49_i, i32* @recentABools_sum, align 4

ST_17: recentABools_data_load_1 [1/2] 2.39ns
._crit_edge13_ifconv:40  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

ST_17: p_0_i2 [1/1] 1.37ns
._crit_edge13_ifconv:42  %p_0_i2 = and i1 %recentABools_data_load_1, %not_tmp_i5

ST_17: p_0_i2_cast [1/1] 0.00ns
._crit_edge13_ifconv:43  %p_0_i2_cast = zext i1 %p_0_i2 to i32

ST_17: sum_3 [1/1] 2.44ns
._crit_edge13_ifconv:44  %sum_3 = add nsw i32 %p_0_i2_cast, %sum_2

ST_17: tmp_27 [1/1] 0.00ns
._crit_edge13_ifconv:45  %tmp_27 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sum_3, i32 4, i32 31)

ST_17: icmp [1/1] 2.46ns
._crit_edge13_ifconv:46  %icmp = icmp sgt i28 %tmp_27, 0


 <State 18>: 2.52ns
ST_18: last_sample_is_V_loc_2 [1/1] 0.00ns
._crit_edge13_ifconv:2  %last_sample_is_V_loc_2 = phi i1 [ true, %2 ], [ %last_sample_is_V_load, %1 ], [ false, %4 ], [ %last_sample_is_V_load, %3 ]

ST_18: last_sample_is_A_load [1/1] 0.00ns
._crit_edge13_ifconv:49  %last_sample_is_A_load = load i1* @last_sample_is_A, align 1

ST_18: or_cond2 [1/1] 1.37ns
._crit_edge13_ifconv:51  %or_cond2 = and i1 %icmp, %tmp_13

ST_18: stg_201 [1/1] 0.00ns
._crit_edge13_ifconv:52  br i1 %or_cond2, label %5, label %._crit_edge15

ST_18: stg_202 [1/1] 1.57ns
._crit_edge15:0  br i1 %last_sample_is_A_load, label %7, label %._crit_edge17_ifconv

ST_18: stg_203 [1/1] 1.30ns
:0  store i1 false, i1* @last_sample_is_A, align 1

ST_18: stg_204 [1/1] 1.57ns
:1  br label %._crit_edge17_ifconv

ST_18: stg_205 [1/1] 1.57ns
:0  br i1 %last_sample_is_A_load, label %._crit_edge17_ifconv, label %6

ST_18: stg_206 [1/1] 1.30ns
:0  store i1 true, i1* @last_sample_is_A, align 1

ST_18: stg_207 [1/1] 1.57ns
:1  br label %._crit_edge17_ifconv

ST_18: tmp_20 [1/1] 2.52ns
._crit_edge17_ifconv:15  %tmp_20 = icmp sgt i32 %tmp_7, 30

ST_18: tmp_23 [1/1] 2.52ns
._crit_edge17_ifconv:19  %tmp_23 = icmp sgt i32 %tmp_8, 11


 <State 19>: 8.00ns
ST_19: AbeatDelay_new [1/1] 0.00ns
._crit_edge17_ifconv:0  %AbeatDelay_new = phi i32 [ 0, %6 ], [ %tmp_4, %5 ], [ %tmp_4, %._crit_edge15 ], [ %tmp_4, %7 ]

ST_19: tmp_14 [1/1] 0.00ns
._crit_edge17_ifconv:1  %tmp_14 = phi i1 [ true, %6 ], [ %last_sample_is_A_load, %5 ], [ %last_sample_is_A_load, %._crit_edge15 ], [ false, %7 ]

ST_19: tmp_15 [1/1] 2.52ns
._crit_edge17_ifconv:2  %tmp_15 = icmp ne i32 %VbeatDelay_new_1, 0

ST_19: tmp_16 [1/1] 1.37ns
._crit_edge17_ifconv:3  %tmp_16 = xor i1 %last_sample_is_V_loc_2, true

ST_19: or_cond [1/1] 1.37ns
._crit_edge17_ifconv:4  %or_cond = or i1 %tmp_15, %tmp_16

ST_19: stg_215 [1/1] 0.00ns
._crit_edge17_ifconv:5  store i32 %AbeatDelay_new, i32* @AbeatDelay, align 4

ST_19: tmp_17 [1/1] 2.52ns
._crit_edge17_ifconv:6  %tmp_17 = icmp ne i32 %AbeatDelay_new, 0

ST_19: tmp_18 [1/1] 1.37ns
._crit_edge17_ifconv:7  %tmp_18 = xor i1 %tmp_14, true

ST_19: or_cond4 [1/1] 1.37ns
._crit_edge17_ifconv:8  %or_cond4 = or i1 %tmp_17, %tmp_18

ST_19: storemerge [1/1] 1.37ns
._crit_edge17_ifconv:9  %storemerge = select i1 %or_cond4, i6 0, i6 -31

ST_19: storemerge1 [1/1] 1.37ns
._crit_edge17_ifconv:10  %storemerge1 = select i1 %or_cond, i6 %storemerge, i6 -10

ST_19: storemerge1_cast1 [1/1] 0.00ns
._crit_edge17_ifconv:11  %storemerge1_cast1 = sext i6 %storemerge1 to i7

ST_19: storemerge1_cast [1/1] 0.00ns
._crit_edge17_ifconv:12  %storemerge1_cast = zext i7 %storemerge1_cast1 to i16

ST_19: stg_223 [1/1] 0.00ns
._crit_edge17_ifconv:13  call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_r, i16 %storemerge1_cast) nounwind

ST_19: tmp_19 [1/1] 2.52ns
._crit_edge17_ifconv:14  %tmp_19 = icmp sgt i32 %AbeatDelay_new, 1000

ST_19: or_cond8 [1/1] 1.37ns
._crit_edge17_ifconv:16  %or_cond8 = and i1 %tmp_19, %tmp_20

ST_19: tmp_21 [1/1] 2.52ns
._crit_edge17_ifconv:17  %tmp_21 = icmp sgt i32 %VbeatDelay_new_1, %AbeatDelay_new

ST_19: tmp_22 [1/1] 2.52ns
._crit_edge17_ifconv:18  %tmp_22 = icmp sgt i32 %AbeatDelay_new, 900

ST_19: tmp1 [1/1] 1.37ns
._crit_edge17_ifconv:20  %tmp1 = and i1 %tmp_22, %tmp_23

ST_19: or_cond1 [1/1] 1.37ns
._crit_edge17_ifconv:21  %or_cond1 = and i1 %tmp1, %tmp_21

ST_19: p_s [1/1] 1.37ns
._crit_edge17_ifconv:22  %p_s = select i1 %or_cond1, i6 -10, i6 -31

ST_19: tmp_24 [1/1] 1.37ns
._crit_edge17_ifconv:23  %tmp_24 = or i1 %or_cond1, %or_cond8

ST_19: stim_new_1 [1/1] 1.37ns
._crit_edge17_ifconv:24  %stim_new_1 = select i1 %tmp_24, i6 %p_s, i6 0

ST_19: stim_new_1_cast1 [1/1] 0.00ns
._crit_edge17_ifconv:25  %stim_new_1_cast1 = sext i6 %stim_new_1 to i7

ST_19: stim_new_1_cast [1/1] 0.00ns
._crit_edge17_ifconv:26  %stim_new_1_cast = zext i7 %stim_new_1_cast1 to i16

ST_19: stg_235 [1/1] 0.00ns
._crit_edge17_ifconv:27  call void @_ssdm_op_Write.ap_auto.i16P(i16* %stim, i16 %stim_new_1_cast) nounwind

ST_19: stg_236 [1/1] 0.00ns
._crit_edge17_ifconv:28  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_stim_reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x401bce0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_stim_reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4004c50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ set_thresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x40e0ed0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_thresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4004a50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_thresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x415a090; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_flip]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4158410; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_flip]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4143e60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ datapoint]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x41520b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4145ae0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ stim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3fb1720; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ AstimDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x3facb30; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ VstimDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x409c2b0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ vthresh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x40a1850; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ athresh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x3faa270; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ aflip]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x40bbc20; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ vflip]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x4017450; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x3feab80; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_head_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x411ac00; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x412cc10; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x4137620; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ AbeatDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x412c860; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ VbeatDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x3e95850; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ VbeatFallDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x3da88c0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x40ad590; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x3fabd90; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_head_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x3f8eaf0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x417ca30; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ last_sample_is_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x3ef9ec0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x3f47a30; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x3f244e0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_head_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x3f2eaf0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x4159100; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ last_sample_is_A]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x4097480; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_20                       (specbitsmap  ) [ 00000000000000000000]
stg_21                       (specbitsmap  ) [ 00000000000000000000]
stg_22                       (specbitsmap  ) [ 00000000000000000000]
stg_23                       (specbitsmap  ) [ 00000000000000000000]
stg_24                       (specbitsmap  ) [ 00000000000000000000]
stg_25                       (specbitsmap  ) [ 00000000000000000000]
stg_26                       (specbitsmap  ) [ 00000000000000000000]
stg_27                       (specbitsmap  ) [ 00000000000000000000]
stg_28                       (specbitsmap  ) [ 00000000000000000000]
stg_29                       (specbitsmap  ) [ 00000000000000000000]
stg_30                       (spectopmodule) [ 00000000000000000000]
v_flip_read                  (read         ) [ 00000000000000000000]
a_flip_read                  (read         ) [ 00000000000000000000]
a_thresh_read                (read         ) [ 00000000000000000000]
v_thresh_read                (read         ) [ 00000000000000000000]
set_thresh_read              (read         ) [ 00000000000000000000]
V_stim_reset_read            (read         ) [ 00000000000000000000]
A_stim_reset_read            (read         ) [ 00000000000000000000]
tmp                          (icmp         ) [ 00000000000000000000]
AstimDelay_load              (load         ) [ 00000000000000000000]
tmp_1                        (icmp         ) [ 00000000000000000000]
VstimDelay_load              (load         ) [ 00000000000000000000]
tmp_2                        (icmp         ) [ 01000000000000000000]
stg_43                       (br           ) [ 00000000000000000000]
stg_44                       (store        ) [ 00000000000000000000]
stg_45                       (store        ) [ 00000000000000000000]
stg_46                       (store        ) [ 00000000000000000000]
stg_47                       (store        ) [ 00000000000000000000]
stg_48                       (br           ) [ 00000000000000000000]
recentdatapoints_head_i_load (load         ) [ 00100000000000000000]
tmp_i_4                      (sext         ) [ 00000000000000000000]
recentdatapoints_data_addr   (getelementptr) [ 00100000000000000000]
AstimDelay_load_op           (add          ) [ 00000000000000000000]
tmp_7                        (select       ) [ 00111111111111111110]
VstimDelay_load_op           (add          ) [ 00000000000000000000]
tmp_8                        (select       ) [ 00111111111111111110]
stg_57                       (store        ) [ 00000000000000000000]
stg_58                       (store        ) [ 00000000000000000000]
datapoint_read               (read         ) [ 00011000000000000000]
recentdatapoints_data_load   (load         ) [ 00011000000000000000]
stg_61                       (store        ) [ 00000000000000000000]
tmp_37_i                     (add          ) [ 00000000000000000000]
tmp_38_i                     (icmp         ) [ 00000000000000000000]
p_tmp_i                      (select       ) [ 00011111111000000000]
stg_65                       (store        ) [ 00000000000000000000]
i                            (add          ) [ 00000000000000000000]
tmp_12                       (bitselect    ) [ 00000000000000000000]
i_1                          (add          ) [ 00000000000000000000]
p_i                          (select       ) [ 00000000000000000000]
tmp_39_i                     (sext         ) [ 00000000000000000000]
recentdatapoints_data_addr_1 (getelementptr) [ 00001000000000000000]
val_assign                   (sext         ) [ 00000000000000000000]
recentdatapoints_len_load    (load         ) [ 00000000000000000000]
tmp_i                        (icmp         ) [ 00000000000000000000]
recentdatapoints_sum_load    (load         ) [ 00000000000000000000]
extLd                        (sext         ) [ 00000000000000000000]
tmp_33_i                     (sub          ) [ 00000000000000000000]
recentdatapoints_sum_loc_i   (select       ) [ 00000000000000000000]
tmp_35_i                     (add          ) [ 00000000000000000000]
recentdatapoints_len_load_op (add          ) [ 00000000000000000000]
tmp_36_i                     (select       ) [ 00000111111000000000]
stg_83                       (store        ) [ 00000000000000000000]
stg_84                       (store        ) [ 00000000000000000000]
tmp_i9                       (icmp         ) [ 00000000000000000000]
recentdatapoints_data_load_1 (load         ) [ 00000000000000000000]
datapointV                   (select       ) [ 00000100000000000000]
datapointV_cast              (sext         ) [ 00000011000000000000]
vflip_load                   (load         ) [ 00000011000000000000]
tmp_9                        (mul          ) [ 00000000000000000000]
vthresh_load                 (load         ) [ 00000000000000000000]
tmp_s                        (icmp         ) [ 00000000111000000000]
recentVBools_head_i_load     (load         ) [ 00000000100000000000]
tmp_i2                       (sext         ) [ 00000000000000000000]
recentVBools_data_addr       (getelementptr) [ 00000000100000000000]
recentVBools_data_load       (load         ) [ 00000000011000000000]
stg_100                      (store        ) [ 00000000000000000000]
tmp_44_i                     (add          ) [ 00000000000000000000]
tmp_45_i                     (icmp         ) [ 00000000000000000000]
p_tmp_i1                     (select       ) [ 00000000010000000000]
stg_104                      (store        ) [ 00000000000000000000]
recentVBools_len_load        (load         ) [ 00000000000000000000]
tmp_i1                       (icmp         ) [ 00000000001000000000]
recentVBools_len_load_op     (add          ) [ 00000000000000000000]
tmp_43_i                     (select       ) [ 00000000000000000000]
stg_109                      (store        ) [ 00000000000000000000]
i_2                          (add          ) [ 00000000000000000000]
tmp_25                       (bitselect    ) [ 00000000000000000000]
i_3                          (add          ) [ 00000000000000000000]
p_i1                         (select       ) [ 00000000000000000000]
tmp_46_i                     (sext         ) [ 00000000000000000000]
recentVBools_data_addr_1     (getelementptr) [ 00000000001000000000]
not_tmp_i2                   (icmp         ) [ 00000000001000000000]
AbeatDelay_load              (load         ) [ 00000000000000000000]
tmp_4                        (add          ) [ 00000000000111111111]
VbeatDelay_load              (load         ) [ 00000000000000000000]
tmp_5                        (add          ) [ 00000000001100000000]
VbeatFallDelay_load          (load         ) [ 00000000000000000000]
tmp_6                        (add          ) [ 00000000001100000000]
sum                          (load         ) [ 00000000000000000000]
val_assign_1                 (zext         ) [ 00000000000000000000]
extLd1                       (zext         ) [ 00000000000000000000]
tmp_40_i                     (sub          ) [ 00000000000000000000]
recentVBools_sum_loc_i       (select       ) [ 00000000000000000000]
tmp_42_i                     (add          ) [ 00000000000000000000]
stg_130                      (store        ) [ 00000000000000000000]
recentVBools_data_load_1     (load         ) [ 00000000000000000000]
p_0_i                        (and          ) [ 00000000000000000000]
p_0_i_cast                   (zext         ) [ 00000000000000000000]
sum_1                        (add          ) [ 00000000000000000000]
tmp_3                        (icmp         ) [ 00000000001000000000]
last_sample_is_V_load        (load         ) [ 00000000001111111110]
stg_137                      (br           ) [ 00000000000000000000]
stg_138                      (br           ) [ 00000000001111111110]
stg_139                      (store        ) [ 00000000000000000000]
stg_140                      (br           ) [ 00000000001111111110]
stg_141                      (br           ) [ 00000000001111111110]
stg_142                      (store        ) [ 00000000000000000000]
stg_143                      (br           ) [ 00000000001111111110]
tmp_i3                       (icmp         ) [ 00000000000100000000]
tmp_i4                       (sext         ) [ 00000000000000000000]
recentdatapoints_data_addr_2 (getelementptr) [ 00000000000100000000]
VbeatDelay_new_1             (phi          ) [ 00000000000111111111]
VbeatFallDelay_new_1         (phi          ) [ 00000000000100000000]
recentdatapoints_data_load_2 (load         ) [ 00000000000000000000]
datapointA                   (select       ) [ 00000000000010000000]
stg_152                      (store        ) [ 00000000000000000000]
stg_153                      (store        ) [ 00000000000000000000]
tmp_13                       (icmp         ) [ 00000000000011111110]
datapointA_cast              (sext         ) [ 00000000000001100000]
aflip_load                   (load         ) [ 00000000000001100000]
tmp_10                       (mul          ) [ 00000000000000000000]
athresh_load                 (load         ) [ 00000000000000000000]
tmp_11                       (icmp         ) [ 00000000000000011100]
recentABools_head_i_load     (load         ) [ 00000000000000010000]
tmp_i5                       (sext         ) [ 00000000000000000000]
recentABools_data_addr       (getelementptr) [ 00000000000000010000]
recentABools_data_load       (load         ) [ 00000000000000001100]
stg_167                      (store        ) [ 00000000000000000000]
tmp_51_i                     (add          ) [ 00000000000000000000]
tmp_52_i                     (icmp         ) [ 00000000000000000000]
p_tmp_i2                     (select       ) [ 00000000000000001000]
stg_171                      (store        ) [ 00000000000000000000]
recentABools_len_load        (load         ) [ 00000000000000000000]
tmp_i4_5                     (icmp         ) [ 00000000000000000100]
recentABools_len_load_op     (add          ) [ 00000000000000000000]
tmp_50_i                     (select       ) [ 00000000000000000000]
stg_176                      (store        ) [ 00000000000000000000]
i_4                          (add          ) [ 00000000000000000000]
tmp_26                       (bitselect    ) [ 00000000000000000000]
i_5                          (add          ) [ 00000000000000000000]
p_i2                         (select       ) [ 00000000000000000000]
tmp_53_i                     (sext         ) [ 00000000000000000000]
recentABools_data_addr_1     (getelementptr) [ 00000000000000000100]
not_tmp_i5                   (icmp         ) [ 00000000000000000100]
sum_2                        (load         ) [ 00000000000000000000]
val_assign_2                 (zext         ) [ 00000000000000000000]
extLd2                       (zext         ) [ 00000000000000000000]
tmp_47_i                     (sub          ) [ 00000000000000000000]
recentABools_sum_loc_i       (select       ) [ 00000000000000000000]
tmp_49_i                     (add          ) [ 00000000000000000000]
stg_191                      (store        ) [ 00000000000000000000]
recentABools_data_load_1     (load         ) [ 00000000000000000000]
p_0_i2                       (and          ) [ 00000000000000000000]
p_0_i2_cast                  (zext         ) [ 00000000000000000000]
sum_3                        (add          ) [ 00000000000000000000]
tmp_27                       (partselect   ) [ 00000000000000000000]
icmp                         (icmp         ) [ 00000000000000000010]
last_sample_is_V_loc_2       (phi          ) [ 00000000000111111111]
last_sample_is_A_load        (load         ) [ 00000000000000000011]
or_cond2                     (and          ) [ 00000000000000000010]
stg_201                      (br           ) [ 00000000000000000000]
stg_202                      (br           ) [ 00000000000000000011]
stg_203                      (store        ) [ 00000000000000000000]
stg_204                      (br           ) [ 00000000000000000011]
stg_205                      (br           ) [ 00000000000000000011]
stg_206                      (store        ) [ 00000000000000000000]
stg_207                      (br           ) [ 00000000000000000011]
tmp_20                       (icmp         ) [ 00000000000000000001]
tmp_23                       (icmp         ) [ 00000000000000000001]
AbeatDelay_new               (phi          ) [ 00000000000000000001]
tmp_14                       (phi          ) [ 00000000000000000001]
tmp_15                       (icmp         ) [ 00000000000000000000]
tmp_16                       (xor          ) [ 00000000000000000000]
or_cond                      (or           ) [ 00000000000000000000]
stg_215                      (store        ) [ 00000000000000000000]
tmp_17                       (icmp         ) [ 00000000000000000000]
tmp_18                       (xor          ) [ 00000000000000000000]
or_cond4                     (or           ) [ 00000000000000000000]
storemerge                   (select       ) [ 00000000000000000000]
storemerge1                  (select       ) [ 00000000000000000000]
storemerge1_cast1            (sext         ) [ 00000000000000000000]
storemerge1_cast             (zext         ) [ 00000000000000000000]
stg_223                      (write        ) [ 00000000000000000000]
tmp_19                       (icmp         ) [ 00000000000000000000]
or_cond8                     (and          ) [ 00000000000000000000]
tmp_21                       (icmp         ) [ 00000000000000000000]
tmp_22                       (icmp         ) [ 00000000000000000000]
tmp1                         (and          ) [ 00000000000000000000]
or_cond1                     (and          ) [ 00000000000000000000]
p_s                          (select       ) [ 00000000000000000000]
tmp_24                       (or           ) [ 00000000000000000000]
stim_new_1                   (select       ) [ 00000000000000000000]
stim_new_1_cast1             (sext         ) [ 00000000000000000000]
stim_new_1_cast              (zext         ) [ 00000000000000000000]
stg_235                      (write        ) [ 00000000000000000000]
stg_236                      (ret          ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_stim_reset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_stim_reset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="V_stim_reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_stim_reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="set_thresh">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_thresh"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v_thresh">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_thresh"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_thresh">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_thresh"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a_flip">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_flip"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_flip">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_flip"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="datapoint">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="datapoint"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_r">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stim">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stim"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="AstimDelay">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AstimDelay"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="VstimDelay">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VstimDelay"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="vthresh">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vthresh"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="athresh">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="athresh"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="aflip">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aflip"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="vflip">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vflip"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="recentdatapoints_len">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_len"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="recentdatapoints_head_i">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_head_i"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="recentdatapoints_sum">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_sum"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="recentdatapoints_data">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="AbeatDelay">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AbeatDelay"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="VbeatDelay">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VbeatDelay"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="VbeatFallDelay">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VbeatFallDelay"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="recentVBools_sum">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_sum"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="recentVBools_len">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_len"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="recentVBools_head_i">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_head_i"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="recentVBools_data">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="last_sample_is_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_sample_is_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="recentABools_sum">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_sum"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="recentABools_len">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_len"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="recentABools_head_i">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_head_i"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="recentABools_data">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="last_sample_is_A">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_sample_is_A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="v_flip_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_flip_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="a_flip_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_flip_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="a_thresh_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_thresh_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="v_thresh_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_thresh_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="set_thresh_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="set_thresh_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="V_stim_reset_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_stim_reset_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="A_stim_reset_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_stim_reset_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="datapoint_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="datapoint_read/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="stg_223_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_223/19 "/>
</bind>
</comp>

<comp id="183" class="1004" name="stg_235_write_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_235/19 "/>
</bind>
</comp>

<comp id="190" class="1004" name="recentdatapoints_data_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentdatapoints_data_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="recentdatapoints_data_load/1 stg_61/2 recentdatapoints_data_load_1/3 recentdatapoints_data_load_2/10 "/>
</bind>
</comp>

<comp id="203" class="1004" name="recentdatapoints_data_addr_1_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentdatapoints_data_addr_1/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="recentVBools_data_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentVBools_data_addr/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="1"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="recentVBools_data_load/7 stg_100/8 recentVBools_data_load_1/9 "/>
</bind>
</comp>

<comp id="223" class="1004" name="recentVBools_data_addr_1_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentVBools_data_addr_1/9 "/>
</bind>
</comp>

<comp id="231" class="1004" name="recentdatapoints_data_addr_2_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentdatapoints_data_addr_2/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="recentABools_data_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentABools_data_addr/14 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="1"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="recentABools_data_load/14 stg_167/15 recentABools_data_load_1/16 "/>
</bind>
</comp>

<comp id="251" class="1004" name="recentABools_data_addr_1_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentABools_data_addr_1/16 "/>
</bind>
</comp>

<comp id="259" class="1005" name="VbeatDelay_new_1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="VbeatDelay_new_1 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="VbeatDelay_new_1_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="32" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="4" bw="32" slack="1"/>
<pin id="269" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="6" bw="32" slack="1"/>
<pin id="271" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="VbeatDelay_new_1/11 "/>
</bind>
</comp>

<comp id="275" class="1005" name="VbeatFallDelay_new_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="VbeatFallDelay_new_1 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="VbeatFallDelay_new_1_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="32" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="4" bw="1" slack="1"/>
<pin id="285" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="6" bw="32" slack="1"/>
<pin id="287" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="VbeatFallDelay_new_1/11 "/>
</bind>
</comp>

<comp id="290" class="1005" name="last_sample_is_V_loc_2_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_sample_is_V_loc_2 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="last_sample_is_V_loc_2_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="8"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="8"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="4" bw="1" slack="8"/>
<pin id="301" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="6" bw="1" slack="8"/>
<pin id="303" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_sample_is_V_loc_2/18 "/>
</bind>
</comp>

<comp id="308" class="1005" name="AbeatDelay_new_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AbeatDelay_new (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="AbeatDelay_new_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="32" slack="9"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="4" bw="32" slack="9"/>
<pin id="318" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="6" bw="32" slack="9"/>
<pin id="320" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="AbeatDelay_new/19 "/>
</bind>
</comp>

<comp id="323" class="1005" name="tmp_14_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_14_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="4" bw="1" slack="1"/>
<pin id="334" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="6" bw="1" slack="1"/>
<pin id="336" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_14/19 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="AstimDelay_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AstimDelay_load/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="VstimDelay_load_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="VstimDelay_load/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="stg_44_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_44/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="stg_45_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_45/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="stg_46_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_46/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="stg_47_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_47/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="recentdatapoints_head_i_load_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentdatapoints_head_i_load/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_i_4_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_4/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="AstimDelay_load_op_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="AstimDelay_load_op/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_7_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="VstimDelay_load_op_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="VstimDelay_load_op/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_8_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="stg_57_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="stg_58_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_58/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_37_i_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37_i/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_38_i_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="6" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38_i/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_tmp_i_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="32" slack="0"/>
<pin id="455" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_i/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="stg_65_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_65/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="i_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_12_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="6" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="i_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="0" index="1" bw="6" slack="0"/>
<pin id="481" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_i_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="32" slack="0"/>
<pin id="487" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_39_i_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39_i/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="val_assign_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="2"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="val_assign/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="recentdatapoints_len_load_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentdatapoints_len_load/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_i_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="6" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="recentdatapoints_sum_load_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentdatapoints_sum_load/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="extLd_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="2"/>
<pin id="515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_33_i_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="16" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_33_i/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="recentdatapoints_sum_loc_i_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="0" index="2" bw="32" slack="0"/>
<pin id="526" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="recentdatapoints_sum_loc_i/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_35_i_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="16" slack="0"/>
<pin id="533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35_i/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="recentdatapoints_len_load_op_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="recentdatapoints_len_load_op/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_36_i_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="6" slack="0"/>
<pin id="545" dir="0" index="2" bw="32" slack="0"/>
<pin id="546" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_36_i/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="stg_83_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_83/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="stg_84_store_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_84/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_i9_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i9/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="datapointV_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="0" index="2" bw="16" slack="0"/>
<pin id="572" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datapointV/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="datapointV_cast_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="datapointV_cast/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="vflip_load_load_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vflip_load/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="grp_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="16" slack="0"/>
<pin id="586" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="vthresh_load_load_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vthresh_load/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_s_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="recentVBools_head_i_load_load_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentVBools_head_i_load/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_i2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i2/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_44_i_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44_i/8 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_45_i_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="0" index="1" bw="5" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_45_i/8 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_tmp_i1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="0" index="2" bw="32" slack="0"/>
<pin id="623" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_i1/8 "/>
</bind>
</comp>

<comp id="627" class="1004" name="stg_104_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_104/8 "/>
</bind>
</comp>

<comp id="633" class="1004" name="recentVBools_len_load_load_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentVBools_len_load/9 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_i1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="5" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="recentVBools_len_load_op_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="recentVBools_len_load_op/9 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_43_i_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="5" slack="0"/>
<pin id="652" dir="0" index="2" bw="32" slack="0"/>
<pin id="653" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_43_i/9 "/>
</bind>
</comp>

<comp id="657" class="1004" name="stg_109_store_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_109/9 "/>
</bind>
</comp>

<comp id="663" class="1004" name="i_2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_25_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="0" index="2" bw="6" slack="0"/>
<pin id="672" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/9 "/>
</bind>
</comp>

<comp id="676" class="1004" name="i_3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="0" index="1" bw="5" slack="0"/>
<pin id="679" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/9 "/>
</bind>
</comp>

<comp id="681" class="1004" name="p_i1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="0" index="2" bw="32" slack="0"/>
<pin id="685" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i1/9 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_46_i_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_46_i/9 "/>
</bind>
</comp>

<comp id="694" class="1004" name="not_tmp_i2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_i2/9 "/>
</bind>
</comp>

<comp id="700" class="1004" name="AbeatDelay_load_load_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AbeatDelay_load/10 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_4_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="710" class="1004" name="VbeatDelay_load_load_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="VbeatDelay_load/10 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_5_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="VbeatFallDelay_load_load_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="VbeatFallDelay_load/10 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_6_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sum_load_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum/10 "/>
</bind>
</comp>

<comp id="734" class="1004" name="val_assign_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="3"/>
<pin id="736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1/10 "/>
</bind>
</comp>

<comp id="737" class="1004" name="extLd1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="2"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd1/10 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_40_i_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_40_i/10 "/>
</bind>
</comp>

<comp id="746" class="1004" name="recentVBools_sum_loc_i_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="1"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="0" index="2" bw="32" slack="0"/>
<pin id="750" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="recentVBools_sum_loc_i/10 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_42_i_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42_i/10 "/>
</bind>
</comp>

<comp id="759" class="1004" name="stg_130_store_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="0"/>
<pin id="762" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_130/10 "/>
</bind>
</comp>

<comp id="765" class="1004" name="p_0_i_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="1"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_0_i/10 "/>
</bind>
</comp>

<comp id="770" class="1004" name="p_0_i_cast_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_i_cast/10 "/>
</bind>
</comp>

<comp id="774" class="1004" name="sum_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="32" slack="0"/>
<pin id="777" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/10 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_3_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="0" index="1" bw="4" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="786" class="1004" name="last_sample_is_V_load_load_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_sample_is_V_load/10 "/>
</bind>
</comp>

<comp id="790" class="1004" name="stg_139_store_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_139/10 "/>
</bind>
</comp>

<comp id="796" class="1004" name="stg_142_store_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_142/10 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_i3_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="6"/>
<pin id="804" dir="0" index="1" bw="6" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i3/10 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_i4_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="8"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i4/10 "/>
</bind>
</comp>

<comp id="811" class="1004" name="datapointA_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="0" index="1" bw="16" slack="0"/>
<pin id="814" dir="0" index="2" bw="1" slack="0"/>
<pin id="815" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datapointA/11 "/>
</bind>
</comp>

<comp id="818" class="1004" name="stg_152_store_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="0"/>
<pin id="821" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_152/11 "/>
</bind>
</comp>

<comp id="824" class="1004" name="stg_153_store_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_153/11 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_13_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="0"/>
<pin id="832" dir="0" index="1" bw="32" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="836" class="1004" name="datapointA_cast_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="datapointA_cast/12 "/>
</bind>
</comp>

<comp id="839" class="1004" name="aflip_load_load_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aflip_load/12 "/>
</bind>
</comp>

<comp id="843" class="1004" name="grp_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="16" slack="0"/>
<pin id="846" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_10/12 "/>
</bind>
</comp>

<comp id="849" class="1004" name="athresh_load_load_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="athresh_load/14 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_11_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="0" index="1" bw="32" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="859" class="1004" name="recentABools_head_i_load_load_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="0"/>
<pin id="861" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentABools_head_i_load/14 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_i5_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="0"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i5/14 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_51_i_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51_i/15 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_52_i_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="0"/>
<pin id="875" dir="0" index="1" bw="6" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52_i/15 "/>
</bind>
</comp>

<comp id="879" class="1004" name="p_tmp_i2_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="0" index="2" bw="32" slack="0"/>
<pin id="883" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_i2/15 "/>
</bind>
</comp>

<comp id="887" class="1004" name="stg_171_store_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="0"/>
<pin id="890" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_171/15 "/>
</bind>
</comp>

<comp id="893" class="1004" name="recentABools_len_load_load_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="0"/>
<pin id="895" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentABools_len_load/16 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_i4_5_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="0"/>
<pin id="899" dir="0" index="1" bw="6" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i4_5/16 "/>
</bind>
</comp>

<comp id="903" class="1004" name="recentABools_len_load_op_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="recentABools_len_load_op/16 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_50_i_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="6" slack="0"/>
<pin id="912" dir="0" index="2" bw="32" slack="0"/>
<pin id="913" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_50_i/16 "/>
</bind>
</comp>

<comp id="917" class="1004" name="stg_176_store_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="0"/>
<pin id="919" dir="0" index="1" bw="32" slack="0"/>
<pin id="920" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_176/16 "/>
</bind>
</comp>

<comp id="923" class="1004" name="i_4_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/16 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_26_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="0" index="1" bw="32" slack="0"/>
<pin id="931" dir="0" index="2" bw="6" slack="0"/>
<pin id="932" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/16 "/>
</bind>
</comp>

<comp id="936" class="1004" name="i_5_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="0" index="1" bw="6" slack="0"/>
<pin id="939" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/16 "/>
</bind>
</comp>

<comp id="941" class="1004" name="p_i2_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="32" slack="0"/>
<pin id="944" dir="0" index="2" bw="32" slack="0"/>
<pin id="945" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i2/16 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_53_i_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="0"/>
<pin id="951" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_53_i/16 "/>
</bind>
</comp>

<comp id="954" class="1004" name="not_tmp_i5_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="0" index="1" bw="1" slack="0"/>
<pin id="957" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_i5/16 "/>
</bind>
</comp>

<comp id="960" class="1004" name="sum_2_load_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="0"/>
<pin id="962" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2/17 "/>
</bind>
</comp>

<comp id="964" class="1004" name="val_assign_2_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="3"/>
<pin id="966" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_2/17 "/>
</bind>
</comp>

<comp id="967" class="1004" name="extLd2_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="2"/>
<pin id="969" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd2/17 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_47_i_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_47_i/17 "/>
</bind>
</comp>

<comp id="976" class="1004" name="recentABools_sum_loc_i_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="1"/>
<pin id="978" dir="0" index="1" bw="32" slack="0"/>
<pin id="979" dir="0" index="2" bw="32" slack="0"/>
<pin id="980" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="recentABools_sum_loc_i/17 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_49_i_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="0"/>
<pin id="985" dir="0" index="1" bw="1" slack="0"/>
<pin id="986" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49_i/17 "/>
</bind>
</comp>

<comp id="989" class="1004" name="stg_191_store_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="0" index="1" bw="32" slack="0"/>
<pin id="992" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_191/17 "/>
</bind>
</comp>

<comp id="995" class="1004" name="p_0_i2_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="1" slack="1"/>
<pin id="998" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_0_i2/17 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="p_0_i2_cast_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_i2_cast/17 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="sum_3_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="32" slack="0"/>
<pin id="1007" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_3/17 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_27_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="28" slack="0"/>
<pin id="1012" dir="0" index="1" bw="32" slack="0"/>
<pin id="1013" dir="0" index="2" bw="4" slack="0"/>
<pin id="1014" dir="0" index="3" bw="6" slack="0"/>
<pin id="1015" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/17 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="icmp_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="28" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/17 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="last_sample_is_A_load_load_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_sample_is_A_load/18 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="or_cond2_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="1"/>
<pin id="1032" dir="0" index="1" bw="1" slack="7"/>
<pin id="1033" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/18 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="stg_203_store_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="1" slack="0"/>
<pin id="1037" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_203/18 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="stg_206_store_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_206/18 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_20_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="17"/>
<pin id="1048" dir="0" index="1" bw="6" slack="0"/>
<pin id="1049" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/18 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_23_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="17"/>
<pin id="1053" dir="0" index="1" bw="5" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/18 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_15_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="8"/>
<pin id="1058" dir="0" index="1" bw="1" slack="0"/>
<pin id="1059" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/19 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp_16_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="1"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_16/19 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="or_cond_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/19 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="stg_215_store_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="0"/>
<pin id="1076" dir="0" index="1" bw="32" slack="0"/>
<pin id="1077" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_215/19 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_17_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/19 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp_18_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="1" slack="0"/>
<pin id="1089" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_18/19 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="or_cond4_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond4/19 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="storemerge_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="0"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="0" index="2" bw="6" slack="0"/>
<pin id="1102" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/19 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="storemerge1_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="6" slack="0"/>
<pin id="1109" dir="0" index="2" bw="5" slack="0"/>
<pin id="1110" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1/19 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="storemerge1_cast1_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="6" slack="0"/>
<pin id="1116" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="storemerge1_cast1/19 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="storemerge1_cast_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="6" slack="0"/>
<pin id="1120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="storemerge1_cast/19 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="tmp_19_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="0"/>
<pin id="1125" dir="0" index="1" bw="11" slack="0"/>
<pin id="1126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/19 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="or_cond8_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131" dir="0" index="1" bw="1" slack="1"/>
<pin id="1132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond8/19 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_21_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="8"/>
<pin id="1136" dir="0" index="1" bw="32" slack="0"/>
<pin id="1137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/19 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="tmp_22_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="0"/>
<pin id="1142" dir="0" index="1" bw="11" slack="0"/>
<pin id="1143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/19 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp1_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="0" index="1" bw="1" slack="1"/>
<pin id="1149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/19 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="or_cond1_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="1" slack="0"/>
<pin id="1154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/19 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="p_s_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="5" slack="0"/>
<pin id="1160" dir="0" index="2" bw="6" slack="0"/>
<pin id="1161" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/19 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="tmp_24_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="0" index="1" bw="1" slack="0"/>
<pin id="1168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_24/19 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="stim_new_1_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="6" slack="0"/>
<pin id="1174" dir="0" index="2" bw="1" slack="0"/>
<pin id="1175" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="stim_new_1/19 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="stim_new_1_cast1_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="6" slack="0"/>
<pin id="1181" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="stim_new_1_cast1/19 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="stim_new_1_cast_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="6" slack="0"/>
<pin id="1185" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="stim_new_1_cast/19 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="recentdatapoints_head_i_load_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="1"/>
<pin id="1193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_head_i_load "/>
</bind>
</comp>

<comp id="1196" class="1005" name="recentdatapoints_data_addr_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="5" slack="1"/>
<pin id="1198" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_data_addr "/>
</bind>
</comp>

<comp id="1201" class="1005" name="tmp_7_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="17"/>
<pin id="1203" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="tmp_8_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="17"/>
<pin id="1208" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="datapoint_read_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="16" slack="2"/>
<pin id="1213" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="datapoint_read "/>
</bind>
</comp>

<comp id="1216" class="1005" name="recentdatapoints_data_load_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="16" slack="2"/>
<pin id="1218" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="recentdatapoints_data_load "/>
</bind>
</comp>

<comp id="1221" class="1005" name="p_tmp_i_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="1"/>
<pin id="1223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_i "/>
</bind>
</comp>

<comp id="1228" class="1005" name="recentdatapoints_data_addr_1_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="5" slack="1"/>
<pin id="1230" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_data_addr_1 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="tmp_36_i_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="6"/>
<pin id="1235" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_36_i "/>
</bind>
</comp>

<comp id="1238" class="1005" name="datapointV_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="16" slack="1"/>
<pin id="1240" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="datapointV "/>
</bind>
</comp>

<comp id="1243" class="1005" name="datapointV_cast_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="1"/>
<pin id="1245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="datapointV_cast "/>
</bind>
</comp>

<comp id="1248" class="1005" name="vflip_load_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="1"/>
<pin id="1250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vflip_load "/>
</bind>
</comp>

<comp id="1253" class="1005" name="tmp_s_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="1"/>
<pin id="1255" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1259" class="1005" name="recentVBools_head_i_load_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="1"/>
<pin id="1261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="recentVBools_head_i_load "/>
</bind>
</comp>

<comp id="1264" class="1005" name="recentVBools_data_addr_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="4" slack="1"/>
<pin id="1266" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="recentVBools_data_addr "/>
</bind>
</comp>

<comp id="1269" class="1005" name="recentVBools_data_load_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="2"/>
<pin id="1271" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="recentVBools_data_load "/>
</bind>
</comp>

<comp id="1274" class="1005" name="p_tmp_i1_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_i1 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="tmp_i1_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="1"/>
<pin id="1282" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="recentVBools_data_addr_1_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="4" slack="1"/>
<pin id="1287" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="recentVBools_data_addr_1 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="not_tmp_i2_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="1"/>
<pin id="1292" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_tmp_i2 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="tmp_4_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="9"/>
<pin id="1297" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="tmp_5_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="1"/>
<pin id="1304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="tmp_6_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="1"/>
<pin id="1311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="last_sample_is_V_load_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="8"/>
<pin id="1321" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="last_sample_is_V_load "/>
</bind>
</comp>

<comp id="1325" class="1005" name="tmp_i3_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="1"/>
<pin id="1327" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i3 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="recentdatapoints_data_addr_2_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="5" slack="1"/>
<pin id="1332" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_data_addr_2 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="datapointA_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="16" slack="1"/>
<pin id="1337" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="datapointA "/>
</bind>
</comp>

<comp id="1340" class="1005" name="tmp_13_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1" slack="7"/>
<pin id="1342" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="datapointA_cast_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="1"/>
<pin id="1347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="datapointA_cast "/>
</bind>
</comp>

<comp id="1350" class="1005" name="aflip_load_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="1"/>
<pin id="1352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="aflip_load "/>
</bind>
</comp>

<comp id="1355" class="1005" name="tmp_11_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="1"/>
<pin id="1357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="recentABools_head_i_load_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="32" slack="1"/>
<pin id="1363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="recentABools_head_i_load "/>
</bind>
</comp>

<comp id="1366" class="1005" name="recentABools_data_addr_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="5" slack="1"/>
<pin id="1368" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentABools_data_addr "/>
</bind>
</comp>

<comp id="1371" class="1005" name="recentABools_data_load_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="2"/>
<pin id="1373" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="recentABools_data_load "/>
</bind>
</comp>

<comp id="1376" class="1005" name="p_tmp_i2_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="1"/>
<pin id="1378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_i2 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="tmp_i4_5_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="1" slack="1"/>
<pin id="1384" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i4_5 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="recentABools_data_addr_1_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="5" slack="1"/>
<pin id="1389" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentABools_data_addr_1 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="not_tmp_i5_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="1"/>
<pin id="1394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_tmp_i5 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="icmp_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="1"/>
<pin id="1399" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1402" class="1005" name="last_sample_is_A_load_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="1" slack="1"/>
<pin id="1404" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_sample_is_A_load "/>
</bind>
</comp>

<comp id="1411" class="1005" name="tmp_20_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="1"/>
<pin id="1413" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="tmp_23_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="1"/>
<pin id="1418" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="72" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="72" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="74" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="74" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="74" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="82" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="122" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="122" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="78" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="170" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="78" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="78" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="78" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="78" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="244"><net_src comp="62" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="78" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="78" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="262"><net_src comp="86" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="273"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="263" pin="8"/><net_sink comp="259" pin=0"/></net>

<net id="278"><net_src comp="86" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="289"><net_src comp="275" pin="1"/><net_sink comp="279" pin=4"/></net>

<net id="293"><net_src comp="104" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="102" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="305"><net_src comp="290" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="290" pin="1"/><net_sink comp="295" pin=4"/></net>

<net id="307"><net_src comp="295" pin="8"/><net_sink comp="290" pin=0"/></net>

<net id="311"><net_src comp="86" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="322"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="326"><net_src comp="104" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="102" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="338"><net_src comp="323" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="323" pin="1"/><net_sink comp="328" pin=6"/></net>

<net id="345"><net_src comp="164" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="76" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="20" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="158" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="76" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="22" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="152" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="76" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="146" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="24" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="140" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="26" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="134" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="28" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="128" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="30" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="34" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="404"><net_src comp="347" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="80" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="341" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="400" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="80" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="357" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="80" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="351" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="414" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="80" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="22" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="406" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="20" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="80" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="440" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="84" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="86" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="440" pin="2"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="34" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="88" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="90" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="465" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="92" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="94" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="470" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="465" pin="2"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="502"><net_src comp="32" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="84" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="36" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="520"><net_src comp="509" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="503" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="509" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="496" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="499" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="80" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="503" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="84" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="536" pin="2"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="530" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="36" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="542" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="32" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="542" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="86" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="76" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="197" pin="2"/><net_sink comp="568" pin=2"/></net>

<net id="582"><net_src comp="30" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="579" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="576" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="24" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="583" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="50" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="599" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="612"><net_src comp="80" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="96" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="86" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="608" pin="2"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="619" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="50" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="48" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="96" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="633" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="80" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="654"><net_src comp="637" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="96" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="643" pin="2"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="649" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="48" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="88" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="90" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="663" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="92" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="680"><net_src comp="98" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="668" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="676" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="663" pin="2"/><net_sink comp="681" pin=2"/></net>

<net id="692"><net_src comp="681" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="698"><net_src comp="649" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="86" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="40" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="700" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="80" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="42" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="710" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="80" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="44" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="80" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="46" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="744"><net_src comp="730" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="751"><net_src comp="740" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="752"><net_src comp="730" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="757"><net_src comp="746" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="734" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="46" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="218" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="770" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="730" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="100" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="54" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="102" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="54" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="104" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="54" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="84" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="810"><net_src comp="807" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="816"><net_src comp="197" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="817"><net_src comp="76" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="822"><net_src comp="279" pin="8"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="44" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="263" pin="8"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="42" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="263" pin="8"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="279" pin="8"/><net_sink comp="830" pin=1"/></net>

<net id="842"><net_src comp="28" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="839" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="836" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="26" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="843" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="849" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="862"><net_src comp="60" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="859" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="872"><net_src comp="80" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="877"><net_src comp="868" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="106" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="884"><net_src comp="873" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="86" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="868" pin="2"/><net_sink comp="879" pin=2"/></net>

<net id="891"><net_src comp="879" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="60" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="896"><net_src comp="58" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="901"><net_src comp="893" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="106" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="893" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="80" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="914"><net_src comp="897" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="106" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="903" pin="2"/><net_sink comp="909" pin=2"/></net>

<net id="921"><net_src comp="909" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="58" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="88" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="90" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="923" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="935"><net_src comp="92" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="940"><net_src comp="108" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="928" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="947"><net_src comp="936" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="948"><net_src comp="923" pin="2"/><net_sink comp="941" pin=2"/></net>

<net id="952"><net_src comp="941" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="958"><net_src comp="909" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="86" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="963"><net_src comp="56" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="974"><net_src comp="960" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="967" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="981"><net_src comp="970" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="982"><net_src comp="960" pin="1"/><net_sink comp="976" pin=2"/></net>

<net id="987"><net_src comp="976" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="964" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="56" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="999"><net_src comp="246" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1003"><net_src comp="995" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1008"><net_src comp="1000" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="960" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1016"><net_src comp="110" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1017"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1018"><net_src comp="112" pin="0"/><net_sink comp="1010" pin=2"/></net>

<net id="1019"><net_src comp="92" pin="0"/><net_sink comp="1010" pin=3"/></net>

<net id="1024"><net_src comp="1010" pin="4"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="114" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1029"><net_src comp="64" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1038"><net_src comp="102" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="64" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1044"><net_src comp="104" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="64" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="106" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1055"><net_src comp="96" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1060"><net_src comp="259" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="86" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1066"><net_src comp="290" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="104" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="1056" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="1062" pin="2"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="312" pin="8"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="40" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1084"><net_src comp="312" pin="8"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="86" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1090"><net_src comp="328" pin="8"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="104" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1096"><net_src comp="1080" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=1"/></net>

<net id="1103"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1104"><net_src comp="116" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1105"><net_src comp="118" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1111"><net_src comp="1068" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1112"><net_src comp="1098" pin="3"/><net_sink comp="1106" pin=1"/></net>

<net id="1113"><net_src comp="120" pin="0"/><net_sink comp="1106" pin=2"/></net>

<net id="1117"><net_src comp="1106" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="1114" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="1127"><net_src comp="312" pin="8"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="124" pin="0"/><net_sink comp="1123" pin=1"/></net>

<net id="1133"><net_src comp="1123" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1138"><net_src comp="259" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="312" pin="8"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="312" pin="8"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="126" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="1140" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1155"><net_src comp="1146" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="1134" pin="2"/><net_sink comp="1151" pin=1"/></net>

<net id="1162"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="120" pin="0"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="118" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1169"><net_src comp="1151" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="1129" pin="2"/><net_sink comp="1165" pin=1"/></net>

<net id="1176"><net_src comp="1165" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1177"><net_src comp="1157" pin="3"/><net_sink comp="1171" pin=1"/></net>

<net id="1178"><net_src comp="116" pin="0"/><net_sink comp="1171" pin=2"/></net>

<net id="1182"><net_src comp="1171" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1186"><net_src comp="1179" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1194"><net_src comp="391" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1199"><net_src comp="190" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1204"><net_src comp="406" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1209"><net_src comp="420" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1214"><net_src comp="170" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1219"><net_src comp="197" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1224"><net_src comp="451" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1227"><net_src comp="1221" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1231"><net_src comp="203" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1236"><net_src comp="542" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1241"><net_src comp="568" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1246"><net_src comp="576" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1251"><net_src comp="579" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1256"><net_src comp="593" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1262"><net_src comp="599" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1267"><net_src comp="211" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="1272"><net_src comp="218" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1277"><net_src comp="619" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1279"><net_src comp="1274" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1283"><net_src comp="637" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1288"><net_src comp="223" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="1293"><net_src comp="694" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1298"><net_src comp="704" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1300"><net_src comp="1295" pin="1"/><net_sink comp="312" pin=4"/></net>

<net id="1301"><net_src comp="1295" pin="1"/><net_sink comp="312" pin=6"/></net>

<net id="1305"><net_src comp="714" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="1308"><net_src comp="1302" pin="1"/><net_sink comp="263" pin=6"/></net>

<net id="1312"><net_src comp="724" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1314"><net_src comp="1309" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1315"><net_src comp="1309" pin="1"/><net_sink comp="279" pin=6"/></net>

<net id="1322"><net_src comp="786" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="295" pin=6"/></net>

<net id="1328"><net_src comp="802" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1333"><net_src comp="231" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1338"><net_src comp="811" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1343"><net_src comp="830" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1348"><net_src comp="836" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="1353"><net_src comp="839" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1358"><net_src comp="853" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1364"><net_src comp="859" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1369"><net_src comp="239" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1374"><net_src comp="246" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1379"><net_src comp="879" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1381"><net_src comp="1376" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1385"><net_src comp="897" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1390"><net_src comp="251" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1395"><net_src comp="954" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1400"><net_src comp="1020" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1405"><net_src comp="1026" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1407"><net_src comp="1402" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="1414"><net_src comp="1046" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="1129" pin=1"/></net>

<net id="1419"><net_src comp="1051" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="1146" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {19 }
	Port: stim | {19 }
  - Chain level:
	State 1
		stg_43 : 1
		tmp_i_4 : 1
		recentdatapoints_data_addr : 2
		recentdatapoints_data_load : 3
		AstimDelay_load_op : 1
		tmp_7 : 2
		VstimDelay_load_op : 1
		tmp_8 : 2
		stg_57 : 3
		stg_58 : 3
	State 2
		tmp_38_i : 1
		p_tmp_i : 2
		stg_65 : 3
	State 3
		tmp_12 : 1
		p_i : 2
		tmp_39_i : 3
		recentdatapoints_data_addr_1 : 4
		recentdatapoints_data_load_1 : 5
	State 4
		tmp_i : 1
		tmp_33_i : 1
		recentdatapoints_sum_loc_i : 2
		tmp_35_i : 3
		recentdatapoints_len_load_op : 1
		tmp_36_i : 2
		stg_83 : 4
		stg_84 : 3
		tmp_i9 : 3
		datapointV : 4
	State 5
		tmp_9 : 1
	State 6
	State 7
		tmp_s : 1
		tmp_i2 : 1
		recentVBools_data_addr : 2
		recentVBools_data_load : 3
	State 8
		tmp_45_i : 1
		p_tmp_i1 : 2
		stg_104 : 3
	State 9
		tmp_i1 : 1
		recentVBools_len_load_op : 1
		tmp_43_i : 2
		stg_109 : 3
		tmp_25 : 1
		p_i1 : 2
		tmp_46_i : 3
		recentVBools_data_addr_1 : 4
		recentVBools_data_load_1 : 5
		not_tmp_i2 : 3
	State 10
		tmp_4 : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_40_i : 1
		recentVBools_sum_loc_i : 2
		tmp_42_i : 3
		stg_130 : 4
		p_0_i : 1
		p_0_i_cast : 1
		sum_1 : 2
		tmp_3 : 3
		stg_137 : 4
		stg_138 : 1
		stg_141 : 1
		recentdatapoints_data_addr_2 : 1
		recentdatapoints_data_load_2 : 2
	State 11
		datapointA : 1
		stg_152 : 1
		stg_153 : 1
		tmp_13 : 1
	State 12
		tmp_10 : 1
	State 13
	State 14
		tmp_11 : 1
		tmp_i5 : 1
		recentABools_data_addr : 2
		recentABools_data_load : 3
	State 15
		tmp_52_i : 1
		p_tmp_i2 : 2
		stg_171 : 3
	State 16
		tmp_i4_5 : 1
		recentABools_len_load_op : 1
		tmp_50_i : 2
		stg_176 : 3
		tmp_26 : 1
		p_i2 : 2
		tmp_53_i : 3
		recentABools_data_addr_1 : 4
		recentABools_data_load_1 : 5
		not_tmp_i5 : 3
	State 17
		tmp_47_i : 1
		recentABools_sum_loc_i : 2
		tmp_49_i : 3
		stg_191 : 4
		p_0_i2 : 1
		p_0_i2_cast : 1
		sum_3 : 2
		tmp_27 : 3
		icmp : 4
	State 18
		stg_202 : 1
		stg_205 : 1
	State 19
		stg_215 : 1
		tmp_17 : 1
		tmp_18 : 1
		or_cond4 : 1
		storemerge : 1
		storemerge1 : 2
		storemerge1_cast1 : 3
		storemerge1_cast : 4
		stg_223 : 5
		tmp_19 : 1
		or_cond8 : 2
		tmp_21 : 1
		tmp_22 : 1
		tmp1 : 2
		or_cond1 : 2
		p_s : 2
		tmp_24 : 2
		stim_new_1 : 2
		stim_new_1_cast1 : 3
		stim_new_1_cast : 4
		stg_235 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |              tmp_fu_341             |    0    |    0    |    20   |
|          |             tmp_1_fu_351            |    0    |    0    |    20   |
|          |             tmp_2_fu_361            |    0    |    0    |    20   |
|          |           tmp_38_i_fu_445           |    0    |    0    |    40   |
|          |             tmp_i_fu_503            |    0    |    0    |    40   |
|          |            tmp_i9_fu_562            |    0    |    0    |    40   |
|          |             tmp_s_fu_593            |    0    |    0    |    40   |
|          |           tmp_45_i_fu_613           |    0    |    0    |    40   |
|          |            tmp_i1_fu_637            |    0    |    0    |    40   |
|          |          not_tmp_i2_fu_694          |    0    |    0    |    40   |
|          |             tmp_3_fu_780            |    0    |    0    |    40   |
|          |            tmp_i3_fu_802            |    0    |    0    |    40   |
|   icmp   |            tmp_13_fu_830            |    0    |    0    |    40   |
|          |            tmp_11_fu_853            |    0    |    0    |    40   |
|          |           tmp_52_i_fu_873           |    0    |    0    |    40   |
|          |           tmp_i4_5_fu_897           |    0    |    0    |    40   |
|          |          not_tmp_i5_fu_954          |    0    |    0    |    40   |
|          |             icmp_fu_1020            |    0    |    0    |    35   |
|          |            tmp_20_fu_1046           |    0    |    0    |    40   |
|          |            tmp_23_fu_1051           |    0    |    0    |    40   |
|          |            tmp_15_fu_1056           |    0    |    0    |    40   |
|          |            tmp_17_fu_1080           |    0    |    0    |    40   |
|          |            tmp_19_fu_1123           |    0    |    0    |    40   |
|          |            tmp_21_fu_1134           |    0    |    0    |    40   |
|          |            tmp_22_fu_1140           |    0    |    0    |    40   |
|----------|-------------------------------------|---------|---------|---------|
|          |      AstimDelay_load_op_fu_400      |    0    |    0    |    32   |
|          |      VstimDelay_load_op_fu_414      |    0    |    0    |    32   |
|          |           tmp_37_i_fu_440           |    0    |    0    |    32   |
|          |               i_fu_465              |    0    |    0    |    32   |
|          |              i_1_fu_478             |    0    |    0    |    32   |
|          |           tmp_35_i_fu_530           |    0    |    0    |    32   |
|          | recentdatapoints_len_load_op_fu_536 |    0    |    0    |    32   |
|          |           tmp_44_i_fu_608           |    0    |    0    |    32   |
|          |   recentVBools_len_load_op_fu_643   |    0    |    0    |    32   |
|          |              i_2_fu_663             |    0    |    0    |    32   |
|    add   |              i_3_fu_676             |    0    |    0    |    32   |
|          |             tmp_4_fu_704            |    0    |    0    |    32   |
|          |             tmp_5_fu_714            |    0    |    0    |    32   |
|          |             tmp_6_fu_724            |    0    |    0    |    32   |
|          |           tmp_42_i_fu_753           |    0    |    0    |    32   |
|          |             sum_1_fu_774            |    0    |    0    |    32   |
|          |           tmp_51_i_fu_868           |    0    |    0    |    32   |
|          |   recentABools_len_load_op_fu_903   |    0    |    0    |    32   |
|          |              i_4_fu_923             |    0    |    0    |    32   |
|          |              i_5_fu_936             |    0    |    0    |    32   |
|          |           tmp_49_i_fu_983           |    0    |    0    |    32   |
|          |            sum_3_fu_1004            |    0    |    0    |    32   |
|----------|-------------------------------------|---------|---------|---------|
|          |             tmp_7_fu_406            |    0    |    0    |    32   |
|          |             tmp_8_fu_420            |    0    |    0    |    32   |
|          |            p_tmp_i_fu_451           |    0    |    0    |    32   |
|          |              p_i_fu_483             |    0    |    0    |    32   |
|          |  recentdatapoints_sum_loc_i_fu_522  |    0    |    0    |    32   |
|          |           tmp_36_i_fu_542           |    0    |    0    |    32   |
|          |          datapointV_fu_568          |    0    |    0    |    16   |
|          |           p_tmp_i1_fu_619           |    0    |    0    |    32   |
|          |           tmp_43_i_fu_649           |    0    |    0    |    32   |
|  select  |             p_i1_fu_681             |    0    |    0    |    32   |
|          |    recentVBools_sum_loc_i_fu_746    |    0    |    0    |    32   |
|          |          datapointA_fu_811          |    0    |    0    |    16   |
|          |           p_tmp_i2_fu_879           |    0    |    0    |    32   |
|          |           tmp_50_i_fu_909           |    0    |    0    |    32   |
|          |             p_i2_fu_941             |    0    |    0    |    32   |
|          |    recentABools_sum_loc_i_fu_976    |    0    |    0    |    32   |
|          |          storemerge_fu_1098         |    0    |    0    |    6    |
|          |         storemerge1_fu_1106         |    0    |    0    |    6    |
|          |             p_s_fu_1157             |    0    |    0    |    6    |
|          |          stim_new_1_fu_1171         |    0    |    0    |    6    |
|----------|-------------------------------------|---------|---------|---------|
|          |           tmp_33_i_fu_516           |    0    |    0    |    32   |
|    sub   |           tmp_40_i_fu_740           |    0    |    0    |    32   |
|          |           tmp_47_i_fu_970           |    0    |    0    |    32   |
|----------|-------------------------------------|---------|---------|---------|
|          |             p_0_i_fu_765            |    0    |    0    |    1    |
|          |            p_0_i2_fu_995            |    0    |    0    |    1    |
|    and   |           or_cond2_fu_1030          |    0    |    0    |    1    |
|          |           or_cond8_fu_1129          |    0    |    0    |    1    |
|          |             tmp1_fu_1146            |    0    |    0    |    1    |
|          |           or_cond1_fu_1151          |    0    |    0    |    1    |
|----------|-------------------------------------|---------|---------|---------|
|    mul   |              grp_fu_583             |    2    |    0    |    0    |
|          |              grp_fu_843             |    2    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |           or_cond_fu_1068           |    0    |    0    |    1    |
|    or    |           or_cond4_fu_1092          |    0    |    0    |    1    |
|          |            tmp_24_fu_1165           |    0    |    0    |    1    |
|----------|-------------------------------------|---------|---------|---------|
|    xor   |            tmp_16_fu_1062           |    0    |    0    |    1    |
|          |            tmp_18_fu_1086           |    0    |    0    |    1    |
|----------|-------------------------------------|---------|---------|---------|
|          |       v_flip_read_read_fu_128       |    0    |    0    |    0    |
|          |       a_flip_read_read_fu_134       |    0    |    0    |    0    |
|          |      a_thresh_read_read_fu_140      |    0    |    0    |    0    |
|   read   |      v_thresh_read_read_fu_146      |    0    |    0    |    0    |
|          |     set_thresh_read_read_fu_152     |    0    |    0    |    0    |
|          |    V_stim_reset_read_read_fu_158    |    0    |    0    |    0    |
|          |    A_stim_reset_read_read_fu_164    |    0    |    0    |    0    |
|          |      datapoint_read_read_fu_170     |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |         stg_223_write_fu_176        |    0    |    0    |    0    |
|          |         stg_235_write_fu_183        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            tmp_i_4_fu_395           |    0    |    0    |    0    |
|          |           tmp_39_i_fu_491           |    0    |    0    |    0    |
|          |          val_assign_fu_496          |    0    |    0    |    0    |
|          |             extLd_fu_513            |    0    |    0    |    0    |
|          |        datapointV_cast_fu_576       |    0    |    0    |    0    |
|          |            tmp_i2_fu_603            |    0    |    0    |    0    |
|   sext   |           tmp_46_i_fu_689           |    0    |    0    |    0    |
|          |            tmp_i4_fu_807            |    0    |    0    |    0    |
|          |        datapointA_cast_fu_836       |    0    |    0    |    0    |
|          |            tmp_i5_fu_863            |    0    |    0    |    0    |
|          |           tmp_53_i_fu_949           |    0    |    0    |    0    |
|          |      storemerge1_cast1_fu_1114      |    0    |    0    |    0    |
|          |       stim_new_1_cast1_fu_1179      |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            tmp_12_fu_470            |    0    |    0    |    0    |
| bitselect|            tmp_25_fu_668            |    0    |    0    |    0    |
|          |            tmp_26_fu_928            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |         val_assign_1_fu_734         |    0    |    0    |    0    |
|          |            extLd1_fu_737            |    0    |    0    |    0    |
|          |          p_0_i_cast_fu_770          |    0    |    0    |    0    |
|   zext   |         val_assign_2_fu_964         |    0    |    0    |    0    |
|          |            extLd2_fu_967            |    0    |    0    |    0    |
|          |         p_0_i2_cast_fu_1000         |    0    |    0    |    0    |
|          |       storemerge1_cast_fu_1118      |    0    |    0    |    0    |
|          |       stim_new_1_cast_fu_1183       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|partselect|            tmp_27_fu_1010           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    4    |    0    |   2250  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|  recentABools_data  |    0   |    2   |    5   |
|  recentVBools_data  |    0   |    2   |    2   |
|recentdatapoints_data|    0   |   32   |   54   |
+---------------------+--------+--------+--------+
|        Total        |    0   |   36   |   61   |
+---------------------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|        AbeatDelay_new_reg_308       |   32   |
|       VbeatDelay_new_1_reg_259      |   32   |
|     VbeatFallDelay_new_1_reg_275    |   32   |
|         aflip_load_reg_1350         |   32   |
|       datapointA_cast_reg_1345      |   32   |
|         datapointA_reg_1335         |   16   |
|       datapointV_cast_reg_1243      |   32   |
|         datapointV_reg_1238         |   16   |
|       datapoint_read_reg_1211       |   16   |
|            icmp_reg_1397            |    1   |
|    last_sample_is_A_load_reg_1402   |    1   |
|    last_sample_is_V_load_reg_1319   |    1   |
|    last_sample_is_V_loc_2_reg_290   |    1   |
|         not_tmp_i2_reg_1290         |    1   |
|         not_tmp_i5_reg_1392         |    1   |
|          p_tmp_i1_reg_1274          |   32   |
|          p_tmp_i2_reg_1376          |   32   |
|           p_tmp_i_reg_1221          |   32   |
|  recentABools_data_addr_1_reg_1387  |    5   |
|   recentABools_data_addr_reg_1366   |    5   |
|   recentABools_data_load_reg_1371   |    1   |
|  recentABools_head_i_load_reg_1361  |   32   |
|  recentVBools_data_addr_1_reg_1285  |    4   |
|   recentVBools_data_addr_reg_1264   |    4   |
|   recentVBools_data_load_reg_1269   |    1   |
|  recentVBools_head_i_load_reg_1259  |   32   |
|recentdatapoints_data_addr_1_reg_1228|    5   |
|recentdatapoints_data_addr_2_reg_1330|    5   |
| recentdatapoints_data_addr_reg_1196 |    5   |
| recentdatapoints_data_load_reg_1216 |   16   |
|recentdatapoints_head_i_load_reg_1191|   32   |
|           tmp_11_reg_1355           |    1   |
|           tmp_13_reg_1340           |    1   |
|            tmp_14_reg_323           |    1   |
|           tmp_20_reg_1411           |    1   |
|           tmp_23_reg_1416           |    1   |
|          tmp_36_i_reg_1233          |   32   |
|            tmp_4_reg_1295           |   32   |
|            tmp_5_reg_1302           |   32   |
|            tmp_6_reg_1309           |   32   |
|            tmp_7_reg_1201           |   32   |
|            tmp_8_reg_1206           |   32   |
|           tmp_i1_reg_1280           |    1   |
|           tmp_i3_reg_1325           |    1   |
|          tmp_i4_5_reg_1382          |    1   |
|            tmp_s_reg_1253           |    1   |
|         vflip_load_reg_1248         |   32   |
+-------------------------------------+--------+
|                Total                |   722  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_197       |  p0  |   6  |   5  |   30   ||    5    |
|        grp_access_fu_218       |  p0  |   4  |   4  |   16   ||    4    |
|        grp_access_fu_246       |  p0  |   4  |   5  |   20   ||    5    |
|    VbeatDelay_new_1_reg_259    |  p0  |   2  |  32  |   64   ||    32   |
| last_sample_is_V_loc_2_reg_290 |  p0  |   3  |   1  |    3   ||    1    |
|         tmp_14_reg_323         |  p0  |   2  |   1  |    2   |
|           grp_fu_583           |  p0  |   2  |  32  |   64   ||    32   |
|           grp_fu_583           |  p1  |   2  |  16  |   32   ||    16   |
|           grp_fu_843           |  p0  |   2  |  32  |   64   ||    32   |
|           grp_fu_843           |  p1  |   2  |  16  |   32   ||    16   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   327  || 15.0661 ||   143   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |  2250  |
|   Memory  |    0   |    -   |    -   |   36   |   61   |
|Multiplexer|    -   |    -   |   15   |    -   |   143  |
|  Register |    -   |    -   |    -   |   722  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   15   |   758  |  2454  |
+-----------+--------+--------+--------+--------+--------+
