// Seed: 3169651903
`define pp_14 0
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output id_3
    , id_14,
    output id_4,
    output id_5,
    input id_6,
    input id_7,
    input wor id_8,
    input id_9,
    output id_10,
    input id_11,
    output id_12,
    input id_13
);
  reg id_15;
  always @(posedge id_8[1]) begin
    id_15 <= id_6[1];
  end
endmodule
