{
    "SystemVerilog": [
        {
            "zh_des": "Verilog中的最小GPU设计，了解GPU如何从头开始工作",
            "url": "https://github.com/adam-maj/tiny-gpu",
            "name": "adam-maj /tiny-gpu",
            "description": "A minimal GPU design in Verilog to learn how GPUs work from the ground up",
            "stars": 5407,
            "forks": "380",
            "language": "SystemVerilog",
            "stars_today": "1,230 stars this week"
        },
        {
            "zh_des": "OpenTitan：开源硅信任根",
            "url": "https://github.com/lowRISC/opentitan",
            "name": "lowRISC /opentitan",
            "description": "OpenTitan: Open source silicon root of trust",
            "stars": 2285,
            "forks": "673",
            "language": "SystemVerilog",
            "stars_today": "19 stars today"
        }
    ]
}
