Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Apr  3 20:42:03 2025
| Host         : VLSI-HPC running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file basic_le_demo_timing_summary_routed.rpt -pb basic_le_demo_timing_summary_routed.pb -rpx basic_le_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : basic_le_demo
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk_divider_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.467        0.000                      0                   25        0.252        0.000                      0                   25        3.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.467        0.000                      0                   25        0.252        0.000                      0                   25        3.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.923ns (75.672%)  route 0.618ns (24.328%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.045     6.119    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  clk_divider_reg[1]/Q
                         net (fo=1, routed)           0.618     7.193    clk_divider_reg_n_0_[1]
    SLICE_X113Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.867 r  clk_divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_divider_reg[0]_i_1_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    clk_divider_reg[4]_i_1_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  clk_divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    clk_divider_reg[8]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  clk_divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.209    clk_divider_reg[12]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.323 r  clk_divider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.323    clk_divider_reg[16]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.437 r  clk_divider_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.437    clk_divider_reg[20]_i_1_n_0
    SLICE_X113Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.660 r  clk_divider_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.660    clk_divider_reg[24]_i_1_n_7
    SLICE_X113Y136       FDRE                                         r  clk_divider_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.855    13.620    clk_IBUF_BUFG
    SLICE_X113Y136       FDRE                                         r  clk_divider_reg[24]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y136       FDRE (Setup_fdre_C_D)        0.062    14.127    clk_divider_reg[24]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 1.920ns (75.644%)  route 0.618ns (24.356%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.045     6.119    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  clk_divider_reg[1]/Q
                         net (fo=1, routed)           0.618     7.193    clk_divider_reg_n_0_[1]
    SLICE_X113Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.867 r  clk_divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_divider_reg[0]_i_1_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    clk_divider_reg[4]_i_1_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  clk_divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    clk_divider_reg[8]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  clk_divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.209    clk_divider_reg[12]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.323 r  clk_divider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.323    clk_divider_reg[16]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.657 r  clk_divider_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.657    clk_divider_reg[20]_i_1_n_6
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.855    13.620    clk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[21]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y135       FDRE (Setup_fdre_C_D)        0.062    14.127    clk_divider_reg[21]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.899ns (75.440%)  route 0.618ns (24.560%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.045     6.119    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  clk_divider_reg[1]/Q
                         net (fo=1, routed)           0.618     7.193    clk_divider_reg_n_0_[1]
    SLICE_X113Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.867 r  clk_divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_divider_reg[0]_i_1_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    clk_divider_reg[4]_i_1_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  clk_divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    clk_divider_reg[8]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  clk_divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.209    clk_divider_reg[12]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.323 r  clk_divider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.323    clk_divider_reg[16]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.636 r  clk_divider_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.636    clk_divider_reg[20]_i_1_n_4
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.855    13.620    clk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[23]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y135       FDRE (Setup_fdre_C_D)        0.062    14.127    clk_divider_reg[23]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -8.636    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 1.825ns (74.697%)  route 0.618ns (25.303%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.045     6.119    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  clk_divider_reg[1]/Q
                         net (fo=1, routed)           0.618     7.193    clk_divider_reg_n_0_[1]
    SLICE_X113Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.867 r  clk_divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_divider_reg[0]_i_1_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    clk_divider_reg[4]_i_1_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  clk_divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    clk_divider_reg[8]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  clk_divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.209    clk_divider_reg[12]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.323 r  clk_divider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.323    clk_divider_reg[16]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.562 r  clk_divider_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.562    clk_divider_reg[20]_i_1_n_5
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.855    13.620    clk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[22]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y135       FDRE (Setup_fdre_C_D)        0.062    14.127    clk_divider_reg[22]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.809ns (74.530%)  route 0.618ns (25.470%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.045     6.119    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  clk_divider_reg[1]/Q
                         net (fo=1, routed)           0.618     7.193    clk_divider_reg_n_0_[1]
    SLICE_X113Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.867 r  clk_divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_divider_reg[0]_i_1_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    clk_divider_reg[4]_i_1_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  clk_divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    clk_divider_reg[8]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  clk_divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.209    clk_divider_reg[12]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.323 r  clk_divider_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.323    clk_divider_reg[16]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.546 r  clk_divider_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.546    clk_divider_reg[20]_i_1_n_7
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.855    13.620    clk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[20]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y135       FDRE (Setup_fdre_C_D)        0.062    14.127    clk_divider_reg[20]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.806ns (74.498%)  route 0.618ns (25.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 13.619 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.045     6.119    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  clk_divider_reg[1]/Q
                         net (fo=1, routed)           0.618     7.193    clk_divider_reg_n_0_[1]
    SLICE_X113Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.867 r  clk_divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_divider_reg[0]_i_1_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    clk_divider_reg[4]_i_1_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  clk_divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    clk_divider_reg[8]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  clk_divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.209    clk_divider_reg[12]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.543 r  clk_divider_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.543    clk_divider_reg[16]_i_1_n_6
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.854    13.619    clk_IBUF_BUFG
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[17]/C
                         clock pessimism              0.481    14.100    
                         clock uncertainty           -0.035    14.064    
    SLICE_X113Y134       FDRE (Setup_fdre_C_D)        0.062    14.126    clk_divider_reg[17]
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.785ns (74.275%)  route 0.618ns (25.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 13.619 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.045     6.119    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  clk_divider_reg[1]/Q
                         net (fo=1, routed)           0.618     7.193    clk_divider_reg_n_0_[1]
    SLICE_X113Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.867 r  clk_divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_divider_reg[0]_i_1_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    clk_divider_reg[4]_i_1_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  clk_divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    clk_divider_reg[8]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  clk_divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.209    clk_divider_reg[12]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.522 r  clk_divider_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.522    clk_divider_reg[16]_i_1_n_4
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.854    13.619    clk_IBUF_BUFG
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[19]/C
                         clock pessimism              0.481    14.100    
                         clock uncertainty           -0.035    14.064    
    SLICE_X113Y134       FDRE (Setup_fdre_C_D)        0.062    14.126    clk_divider_reg[19]
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.711ns (73.458%)  route 0.618ns (26.542%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 13.619 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.045     6.119    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  clk_divider_reg[1]/Q
                         net (fo=1, routed)           0.618     7.193    clk_divider_reg_n_0_[1]
    SLICE_X113Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.867 r  clk_divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_divider_reg[0]_i_1_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    clk_divider_reg[4]_i_1_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  clk_divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    clk_divider_reg[8]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  clk_divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.209    clk_divider_reg[12]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.448 r  clk_divider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.448    clk_divider_reg[16]_i_1_n_5
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.854    13.619    clk_IBUF_BUFG
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[18]/C
                         clock pessimism              0.481    14.100    
                         clock uncertainty           -0.035    14.064    
    SLICE_X113Y134       FDRE (Setup_fdre_C_D)        0.062    14.126    clk_divider_reg[18]
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.695ns (73.275%)  route 0.618ns (26.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 13.619 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.045     6.119    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  clk_divider_reg[1]/Q
                         net (fo=1, routed)           0.618     7.193    clk_divider_reg_n_0_[1]
    SLICE_X113Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.867 r  clk_divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_divider_reg[0]_i_1_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    clk_divider_reg[4]_i_1_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  clk_divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    clk_divider_reg[8]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  clk_divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.209    clk_divider_reg[12]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.432 r  clk_divider_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.432    clk_divider_reg[16]_i_1_n_7
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.854    13.619    clk_IBUF_BUFG
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[16]/C
                         clock pessimism              0.481    14.100    
                         clock uncertainty           -0.035    14.064    
    SLICE_X113Y134       FDRE (Setup_fdre_C_D)        0.062    14.126    clk_divider_reg[16]
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.692ns (73.240%)  route 0.618ns (26.760%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.045     6.119    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  clk_divider_reg[1]/Q
                         net (fo=1, routed)           0.618     7.193    clk_divider_reg_n_0_[1]
    SLICE_X113Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.867 r  clk_divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_divider_reg[0]_i_1_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    clk_divider_reg[4]_i_1_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  clk_divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    clk_divider_reg[8]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.429 r  clk_divider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.429    clk_divider_reg[12]_i_1_n_6
    SLICE_X113Y133       FDRE                                         r  clk_divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.853    13.618    clk_IBUF_BUFG
    SLICE_X113Y133       FDRE                                         r  clk_divider_reg[13]/C
                         clock pessimism              0.481    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X113Y133       FDRE (Setup_fdre_C_D)        0.062    14.125    clk_divider_reg[13]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  5.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_divider_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.714     1.801    clk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y135       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  clk_divider_reg[23]/Q
                         net (fo=1, routed)           0.108     2.050    clk_divider_reg_n_0_[23]
    SLICE_X113Y135       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.158 r  clk_divider_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.158    clk_divider_reg[20]_i_1_n_4
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.989     2.331    clk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[23]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X113Y135       FDRE (Hold_fdre_C_D)         0.105     1.906    clk_divider_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.711     1.798    clk_IBUF_BUFG
    SLICE_X113Y131       FDRE                                         r  clk_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y131       FDRE (Prop_fdre_C_Q)         0.141     1.939 r  clk_divider_reg[7]/Q
                         net (fo=1, routed)           0.108     2.047    clk_divider_reg_n_0_[7]
    SLICE_X113Y131       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.155 r  clk_divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.155    clk_divider_reg[4]_i_1_n_4
    SLICE_X113Y131       FDRE                                         r  clk_divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.985     2.327    clk_IBUF_BUFG
    SLICE_X113Y131       FDRE                                         r  clk_divider_reg[7]/C
                         clock pessimism             -0.530     1.798    
    SLICE_X113Y131       FDRE (Hold_fdre_C_D)         0.105     1.903    clk_divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_divider_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.712     1.799    clk_IBUF_BUFG
    SLICE_X113Y132       FDRE                                         r  clk_divider_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDRE (Prop_fdre_C_Q)         0.141     1.940 r  clk_divider_reg[11]/Q
                         net (fo=1, routed)           0.108     2.048    clk_divider_reg_n_0_[11]
    SLICE_X113Y132       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.156 r  clk_divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.156    clk_divider_reg[8]_i_1_n_4
    SLICE_X113Y132       FDRE                                         r  clk_divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.986     2.328    clk_IBUF_BUFG
    SLICE_X113Y132       FDRE                                         r  clk_divider_reg[11]/C
                         clock pessimism             -0.530     1.799    
    SLICE_X113Y132       FDRE (Hold_fdre_C_D)         0.105     1.904    clk_divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_divider_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.713     1.800    clk_IBUF_BUFG
    SLICE_X113Y133       FDRE                                         r  clk_divider_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  clk_divider_reg[15]/Q
                         net (fo=1, routed)           0.108     2.049    clk_divider_reg_n_0_[15]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.157 r  clk_divider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.157    clk_divider_reg[12]_i_1_n_4
    SLICE_X113Y133       FDRE                                         r  clk_divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.987     2.329    clk_IBUF_BUFG
    SLICE_X113Y133       FDRE                                         r  clk_divider_reg[15]/C
                         clock pessimism             -0.530     1.800    
    SLICE_X113Y133       FDRE (Hold_fdre_C_D)         0.105     1.905    clk_divider_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_divider_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.714     1.801    clk_IBUF_BUFG
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y134       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  clk_divider_reg[19]/Q
                         net (fo=1, routed)           0.108     2.050    clk_divider_reg_n_0_[19]
    SLICE_X113Y134       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.158 r  clk_divider_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.158    clk_divider_reg[16]_i_1_n_4
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.988     2.330    clk_IBUF_BUFG
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[19]/C
                         clock pessimism             -0.530     1.801    
    SLICE_X113Y134       FDRE (Hold_fdre_C_D)         0.105     1.906    clk_divider_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.710     1.797    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141     1.938 r  clk_divider_reg[3]/Q
                         net (fo=1, routed)           0.108     2.046    clk_divider_reg_n_0_[3]
    SLICE_X113Y130       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.154 r  clk_divider_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.154    clk_divider_reg[0]_i_1_n_4
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.984     2.326    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[3]/C
                         clock pessimism             -0.530     1.797    
    SLICE_X113Y130       FDRE (Hold_fdre_C_D)         0.105     1.902    clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.714     1.801    clk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y135       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  clk_divider_reg[20]/Q
                         net (fo=1, routed)           0.105     2.047    clk_divider_reg_n_0_[20]
    SLICE_X113Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.162 r  clk_divider_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.162    clk_divider_reg[20]_i_1_n_7
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.989     2.331    clk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[20]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X113Y135       FDRE (Hold_fdre_C_D)         0.105     1.906    clk_divider_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.711     1.798    clk_IBUF_BUFG
    SLICE_X113Y131       FDRE                                         r  clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y131       FDRE (Prop_fdre_C_Q)         0.141     1.939 r  clk_divider_reg[4]/Q
                         net (fo=1, routed)           0.105     2.044    clk_divider_reg_n_0_[4]
    SLICE_X113Y131       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.159 r  clk_divider_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.159    clk_divider_reg[4]_i_1_n_7
    SLICE_X113Y131       FDRE                                         r  clk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.985     2.327    clk_IBUF_BUFG
    SLICE_X113Y131       FDRE                                         r  clk_divider_reg[4]/C
                         clock pessimism             -0.530     1.798    
    SLICE_X113Y131       FDRE (Hold_fdre_C_D)         0.105     1.903    clk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.713     1.800    clk_IBUF_BUFG
    SLICE_X113Y133       FDRE                                         r  clk_divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  clk_divider_reg[12]/Q
                         net (fo=1, routed)           0.105     2.046    clk_divider_reg_n_0_[12]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.161 r  clk_divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.161    clk_divider_reg[12]_i_1_n_7
    SLICE_X113Y133       FDRE                                         r  clk_divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.987     2.329    clk_IBUF_BUFG
    SLICE_X113Y133       FDRE                                         r  clk_divider_reg[12]/C
                         clock pessimism             -0.530     1.800    
    SLICE_X113Y133       FDRE (Hold_fdre_C_D)         0.105     1.905    clk_divider_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_divider_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.714     1.801    clk_IBUF_BUFG
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y134       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  clk_divider_reg[16]/Q
                         net (fo=1, routed)           0.105     2.047    clk_divider_reg_n_0_[16]
    SLICE_X113Y134       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.162 r  clk_divider_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.162    clk_divider_reg[16]_i_1_n_7
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.988     2.330    clk_IBUF_BUFG
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[16]/C
                         clock pessimism             -0.530     1.801    
    SLICE_X113Y134       FDRE (Hold_fdre_C_D)         0.105     1.906    clk_divider_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y130  clk_divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y132  clk_divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y132  clk_divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y133  clk_divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y133  clk_divider_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y133  clk_divider_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y133  clk_divider_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y134  clk_divider_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y134  clk_divider_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y130  clk_divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y130  clk_divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y132  clk_divider_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y132  clk_divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y132  clk_divider_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y132  clk_divider_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  clk_divider_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  clk_divider_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  clk_divider_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  clk_divider_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y130  clk_divider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y130  clk_divider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y132  clk_divider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y132  clk_divider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y132  clk_divider_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y132  clk_divider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  clk_divider_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  clk_divider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  clk_divider_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  clk_divider_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.899ns  (logic 5.161ns (52.140%)  route 4.738ns (47.860%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  sw_IBUF[3]_inst/O
                         net (fo=3, routed)           1.617     3.124    sw_IBUF[3]
    SLICE_X113Y128       LUT4 (Prop_lut4_I2_O)        0.124     3.248 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.121     6.369    _keep_comb_out
    R14                  OBUF (Prop_obuf_I_O)         3.530     9.899 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.899    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.202ns  (logic 5.213ns (56.646%)  route 3.989ns (43.354%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  sw_IBUF[3]_inst/O
                         net (fo=3, routed)           1.616     3.123    sw_IBUF[3]
    SLICE_X113Y128       LUT4 (Prop_lut4_I2_O)        0.124     3.247 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.374     5.621    _keep_sum
    M14                  OBUF (Prop_obuf_I_O)         3.581     9.202 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.202    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.027ns  (logic 5.260ns (58.270%)  route 3.767ns (41.730%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           1.259     2.823    sw_IBUF[2]
    SLICE_X113Y128       LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.508     5.455    _keep_pattern
    N16                  OBUF (Prop_obuf_I_O)         3.572     9.027 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.027    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggle_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.361ns  (logic 4.075ns (55.367%)  route 3.285ns (44.633%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y132       FDCE                         0.000     0.000 r  toggle_out_reg/C
    SLICE_X112Y132       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  toggle_out_reg/Q
                         net (fo=2, routed)           3.285     3.803    _keep_toggle_out
    P14                  OBUF (Prop_obuf_I_O)         3.557     7.361 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.361    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            toggle_out_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.106ns  (logic 1.463ns (47.118%)  route 1.642ns (52.882%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=30, routed)          1.642     3.106    reset_IBUF
    SLICE_X112Y132       FDCE                                         f  toggle_out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.065ns  (logic 1.463ns (47.750%)  route 1.601ns (52.250%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=30, routed)          1.601     3.065    reset_IBUF
    SLICE_X112Y133       FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.065ns  (logic 1.463ns (47.750%)  route 1.601ns (52.250%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=30, routed)          1.601     3.065    reset_IBUF
    SLICE_X112Y133       FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.065ns  (logic 1.463ns (47.750%)  route 1.601ns (52.250%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=30, routed)          1.601     3.065    reset_IBUF
    SLICE_X112Y133       FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.065ns  (logic 1.463ns (47.750%)  route 1.601ns (52.250%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=30, routed)          1.601     3.065    reset_IBUF
    SLICE_X112Y133       FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.609ns  (logic 1.542ns (59.122%)  route 1.066ns (40.878%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           1.066     2.609    sw_IBUF[0]
    SLICE_X112Y133       FDCE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            toggle_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.125%)  route 0.163ns (43.875%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X112Y133       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[0]/Q
                         net (fo=5, routed)           0.163     0.327    counter_reg[0]
    SLICE_X112Y132       LUT5 (Prop_lut5_I1_O)        0.045     0.372 r  toggle_out_i_1/O
                         net (fo=1, routed)           0.000     0.372    toggle_out_i_1_n_0
    SLICE_X112Y132       FDCE                                         r  toggle_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X112Y133       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    counter_reg[0]
    SLICE_X112Y133       LUT2 (Prop_lut2_I0_O)        0.043     0.393 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    p_0_in[1]
    SLICE_X112Y133       FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X112Y133       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    counter_reg[0]
    SLICE_X112Y133       LUT4 (Prop_lut4_I0_O)        0.043     0.393 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.393    p_0_in[3]
    SLICE_X112Y133       FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X112Y133       FDCE (Prop_fdce_C_Q)         0.164     0.164 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    counter_reg[0]
    SLICE_X112Y133       LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    p_0_in[0]
    SLICE_X112Y133       FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X112Y133       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    counter_reg[0]
    SLICE_X112Y133       LUT3 (Prop_lut3_I1_O)        0.045     0.395 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    counter[2]_i_1_n_0
    SLICE_X112Y133       FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.744ns  (logic 0.309ns (41.606%)  route 0.434ns (58.394%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           0.434     0.744    sw_IBUF[0]
    SLICE_X112Y133       FDCE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.744ns  (logic 0.309ns (41.606%)  route 0.434ns (58.394%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           0.434     0.744    sw_IBUF[0]
    SLICE_X112Y133       FDCE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.744ns  (logic 0.309ns (41.606%)  route 0.434ns (58.394%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           0.434     0.744    sw_IBUF[0]
    SLICE_X112Y133       FDCE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.744ns  (logic 0.309ns (41.606%)  route 0.434ns (58.394%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           0.434     0.744    sw_IBUF[0]
    SLICE_X112Y133       FDCE                                         r  counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            toggle_out_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.898ns  (logic 0.231ns (25.774%)  route 0.666ns (74.226%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=30, routed)          0.666     0.898    reset_IBUF
    SLICE_X112Y132       FDCE                                         f  toggle_out_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.344ns  (logic 1.463ns (43.762%)  route 1.881ns (56.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=30, routed)          1.881     3.344    reset_IBUF
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.855     5.620    clk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.344ns  (logic 1.463ns (43.762%)  route 1.881ns (56.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=30, routed)          1.881     3.344    reset_IBUF
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.855     5.620    clk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.344ns  (logic 1.463ns (43.762%)  route 1.881ns (56.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=30, routed)          1.881     3.344    reset_IBUF
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.855     5.620    clk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.344ns  (logic 1.463ns (43.762%)  route 1.881ns (56.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=30, routed)          1.881     3.344    reset_IBUF
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.855     5.620    clk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  clk_divider_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.246ns  (logic 1.463ns (45.076%)  route 1.783ns (54.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=30, routed)          1.783     3.246    reset_IBUF
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.849     5.614    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.246ns  (logic 1.463ns (45.076%)  route 1.783ns (54.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=30, routed)          1.783     3.246    reset_IBUF
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.849     5.614    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.246ns  (logic 1.463ns (45.076%)  route 1.783ns (54.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=30, routed)          1.783     3.246    reset_IBUF
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.849     5.614    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.246ns  (logic 1.463ns (45.076%)  route 1.783ns (54.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=30, routed)          1.783     3.246    reset_IBUF
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.849     5.614    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  clk_divider_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.197ns  (logic 1.463ns (45.767%)  route 1.734ns (54.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=30, routed)          1.734     3.197    reset_IBUF
    SLICE_X113Y131       FDRE                                         r  clk_divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.850     5.615    clk_IBUF_BUFG
    SLICE_X113Y131       FDRE                                         r  clk_divider_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.197ns  (logic 1.463ns (45.767%)  route 1.734ns (54.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=30, routed)          1.734     3.197    reset_IBUF
    SLICE_X113Y131       FDRE                                         r  clk_divider_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.850     5.615    clk_IBUF_BUFG
    SLICE_X113Y131       FDRE                                         r  clk_divider_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.231ns (33.539%)  route 0.459ns (66.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=30, routed)          0.459     0.690    reset_IBUF
    SLICE_X113Y136       FDRE                                         r  clk_divider_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.989     2.331    clk_IBUF_BUFG
    SLICE_X113Y136       FDRE                                         r  clk_divider_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.231ns (30.782%)  route 0.520ns (69.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=30, routed)          0.520     0.752    reset_IBUF
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.988     2.330    clk_IBUF_BUFG
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.231ns (30.782%)  route 0.520ns (69.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=30, routed)          0.520     0.752    reset_IBUF
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.988     2.330    clk_IBUF_BUFG
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.231ns (30.782%)  route 0.520ns (69.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=30, routed)          0.520     0.752    reset_IBUF
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.988     2.330    clk_IBUF_BUFG
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.231ns (30.782%)  route 0.520ns (69.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=30, routed)          0.520     0.752    reset_IBUF
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.988     2.330    clk_IBUF_BUFG
    SLICE_X113Y134       FDRE                                         r  clk_divider_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.774%)  route 0.666ns (74.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=30, routed)          0.666     0.898    reset_IBUF
    SLICE_X113Y132       FDRE                                         r  clk_divider_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.986     2.328    clk_IBUF_BUFG
    SLICE_X113Y132       FDRE                                         r  clk_divider_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.774%)  route 0.666ns (74.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=30, routed)          0.666     0.898    reset_IBUF
    SLICE_X113Y132       FDRE                                         r  clk_divider_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.986     2.328    clk_IBUF_BUFG
    SLICE_X113Y132       FDRE                                         r  clk_divider_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.774%)  route 0.666ns (74.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=30, routed)          0.666     0.898    reset_IBUF
    SLICE_X113Y132       FDRE                                         r  clk_divider_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.986     2.328    clk_IBUF_BUFG
    SLICE_X113Y132       FDRE                                         r  clk_divider_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.774%)  route 0.666ns (74.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=30, routed)          0.666     0.898    reset_IBUF
    SLICE_X113Y132       FDRE                                         r  clk_divider_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.986     2.328    clk_IBUF_BUFG
    SLICE_X113Y132       FDRE                                         r  clk_divider_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.231ns (25.692%)  route 0.669ns (74.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=30, routed)          0.669     0.901    reset_IBUF
    SLICE_X113Y133       FDRE                                         r  clk_divider_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.987     2.329    clk_IBUF_BUFG
    SLICE_X113Y133       FDRE                                         r  clk_divider_reg[12]/C





