

================================================================
== Vitis HLS Report for 'decision_function_34'
================================================================
* Date:           Thu Jan 23 13:48:03 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.171 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read1316 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 8 'read' 'p_read1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read1215 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read1114 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read1013 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read912 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read811 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read710 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read69 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read58 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read47 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read36 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read25 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read14 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read14, i18 70370" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_905 = icmp_slt  i18 %p_read1013, i18 12" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_905' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_906 = icmp_slt  i18 %p_read912, i18 3013" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_906' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_907 = icmp_slt  i18 %p_read1215, i18 89015" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_907' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_908 = icmp_slt  i18 %p_read710, i18 221" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_908' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_909 = icmp_slt  i18 %p_read811, i18 3676" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_909' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_910 = icmp_slt  i18 %p_read14, i18 217047" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_910' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_911 = icmp_slt  i18 %p_read1316, i18 12747" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_911' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_912 = icmp_slt  i18 %p_read25, i18 76592" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_912' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_913 = icmp_slt  i18 %p_read58, i18 60" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_913' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_914 = icmp_slt  i18 %p_read14, i18 219517" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_914' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_915 = icmp_slt  i18 %p_read36, i18 4833" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_915' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_916 = icmp_slt  i18 %p_read1215, i18 87628" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_916' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_917 = icmp_slt  i18 %p_read58, i18 438" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_917' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_918 = icmp_slt  i18 %p_read1114, i18 87577" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_918' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_919 = icmp_slt  i18 %p_read69, i18 988" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_919' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_920 = icmp_slt  i18 %p_read14, i18 217257" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_920' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_921 = icmp_slt  i18 %p_read47, i18 5177" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_921' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 39 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 40 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_905, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 40 'and' 'and_ln102' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_434 = xor i1 %icmp_ln86_905, i1 1" [firmware/BDT.h:104]   --->   Operation 41 'xor' 'xor_ln104_434' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%and_ln102_870 = and i1 %icmp_ln86_906, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 42 'and' 'and_ln102_870' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_435 = xor i1 %icmp_ln86_906, i1 1" [firmware/BDT.h:104]   --->   Operation 43 'xor' 'xor_ln104_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %xor_ln104_435, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 44 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_886 = and i1 %icmp_ln86_908, i1 %xor_ln104_434" [firmware/BDT.h:102]   --->   Operation 45 'and' 'and_ln102_886' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_872 = and i1 %and_ln102_886, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 46 'and' 'and_ln102_872' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.97ns)   --->   "%and_ln102_873 = and i1 %icmp_ln86_909, i1 %and_ln102_870" [firmware/BDT.h:102]   --->   Operation 47 'and' 'and_ln102_873' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.97ns)   --->   "%and_ln102_874 = and i1 %icmp_ln86_910, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 48 'and' 'and_ln102_874' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_179)   --->   "%xor_ln104_437 = xor i1 %icmp_ln86_910, i1 1" [firmware/BDT.h:104]   --->   Operation 49 'xor' 'xor_ln104_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_179 = and i1 %and_ln104, i1 %xor_ln104_437" [firmware/BDT.h:104]   --->   Operation 50 'and' 'and_ln104_179' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln102_875 = and i1 %icmp_ln86_911, i1 %and_ln102_873" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102_875' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_830)   --->   "%and_ln102_877 = and i1 %icmp_ln86_913, i1 %and_ln102_874" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_180)   --->   "%xor_ln104_440 = xor i1 %icmp_ln86_913, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_180 = and i1 %and_ln102_874, i1 %xor_ln104_440" [firmware/BDT.h:104]   --->   Operation 54 'and' 'and_ln104_180' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102, i1 %and_ln102_872" [firmware/BDT.h:117]   --->   Operation 55 'or' 'or_ln117' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117_830 = or i1 %icmp_ln86, i1 %and_ln102_877" [firmware/BDT.h:117]   --->   Operation 56 'or' 'or_ln117_830' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_879)   --->   "%and_ln102_871 = and i1 %icmp_ln86_907, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_871' <Predicate = (and_ln102 & icmp_ln86 & or_ln117 & or_ln117_830)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_178)   --->   "%xor_ln104_436 = xor i1 %icmp_ln86_909, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_178 = and i1 %and_ln102_870, i1 %xor_ln104_436" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_178' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_883)   --->   "%xor_ln104_438 = xor i1 %icmp_ln86_911, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102_876 = and i1 %icmp_ln86_912, i1 %and_ln104_178" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_876' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_881)   --->   "%and_ln102_879 = and i1 %icmp_ln86_915, i1 %and_ln102_875" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_883)   --->   "%and_ln102_887 = and i1 %icmp_ln86_916, i1 %xor_ln104_438" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_883)   --->   "%and_ln102_880 = and i1 %and_ln102_887, i1 %and_ln102_873" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_879)   --->   "%xor_ln117 = xor i1 %and_ln102_871, i1 1" [firmware/BDT.h:117]   --->   Operation 65 'xor' 'xor_ln117' <Predicate = (and_ln102 & icmp_ln86 & or_ln117 & or_ln117_830)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_879)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 66 'zext' 'zext_ln117' <Predicate = (and_ln102 & icmp_ln86 & or_ln117 & or_ln117_830)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_879)   --->   "%select_ln117 = select i1 %and_ln102, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 67 'select' 'select_ln117' <Predicate = (icmp_ln86 & or_ln117 & or_ln117_830)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_879)   --->   "%select_ln117_877 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 68 'select' 'select_ln117_877' <Predicate = (icmp_ln86 & or_ln117_830)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_879)   --->   "%zext_ln117_99 = zext i2 %select_ln117_877" [firmware/BDT.h:117]   --->   Operation 69 'zext' 'zext_ln117_99' <Predicate = (icmp_ln86 & or_ln117_830)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_879)   --->   "%select_ln117_878 = select i1 %icmp_ln86, i3 %zext_ln117_99, i3 4" [firmware/BDT.h:117]   --->   Operation 70 'select' 'select_ln117_878' <Predicate = (or_ln117_830)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_881)   --->   "%or_ln117_831 = or i1 %or_ln117_830, i1 %and_ln102_879" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_879 = select i1 %or_ln117_830, i3 %select_ln117_878, i3 5" [firmware/BDT.h:117]   --->   Operation 72 'select' 'select_ln117_879' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns)   --->   "%or_ln117_832 = or i1 %or_ln117_830, i1 %and_ln102_875" [firmware/BDT.h:117]   --->   Operation 73 'or' 'or_ln117_832' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_881)   --->   "%select_ln117_880 = select i1 %or_ln117_831, i3 %select_ln117_879, i3 6" [firmware/BDT.h:117]   --->   Operation 74 'select' 'select_ln117_880' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_883)   --->   "%or_ln117_833 = or i1 %or_ln117_832, i1 %and_ln102_880" [firmware/BDT.h:117]   --->   Operation 75 'or' 'or_ln117_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_881 = select i1 %or_ln117_832, i3 %select_ln117_880, i3 7" [firmware/BDT.h:117]   --->   Operation 76 'select' 'select_ln117_881' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_883)   --->   "%zext_ln117_100 = zext i3 %select_ln117_881" [firmware/BDT.h:117]   --->   Operation 77 'zext' 'zext_ln117_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%or_ln117_834 = or i1 %or_ln117_830, i1 %and_ln102_873" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117_834' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_883)   --->   "%select_ln117_882 = select i1 %or_ln117_833, i4 %zext_ln117_100, i4 8" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117_882' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_883 = select i1 %or_ln117_834, i4 %select_ln117_882, i4 9" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117_883' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns)   --->   "%or_ln117_836 = or i1 %or_ln117_834, i1 %and_ln102_876" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117_836' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%or_ln117_838 = or i1 %or_ln117_830, i1 %and_ln102_870" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_838' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_887)   --->   "%xor_ln104_439 = xor i1 %icmp_ln86_912, i1 1" [firmware/BDT.h:104]   --->   Operation 83 'xor' 'xor_ln104_439' <Predicate = (or_ln117_838)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_885)   --->   "%and_ln102_881 = and i1 %icmp_ln86_917, i1 %and_ln102_876" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_881' <Predicate = (or_ln117_836 & or_ln117_838)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_887)   --->   "%and_ln102_888 = and i1 %icmp_ln86_918, i1 %xor_ln104_439" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_888' <Predicate = (or_ln117_838)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_887)   --->   "%and_ln102_882 = and i1 %and_ln102_888, i1 %and_ln104_178" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_882' <Predicate = (or_ln117_838)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_889)   --->   "%and_ln102_883 = and i1 %icmp_ln86_919, i1 %and_ln104_180" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_885)   --->   "%or_ln117_835 = or i1 %or_ln117_834, i1 %and_ln102_881" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_835' <Predicate = (or_ln117_836 & or_ln117_838)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_885)   --->   "%select_ln117_884 = select i1 %or_ln117_835, i4 %select_ln117_883, i4 10" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_884' <Predicate = (or_ln117_836 & or_ln117_838)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_887)   --->   "%or_ln117_837 = or i1 %or_ln117_836, i1 %and_ln102_882" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_837' <Predicate = (or_ln117_838)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_885 = select i1 %or_ln117_836, i4 %select_ln117_884, i4 11" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_885' <Predicate = (or_ln117_838)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_887)   --->   "%select_ln117_886 = select i1 %or_ln117_837, i4 %select_ln117_885, i4 12" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_886' <Predicate = (or_ln117_838)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_889)   --->   "%or_ln117_839 = or i1 %or_ln117_838, i1 %and_ln102_883" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_887 = select i1 %or_ln117_838, i4 %select_ln117_886, i4 13" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_887' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns)   --->   "%or_ln117_840 = or i1 %or_ln117_838, i1 %and_ln104_180" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_840' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_889)   --->   "%select_ln117_888 = select i1 %or_ln117_839, i4 %select_ln117_887, i4 14" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_888' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_889 = select i1 %or_ln117_840, i4 %select_ln117_888, i4 15" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_889' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 98 [1/1] (0.97ns)   --->   "%and_ln102_878 = and i1 %icmp_ln86_914, i1 %and_ln104_179" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_878' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_891)   --->   "%and_ln102_884 = and i1 %icmp_ln86_920, i1 %and_ln102_878" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_891)   --->   "%or_ln117_841 = or i1 %or_ln117_840, i1 %and_ln102_884" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_891)   --->   "%zext_ln117_101 = zext i4 %select_ln117_889" [firmware/BDT.h:117]   --->   Operation 101 'zext' 'zext_ln117_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.97ns)   --->   "%or_ln117_842 = or i1 %or_ln117_840, i1 %and_ln102_878" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_842' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_891)   --->   "%select_ln117_890 = select i1 %or_ln117_841, i5 %zext_ln117_101, i5 16" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_890' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_891 = select i1 %or_ln117_842, i5 %select_ln117_890, i5 17" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_891' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.93>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_441 = xor i1 %icmp_ln86_914, i1 1" [firmware/BDT.h:104]   --->   Operation 105 'xor' 'xor_ln104_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_889 = and i1 %icmp_ln86_921, i1 %xor_ln104_441" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_885 = and i1 %and_ln102_889, i1 %and_ln104_179" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_843 = or i1 %or_ln117_842, i1 %and_ln102_885" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_892 = select i1 %or_ln117_843, i5 %select_ln117_891, i5 18" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_892' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (2.93ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.19i12.i12.i5, i5 0, i12 3744, i5 1, i12 679, i5 2, i12 223, i5 3, i12 3577, i5 4, i12 1602, i5 5, i12 530, i5 6, i12 3918, i5 7, i12 57, i5 8, i12 4078, i5 9, i12 58, i5 10, i12 3609, i5 11, i12 511, i5 12, i12 4028, i5 13, i12 3961, i5 14, i12 1139, i5 15, i12 802, i5 16, i12 4091, i5 17, i12 3797, i5 18, i12 4087, i12 0, i5 %select_ln117_892" [firmware/BDT.h:118]   --->   Operation 110 'sparsemux' 'tmp' <Predicate = true> <Delay = 2.93> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.97>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 111 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_844 = or i1 %or_ln117_840, i1 %and_ln104_179" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_844, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 113 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 114 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read14', firmware/BDT.h:86) on port 'p_read1' (firmware/BDT.h:86) [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [28]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [46]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_870', firmware/BDT.h:102) [49]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_873', firmware/BDT.h:102) [55]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_875', firmware/BDT.h:102) [61]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_871', firmware/BDT.h:102) [52]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [80]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [83]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_877', firmware/BDT.h:117) [84]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_878', firmware/BDT.h:117) [87]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_879', firmware/BDT.h:117) [89]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_880', firmware/BDT.h:117) [91]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_881', firmware/BDT.h:117) [93]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_882', firmware/BDT.h:117) [96]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_883', firmware/BDT.h:117) [98]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_881', firmware/BDT.h:102) [73]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_835', firmware/BDT.h:117) [97]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_884', firmware/BDT.h:117) [100]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_885', firmware/BDT.h:117) [102]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_886', firmware/BDT.h:117) [104]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_887', firmware/BDT.h:117) [106]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_888', firmware/BDT.h:117) [108]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_889', firmware/BDT.h:117) [110]  (1.024 ns)

 <State 5>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_878', firmware/BDT.h:102) [68]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_842', firmware/BDT.h:117) [112]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_891', firmware/BDT.h:117) [115]  (1.215 ns)

 <State 6>: 2.931ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_441', firmware/BDT.h:104) [69]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_889', firmware/BDT.h:102) [78]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_885', firmware/BDT.h:102) [79]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_843', firmware/BDT.h:117) [114]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_892', firmware/BDT.h:117) [117]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [118]  (2.931 ns)

 <State 7>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_844', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [119]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
