irun: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	irun	14.10-p001: Started on Jul 08, 2016 at 21:36:14 PDT
irun
	-incdir .
	-access rw
	-uvmhome /home/morris/uvm-1.2
	-uvmnocdnsextra
	-y /apps/toshiba/sjsu/verilog/tc240c
	+libext+.tsbvlibp
	tblcd.sv
irun: *W,LEXTSF: Unknown suffix (.tsbvlibp) found in a libext option.  The suffixes will be mapped to Verilog.
Compiling UVM package (uvm_pkg.sv) using uvmhome location /home/morris/uvm-1.2
file: tblcd.sv
	interface worklib.AHBIF:sv
		errors: 0, warnings: 0
	interface worklib.MEMIF:sv
		errors: 0, warnings: 0
	interface worklib.RAM128IF:sv
		errors: 0, warnings: 0
	interface worklib.RAM256IF:sv
		errors: 0, warnings: 0
	interface worklib.LCDOUT:sv
		errors: 0, warnings: 0
package uvm_pkg;
      |
ncvlog: *E,EXPENP (/home/morris/uvm-1.2/src/uvm_pkg.sv,28|6): Expecting the keyword 'endpackage' [SystemVerilog].
(`include file: /home/morris/uvm-1.2/src/uvm_pkg.sv line 28, `include file: /home/morris/uvm-1.2/src/uvm.sv line 23, file: tblcd.sv line 11)
	package worklib.tl_pkg:sv
		errors: 1, warnings: 0
	package worklib.uvm_pkg:sv
		errors: 0, warnings: 0
ncvlog: *F,CORRPD: corrupted `protected encrypted Verilog source.
irun: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E and fix those identified problems to proceed.  Exiting with code (status 2).
TOOL:	irun	14.10-p001: Exiting on Jul 08, 2016 at 21:36:18 PDT  (total: 00:00:04)
