// Seed: 2599366525
module module_0 ();
  uwire id_1, id_2, id_3, id_4;
  assign id_2 = 1;
endmodule
module module_1 ();
  wire id_1;
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  logic [7:0] id_3;
  assign id_1 = id_1;
  always_latch begin : LABEL_0
    if (1) id_3[1'd0] <= 1;
    else $display;
  end
endmodule
module module_2 (
    output uwire id_0,
    output wor id_1,
    input wor id_2,
    output tri1 id_3,
    input wor id_4,
    input supply1 id_5,
    input tri0 id_6#(
        .id_9 (1'b0),
        .id_10(1'd0)
    ),
    output uwire id_7
);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  time id_11;
endmodule
