// Seed: 4069495319
`timescale 1ps / 1ps
module module_0 #(
    parameter id_1 = 32'd11,
    parameter id_6 = 32'd68
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input id_10;
  input id_9;
  output id_8;
  output id_7;
  input _id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input _id_1;
  logic id_11;
  always @(1 or 1)
    if (id_3)
      if (id_4[id_6]) id_8 <= 1;
      else id_4[1] <= 1;
    else id_7 = (id_2[1 : id_1] + 1 || 1 ** id_9 - id_11);
endmodule
