

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19'
================================================================
* Date:           Tue Feb 17 12:08:17 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |      411|      411|  4.110 us|  4.110 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19  |      409|      409|        11|          1|          1|   400|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    626|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     17|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     90|    -|
|Register         |        -|    -|     641|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     641|    765|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |mul_5ns_5ns_9_1_1_U52  |mul_5ns_5ns_9_1_1  |        0|   0|  0|  17|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |Total                  |                   |        0|   0|  0|  17|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln116_1_fu_205_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln116_fu_217_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln117_1_fu_237_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln117_fu_296_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln118_fu_354_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln120_1_fu_476_p2     |         +|   0|  0|  11|          11|          11|
    |add_ln120_2_fu_504_p2     |         +|   0|  0|   9|           9|           9|
    |add_ln120_fu_344_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln124_1_fu_488_p2     |         +|   0|  0|  11|          11|          11|
    |add_ln124_fu_438_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln127_1_fu_513_p2     |         +|   0|  0|   9|           9|           9|
    |add_ln127_2_fu_384_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln127_fu_393_p2       |         +|   0|  0|   8|           8|           8|
    |sub_ln118_fu_467_p2       |         -|   0|  0|  11|          11|          11|
    |sub_ln124_fu_421_p2       |         -|   0|  0|  11|          11|          11|
    |and_ln116_fu_290_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln124_1_fu_599_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln124_2_fu_681_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln124_3_fu_687_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln124_4_fu_769_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln124_5_fu_775_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln124_fu_593_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln116_fu_199_p2      |      icmp|   0|  0|  14|           9|           8|
    |icmp_ln117_fu_223_p2      |      icmp|   0|  0|  14|           6|           5|
    |icmp_ln118_fu_284_p2      |      icmp|   0|  0|  11|           3|           3|
    |icmp_ln124_10_fu_751_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln124_11_fu_757_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln124_1_fu_563_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln124_2_fu_575_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln124_3_fu_581_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln124_4_fu_645_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln124_5_fu_651_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln124_6_fu_663_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln124_7_fu_669_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln124_8_fu_733_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln124_9_fu_739_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln124_fu_557_p2      |      icmp|   0|  0|  15|           8|           2|
    |empty_fu_302_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln124_1_fu_587_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln124_2_fu_657_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln124_3_fu_675_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln124_4_fu_745_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln124_5_fu_763_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln124_fu_569_p2        |        or|   0|  0|   2|           1|           1|
    |j_3_mid2_fu_307_p3        |    select|   0|  0|   3|           1|           1|
    |m_10_fu_693_p3            |    select|   0|  0|  32|           1|          32|
    |m_12_fu_781_p3            |    select|   0|  0|  32|           1|          32|
    |m_8_fu_605_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln116_1_fu_229_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln116_fu_272_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln117_1_fu_243_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln117_fu_315_p3    |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln116_fu_279_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 626|         350|         260|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load                  |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten113_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten126_load  |   9|          2|    9|         18|
    |c_fu_88                                  |   9|          2|    5|         10|
    |i_fu_80                                  |   9|          2|    3|          6|
    |indvar_flatten113_fu_84                  |   9|          2|    6|         12|
    |indvar_flatten126_fu_92                  |   9|          2|    9|         18|
    |j_fu_76                                  |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  90|         20|   48|         96|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln120_reg_861                     |   9|   0|    9|          0|
    |add_ln124_1_reg_886                   |  11|   0|   11|          0|
    |add_ln124_1_reg_886_pp0_iter3_reg     |  11|   0|   11|          0|
    |add_ln127_1_reg_896                   |   9|   0|    9|          0|
    |add_ln127_reg_871                     |   8|   0|    8|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg      |   1|   0|    1|          0|
    |c_fu_88                               |   5|   0|    5|          0|
    |i_fu_80                               |   3|   0|    3|          0|
    |icmp_ln117_reg_830                    |   1|   0|    1|          0|
    |indvar_flatten113_fu_84               |   6|   0|    6|          0|
    |indvar_flatten126_fu_92               |   9|   0|    9|          0|
    |j_3_mid2_reg_844                      |   3|   0|    3|          0|
    |j_3_mid2_reg_844_pp0_iter2_reg        |   3|   0|    3|          0|
    |j_fu_76                               |   3|   0|    3|          0|
    |m_10_reg_944                          |  32|   0|   32|          0|
    |m_10_reg_944_pp0_iter8_reg            |  32|   0|   32|          0|
    |m_11_reg_951                          |  32|   0|   32|          0|
    |m_11_reg_951_pp0_iter8_reg            |  32|   0|   32|          0|
    |m_12_reg_958                          |  32|   0|   32|          0|
    |m_7_reg_908                           |  32|   0|   32|          0|
    |m_7_reg_908_pp0_iter4_reg             |  32|   0|   32|          0|
    |m_8_reg_925                           |  32|   0|   32|          0|
    |m_8_reg_925_pp0_iter6_reg             |  32|   0|   32|          0|
    |m_9_reg_932                           |  32|   0|   32|          0|
    |m_9_reg_932_pp0_iter6_reg             |  32|   0|   32|          0|
    |m_reg_901                             |  32|   0|   32|          0|
    |m_reg_901_pp0_iter4_reg               |  32|   0|   32|          0|
    |mul_ln120_reg_856                     |   9|   0|    9|          0|
    |select_ln116_1_reg_837                |   5|   0|    5|          0|
    |select_ln116_1_reg_837_pp0_iter1_reg  |   5|   0|    5|          0|
    |select_ln117_reg_850                  |   3|   0|    3|          0|
    |trunc_ln120_reg_866                   |   8|   0|    8|          0|
    |trunc_ln127_reg_876                   |   7|   0|    7|          0|
    |zext_ln124_2_reg_915                  |  11|   0|   64|         53|
    |zext_ln124_2_reg_915_pp0_iter5_reg    |  11|   0|   64|         53|
    |add_ln127_1_reg_896                   |  64|  32|    9|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 641|  32|  692|        106|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|grp_fu_1043_p_din0    |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|grp_fu_1043_p_din1    |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|grp_fu_1043_p_opcode  |  out|    5|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|grp_fu_1043_p_dout0   |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|grp_fu_1043_p_ce      |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|grp_fu_1047_p_din0    |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|grp_fu_1047_p_din1    |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|grp_fu_1047_p_opcode  |  out|    5|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|grp_fu_1047_p_dout0   |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|grp_fu_1047_p_ce      |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|grp_fu_1051_p_din0    |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|grp_fu_1051_p_din1    |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|grp_fu_1051_p_opcode  |  out|    5|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|grp_fu_1051_p_dout0   |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|grp_fu_1051_p_ce      |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19|  return value|
|conv2_out_address0    |  out|   11|   ap_memory|                                                              conv2_out|         array|
|conv2_out_ce0         |  out|    1|   ap_memory|                                                              conv2_out|         array|
|conv2_out_q0          |   in|   32|   ap_memory|                                                              conv2_out|         array|
|conv2_out_address1    |  out|   11|   ap_memory|                                                              conv2_out|         array|
|conv2_out_ce1         |  out|    1|   ap_memory|                                                              conv2_out|         array|
|conv2_out_q1          |   in|   32|   ap_memory|                                                              conv2_out|         array|
|conv2_out_1_address0  |  out|   11|   ap_memory|                                                            conv2_out_1|         array|
|conv2_out_1_ce0       |  out|    1|   ap_memory|                                                            conv2_out_1|         array|
|conv2_out_1_q0        |   in|   32|   ap_memory|                                                            conv2_out_1|         array|
|conv2_out_1_address1  |  out|   11|   ap_memory|                                                            conv2_out_1|         array|
|conv2_out_1_ce1       |  out|    1|   ap_memory|                                                            conv2_out_1|         array|
|conv2_out_1_q1        |   in|   32|   ap_memory|                                                            conv2_out_1|         array|
|pool2_out_address0    |  out|    9|   ap_memory|                                                              pool2_out|         array|
|pool2_out_ce0         |  out|    1|   ap_memory|                                                              pool2_out|         array|
|pool2_out_we0         |  out|    1|   ap_memory|                                                              pool2_out|         array|
|pool2_out_d0          |  out|   32|   ap_memory|                                                              pool2_out|         array|
+----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

