#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Apr 11 17:39:28 2019
# Process ID: 21172
# Current directory: D:/Programming/Github/DES-AO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24064 D:\Programming\Github\DES-AO\DES_AO.xpr
# Log file: D:/Programming/Github/DES-AO/vivado.log
# Journal file: D:/Programming/Github/DES-AO\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/GIGABYTE-S/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project D:/Programming/Github/DES-AO/DES_AO.xpr
INFO: [Project 1-313] Project file moved from 'D:/Official/College/Eng 2019/EE460/project/DES-AO' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 825.324 ; gain = 141.613
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelinedRoundsTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelinedRoundsTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/FFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyRound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyRound
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InitialPermutation
INFO: [VRFC 10-311] analyzing module FinalPermutation
INFO: [VRFC 10-311] analyzing module ExpansionDBoxTable
INFO: [VRFC 10-311] analyzing module StraightDBoxTable
INFO: [VRFC 10-311] analyzing module ParityBitDropTable
INFO: [VRFC 10-311] analyzing module KeyCompressionTable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/PipelinedRounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelinedRounds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBoxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SBoxes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelinedRoundsTestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelinedRoundsTestBench_behav xil_defaultlib.PipelinedRoundsTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ExpansionDBoxTable
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.SBoxes
Compiling module xil_defaultlib.StraightDBoxTable
Compiling module xil_defaultlib.FFunction
Compiling module xil_defaultlib.Round
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ParityBitDropTable
Compiling module xil_defaultlib.KeyCompressionTable
Compiling module xil_defaultlib.KeyRound
Compiling module xil_defaultlib.KeyRound(shiftn=2)
Compiling module xil_defaultlib.KeyGeneration
Compiling module xil_defaultlib.InitialPermutation
Compiling module xil_defaultlib.FinalPermutation
Compiling module xil_defaultlib.PipelinedRounds
Compiling module xil_defaultlib.PipelinedRoundsTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelinedRoundsTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelinedRoundsTestBench_behav -key {Behavioral:sim_1:Functional:PipelinedRoundsTestBench} -tclbatch {PipelinedRoundsTestBench.tcl} -view {D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg
source PipelinedRoundsTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 210 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v" Line 25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelinedRoundsTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 873.090 ; gain = 29.250
save_wave_config {D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelinedRoundsTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelinedRoundsTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelinedRoundsTestBench_behav xil_defaultlib.PipelinedRoundsTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
$finish called at time : 210 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v" Line 25
save_wave_config {D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelinedRoundsTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelinedRoundsTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/FFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyRound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyRound
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InitialPermutation
INFO: [VRFC 10-311] analyzing module FinalPermutation
INFO: [VRFC 10-311] analyzing module ExpansionDBoxTable
INFO: [VRFC 10-311] analyzing module StraightDBoxTable
INFO: [VRFC 10-311] analyzing module ParityBitDropTable
INFO: [VRFC 10-311] analyzing module KeyCompressionTable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/PipelinedRounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelinedRounds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBoxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SBoxes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelinedRoundsTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelinedRoundsTestBench_behav xil_defaultlib.PipelinedRoundsTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ExpansionDBoxTable
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.SBoxes
Compiling module xil_defaultlib.StraightDBoxTable
Compiling module xil_defaultlib.FFunction
Compiling module xil_defaultlib.Round
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ParityBitDropTable
Compiling module xil_defaultlib.KeyCompressionTable
Compiling module xil_defaultlib.KeyRound
Compiling module xil_defaultlib.KeyRound(shiftn=2)
Compiling module xil_defaultlib.KeyGeneration
Compiling module xil_defaultlib.InitialPermutation
Compiling module xil_defaultlib.FinalPermutation
Compiling module xil_defaultlib.PipelinedRounds
Compiling module xil_defaultlib.PipelinedRoundsTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelinedRoundsTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
$finish called at time : 410 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v" Line 28
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1036.973 ; gain = 0.000
open_wave_config {D:/Engineering/Eng_2019/EE460 Digital 2/Vivado_projects/Take_Home_Exam_2/ControllerTestBench_behav.wcfg}
WARNING: Simulation object /ControllerTestBench/clk was not found in the design.
WARNING: Simulation object /ControllerTestBench/reset was not found in the design.
WARNING: Simulation object /ControllerTestBench/LEFT was not found in the design.
WARNING: Simulation object /ControllerTestBench/RIGHT was not found in the design.
WARNING: Simulation object /ControllerTestBench/HAZ was not found in the design.
WARNING: Simulation object /ControllerTestBench/BC/state was not found in the design.
WARNING: Simulation object /ControllerTestBench/LC was not found in the design.
WARNING: Simulation object /ControllerTestBench/LB was not found in the design.
WARNING: Simulation object /ControllerTestBench/LA was not found in the design.
WARNING: Simulation object /ControllerTestBench/RA was not found in the design.
WARNING: Simulation object /ControllerTestBench/RB was not found in the design.
WARNING: Simulation object /ControllerTestBench/RC was not found in the design.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelinedRoundsTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelinedRoundsTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelinedRoundsTestBench_behav xil_defaultlib.PipelinedRoundsTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
$finish called at time : 410 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v" Line 28
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelinedRoundsTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelinedRoundsTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelinedRoundsTestBench_behav xil_defaultlib.PipelinedRoundsTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelinedRoundsTestBench_behav -key {Behavioral:sim_1:Functional:PipelinedRoundsTestBench} -tclbatch {PipelinedRoundsTestBench.tcl} -view {D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg
source PipelinedRoundsTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v" Line 28
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelinedRoundsTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelinedRoundsTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelinedRoundsTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelinedRoundsTestBench_behav xil_defaultlib.PipelinedRoundsTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
$finish called at time : 410 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v" Line 28
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelinedRoundsTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelinedRoundsTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelinedRoundsTestBench_behav xil_defaultlib.PipelinedRoundsTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
$finish called at time : 410 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v" Line 28
save_wave_config {D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelinedRoundsTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelinedRoundsTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/FFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyRound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyRound
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InitialPermutation
INFO: [VRFC 10-311] analyzing module FinalPermutation
INFO: [VRFC 10-311] analyzing module ExpansionDBoxTable
INFO: [VRFC 10-311] analyzing module StraightDBoxTable
INFO: [VRFC 10-311] analyzing module ParityBitDropTable
INFO: [VRFC 10-311] analyzing module KeyCompressionTable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/PipelinedRounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelinedRounds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBoxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SBoxes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelinedRoundsTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelinedRoundsTestBench_behav xil_defaultlib.PipelinedRoundsTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ExpansionDBoxTable
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.SBoxes
Compiling module xil_defaultlib.StraightDBoxTable
Compiling module xil_defaultlib.FFunction
Compiling module xil_defaultlib.Round
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ParityBitDropTable
Compiling module xil_defaultlib.KeyCompressionTable
Compiling module xil_defaultlib.KeyRound
Compiling module xil_defaultlib.KeyRound(shiftn=2)
Compiling module xil_defaultlib.KeyGeneration
Compiling module xil_defaultlib.InitialPermutation
Compiling module xil_defaultlib.FinalPermutation
Compiling module xil_defaultlib.PipelinedRounds
Compiling module xil_defaultlib.PipelinedRoundsTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelinedRoundsTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelinedRoundsTestBench_behav -key {Behavioral:sim_1:Functional:PipelinedRoundsTestBench} -tclbatch {PipelinedRoundsTestBench.tcl} -view {D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg
source PipelinedRoundsTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v" Line 28
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelinedRoundsTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1074.410 ; gain = 3.445
save_wave_config {D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close [ open D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/TripleDES.v w ]
add_files D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/TripleDES.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: TripleDES
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1318.855 ; gain = 110.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TripleDES' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/TripleDES.v:2]
INFO: [Synth 8-6157] synthesizing module 'DES' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/PipelinedRounds.v:2]
INFO: [Synth 8-6157] synthesizing module 'Round' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Round.v:3]
INFO: [Synth 8-6157] synthesizing module 'FFunction' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/FFunction.v:3]
INFO: [Synth 8-6157] synthesizing module 'ExpansionDBoxTable' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v:133]
INFO: [Synth 8-6155] done synthesizing module 'ExpansionDBoxTable' (1#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v:133]
INFO: [Synth 8-6157] synthesizing module 'SBoxes' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBoxes.v:3]
INFO: [Synth 8-6157] synthesizing module 'S1' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:1]
INFO: [Synth 8-6155] done synthesizing module 'S1' (2#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:1]
INFO: [Synth 8-6157] synthesizing module 'S2' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:83]
INFO: [Synth 8-6155] done synthesizing module 'S2' (3#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:83]
INFO: [Synth 8-6157] synthesizing module 'S3' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:165]
INFO: [Synth 8-6155] done synthesizing module 'S3' (4#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:165]
INFO: [Synth 8-6157] synthesizing module 'S4' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:247]
INFO: [Synth 8-6155] done synthesizing module 'S4' (5#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:247]
INFO: [Synth 8-6157] synthesizing module 'S5' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:329]
INFO: [Synth 8-6155] done synthesizing module 'S5' (6#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:329]
INFO: [Synth 8-6157] synthesizing module 'S6' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:411]
INFO: [Synth 8-6155] done synthesizing module 'S6' (7#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:411]
INFO: [Synth 8-6157] synthesizing module 'S7' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:493]
INFO: [Synth 8-6155] done synthesizing module 'S7' (8#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:493]
INFO: [Synth 8-6157] synthesizing module 'S8' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:575]
INFO: [Synth 8-6155] done synthesizing module 'S8' (9#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v:575]
INFO: [Synth 8-6155] done synthesizing module 'SBoxes' (10#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBoxes.v:3]
INFO: [Synth 8-6157] synthesizing module 'StraightDBoxTable' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v:183]
INFO: [Synth 8-6155] done synthesizing module 'StraightDBoxTable' (11#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v:183]
INFO: [Synth 8-6155] done synthesizing module 'FFunction' (12#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/FFunction.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Round' (13#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Round.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Register.v:3]
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (14#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Register.v:3]
INFO: [Synth 8-6157] synthesizing module 'KeyGeneration' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneration.v:1]
INFO: [Synth 8-6157] synthesizing module 'ParityBitDropTable' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v:217]
INFO: [Synth 8-6155] done synthesizing module 'ParityBitDropTable' (15#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v:217]
INFO: [Synth 8-6157] synthesizing module 'KeyRound' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyRound.v:3]
	Parameter shiftn bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'KeyCompressionTable' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v:275]
INFO: [Synth 8-6155] done synthesizing module 'KeyCompressionTable' (16#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v:275]
INFO: [Synth 8-6155] done synthesizing module 'KeyRound' (17#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyRound.v:3]
INFO: [Synth 8-6157] synthesizing module 'KeyRound__parameterized0' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyRound.v:3]
	Parameter shiftn bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'KeyRound__parameterized0' (17#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyRound.v:3]
WARNING: [Synth 8-350] instance 'KR16' of module 'KeyRound' requires 5 connections, but only 3 given [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneration.v:142]
INFO: [Synth 8-6155] done synthesizing module 'KeyGeneration' (18#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneration.v:1]
INFO: [Synth 8-6157] synthesizing module 'InitialPermutation' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'InitialPermutation' (19#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v:1]
INFO: [Synth 8-6157] synthesizing module 'FinalPermutation' [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v:67]
INFO: [Synth 8-6155] done synthesizing module 'FinalPermutation' (20#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v:67]
INFO: [Synth 8-6155] done synthesizing module 'DES' (21#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/PipelinedRounds.v:2]
INFO: [Synth 8-6155] done synthesizing module 'TripleDES' (22#1) [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/TripleDES.v:2]
WARNING: [Synth 8-3331] design KeyCompressionTable has unconnected port dataIn[8]
WARNING: [Synth 8-3331] design KeyCompressionTable has unconnected port dataIn[17]
WARNING: [Synth 8-3331] design KeyCompressionTable has unconnected port dataIn[21]
WARNING: [Synth 8-3331] design KeyCompressionTable has unconnected port dataIn[24]
WARNING: [Synth 8-3331] design KeyCompressionTable has unconnected port dataIn[34]
WARNING: [Synth 8-3331] design KeyCompressionTable has unconnected port dataIn[37]
WARNING: [Synth 8-3331] design KeyCompressionTable has unconnected port dataIn[42]
WARNING: [Synth 8-3331] design KeyCompressionTable has unconnected port dataIn[53]
WARNING: [Synth 8-3331] design ParityBitDropTable has unconnected port dataIn[7]
WARNING: [Synth 8-3331] design ParityBitDropTable has unconnected port dataIn[15]
WARNING: [Synth 8-3331] design ParityBitDropTable has unconnected port dataIn[23]
WARNING: [Synth 8-3331] design ParityBitDropTable has unconnected port dataIn[31]
WARNING: [Synth 8-3331] design ParityBitDropTable has unconnected port dataIn[39]
WARNING: [Synth 8-3331] design ParityBitDropTable has unconnected port dataIn[47]
WARNING: [Synth 8-3331] design ParityBitDropTable has unconnected port dataIn[55]
WARNING: [Synth 8-3331] design ParityBitDropTable has unconnected port dataIn[63]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1374.754 ; gain = 166.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1374.754 ; gain = 166.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1374.754 ; gain = 166.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1721.563 ; gain = 513.457
50 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1721.563 ; gain = 513.457
close_design
