module dff(
input  wire data  , // Data Input
input  wire clk   , // Clock Input
input  wire reset , // Reset input 
output reg  q       // Q output
);
//-------------Code Starts Here---------
always_ff @ ( posedge clk or negedge reset)
if (~reset) begin
  q <= 1'b0;
end else begin
  q <= data;
end

endmodule //End Of Module dff_async_reset