
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -14.58

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.16

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.16

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.63 source latency if_stage_i.pc_id_o[10]$_DFFE_PN_/CK ^
  -0.27 target latency gen_regfile_ff.register_file_i.rf_reg_q[769]$_DFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.36 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.44    0.44 ^ input external delay
     1    1.10    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ hold357/A (CLKBUF_X1)
     1    0.88    0.01    0.02    0.46 ^ hold357/Z (CLKBUF_X1)
                                         net631 (net)
                  0.01    0.00    0.46 ^ hold355/A (CLKBUF_X1)
     1    3.62    0.01    0.03    0.50 ^ hold355/Z (CLKBUF_X1)
                                         net629 (net)
                  0.01    0.00    0.50 ^ input136/A (BUF_X4)
     4   21.08    0.01    0.03    0.52 ^ input136/Z (BUF_X4)
                                         net144 (net)
                  0.01    0.00    0.53 ^ max_cap246/A (BUF_X4)
    54  133.22    0.07    0.09    0.62 ^ max_cap246/Z (BUF_X4)
                                         net254 (net)
                  0.07    0.00    0.62 ^ cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   33.41    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.04    0.01    0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.55    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29919_/A1 (AND2_X1)
     1   15.20    0.04    0.06    0.12 ^ _29919_/ZN (AND2_X1)
                                         clk (net)
                  0.04    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   77.19    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_2_0_clk/A (CLKBUF_X3)
    10   33.10    0.03    0.07    0.29 ^ clkbuf_4_2_0_clk/Z (CLKBUF_X3)
                                         clknet_4_2_0_clk (net)
                  0.03    0.00    0.29 ^ clkbuf_leaf_131_clk/A (CLKBUF_X3)
     7    9.18    0.01    0.04    0.34 ^ clkbuf_leaf_131_clk/Z (CLKBUF_X3)
                                         clknet_leaf_131_clk (net)
                  0.01    0.00    0.34 ^ cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.34   clock reconvergence pessimism
                          0.28    0.61   library removal time
                                  0.61   data required time
-----------------------------------------------------------------------------
                                  0.61   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   33.41    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.04    0.01    0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.55    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29919_/A1 (AND2_X1)
     1   15.20    0.04    0.06    0.12 ^ _29919_/ZN (AND2_X1)
                                         clk (net)
                  0.04    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   77.19    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_7_0_clk/A (CLKBUF_X3)
     7   29.33    0.03    0.07    0.29 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk (net)
                  0.03    0.00    0.29 ^ clkbuf_leaf_116_clk/A (CLKBUF_X3)
     5   10.12    0.01    0.04    0.33 ^ clkbuf_leaf_116_clk/Z (CLKBUF_X3)
                                         clknet_leaf_116_clk (net)
                  0.01    0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.55    0.02    0.08    0.41 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.41 ^ _28337_/A1 (OAI22_X1)
     1    1.22    0.01    0.01    0.42 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.42 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.42   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   33.41    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.04    0.01    0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.55    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29919_/A1 (AND2_X1)
     1   15.20    0.04    0.06    0.12 ^ _29919_/ZN (AND2_X1)
                                         clk (net)
                  0.04    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   77.19    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_9_0_clk/A (CLKBUF_X3)
     8   29.70    0.03    0.07    0.29 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
                                         clknet_4_9_0_clk (net)
                  0.03    0.00    0.29 ^ clkbuf_leaf_114_clk/A (CLKBUF_X3)
     7    8.85    0.01    0.04    0.33 ^ clkbuf_leaf_114_clk/Z (CLKBUF_X3)
                                         clknet_leaf_114_clk (net)
                  0.01    0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.33   clock reconvergence pessimism
                          0.00    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.44    0.44 ^ input external delay
     1    1.10    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ hold357/A (CLKBUF_X1)
     1    0.88    0.01    0.02    0.46 ^ hold357/Z (CLKBUF_X1)
                                         net631 (net)
                  0.01    0.00    0.46 ^ hold355/A (CLKBUF_X1)
     1    3.62    0.01    0.03    0.50 ^ hold355/Z (CLKBUF_X1)
                                         net629 (net)
                  0.01    0.00    0.50 ^ input136/A (BUF_X4)
     4   21.08    0.01    0.03    0.52 ^ input136/Z (BUF_X4)
                                         net144 (net)
                  0.01    0.00    0.53 ^ max_cap260/A (BUF_X4)
    53  125.96    0.06    0.06    0.58 ^ max_cap260/Z (BUF_X4)
                                         net268 (net)
                  0.08    0.05    0.63 ^ max_cap254/A (BUF_X4)
    84  180.59    0.10    0.12    0.75 ^ max_cap254/Z (BUF_X4)
                                         net262 (net)
                  0.10    0.01    0.76 ^ max_cap253/A (BUF_X4)
    86  182.44    0.10    0.13    0.88 ^ max_cap253/Z (BUF_X4)
                                         net261 (net)
                  0.10    0.01    0.89 ^ max_cap252/A (BUF_X4)
    67  143.04    0.08    0.10    0.99 ^ max_cap252/Z (BUF_X4)
                                         net260 (net)
                  0.08    0.00    0.99 ^ max_cap251/A (BUF_X4)
    77  163.46    0.09    0.11    1.10 ^ max_cap251/Z (BUF_X4)
                                         net259 (net)
                  0.09    0.02    1.12 ^ max_cap250/A (BUF_X4)
    61  128.51    0.07    0.10    1.22 ^ max_cap250/Z (BUF_X4)
                                         net258 (net)
                  0.07    0.01    1.23 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.23   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   33.41    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    2.20 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.79    0.01    0.03    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    2.23 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.24    0.01    0.03    2.26 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    2.26 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    2.12    0.01    0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    2.28 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   73.76    0.06    0.09    2.37 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.06    0.00    2.37 ^ clkbuf_4_15_0_clk_i_regs/A (CLKBUF_X3)
    12   29.73    0.03    0.07    2.44 ^ clkbuf_4_15_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_15_0_clk_i_regs (net)
                  0.03    0.00    2.44 ^ clkbuf_leaf_93_clk_i_regs/A (CLKBUF_X3)
     8   10.40    0.01    0.04    2.48 ^ clkbuf_leaf_93_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_93_clk_i_regs (net)
                  0.01    0.00    2.48 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    2.48   clock reconvergence pessimism
                          0.05    2.53   library recovery time
                                  2.53   data required time
-----------------------------------------------------------------------------
                                  2.53   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  1.29   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   33.41    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.04    0.01    0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.55    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29919_/A1 (AND2_X1)
     1   15.20    0.04    0.06    0.12 ^ _29919_/ZN (AND2_X1)
                                         clk (net)
                  0.04    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   77.19    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
     6   28.55    0.02    0.07    0.29 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.02    0.00    0.29 ^ clkbuf_leaf_13_clk/A (CLKBUF_X3)
     7   11.12    0.01    0.04    0.33 ^ clkbuf_leaf_13_clk/Z (CLKBUF_X3)
                                         clknet_leaf_13_clk (net)
                  0.01    0.00    0.33 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/CK (DFF_X1)
     4   10.03    0.01    0.10    0.43 v if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[14] (net)
                  0.01    0.00    0.43 v rebuffer18/A (BUF_X2)
     2    2.59    0.01    0.03    0.46 v rebuffer18/Z (BUF_X2)
                                         net292 (net)
                  0.01    0.00    0.46 v _16705_/A1 (AND2_X2)
     3    7.63    0.01    0.03    0.49 v _16705_/ZN (AND2_X2)
                                         _10887_ (net)
                  0.01    0.00    0.49 v _16712_/A3 (AND3_X4)
     4   11.31    0.01    0.03    0.52 v _16712_/ZN (AND3_X4)
                                         _10894_ (net)
                  0.01    0.00    0.52 v _16717_/A2 (OR4_X4)
     3    7.98    0.02    0.09    0.61 v _16717_/ZN (OR4_X4)
                                         _10899_ (net)
                  0.02    0.00    0.61 v _16723_/B2 (OAI33_X1)
     1    1.97    0.06    0.08    0.70 ^ _16723_/ZN (OAI33_X1)
                                         _10905_ (net)
                  0.06    0.00    0.70 ^ _16724_/A (INV_X1)
     1    3.48    0.02    0.02    0.71 v _16724_/ZN (INV_X1)
                                         _10906_ (net)
                  0.02    0.00    0.71 v _16735_/A1 (AND2_X4)
     3    8.59    0.01    0.03    0.74 v _16735_/ZN (AND2_X4)
                                         _15759_ (net)
                  0.01    0.00    0.74 v _30413_/B (HA_X1)
     1    1.67    0.01    0.05    0.80 v _30413_/S (HA_X1)
                                         _15762_ (net)
                  0.01    0.00    0.80 v _17781_/A1 (OR2_X2)
     1    2.33    0.01    0.04    0.84 v _17781_/ZN (OR2_X2)
                                         _11920_ (net)
                  0.01    0.00    0.84 v _17784_/A3 (OAI33_X1)
     1    1.89    0.06    0.06    0.90 ^ _17784_/ZN (OAI33_X1)
                                         _11923_ (net)
                  0.06    0.00    0.90 ^ wire9/A (CLKBUF_X2)
     2   10.51    0.02    0.05    0.95 ^ wire9/Z (CLKBUF_X2)
                                         net9 (net)
                  0.02    0.00    0.95 ^ _17790_/A1 (NAND2_X4)
     5   24.30    0.02    0.02    0.97 v _17790_/ZN (NAND2_X4)
                                         _11929_ (net)
                  0.02    0.00    0.97 v _20108_/A2 (NOR2_X4)
     6   23.81    0.03    0.05    1.02 ^ _20108_/ZN (NOR2_X4)
                                         _03508_ (net)
                  0.03    0.00    1.02 ^ _21306_/A (BUF_X8)
     5   14.20    0.01    0.03    1.05 ^ _21306_/Z (BUF_X8)
                                         _04180_ (net)
                  0.01    0.00    1.05 ^ _21559_/B (XNOR2_X1)
     1    1.02    0.01    0.01    1.07 v _21559_/ZN (XNOR2_X1)
                                         _04314_ (net)
                  0.01    0.00    1.07 v _21562_/A (MUX2_X1)
     1    3.35    0.01    0.06    1.13 v _21562_/Z (MUX2_X1)
                                         _15772_ (net)
                  0.01    0.00    1.13 v _30417_/A (HA_X1)
     1    3.11    0.01    0.05    1.18 v _30417_/S (HA_X1)
                                         _15774_ (net)
                  0.01    0.00    1.18 v _17047_/A (BUF_X4)
     5   20.80    0.01    0.03    1.21 v _17047_/Z (BUF_X4)
                                         _11220_ (net)
                  0.01    0.00    1.21 v _18021_/B2 (AOI21_X4)
     1    6.94    0.02    0.03    1.25 ^ _18021_/ZN (AOI21_X4)
                                         _12150_ (net)
                  0.02    0.00    1.25 ^ _18024_/B2 (OAI21_X4)
     3   11.68    0.01    0.02    1.27 v _18024_/ZN (OAI21_X4)
                                         _12153_ (net)
                  0.01    0.00    1.27 v _18408_/B2 (AOI21_X4)
     1    6.76    0.02    0.03    1.30 ^ _18408_/ZN (AOI21_X4)
                                         _12519_ (net)
                  0.02    0.00    1.30 ^ _18409_/B1 (OAI21_X4)
     1    3.67    0.01    0.01    1.32 v _18409_/ZN (OAI21_X4)
                                         _12520_ (net)
                  0.01    0.00    1.32 v _18416_/B2 (AOI221_X2)
     1    3.47    0.04    0.08    1.39 ^ _18416_/ZN (AOI221_X2)
                                         _12527_ (net)
                  0.04    0.00    1.39 ^ rebuffer1/A (BUF_X4)
     5   17.58    0.01    0.03    1.43 ^ rebuffer1/Z (BUF_X4)
                                         net275 (net)
                  0.01    0.00    1.43 ^ _19180_/B1 (OAI21_X4)
     3   12.78    0.01    0.02    1.45 v _19180_/ZN (OAI21_X4)
                                         _13251_ (net)
                  0.01    0.00    1.45 v _19552_/B1 (OAI21_X4)
     4   19.98    0.03    0.04    1.49 ^ _19552_/ZN (OAI21_X4)
                                         _13603_ (net)
                  0.03    0.00    1.49 ^ _19730_/B1 (OAI21_X4)
     2    7.70    0.01    0.02    1.51 v _19730_/ZN (OAI21_X4)
                                         _03149_ (net)
                  0.01    0.00    1.51 v _20114_/B2 (AOI221_X2)
     1    3.90    0.04    0.08    1.59 ^ _20114_/ZN (AOI221_X2)
                                         _03514_ (net)
                  0.04    0.00    1.59 ^ _20116_/B2 (OAI21_X2)
     2    8.06    0.02    0.03    1.63 v _20116_/ZN (OAI21_X2)
                                         _03516_ (net)
                  0.02    0.00    1.63 v _20117_/B (XOR2_X2)
     7   25.65    0.03    0.08    1.70 v _20117_/Z (XOR2_X2)
                                         _03517_ (net)
                  0.03    0.00    1.71 v _26566_/A2 (AND2_X2)
     1    3.22    0.01    0.04    1.75 v _26566_/ZN (AND2_X2)
                                         _08003_ (net)
                  0.01    0.00    1.75 v _26569_/B2 (OAI221_X2)
     3    8.68    0.05    0.06    1.81 ^ _26569_/ZN (OAI221_X2)
                                         _08006_ (net)
                  0.05    0.00    1.81 ^ _26571_/A (OAI21_X2)
     2    3.85    0.01    0.03    1.84 v _26571_/ZN (OAI21_X2)
                                         _08008_ (net)
                  0.01    0.00    1.84 v _27081_/B (MUX2_X1)
     2    1.97    0.01    0.06    1.90 v _27081_/Z (MUX2_X1)
                                         net237 (net)
                  0.01    0.00    1.90 v output229/A (BUF_X1)
     1    0.22    0.00    0.02    1.92 v output229/Z (BUF_X1)
                                         instr_addr_o[31] (net)
                  0.00    0.00    1.92 v instr_addr_o[31] (out)
                                  1.92   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (propagated)
                          0.00    2.20   clock reconvergence pessimism
                         -0.44    1.76   output external delay
                                  1.76   data required time
-----------------------------------------------------------------------------
                                  1.76   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.44    0.44 ^ input external delay
     1    1.10    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ hold357/A (CLKBUF_X1)
     1    0.88    0.01    0.02    0.46 ^ hold357/Z (CLKBUF_X1)
                                         net631 (net)
                  0.01    0.00    0.46 ^ hold355/A (CLKBUF_X1)
     1    3.62    0.01    0.03    0.50 ^ hold355/Z (CLKBUF_X1)
                                         net629 (net)
                  0.01    0.00    0.50 ^ input136/A (BUF_X4)
     4   21.08    0.01    0.03    0.52 ^ input136/Z (BUF_X4)
                                         net144 (net)
                  0.01    0.00    0.53 ^ max_cap260/A (BUF_X4)
    53  125.96    0.06    0.06    0.58 ^ max_cap260/Z (BUF_X4)
                                         net268 (net)
                  0.08    0.05    0.63 ^ max_cap254/A (BUF_X4)
    84  180.59    0.10    0.12    0.75 ^ max_cap254/Z (BUF_X4)
                                         net262 (net)
                  0.10    0.01    0.76 ^ max_cap253/A (BUF_X4)
    86  182.44    0.10    0.13    0.88 ^ max_cap253/Z (BUF_X4)
                                         net261 (net)
                  0.10    0.01    0.89 ^ max_cap252/A (BUF_X4)
    67  143.04    0.08    0.10    0.99 ^ max_cap252/Z (BUF_X4)
                                         net260 (net)
                  0.08    0.00    0.99 ^ max_cap251/A (BUF_X4)
    77  163.46    0.09    0.11    1.10 ^ max_cap251/Z (BUF_X4)
                                         net259 (net)
                  0.09    0.02    1.12 ^ max_cap250/A (BUF_X4)
    61  128.51    0.07    0.10    1.22 ^ max_cap250/Z (BUF_X4)
                                         net258 (net)
                  0.07    0.01    1.23 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.23   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   33.41    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    2.20 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.79    0.01    0.03    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    2.23 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.24    0.01    0.03    2.26 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    2.26 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    2.12    0.01    0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    2.28 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   73.76    0.06    0.09    2.37 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.06    0.00    2.37 ^ clkbuf_4_15_0_clk_i_regs/A (CLKBUF_X3)
    12   29.73    0.03    0.07    2.44 ^ clkbuf_4_15_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_15_0_clk_i_regs (net)
                  0.03    0.00    2.44 ^ clkbuf_leaf_93_clk_i_regs/A (CLKBUF_X3)
     8   10.40    0.01    0.04    2.48 ^ clkbuf_leaf_93_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_93_clk_i_regs (net)
                  0.01    0.00    2.48 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    2.48   clock reconvergence pessimism
                          0.05    2.53   library recovery time
                                  2.53   data required time
-----------------------------------------------------------------------------
                                  2.53   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  1.29   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   33.41    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.04    0.01    0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.55    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29919_/A1 (AND2_X1)
     1   15.20    0.04    0.06    0.12 ^ _29919_/ZN (AND2_X1)
                                         clk (net)
                  0.04    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   77.19    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
     6   28.55    0.02    0.07    0.29 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.02    0.00    0.29 ^ clkbuf_leaf_13_clk/A (CLKBUF_X3)
     7   11.12    0.01    0.04    0.33 ^ clkbuf_leaf_13_clk/Z (CLKBUF_X3)
                                         clknet_leaf_13_clk (net)
                  0.01    0.00    0.33 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/CK (DFF_X1)
     4   10.03    0.01    0.10    0.43 v if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[14] (net)
                  0.01    0.00    0.43 v rebuffer18/A (BUF_X2)
     2    2.59    0.01    0.03    0.46 v rebuffer18/Z (BUF_X2)
                                         net292 (net)
                  0.01    0.00    0.46 v _16705_/A1 (AND2_X2)
     3    7.63    0.01    0.03    0.49 v _16705_/ZN (AND2_X2)
                                         _10887_ (net)
                  0.01    0.00    0.49 v _16712_/A3 (AND3_X4)
     4   11.31    0.01    0.03    0.52 v _16712_/ZN (AND3_X4)
                                         _10894_ (net)
                  0.01    0.00    0.52 v _16717_/A2 (OR4_X4)
     3    7.98    0.02    0.09    0.61 v _16717_/ZN (OR4_X4)
                                         _10899_ (net)
                  0.02    0.00    0.61 v _16723_/B2 (OAI33_X1)
     1    1.97    0.06    0.08    0.70 ^ _16723_/ZN (OAI33_X1)
                                         _10905_ (net)
                  0.06    0.00    0.70 ^ _16724_/A (INV_X1)
     1    3.48    0.02    0.02    0.71 v _16724_/ZN (INV_X1)
                                         _10906_ (net)
                  0.02    0.00    0.71 v _16735_/A1 (AND2_X4)
     3    8.59    0.01    0.03    0.74 v _16735_/ZN (AND2_X4)
                                         _15759_ (net)
                  0.01    0.00    0.74 v _30413_/B (HA_X1)
     1    1.67    0.01    0.05    0.80 v _30413_/S (HA_X1)
                                         _15762_ (net)
                  0.01    0.00    0.80 v _17781_/A1 (OR2_X2)
     1    2.33    0.01    0.04    0.84 v _17781_/ZN (OR2_X2)
                                         _11920_ (net)
                  0.01    0.00    0.84 v _17784_/A3 (OAI33_X1)
     1    1.89    0.06    0.06    0.90 ^ _17784_/ZN (OAI33_X1)
                                         _11923_ (net)
                  0.06    0.00    0.90 ^ wire9/A (CLKBUF_X2)
     2   10.51    0.02    0.05    0.95 ^ wire9/Z (CLKBUF_X2)
                                         net9 (net)
                  0.02    0.00    0.95 ^ _17790_/A1 (NAND2_X4)
     5   24.30    0.02    0.02    0.97 v _17790_/ZN (NAND2_X4)
                                         _11929_ (net)
                  0.02    0.00    0.97 v _20108_/A2 (NOR2_X4)
     6   23.81    0.03    0.05    1.02 ^ _20108_/ZN (NOR2_X4)
                                         _03508_ (net)
                  0.03    0.00    1.02 ^ _21306_/A (BUF_X8)
     5   14.20    0.01    0.03    1.05 ^ _21306_/Z (BUF_X8)
                                         _04180_ (net)
                  0.01    0.00    1.05 ^ _21559_/B (XNOR2_X1)
     1    1.02    0.01    0.01    1.07 v _21559_/ZN (XNOR2_X1)
                                         _04314_ (net)
                  0.01    0.00    1.07 v _21562_/A (MUX2_X1)
     1    3.35    0.01    0.06    1.13 v _21562_/Z (MUX2_X1)
                                         _15772_ (net)
                  0.01    0.00    1.13 v _30417_/A (HA_X1)
     1    3.11    0.01    0.05    1.18 v _30417_/S (HA_X1)
                                         _15774_ (net)
                  0.01    0.00    1.18 v _17047_/A (BUF_X4)
     5   20.80    0.01    0.03    1.21 v _17047_/Z (BUF_X4)
                                         _11220_ (net)
                  0.01    0.00    1.21 v _18021_/B2 (AOI21_X4)
     1    6.94    0.02    0.03    1.25 ^ _18021_/ZN (AOI21_X4)
                                         _12150_ (net)
                  0.02    0.00    1.25 ^ _18024_/B2 (OAI21_X4)
     3   11.68    0.01    0.02    1.27 v _18024_/ZN (OAI21_X4)
                                         _12153_ (net)
                  0.01    0.00    1.27 v _18408_/B2 (AOI21_X4)
     1    6.76    0.02    0.03    1.30 ^ _18408_/ZN (AOI21_X4)
                                         _12519_ (net)
                  0.02    0.00    1.30 ^ _18409_/B1 (OAI21_X4)
     1    3.67    0.01    0.01    1.32 v _18409_/ZN (OAI21_X4)
                                         _12520_ (net)
                  0.01    0.00    1.32 v _18416_/B2 (AOI221_X2)
     1    3.47    0.04    0.08    1.39 ^ _18416_/ZN (AOI221_X2)
                                         _12527_ (net)
                  0.04    0.00    1.39 ^ rebuffer1/A (BUF_X4)
     5   17.58    0.01    0.03    1.43 ^ rebuffer1/Z (BUF_X4)
                                         net275 (net)
                  0.01    0.00    1.43 ^ _19180_/B1 (OAI21_X4)
     3   12.78    0.01    0.02    1.45 v _19180_/ZN (OAI21_X4)
                                         _13251_ (net)
                  0.01    0.00    1.45 v _19552_/B1 (OAI21_X4)
     4   19.98    0.03    0.04    1.49 ^ _19552_/ZN (OAI21_X4)
                                         _13603_ (net)
                  0.03    0.00    1.49 ^ _19730_/B1 (OAI21_X4)
     2    7.70    0.01    0.02    1.51 v _19730_/ZN (OAI21_X4)
                                         _03149_ (net)
                  0.01    0.00    1.51 v _20114_/B2 (AOI221_X2)
     1    3.90    0.04    0.08    1.59 ^ _20114_/ZN (AOI221_X2)
                                         _03514_ (net)
                  0.04    0.00    1.59 ^ _20116_/B2 (OAI21_X2)
     2    8.06    0.02    0.03    1.63 v _20116_/ZN (OAI21_X2)
                                         _03516_ (net)
                  0.02    0.00    1.63 v _20117_/B (XOR2_X2)
     7   25.65    0.03    0.08    1.70 v _20117_/Z (XOR2_X2)
                                         _03517_ (net)
                  0.03    0.00    1.71 v _26566_/A2 (AND2_X2)
     1    3.22    0.01    0.04    1.75 v _26566_/ZN (AND2_X2)
                                         _08003_ (net)
                  0.01    0.00    1.75 v _26569_/B2 (OAI221_X2)
     3    8.68    0.05    0.06    1.81 ^ _26569_/ZN (OAI221_X2)
                                         _08006_ (net)
                  0.05    0.00    1.81 ^ _26571_/A (OAI21_X2)
     2    3.85    0.01    0.03    1.84 v _26571_/ZN (OAI21_X2)
                                         _08008_ (net)
                  0.01    0.00    1.84 v _27081_/B (MUX2_X1)
     2    1.97    0.01    0.06    1.90 v _27081_/Z (MUX2_X1)
                                         net237 (net)
                  0.01    0.00    1.90 v output229/A (BUF_X1)
     1    0.22    0.00    0.02    1.92 v output229/Z (BUF_X1)
                                         instr_addr_o[31] (net)
                  0.00    0.00    1.92 v instr_addr_o[31] (out)
                                  1.92   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (propagated)
                          0.00    2.20   clock reconvergence pessimism
                         -0.44    1.76   output external delay
                                  1.76   data required time
-----------------------------------------------------------------------------
                                  1.76   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.07608330994844437

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3832

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.711588978767395

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
27.61840057373047

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0258

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 300

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
   0.06    0.12 ^ _29919_/ZN (AND2_X1)
   0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.29 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.04    0.33 ^ clkbuf_leaf_8_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.10    0.44 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.46 ^ _16515_/Z (BUF_X8)
   0.03    0.49 ^ _16516_/Z (BUF_X16)
   0.02    0.51 ^ _16517_/Z (BUF_X32)
   0.03    0.54 ^ _16518_/Z (BUF_X32)
   0.03    0.57 ^ _16519_/Z (BUF_X32)
   0.03    0.60 ^ _16520_/Z (BUF_X32)
   0.02    0.62 ^ _16566_/Z (BUF_X32)
   0.06    0.68 ^ clone100/Z (BUF_X32)
   0.02    0.70 ^ _19109_/Z (BUF_X32)
   0.06    0.76 v _19116_/Z (MUX2_X1)
   0.06    0.81 v _19120_/Z (MUX2_X1)
   0.06    0.87 v _19121_/Z (MUX2_X1)
   0.07    0.94 v _19122_/Z (MUX2_X1)
   0.06    1.00 ^ _19123_/ZN (AOI21_X4)
   0.08    1.08 ^ _20464_/Z (MUX2_X2)
   0.03    1.11 ^ _20977_/Z (BUF_X8)
   0.01    1.13 v _21059_/ZN (NAND2_X4)
   0.12    1.25 ^ _30143_/S (FA_X1)
   0.09    1.34 v _30145_/S (FA_X1)
   0.12    1.46 ^ _30146_/S (FA_X1)
   0.01    1.46 v _21483_/ZN (INV_X2)
   0.11    1.58 ^ _30147_/S (FA_X1)
   0.01    1.59 v _21162_/ZN (INV_X2)
   0.11    1.70 ^ _30151_/S (FA_X1)
   0.09    1.79 v _30152_/S (FA_X1)
   0.02    1.81 ^ _21682_/ZN (INV_X2)
   0.08    1.89 ^ _30526_/S (HA_X1)
   0.06    1.94 ^ _23473_/ZN (AND3_X4)
   0.02    1.96 v _23533_/ZN (NAND3_X4)
   0.03    2.00 v _23589_/ZN (AND3_X4)
   0.04    2.04 ^ _23633_/ZN (NOR3_X4)
   0.01    2.05 v _23682_/ZN (NOR2_X4)
   0.04    2.09 ^ _23683_/ZN (AOI21_X4)
   0.06    2.16 ^ _23908_/ZN (AND4_X4)
   0.01    2.17 v _23966_/ZN (NOR2_X2)
   0.07    2.24 ^ _23969_/ZN (AOI221_X2)
   0.02    2.26 v _23970_/ZN (XNOR2_X1)
   0.07    2.33 v _23971_/Z (MUX2_X1)
   0.10    2.43 ^ _23972_/ZN (AOI221_X2)
   0.02    2.45 v _23981_/ZN (NOR4_X4)
   0.03    2.48 v rebuffer98/Z (BUF_X8)
   0.05    2.53 v _24666_/Z (BUF_X8)
   0.03    2.56 ^ _24830_/ZN (OAI21_X2)
   0.00    2.56 ^ gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/D (DFFR_X1)
           2.56   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock source latency
   0.00    2.20 ^ clk_i (in)
   0.03    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.03    2.26 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
   0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
   0.09    2.37 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    2.43 ^ clkbuf_4_7_0_clk_i_regs/Z (CLKBUF_X3)
   0.04    2.47 ^ clkbuf_leaf_112_clk_i_regs/Z (CLKBUF_X3)
   0.00    2.47 ^ gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    2.47   clock reconvergence pessimism
  -0.03    2.44   library setup time
           2.44   data required time
---------------------------------------------------------
           2.44   data required time
          -2.56   data arrival time
---------------------------------------------------------
          -0.12   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
   0.06    0.12 ^ _29919_/ZN (AND2_X1)
   0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.29 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
   0.04    0.33 ^ clkbuf_leaf_116_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.08    0.41 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.42 v _28337_/ZN (OAI22_X1)
   0.00    0.42 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.42   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
   0.06    0.12 ^ _29919_/ZN (AND2_X1)
   0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.29 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
   0.04    0.33 ^ clkbuf_leaf_114_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.33   clock reconvergence pessimism
   0.00    0.34   library hold time
           0.34   data required time
---------------------------------------------------------
           0.34   data required time
          -0.42   data arrival time
---------------------------------------------------------
           0.09   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2793

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3360

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.9226

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.1626

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-8.457297

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.17e-02   1.60e-03   1.63e-04   1.34e-02  12.6%
Combinational          4.19e-02   4.64e-02   6.07e-04   8.89e-02  83.5%
Clock                  1.94e-03   2.19e-03   1.48e-05   4.14e-03   3.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.55e-02   5.02e-02   7.84e-04   1.06e-01 100.0%
                          52.1%      47.2%       0.7%
