#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Nov  3 22:51:50 2016
# Process ID: 8499
# Current directory: /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.runs/synth_1
# Command line: vivado -log XADCdemo.vds -mode batch -messageDb vivado.pb -notrace -source XADCdemo.tcl
# Log file: /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.runs/synth_1/XADCdemo.vds
# Journal file: /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source XADCdemo.tcl -notrace
Command: synth_design -top XADCdemo -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8502 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1071.328 ; gain = 176.137 ; free physical = 1379 ; free virtual = 13010
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'XADCdemo' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/XADCdemo.v:22]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.runs/synth_1/.Xil/Vivado-8499-eecs-digital-22/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.runs/synth_1/.Xil/Vivado-8499-eecs-digital-22/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'xvga' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/xvga.v:17]
INFO: [Synth 8-256] done synthesizing module 'xvga' (2#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/xvga.v:17]
INFO: [Synth 8-638] synthesizing module 'mysprite' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/xvga.v:56]
INFO: [Synth 8-256] done synthesizing module 'mysprite' (3#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/xvga.v:56]
INFO: [Synth 8-638] synthesizing module 'buffer_simple' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/new/buffer_simple.v:31]
	Parameter LOG_SAMPLES bound to: 10 - type: integer 
	Parameter SAMPLE_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.runs/synth_1/.Xil/Vivado-8499-eecs-digital-22/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (4#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.runs/synth_1/.Xil/Vivado-8499-eecs-digital-22/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (10) of port connection 'addra' does not match port width (4) of module 'blk_mem_gen_0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/new/buffer_simple.v:56]
WARNING: [Synth 8-689] width (13) of port connection 'dina' does not match port width (12) of module 'blk_mem_gen_0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/new/buffer_simple.v:57]
WARNING: [Synth 8-689] width (10) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/new/buffer_simple.v:62]
WARNING: [Synth 8-689] width (13) of port connection 'doutb' does not match port width (12) of module 'blk_mem_gen_0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/new/buffer_simple.v:64]
INFO: [Synth 8-256] done synthesizing module 'buffer_simple' (5#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/new/buffer_simple.v:31]
INFO: [Synth 8-638] synthesizing module 'DigitToSeg' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-638] synthesizing module 'sevensegdecoder' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-256] done synthesizing module 'sevensegdecoder' (6#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-638] synthesizing module 'mux4_4bus' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-256] done synthesizing module 'mux4_4bus' (7#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-638] synthesizing module 'segClkDevider' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'segClkDevider' (8#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-638] synthesizing module 'counter3bit' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-256] done synthesizing module 'counter3bit' (9#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-638] synthesizing module 'decoder_3_8' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-256] done synthesizing module 'decoder_3_8' (10#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-256] done synthesizing module 'DigitToSeg' (11#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-4471] merging register 'isTrigger_reg' into 'ready_reg' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/XADCdemo.v:77]
WARNING: [Synth 8-3848] Net LED in module/entity XADCdemo does not have driver. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/XADCdemo.v:33]
WARNING: [Synth 8-3848] Net VGA_R in module/entity XADCdemo does not have driver. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/XADCdemo.v:39]
INFO: [Synth 8-256] done synthesizing module 'XADCdemo' (12#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/XADCdemo.v:22]
WARNING: [Synth 8-3331] design counter3bit has unconnected port rst
WARNING: [Synth 8-3331] design buffer_simple has unconnected port isTrigger
WARNING: [Synth 8-3331] design buffer_simple has unconnected port lockTrigger
WARNING: [Synth 8-3331] design buffer_simple has unconnected port readTriggerRelative
WARNING: [Synth 8-3331] design buffer_simple has unconnected port readAddress[9]
WARNING: [Synth 8-3331] design buffer_simple has unconnected port readAddress[8]
WARNING: [Synth 8-3331] design buffer_simple has unconnected port readAddress[7]
WARNING: [Synth 8-3331] design buffer_simple has unconnected port readAddress[6]
WARNING: [Synth 8-3331] design buffer_simple has unconnected port readAddress[5]
WARNING: [Synth 8-3331] design buffer_simple has unconnected port readAddress[4]
WARNING: [Synth 8-3331] design buffer_simple has unconnected port readAddress[3]
WARNING: [Synth 8-3331] design buffer_simple has unconnected port readAddress[2]
WARNING: [Synth 8-3331] design buffer_simple has unconnected port readAddress[1]
WARNING: [Synth 8-3331] design buffer_simple has unconnected port readAddress[0]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayX[10]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayX[9]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayX[8]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayX[7]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayX[6]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayX[5]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayX[4]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayX[3]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayX[2]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayX[1]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayX[0]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayY[9]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayY[8]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayY[7]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayY[6]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayY[5]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayY[4]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayY[3]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayY[2]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayY[1]
WARNING: [Synth 8-3331] design mysprite has unconnected port displayY[0]
WARNING: [Synth 8-3331] design mysprite has unconnected port vsync
WARNING: [Synth 8-3331] design mysprite has unconnected port hsync
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[15]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[14]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[13]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[12]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[11]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[10]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[9]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[8]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[7]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[6]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[5]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[4]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[3]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[2]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[1]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[0]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port VGA_R[3]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxp2
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxn2
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxp3
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxn3
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxp10
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxn10
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxp11
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxn11
WARNING: [Synth 8-3331] design XADCdemo has unconnected port sw[1]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.773 ; gain = 216.582 ; free physical = 1335 ; free virtual = 12967
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin XLXI_47:rst to constant 0 [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/DigitToSeg.v:67]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[3] to constant 0 [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/XADCdemo.v:169]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[2] to constant 0 [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/XADCdemo.v:169]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[1] to constant 0 [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/XADCdemo.v:169]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[0] to constant 0 [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/XADCdemo.v:169]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.773 ; gain = 216.582 ; free physical = 1335 ; free virtual = 12967
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'mybuf/bram0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/new/buffer_simple.v:52]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'instance_name' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/XADCdemo.v:42]
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.runs/synth_1/.Xil/Vivado-8499-eecs-digital-22/dcp/blk_mem_gen_0_in_context.xdc] for cell 'mybuf/bram0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.runs/synth_1/.Xil/Vivado-8499-eecs-digital-22/dcp/blk_mem_gen_0_in_context.xdc] for cell 'mybuf/bram0'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.runs/synth_1/.Xil/Vivado-8499-eecs-digital-22/dcp_2/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.runs/synth_1/.Xil/Vivado-8499-eecs-digital-22/dcp_2/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/constrs_1/imports/tmp/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/constrs_1/imports/tmp/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/constrs_1/imports/tmp/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/XADCdemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/XADCdemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1475.449 ; gain = 0.004 ; free physical = 1161 ; free virtual = 12793
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mybuf/bram0' at clock pin 'clka' is different from the actual clock period '15.385', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1159 ; free virtual = 12791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1159 ; free virtual = 12791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.runs/synth_1/.Xil/Vivado-8499-eecs-digital-22/dcp_2/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.runs/synth_1/.Xil/Vivado-8499-eecs-digital-22/dcp_2/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for mybuf/bram0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1159 ; free virtual = 12791
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'dig5_reg[3:0]' into 'dig4_reg[3:0]' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/XADCdemo.v:153]
INFO: [Synth 8-4471] merging register 'dig6_reg[3:0]' into 'dig4_reg[3:0]' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/imports/hdl/XADCdemo.v:156]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1143 ; free virtual = 12776
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module XADCdemo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module xvga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mysprite 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module buffer_simple 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module sevensegdecoder 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module segClkDevider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter3bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1143 ; free virtual = 12776
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'mybuf/ram0_addrb_reg' and it is trimmed from '10' to '4' bits. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/new/buffer_simple.v:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'mybuf/ram0_addra_reg' and it is trimmed from '10' to '4' bits. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/project_buffer_test/project_xvga_disp.srcs/sources_1/new/buffer_simple.v:56]
INFO: [Synth 8-5545] ROM "segment1/XLXI_47/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "segment1/XLXI_47/clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design XADCdemo has port VGA_G[3] driven by constant 0
WARNING: [Synth 8-3917] design XADCdemo has port VGA_G[2] driven by constant 0
WARNING: [Synth 8-3917] design XADCdemo has port VGA_G[1] driven by constant 0
WARNING: [Synth 8-3917] design XADCdemo has port VGA_G[0] driven by constant 0
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[15]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[14]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[13]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[12]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[11]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[10]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[9]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[8]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[7]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[6]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[5]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[4]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[3]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[2]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[1]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port LED[0]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port VGA_R[3]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxp2
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxn2
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxp3
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxn3
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxp10
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxn10
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxp11
WARNING: [Synth 8-3331] design XADCdemo has unconnected port vauxn11
WARNING: [Synth 8-3331] design XADCdemo has unconnected port sw[1]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1143 ; free virtual = 12776
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1143 ; free virtual = 12776

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ready_reg)
INFO: [Synth 8-3886] merging instance 'mybuf/ram0_addrb_reg[0]' (FDE) to 'mybuf/ram0_addra_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mybuf/ram0_we_reg )
INFO: [Synth 8-3886] merging instance 'dig4_reg[1]' (FDE) to 'dig4_reg[0]'
INFO: [Synth 8-3886] merging instance 'dig4_reg[3]' (FDE) to 'dig4_reg[0]'
INFO: [Synth 8-3886] merging instance 'dig4_reg[0]' (FDE) to 'dig4_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dig4_reg[2] )
WARNING: [Synth 8-3332] Sequential element (mybuf/ram0_we_reg) is unused and will be removed from module XADCdemo.
WARNING: [Synth 8-3332] Sequential element (mybuf/pointer0_reg[9]) is unused and will be removed from module XADCdemo.
WARNING: [Synth 8-3332] Sequential element (mybuf/pointer0_reg[8]) is unused and will be removed from module XADCdemo.
WARNING: [Synth 8-3332] Sequential element (mybuf/pointer0_reg[7]) is unused and will be removed from module XADCdemo.
WARNING: [Synth 8-3332] Sequential element (mybuf/pointer0_reg[6]) is unused and will be removed from module XADCdemo.
WARNING: [Synth 8-3332] Sequential element (mybuf/pointer0_reg[5]) is unused and will be removed from module XADCdemo.
WARNING: [Synth 8-3332] Sequential element (mybuf/pointer0_reg[4]) is unused and will be removed from module XADCdemo.
WARNING: [Synth 8-3332] Sequential element (dig4_reg[3]) is unused and will be removed from module XADCdemo.
WARNING: [Synth 8-3332] Sequential element (dig4_reg[2]) is unused and will be removed from module XADCdemo.
WARNING: [Synth 8-3332] Sequential element (dig4_reg[1]) is unused and will be removed from module XADCdemo.
WARNING: [Synth 8-3332] Sequential element (dig4_reg[0]) is unused and will be removed from module XADCdemo.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module XADCdemo.
WARNING: [Synth 8-3332] Sequential element (mybuf/ram0_addrb_reg[0]) is unused and will be removed from module XADCdemo.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1117 ; free virtual = 12750
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1117 ; free virtual = 12750

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_out1' to pin 'instance_name/bbstub_clk_out1/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1072 ; free virtual = 12705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1054 ; free virtual = 12687
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1040 ; free virtual = 12672
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1040 ; free virtual = 12672

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1040 ; free virtual = 12672
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop x/blank_reg is being inverted and renamed to x/blank_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mybuf/bram0  has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mybuf/bram0  has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mybuf/bram0  has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mybuf/bram0  has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mybuf/bram0  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mybuf/bram0  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mybuf/bram0  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mybuf/bram0  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mybuf/bram0  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mybuf/bram0  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mybuf/bram0  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mybuf/bram0  has unconnected pin dinb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1039 ; free virtual = 12671
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1039 ; free virtual = 12671
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1039 ; free virtual = 12671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1039 ; free virtual = 12671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1039 ; free virtual = 12671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1039 ; free virtual = 12671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |CARRY4        |    68|
|4     |LUT1          |    75|
|5     |LUT2          |   100|
|6     |LUT3          |   115|
|7     |LUT4          |   118|
|8     |LUT5          |    64|
|9     |LUT6          |    48|
|10    |FDRE          |   143|
|11    |OBUF          |    26|
|12    |OBUFT         |    20|
+------+--------------+------+

Report Instance Areas: 
+------+------------+--------------+------+
|      |Instance    |Module        |Cells |
+------+------------+--------------+------+
|1     |top         |              |   803|
|2     |  mybuf     |buffer_simple |    94|
|3     |  segment1  |DigitToSeg    |   138|
|4     |    XLXI_47 |segClkDevider |   113|
|5     |    XLXI_49 |counter3bit   |    25|
|6     |  x         |xvga          |    70|
+------+------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1039 ; free virtual = 12671
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1475.449 ; gain = 105.441 ; free physical = 1039 ; free virtual = 12671
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1475.449 ; gain = 580.258 ; free physical = 1039 ; free virtual = 12671
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 130 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1500.668 ; gain = 510.918 ; free physical = 1039 ; free virtual = 12671
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1532.684 ; gain = 0.000 ; free physical = 1039 ; free virtual = 12672
INFO: [Common 17-206] Exiting Vivado at Thu Nov  3 22:52:17 2016...
