# de1soc-matrix-operation-accelerator-nios2
Hardware–software codesign of a 4×4 matrix operation accelerator on the DE1-SoC FPGA using a custom Avalon-MM peripheral and Nios II processor, with performance comparison against software execution.
