Sine_Wave.v,verilog,xil_defaultlib,../../../../Generate_Sine_Wave_DDS_IP.srcs/sources_1/bd/Sine_Wave/sim/Sine_Wave.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
