
StepperAxis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008cd4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c50  08008e78  08008e78  00018e78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ac8  08009ac8  00020564  2**0
                  CONTENTS
  4 .ARM          00000008  08009ac8  08009ac8  00019ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ad0  08009ad0  00020564  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ad0  08009ad0  00019ad0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ad4  08009ad4  00019ad4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000564  20000000  08009ad8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a8  20000564  0800a03c  00020564  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000070c  0800a03c  0002070c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020564  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b86  00000000  00000000  00020594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cd0  00000000  00000000  0002a11a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008f0  00000000  00000000  0002bdf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000830  00000000  00000000  0002c6e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000101c1  00000000  00000000  0002cf10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000081b9  00000000  00000000  0003d0d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000575df  00000000  00000000  0004528a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0009c869  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039f0  00000000  00000000  0009c8bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  000a02ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  000a0378  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000564 	.word	0x20000564
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008e5c 	.word	0x08008e5c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000568 	.word	0x20000568
 80001dc:	08008e5c 	.word	0x08008e5c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <i2cActivate>:
// Init hardware



void i2cActivate()
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
	I2C_TypeDef   *i2c  = I2C1;
 8000ec2:	4b1a      	ldr	r3, [pc, #104]	; (8000f2c <i2cActivate+0x70>)
 8000ec4:	607b      	str	r3, [r7, #4]
#ifdef BALA2024
	I2C_TypeDef   *i2c2  = I2C2;
#endif /* BALA2024 */
	GPIO_TypeDef  *portB = GPIOB;
 8000ec6:	4b1a      	ldr	r3, [pc, #104]	; (8000f30 <i2cActivate+0x74>)
 8000ec8:	603b      	str	r3, [r7, #0]
    // GPIOB-Bustakt aktivieren wegen der Verwendung von PB8/PB9 (I2C).
    i2cSelectI2C(i2c);                           // I2C1: Bustakt aktivieren
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f003 f958 	bl	8004180 <i2cSelectI2C>
    //i2cDisableDevice(i2c);
    gpioInitPort(portB);
 8000ed0:	6838      	ldr	r0, [r7, #0]
 8000ed2:	f002 fe45 	bl	8003b60 <gpioInitPort>
    gpioSelectPinMode(portB, PIN8, ALTFUNC);
 8000ed6:	2202      	movs	r2, #2
 8000ed8:	2108      	movs	r1, #8
 8000eda:	6838      	ldr	r0, [r7, #0]
 8000edc:	f002 ff06 	bl	8003cec <gpioSelectPinMode>
    gpioSelectAltFunc(portB, PIN8, AF4);         // PB8 : I2C1 SCL
 8000ee0:	2204      	movs	r2, #4
 8000ee2:	2108      	movs	r1, #8
 8000ee4:	6838      	ldr	r0, [r7, #0]
 8000ee6:	f002 ffa3 	bl	8003e30 <gpioSelectAltFunc>
    gpioSelectPinMode(portB, PIN9, ALTFUNC);
 8000eea:	2202      	movs	r2, #2
 8000eec:	2109      	movs	r1, #9
 8000eee:	6838      	ldr	r0, [r7, #0]
 8000ef0:	f002 fefc 	bl	8003cec <gpioSelectPinMode>
    gpioSelectAltFunc(portB, PIN9, AF4);         // PB9 : I2C1 SDA
 8000ef4:	2204      	movs	r2, #4
 8000ef6:	2109      	movs	r1, #9
 8000ef8:	6838      	ldr	r0, [r7, #0]
 8000efa:	f002 ff99 	bl	8003e30 <gpioSelectAltFunc>

    /**
     * Verwenden Sie auf keinen Fall die MCU-internen Pull-up-Widerstaende!
     * Widerstandswerte: jeweils 4k7 fuer SDA und SCL!
     */
    gpioSetOutputType(portB, PIN8, OPENDRAIN);   // Immer externe Pull-up-
 8000efe:	2201      	movs	r2, #1
 8000f00:	2108      	movs	r1, #8
 8000f02:	6838      	ldr	r0, [r7, #0]
 8000f04:	f002 fffd 	bl	8003f02 <gpioSetOutputType>
    gpioSetOutputType(portB, PIN9, OPENDRAIN);   // Widerstaende verwenden!!!
 8000f08:	2201      	movs	r2, #1
 8000f0a:	2109      	movs	r1, #9
 8000f0c:	6838      	ldr	r0, [r7, #0]
 8000f0e:	f002 fff8 	bl	8003f02 <gpioSetOutputType>
    // Initialisierung des I2C-Controllers
    i2cInitI2C(i2c, I2C_DUTY_CYCLE_2, 17, I2C_CLOCK_50);
 8000f12:	2300      	movs	r3, #0
 8000f14:	2211      	movs	r2, #17
 8000f16:	2100      	movs	r1, #0
 8000f18:	6878      	ldr	r0, [r7, #4]
 8000f1a:	f003 f9e9 	bl	80042f0 <i2cInitI2C>
    i2cEnableDevice(i2c);                        // MCAL I2C1 activ
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f003 faf6 	bl	8004510 <i2cEnableDevice>
    gpioSetOutputType(portB, PIN3, OPENDRAIN);   // Widerstaende verwenden!!!
    // Initialisierung des I2C-Controllers
    i2cInitI2C(i2c2, I2C_DUTY_CYCLE_2, 17, I2C_CLOCK_50);
    i2cEnableDevice(i2c2);                        // MCAL I2C2 activ
#endif /* BALA2024 */
}
 8000f24:	bf00      	nop
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	40005400 	.word	0x40005400
 8000f30:	40020400 	.word	0x40020400

08000f34 <ledActivate>:




void ledActivate(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
    gpioSelectPort(LED_GPIO);
 8000f38:	481e      	ldr	r0, [pc, #120]	; (8000fb4 <ledActivate+0x80>)
 8000f3a:	f002 fe73 	bl	8003c24 <gpioSelectPort>
    gpioSelectPinMode(LED_GPIO, LED_red, OUTPUT);
 8000f3e:	2201      	movs	r2, #1
 8000f40:	2103      	movs	r1, #3
 8000f42:	481c      	ldr	r0, [pc, #112]	; (8000fb4 <ledActivate+0x80>)
 8000f44:	f002 fed2 	bl	8003cec <gpioSelectPinMode>
    gpioSetOutputType(LED_GPIO, LED_red	, PUSHPULL);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2103      	movs	r1, #3
 8000f4c:	4819      	ldr	r0, [pc, #100]	; (8000fb4 <ledActivate+0x80>)
 8000f4e:	f002 ffd8 	bl	8003f02 <gpioSetOutputType>
    gpioSelectPushPullMode(LED_GPIO, LED_red, PULLUP);
 8000f52:	2201      	movs	r2, #1
 8000f54:	2103      	movs	r1, #3
 8000f56:	4817      	ldr	r0, [pc, #92]	; (8000fb4 <ledActivate+0x80>)
 8000f58:	f003 f81c 	bl	8003f94 <gpioSelectPushPullMode>
    LED_red_off;
 8000f5c:	2103      	movs	r1, #3
 8000f5e:	4815      	ldr	r0, [pc, #84]	; (8000fb4 <ledActivate+0x80>)
 8000f60:	f002 ff0f 	bl	8003d82 <gpioSetPin>

    gpioSelectPinMode(LED_GPIO, LED_green, OUTPUT);
 8000f64:	2201      	movs	r2, #1
 8000f66:	2104      	movs	r1, #4
 8000f68:	4812      	ldr	r0, [pc, #72]	; (8000fb4 <ledActivate+0x80>)
 8000f6a:	f002 febf 	bl	8003cec <gpioSelectPinMode>
    gpioSetOutputType(LED_GPIO, LED_green, PUSHPULL);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2104      	movs	r1, #4
 8000f72:	4810      	ldr	r0, [pc, #64]	; (8000fb4 <ledActivate+0x80>)
 8000f74:	f002 ffc5 	bl	8003f02 <gpioSetOutputType>
    gpioSelectPushPullMode(LED_GPIO, LED_green, PULLUP);
 8000f78:	2201      	movs	r2, #1
 8000f7a:	2104      	movs	r1, #4
 8000f7c:	480d      	ldr	r0, [pc, #52]	; (8000fb4 <ledActivate+0x80>)
 8000f7e:	f003 f809 	bl	8003f94 <gpioSelectPushPullMode>
    LED_green_off;
 8000f82:	2104      	movs	r1, #4
 8000f84:	480b      	ldr	r0, [pc, #44]	; (8000fb4 <ledActivate+0x80>)
 8000f86:	f002 fefc 	bl	8003d82 <gpioSetPin>

    gpioSelectPinMode(LED_GPIO, LED_blue, OUTPUT);
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	210a      	movs	r1, #10
 8000f8e:	4809      	ldr	r0, [pc, #36]	; (8000fb4 <ledActivate+0x80>)
 8000f90:	f002 feac 	bl	8003cec <gpioSelectPinMode>
    gpioSetOutputType(LED_GPIO, LED_blue, PUSHPULL);
 8000f94:	2200      	movs	r2, #0
 8000f96:	210a      	movs	r1, #10
 8000f98:	4806      	ldr	r0, [pc, #24]	; (8000fb4 <ledActivate+0x80>)
 8000f9a:	f002 ffb2 	bl	8003f02 <gpioSetOutputType>
    gpioSelectPushPullMode(LED_GPIO, LED_blue, PULLUP);
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	210a      	movs	r1, #10
 8000fa2:	4804      	ldr	r0, [pc, #16]	; (8000fb4 <ledActivate+0x80>)
 8000fa4:	f002 fff6 	bl	8003f94 <gpioSelectPushPullMode>
    LED_blue_off;
 8000fa8:	210a      	movs	r1, #10
 8000faa:	4802      	ldr	r0, [pc, #8]	; (8000fb4 <ledActivate+0x80>)
 8000fac:	f002 fee9 	bl	8003d82 <gpioSetPin>
}
 8000fb0:	bf00      	nop
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40020400 	.word	0x40020400

08000fb8 <BALOsetup>:

void BALOsetup(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
    // Configuration LED Pin

   ledActivate();
 8000fbc:	f7ff ffba 	bl	8000f34 <ledActivate>
   i2cActivate();
 8000fc0:	f7ff ff7c 	bl	8000ebc <i2cActivate>
#define 	ADC_GPIO		GPIOA
#define 	PA0				PIN0
    gpioSelectPort(ADC_GPIO);
 8000fc4:	4804      	ldr	r0, [pc, #16]	; (8000fd8 <BALOsetup+0x20>)
 8000fc6:	f002 fe2d 	bl	8003c24 <gpioSelectPort>
    gpioSelectPinMode(ADC_GPIO, PA0, ANALOG); // PA0 : Analog-Modus
 8000fca:	2203      	movs	r2, #3
 8000fcc:	2100      	movs	r1, #0
 8000fce:	4802      	ldr	r0, [pc, #8]	; (8000fd8 <BALOsetup+0x20>)
 8000fd0:	f002 fe8c 	bl	8003cec <gpioSelectPinMode>

}
 8000fd4:	bf00      	nop
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40020000 	.word	0x40020000

08000fdc <AlBeOszi>:



uint16_t AlBeOszi(float *AlphaBeta)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]

// Variables for Oszi Function
const int16_t oszi[3] = {70,50,159};			//oszi ypos-Zero Level, y-amplitude, t_lenght
const uint16_t osziColor = tft_GREY;
 8000fe4:	f641 1323 	movw	r3, #6435	; 0x1923
 8000fe8:	82fb      	strh	r3, [r7, #22]
const uint16_t aColor = tft_YELLOW;
 8000fea:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000fee:	82bb      	strh	r3, [r7, #20]
const uint16_t bColor = tft_MAGENTA;
 8000ff0:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8000ff4:	827b      	strh	r3, [r7, #18]

static int16_t timepos = 0;

// kleines Oszi als Zeitmitschrieb
	if (AlphaBeta[0] > 1) {AlphaBeta[0]= 1;}
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	edd3 7a00 	vldr	s15, [r3]
 8000ffc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001000:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001008:	dd03      	ble.n	8001012 <AlBeOszi+0x36>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001010:	601a      	str	r2, [r3, #0]
	if (AlphaBeta[0] < -1) {AlphaBeta[0]= -1;}
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	edd3 7a00 	vldr	s15, [r3]
 8001018:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800101c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001024:	d502      	bpl.n	800102c <AlBeOszi+0x50>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4a5f      	ldr	r2, [pc, #380]	; (80011a8 <AlBeOszi+0x1cc>)
 800102a:	601a      	str	r2, [r3, #0]
	if (AlphaBeta[1] > 1) {AlphaBeta[1]= 1;}
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	3304      	adds	r3, #4
 8001030:	edd3 7a00 	vldr	s15, [r3]
 8001034:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001038:	eef4 7ac7 	vcmpe.f32	s15, s14
 800103c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001040:	dd04      	ble.n	800104c <AlBeOszi+0x70>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	3304      	adds	r3, #4
 8001046:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800104a:	601a      	str	r2, [r3, #0]
	if (AlphaBeta[1] < -1) {AlphaBeta[1]= -1;}
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3304      	adds	r3, #4
 8001050:	edd3 7a00 	vldr	s15, [r3]
 8001054:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001058:	eef4 7ac7 	vcmpe.f32	s15, s14
 800105c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001060:	d503      	bpl.n	800106a <AlBeOszi+0x8e>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	3304      	adds	r3, #4
 8001066:	4a50      	ldr	r2, [pc, #320]	; (80011a8 <AlBeOszi+0x1cc>)
 8001068:	601a      	str	r2, [r3, #0]
	int16_t Ya = oszi[0] - (int16_t)((oszi[1]-1) * AlphaBeta[0]);			// - ST7735 y = 0 upper line inverter direct to y Scale
 800106a:	4b50      	ldr	r3, [pc, #320]	; (80011ac <AlBeOszi+0x1d0>)
 800106c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001070:	b29a      	uxth	r2, r3
 8001072:	4b4e      	ldr	r3, [pc, #312]	; (80011ac <AlBeOszi+0x1d0>)
 8001074:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001078:	3b01      	subs	r3, #1
 800107a:	ee07 3a90 	vmov	s15, r3
 800107e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	edd3 7a00 	vldr	s15, [r3]
 8001088:	ee67 7a27 	vmul.f32	s15, s14, s15
 800108c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001090:	ee17 3a90 	vmov	r3, s15
 8001094:	b21b      	sxth	r3, r3
 8001096:	b29b      	uxth	r3, r3
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	b29b      	uxth	r3, r3
 800109c:	823b      	strh	r3, [r7, #16]
	int16_t Yb = oszi[0] - (int16_t)((oszi[1]-1) * AlphaBeta[1]);
 800109e:	4b43      	ldr	r3, [pc, #268]	; (80011ac <AlBeOszi+0x1d0>)
 80010a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	4b41      	ldr	r3, [pc, #260]	; (80011ac <AlBeOszi+0x1d0>)
 80010a8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010ac:	3b01      	subs	r3, #1
 80010ae:	ee07 3a90 	vmov	s15, r3
 80010b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	3304      	adds	r3, #4
 80010ba:	edd3 7a00 	vldr	s15, [r3]
 80010be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010c6:	ee17 3a90 	vmov	r3, s15
 80010ca:	b21b      	sxth	r3, r3
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	1ad3      	subs	r3, r2, r3
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	81fb      	strh	r3, [r7, #14]
	int16_t osziHight = oszi[1]*2;
 80010d4:	4b35      	ldr	r3, [pc, #212]	; (80011ac <AlBeOszi+0x1d0>)
 80010d6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010da:	b29b      	uxth	r3, r3
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	b29b      	uxth	r3, r3
 80010e0:	81bb      	strh	r3, [r7, #12]
	tftDrawFastVLine(timepos, (oszi[0]-oszi[1]), osziHight, osziColor);
 80010e2:	4b33      	ldr	r3, [pc, #204]	; (80011b0 <AlBeOszi+0x1d4>)
 80010e4:	f9b3 0000 	ldrsh.w	r0, [r3]
 80010e8:	4b30      	ldr	r3, [pc, #192]	; (80011ac <AlBeOszi+0x1d0>)
 80010ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ee:	b29a      	uxth	r2, r3
 80010f0:	4b2e      	ldr	r3, [pc, #184]	; (80011ac <AlBeOszi+0x1d0>)
 80010f2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	b219      	sxth	r1, r3
 80010fe:	8afb      	ldrh	r3, [r7, #22]
 8001100:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001104:	f000 fca8 	bl	8001a58 <tftDrawFastVLine>
	if (Ya == Yb)
 8001108:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800110c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001110:	429a      	cmp	r2, r3
 8001112:	d10a      	bne.n	800112a <AlBeOszi+0x14e>
	{
		tftDrawPixel(timepos,Ya,tft_WHITE);
 8001114:	4b26      	ldr	r3, [pc, #152]	; (80011b0 <AlBeOszi+0x1d4>)
 8001116:	f9b3 3000 	ldrsh.w	r3, [r3]
 800111a:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 800111e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001122:	4618      	mov	r0, r3
 8001124:	f000 fbda 	bl	80018dc <tftDrawPixel>
 8001128:	e011      	b.n	800114e <AlBeOszi+0x172>
	}
	else
	{
		tftDrawPixel(timepos,Ya,aColor);
 800112a:	4b21      	ldr	r3, [pc, #132]	; (80011b0 <AlBeOszi+0x1d4>)
 800112c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001130:	8aba      	ldrh	r2, [r7, #20]
 8001132:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8001136:	4618      	mov	r0, r3
 8001138:	f000 fbd0 	bl	80018dc <tftDrawPixel>
		tftDrawPixel(timepos,Yb,bColor);
 800113c:	4b1c      	ldr	r3, [pc, #112]	; (80011b0 <AlBeOszi+0x1d4>)
 800113e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001142:	8a7a      	ldrh	r2, [r7, #18]
 8001144:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8001148:	4618      	mov	r0, r3
 800114a:	f000 fbc7 	bl	80018dc <tftDrawPixel>
	}
	if (++timepos > oszi[2] )
 800114e:	4b18      	ldr	r3, [pc, #96]	; (80011b0 <AlBeOszi+0x1d4>)
 8001150:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001154:	b29b      	uxth	r3, r3
 8001156:	3301      	adds	r3, #1
 8001158:	b29b      	uxth	r3, r3
 800115a:	b21a      	sxth	r2, r3
 800115c:	4b14      	ldr	r3, [pc, #80]	; (80011b0 <AlBeOszi+0x1d4>)
 800115e:	801a      	strh	r2, [r3, #0]
 8001160:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <AlBeOszi+0x1d4>)
 8001162:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001166:	4b11      	ldr	r3, [pc, #68]	; (80011ac <AlBeOszi+0x1d0>)
 8001168:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800116c:	429a      	cmp	r2, r3
 800116e:	dd02      	ble.n	8001176 <AlBeOszi+0x19a>
	{
		timepos = 0;
 8001170:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <AlBeOszi+0x1d4>)
 8001172:	2200      	movs	r2, #0
 8001174:	801a      	strh	r2, [r3, #0]
		//lcd7735_fillRect(0, oszi[0]-oszi[1], oszi[2]+1, 2*oszi[1], ST7735_GREY);
	}
	tftDrawFastVLine(timepos, oszi[0], oszi[1]/2, tft_RED);
 8001176:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <AlBeOszi+0x1d4>)
 8001178:	f9b3 0000 	ldrsh.w	r0, [r3]
 800117c:	4b0b      	ldr	r3, [pc, #44]	; (80011ac <AlBeOszi+0x1d0>)
 800117e:	f9b3 1000 	ldrsh.w	r1, [r3]
 8001182:	4b0a      	ldr	r3, [pc, #40]	; (80011ac <AlBeOszi+0x1d0>)
 8001184:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001188:	0fda      	lsrs	r2, r3, #31
 800118a:	4413      	add	r3, r2
 800118c:	105b      	asrs	r3, r3, #1
 800118e:	b21a      	sxth	r2, r3
 8001190:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001194:	f000 fc60 	bl	8001a58 <tftDrawFastVLine>
	return timepos;
 8001198:	4b05      	ldr	r3, [pc, #20]	; (80011b0 <AlBeOszi+0x1d4>)
 800119a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800119e:	b29b      	uxth	r3, r3
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3718      	adds	r7, #24
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	bf800000 	.word	0xbf800000
 80011ac:	08008eb4 	.word	0x08008eb4
 80011b0:	20000580 	.word	0x20000580

080011b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	db0b      	blt.n	80011de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	f003 021f 	and.w	r2, r3, #31
 80011cc:	4907      	ldr	r1, [pc, #28]	; (80011ec <__NVIC_EnableIRQ+0x38>)
 80011ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d2:	095b      	lsrs	r3, r3, #5
 80011d4:	2001      	movs	r0, #1
 80011d6:	fa00 f202 	lsl.w	r2, r0, r2
 80011da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011de:	bf00      	nop
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	e000e100 	.word	0xe000e100

080011f0 <initRotaryPushButton>:
 *               and sets up EXTI and NVIC for interrupt handling.
 *               It enables interrupts before returning.
 *               this function must be called to be able to use the rotary push button module.
 */
void initRotaryPushButton()
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
	/* Initialize GPIO ports for Rotary Push Button (usage of MCAL-Function) */
	gpioInitPort(GPIOA);
 80011f4:	482b      	ldr	r0, [pc, #172]	; (80012a4 <initRotaryPushButton+0xb4>)
 80011f6:	f002 fcb3 	bl	8003b60 <gpioInitPort>
	gpioInitPort(GPIOB);
 80011fa:	482b      	ldr	r0, [pc, #172]	; (80012a8 <initRotaryPushButton+0xb8>)
 80011fc:	f002 fcb0 	bl	8003b60 <gpioInitPort>
	gpioInitPort(GPIOC);
 8001200:	482a      	ldr	r0, [pc, #168]	; (80012ac <initRotaryPushButton+0xbc>)
 8001202:	f002 fcad 	bl	8003b60 <gpioInitPort>
	gpioInitPort(GPIOD);
 8001206:	482a      	ldr	r0, [pc, #168]	; (80012b0 <initRotaryPushButton+0xc0>)
 8001208:	f002 fcaa 	bl	8003b60 <gpioInitPort>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800120c:	b672      	cpsid	i
}
 800120e:	bf00      	nop

	/* Disable interrupts */
	__disable_irq();

	/* Enable clock for System Configuration (SYSCFG) */
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8001210:	4b28      	ldr	r3, [pc, #160]	; (80012b4 <initRotaryPushButton+0xc4>)
 8001212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001214:	4a27      	ldr	r2, [pc, #156]	; (80012b4 <initRotaryPushButton+0xc4>)
 8001216:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800121a:	6453      	str	r3, [r2, #68]	; 0x44

	/* Rotary pin configuration: ROT A */
	gpioSelectPinMode(ROTARY_A_ADR, INPUT);
 800121c:	2200      	movs	r2, #0
 800121e:	2101      	movs	r1, #1
 8001220:	4822      	ldr	r0, [pc, #136]	; (80012ac <initRotaryPushButton+0xbc>)
 8001222:	f002 fd63 	bl	8003cec <gpioSelectPinMode>
	gpioSelectPushPullMode(ROTARY_A_ADR, PULLUP);
 8001226:	2201      	movs	r2, #1
 8001228:	2101      	movs	r1, #1
 800122a:	4820      	ldr	r0, [pc, #128]	; (80012ac <initRotaryPushButton+0xbc>)
 800122c:	f002 feb2 	bl	8003f94 <gpioSelectPushPullMode>

	/* Rotary pin configuration: ROT B */
	gpioSelectPinMode(ROTARY_B_ADR, INPUT);
 8001230:	2200      	movs	r2, #0
 8001232:	2100      	movs	r1, #0
 8001234:	481d      	ldr	r0, [pc, #116]	; (80012ac <initRotaryPushButton+0xbc>)
 8001236:	f002 fd59 	bl	8003cec <gpioSelectPinMode>
	gpioSelectPushPullMode(ROTARY_B_ADR, PULLUP);
 800123a:	2201      	movs	r2, #1
 800123c:	2100      	movs	r1, #0
 800123e:	481b      	ldr	r0, [pc, #108]	; (80012ac <initRotaryPushButton+0xbc>)
 8001240:	f002 fea8 	bl	8003f94 <gpioSelectPushPullMode>

	/* Push-button pin configuration */
	gpioSelectPinMode(ROTARY_SW_ADR, INPUT);
 8001244:	2200      	movs	r2, #0
 8001246:	210a      	movs	r1, #10
 8001248:	4816      	ldr	r0, [pc, #88]	; (80012a4 <initRotaryPushButton+0xb4>)
 800124a:	f002 fd4f 	bl	8003cec <gpioSelectPinMode>
	gpioSelectPushPullMode(ROTARY_SW_ADR, PULLUP);
 800124e:	2201      	movs	r2, #1
 8001250:	210a      	movs	r1, #10
 8001252:	4814      	ldr	r0, [pc, #80]	; (80012a4 <initRotaryPushButton+0xb4>)
 8001254:	f002 fe9e 	bl	8003f94 <gpioSelectPushPullMode>

	/* Configure EXTI (external interrupt) */
	extiInit();
 8001258:	f002 fa2c 	bl	80036b4 <extiInit>
	extiConfigIrq(ROTARY_A_ADR);	//EXTI on ROT A
 800125c:	2101      	movs	r1, #1
 800125e:	4813      	ldr	r0, [pc, #76]	; (80012ac <initRotaryPushButton+0xbc>)
 8001260:	f002 fa44 	bl	80036ec <extiConfigIrq>
	extiConfigIrq(ROTARY_SW_ADR);	//EXTI on PUSH BUTTON
 8001264:	210a      	movs	r1, #10
 8001266:	480f      	ldr	r0, [pc, #60]	; (80012a4 <initRotaryPushButton+0xb4>)
 8001268:	f002 fa40 	bl	80036ec <extiConfigIrq>
	extiEnableIrq(ROTARY_A_IRQ);
 800126c:	2001      	movs	r0, #1
 800126e:	f002 faf1 	bl	8003854 <extiEnableIrq>
	extiEnableIrq(ROTARY_SW_IRQ);
 8001272:	200a      	movs	r0, #10
 8001274:	f002 faee 	bl	8003854 <extiEnableIrq>
	extiSetTriggerEdge(ROTARY_A_IRQ, FALLING_EDGE);
 8001278:	2101      	movs	r1, #1
 800127a:	2001      	movs	r0, #1
 800127c:	f002 fb0c 	bl	8003898 <extiSetTriggerEdge>
	extiSetTriggerEdge(ROTARY_SW_IRQ, RISING_EDGE);
 8001280:	2100      	movs	r1, #0
 8001282:	200a      	movs	r0, #10
 8001284:	f002 fb08 	bl	8003898 <extiSetTriggerEdge>

	/* Enable EXTI and NVIC interrupts */
	NVIC_EnableIRQ(ROTARY_A_IRQn);
 8001288:	2007      	movs	r0, #7
 800128a:	f7ff ff93 	bl	80011b4 <__NVIC_EnableIRQ>
	NVIC_EnableIRQ(ROTARY_SW_IRQn);
 800128e:	2028      	movs	r0, #40	; 0x28
 8001290:	f7ff ff90 	bl	80011b4 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001294:	b662      	cpsie	i
}
 8001296:	bf00      	nop

	/* Enable all interrupts */
	__enable_irq();

	initRotaryPushButtonDone = true;
 8001298:	4b07      	ldr	r3, [pc, #28]	; (80012b8 <initRotaryPushButton+0xc8>)
 800129a:	2201      	movs	r2, #1
 800129c:	701a      	strb	r2, [r3, #0]
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40020000 	.word	0x40020000
 80012a8:	40020400 	.word	0x40020400
 80012ac:	40020800 	.word	0x40020800
 80012b0:	40020c00 	.word	0x40020c00
 80012b4:	40023800 	.word	0x40023800
 80012b8:	20000589 	.word	0x20000589

080012bc <initRotaryPushButtonLED>:
 *
 * @brief: 		 Initializes the LEDs of the Rotary Push Button.
 *               After initializing the LEDs of the Rotary Push Button can be used.
 */
void initRotaryPushButtonLED(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
	/* Initialize GPIO ports for Rotary Push Button (usage of MCAL-Function) */
	gpioInitPort(GPIOA);
 80012c0:	4815      	ldr	r0, [pc, #84]	; (8001318 <initRotaryPushButtonLED+0x5c>)
 80012c2:	f002 fc4d 	bl	8003b60 <gpioInitPort>
	gpioInitPort(GPIOB);
 80012c6:	4815      	ldr	r0, [pc, #84]	; (800131c <initRotaryPushButtonLED+0x60>)
 80012c8:	f002 fc4a 	bl	8003b60 <gpioInitPort>
	gpioInitPort(GPIOC);
 80012cc:	4814      	ldr	r0, [pc, #80]	; (8001320 <initRotaryPushButtonLED+0x64>)
 80012ce:	f002 fc47 	bl	8003b60 <gpioInitPort>
	gpioInitPort(GPIOD);
 80012d2:	4814      	ldr	r0, [pc, #80]	; (8001324 <initRotaryPushButtonLED+0x68>)
 80012d4:	f002 fc44 	bl	8003b60 <gpioInitPort>

	/* RED LED pin configuration */
	gpioSelectPinMode(LED_RED_ADR, OUTPUT);
 80012d8:	2201      	movs	r2, #1
 80012da:	2103      	movs	r1, #3
 80012dc:	480f      	ldr	r0, [pc, #60]	; (800131c <initRotaryPushButtonLED+0x60>)
 80012de:	f002 fd05 	bl	8003cec <gpioSelectPinMode>

	/* GREEN LED pin configuration */
	gpioSelectPinMode(LED_GREEN_ADR, OUTPUT);
 80012e2:	2201      	movs	r2, #1
 80012e4:	2104      	movs	r1, #4
 80012e6:	480d      	ldr	r0, [pc, #52]	; (800131c <initRotaryPushButtonLED+0x60>)
 80012e8:	f002 fd00 	bl	8003cec <gpioSelectPinMode>

	/* BLUE LED pin configuration */
	gpioSelectPinMode(LED_BLUE_ADR, OUTPUT);
 80012ec:	2201      	movs	r2, #1
 80012ee:	210a      	movs	r1, #10
 80012f0:	480a      	ldr	r0, [pc, #40]	; (800131c <initRotaryPushButtonLED+0x60>)
 80012f2:	f002 fcfb 	bl	8003cec <gpioSelectPinMode>

	/* Turn off all LEDs initially */
	gpioSetPin(LED_RED_ADR);
 80012f6:	2103      	movs	r1, #3
 80012f8:	4808      	ldr	r0, [pc, #32]	; (800131c <initRotaryPushButtonLED+0x60>)
 80012fa:	f002 fd42 	bl	8003d82 <gpioSetPin>
	gpioSetPin(LED_GREEN_ADR);
 80012fe:	2104      	movs	r1, #4
 8001300:	4806      	ldr	r0, [pc, #24]	; (800131c <initRotaryPushButtonLED+0x60>)
 8001302:	f002 fd3e 	bl	8003d82 <gpioSetPin>
	gpioSetPin(LED_BLUE_ADR);
 8001306:	210a      	movs	r1, #10
 8001308:	4804      	ldr	r0, [pc, #16]	; (800131c <initRotaryPushButtonLED+0x60>)
 800130a:	f002 fd3a 	bl	8003d82 <gpioSetPin>

	initRotaryPushButtonLEDDone = true;
 800130e:	4b06      	ldr	r3, [pc, #24]	; (8001328 <initRotaryPushButtonLED+0x6c>)
 8001310:	2201      	movs	r2, #1
 8001312:	701a      	strb	r2, [r3, #0]
}
 8001314:	bf00      	nop
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40020000 	.word	0x40020000
 800131c:	40020400 	.word	0x40020400
 8001320:	40020800 	.word	0x40020800
 8001324:	40020c00 	.word	0x40020c00
 8001328:	2000058a 	.word	0x2000058a

0800132c <setRotaryColor>:
 *        		 component (red, green, blue).
 *
 * @args:		 LED_OUTPUT_t color:	 color for LED
 */
void setRotaryColor(LED_COLOR_t color)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	71fb      	strb	r3, [r7, #7]
	if (initRotaryPushButtonLEDDone == false)
 8001336:	4b45      	ldr	r3, [pc, #276]	; (800144c <setRotaryColor+0x120>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	f083 0301 	eor.w	r3, r3, #1
 800133e:	b2db      	uxtb	r3, r3
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <setRotaryColor+0x1c>
	{
		initRotaryPushButtonLED();
 8001344:	f7ff ffba 	bl	80012bc <initRotaryPushButtonLED>
	}

	switch(color)
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	2b07      	cmp	r3, #7
 800134c:	d87a      	bhi.n	8001444 <setRotaryColor+0x118>
 800134e:	a201      	add	r2, pc, #4	; (adr r2, 8001354 <setRotaryColor+0x28>)
 8001350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001354:	08001375 	.word	0x08001375
 8001358:	0800138f 	.word	0x0800138f
 800135c:	080013a9 	.word	0x080013a9
 8001360:	080013c3 	.word	0x080013c3
 8001364:	080013dd 	.word	0x080013dd
 8001368:	080013f7 	.word	0x080013f7
 800136c:	08001411 	.word	0x08001411
 8001370:	0800142b 	.word	0x0800142b
	{
		/* Set LED color to BLACK */
		case LED_BLACK:
			gpioSetPin(LED_RED_ADR);
 8001374:	2103      	movs	r1, #3
 8001376:	4836      	ldr	r0, [pc, #216]	; (8001450 <setRotaryColor+0x124>)
 8001378:	f002 fd03 	bl	8003d82 <gpioSetPin>
			gpioSetPin(LED_GREEN_ADR);
 800137c:	2104      	movs	r1, #4
 800137e:	4834      	ldr	r0, [pc, #208]	; (8001450 <setRotaryColor+0x124>)
 8001380:	f002 fcff 	bl	8003d82 <gpioSetPin>
			gpioSetPin(LED_BLUE_ADR);
 8001384:	210a      	movs	r1, #10
 8001386:	4832      	ldr	r0, [pc, #200]	; (8001450 <setRotaryColor+0x124>)
 8001388:	f002 fcfb 	bl	8003d82 <gpioSetPin>
			break;
 800138c:	e05a      	b.n	8001444 <setRotaryColor+0x118>

		/* Set LED color to RED */
		case LED_RED:
			gpioResetPin(LED_RED_ADR);
 800138e:	2103      	movs	r1, #3
 8001390:	482f      	ldr	r0, [pc, #188]	; (8001450 <setRotaryColor+0x124>)
 8001392:	f002 fd21 	bl	8003dd8 <gpioResetPin>
			gpioSetPin(LED_GREEN_ADR);
 8001396:	2104      	movs	r1, #4
 8001398:	482d      	ldr	r0, [pc, #180]	; (8001450 <setRotaryColor+0x124>)
 800139a:	f002 fcf2 	bl	8003d82 <gpioSetPin>
			gpioSetPin(LED_BLUE_ADR);
 800139e:	210a      	movs	r1, #10
 80013a0:	482b      	ldr	r0, [pc, #172]	; (8001450 <setRotaryColor+0x124>)
 80013a2:	f002 fcee 	bl	8003d82 <gpioSetPin>
			break;
 80013a6:	e04d      	b.n	8001444 <setRotaryColor+0x118>

		/* Set LED color to GREEN */
		case LED_GREEN:
			gpioSetPin(LED_RED_ADR);
 80013a8:	2103      	movs	r1, #3
 80013aa:	4829      	ldr	r0, [pc, #164]	; (8001450 <setRotaryColor+0x124>)
 80013ac:	f002 fce9 	bl	8003d82 <gpioSetPin>
			gpioResetPin(LED_GREEN_ADR);
 80013b0:	2104      	movs	r1, #4
 80013b2:	4827      	ldr	r0, [pc, #156]	; (8001450 <setRotaryColor+0x124>)
 80013b4:	f002 fd10 	bl	8003dd8 <gpioResetPin>
			gpioSetPin(LED_BLUE_ADR);
 80013b8:	210a      	movs	r1, #10
 80013ba:	4825      	ldr	r0, [pc, #148]	; (8001450 <setRotaryColor+0x124>)
 80013bc:	f002 fce1 	bl	8003d82 <gpioSetPin>
			break;
 80013c0:	e040      	b.n	8001444 <setRotaryColor+0x118>

		/* Set LED color to BLUE */
		case LED_BLUE:
			gpioSetPin(LED_RED_ADR);
 80013c2:	2103      	movs	r1, #3
 80013c4:	4822      	ldr	r0, [pc, #136]	; (8001450 <setRotaryColor+0x124>)
 80013c6:	f002 fcdc 	bl	8003d82 <gpioSetPin>
			gpioSetPin(LED_GREEN_ADR);
 80013ca:	2104      	movs	r1, #4
 80013cc:	4820      	ldr	r0, [pc, #128]	; (8001450 <setRotaryColor+0x124>)
 80013ce:	f002 fcd8 	bl	8003d82 <gpioSetPin>
			gpioResetPin(LED_BLUE_ADR);
 80013d2:	210a      	movs	r1, #10
 80013d4:	481e      	ldr	r0, [pc, #120]	; (8001450 <setRotaryColor+0x124>)
 80013d6:	f002 fcff 	bl	8003dd8 <gpioResetPin>
			break;
 80013da:	e033      	b.n	8001444 <setRotaryColor+0x118>

		/* Set LED color to MAGENTA */
		case LED_MAGENTA:
			gpioResetPin(LED_RED_ADR);
 80013dc:	2103      	movs	r1, #3
 80013de:	481c      	ldr	r0, [pc, #112]	; (8001450 <setRotaryColor+0x124>)
 80013e0:	f002 fcfa 	bl	8003dd8 <gpioResetPin>
			gpioSetPin(LED_GREEN_ADR);
 80013e4:	2104      	movs	r1, #4
 80013e6:	481a      	ldr	r0, [pc, #104]	; (8001450 <setRotaryColor+0x124>)
 80013e8:	f002 fccb 	bl	8003d82 <gpioSetPin>
			gpioResetPin(LED_BLUE_ADR);
 80013ec:	210a      	movs	r1, #10
 80013ee:	4818      	ldr	r0, [pc, #96]	; (8001450 <setRotaryColor+0x124>)
 80013f0:	f002 fcf2 	bl	8003dd8 <gpioResetPin>
			break;
 80013f4:	e026      	b.n	8001444 <setRotaryColor+0x118>

		/* Set LED color to CYAN */
		case LED_CYAN:
			gpioSetPin(LED_RED_ADR);
 80013f6:	2103      	movs	r1, #3
 80013f8:	4815      	ldr	r0, [pc, #84]	; (8001450 <setRotaryColor+0x124>)
 80013fa:	f002 fcc2 	bl	8003d82 <gpioSetPin>
			gpioResetPin(LED_GREEN_ADR);
 80013fe:	2104      	movs	r1, #4
 8001400:	4813      	ldr	r0, [pc, #76]	; (8001450 <setRotaryColor+0x124>)
 8001402:	f002 fce9 	bl	8003dd8 <gpioResetPin>
			gpioResetPin(LED_BLUE_ADR);
 8001406:	210a      	movs	r1, #10
 8001408:	4811      	ldr	r0, [pc, #68]	; (8001450 <setRotaryColor+0x124>)
 800140a:	f002 fce5 	bl	8003dd8 <gpioResetPin>
			break;
 800140e:	e019      	b.n	8001444 <setRotaryColor+0x118>

		/* Set LED color to YELLOW */
		case LED_YELLOW:
			gpioResetPin(LED_RED_ADR);
 8001410:	2103      	movs	r1, #3
 8001412:	480f      	ldr	r0, [pc, #60]	; (8001450 <setRotaryColor+0x124>)
 8001414:	f002 fce0 	bl	8003dd8 <gpioResetPin>
			gpioResetPin(LED_GREEN_ADR);
 8001418:	2104      	movs	r1, #4
 800141a:	480d      	ldr	r0, [pc, #52]	; (8001450 <setRotaryColor+0x124>)
 800141c:	f002 fcdc 	bl	8003dd8 <gpioResetPin>
			gpioSetPin(LED_BLUE_ADR);
 8001420:	210a      	movs	r1, #10
 8001422:	480b      	ldr	r0, [pc, #44]	; (8001450 <setRotaryColor+0x124>)
 8001424:	f002 fcad 	bl	8003d82 <gpioSetPin>
			break;
 8001428:	e00c      	b.n	8001444 <setRotaryColor+0x118>

		/* Set LED color to WHITE */
		case LED_WHITE:
			gpioResetPin(LED_RED_ADR);
 800142a:	2103      	movs	r1, #3
 800142c:	4808      	ldr	r0, [pc, #32]	; (8001450 <setRotaryColor+0x124>)
 800142e:	f002 fcd3 	bl	8003dd8 <gpioResetPin>
			gpioResetPin(LED_GREEN_ADR);
 8001432:	2104      	movs	r1, #4
 8001434:	4806      	ldr	r0, [pc, #24]	; (8001450 <setRotaryColor+0x124>)
 8001436:	f002 fccf 	bl	8003dd8 <gpioResetPin>
			gpioResetPin(LED_BLUE_ADR);
 800143a:	210a      	movs	r1, #10
 800143c:	4804      	ldr	r0, [pc, #16]	; (8001450 <setRotaryColor+0x124>)
 800143e:	f002 fccb 	bl	8003dd8 <gpioResetPin>
			break;
 8001442:	bf00      	nop
	}
}
 8001444:	bf00      	nop
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	2000058a 	.word	0x2000058a
 8001450:	40020400 	.word	0x40020400

08001454 <getRotaryPushButton>:
 * @brief: 		 Returns the state of the Push Button.
 *        		 Returns true if the button is pressed, false otherwise.
 *        		 Additionally, it clears the internal flag if the button was pressed.
 */
int getRotaryPushButton()
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
	if (initRotaryPushButtonDone == false)
 800145a:	4b0d      	ldr	r3, [pc, #52]	; (8001490 <getRotaryPushButton+0x3c>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	f083 0301 	eor.w	r3, r3, #1
 8001462:	b2db      	uxtb	r3, r3
 8001464:	2b00      	cmp	r3, #0
 8001466:	d003      	beq.n	8001470 <getRotaryPushButton+0x1c>
	{
		initRotaryPushButton();
 8001468:	f7ff fec2 	bl	80011f0 <initRotaryPushButton>
		return ERROR_VALUE;
 800146c:	2301      	movs	r3, #1
 800146e:	e00a      	b.n	8001486 <getRotaryPushButton+0x32>
	}

	/* Copy the current state of the push button */
	int pushButton = (int)pushButtonFlag;
 8001470:	4b08      	ldr	r3, [pc, #32]	; (8001494 <getRotaryPushButton+0x40>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	607b      	str	r3, [r7, #4]

	/* clear the internal flag if it was pressed */
	if (pushButtonFlag == true)
 8001476:	4b07      	ldr	r3, [pc, #28]	; (8001494 <getRotaryPushButton+0x40>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d002      	beq.n	8001484 <getRotaryPushButton+0x30>
	{
		pushButtonFlag = false;
 800147e:	4b05      	ldr	r3, [pc, #20]	; (8001494 <getRotaryPushButton+0x40>)
 8001480:	2200      	movs	r2, #0
 8001482:	701a      	strb	r2, [r3, #0]
	}

	/* Returns true if the button is pressed, false otherwise*/
	return pushButton;
 8001484:	687b      	ldr	r3, [r7, #4]
}
 8001486:	4618      	mov	r0, r3
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000589 	.word	0x20000589
 8001494:	20000588 	.word	0x20000588

08001498 <getRotaryPosition>:
 *
 * @brief: 		 Gets the rotary encoder position.
 *        		 Returns the current position as an integer.
 */
int getRotaryPosition()
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
	if (initRotaryPushButtonDone == false)
 800149c:	4b07      	ldr	r3, [pc, #28]	; (80014bc <getRotaryPosition+0x24>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	f083 0301 	eor.w	r3, r3, #1
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <getRotaryPosition+0x16>
	{
		return ERROR_VALUE;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e001      	b.n	80014b2 <getRotaryPosition+0x1a>
	}

	/* Returns the current position as an integer.*/
	return rotoryPosition;
 80014ae:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <getRotaryPosition+0x28>)
 80014b0:	681b      	ldr	r3, [r3, #0]
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr
 80014bc:	20000589 	.word	0x20000589
 80014c0:	20000584 	.word	0x20000584

080014c4 <setRotaryPosition>:

uint16_t setRotaryPosition(int32_t position)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
	if (initRotaryPushButtonDone == false)
 80014cc:	4b09      	ldr	r3, [pc, #36]	; (80014f4 <setRotaryPosition+0x30>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	f083 0301 	eor.w	r3, r3, #1
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <setRotaryPosition+0x1a>
	{
		return ERROR_VALUE;
 80014da:	2301      	movs	r3, #1
 80014dc:	e003      	b.n	80014e6 <setRotaryPosition+0x22>
	}

	rotoryPosition = position;
 80014de:	4a06      	ldr	r2, [pc, #24]	; (80014f8 <setRotaryPosition+0x34>)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6013      	str	r3, [r2, #0]

	return 0;
 80014e4:	2300      	movs	r3, #0
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	20000589 	.word	0x20000589
 80014f8:	20000584 	.word	0x20000584

080014fc <EXTI1_IRQHandler>:




void ROTARY_A_HANDLER(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
	/* Check ROT B and update position */
	if (gpioGetPinState(ROTARY_B_ADR) == true)
 8001500:	2100      	movs	r1, #0
 8001502:	480f      	ldr	r0, [pc, #60]	; (8001540 <EXTI1_IRQHandler+0x44>)
 8001504:	f002 fda3 	bl	800404e <gpioGetPinState>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d005      	beq.n	800151a <EXTI1_IRQHandler+0x1e>
	{
		rotoryPosition += 1;
 800150e:	4b0d      	ldr	r3, [pc, #52]	; (8001544 <EXTI1_IRQHandler+0x48>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	3301      	adds	r3, #1
 8001514:	4a0b      	ldr	r2, [pc, #44]	; (8001544 <EXTI1_IRQHandler+0x48>)
 8001516:	6013      	str	r3, [r2, #0]
 8001518:	e004      	b.n	8001524 <EXTI1_IRQHandler+0x28>
	}
	else
	{
		rotoryPosition -= 1;
 800151a:	4b0a      	ldr	r3, [pc, #40]	; (8001544 <EXTI1_IRQHandler+0x48>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	3b01      	subs	r3, #1
 8001520:	4a08      	ldr	r2, [pc, #32]	; (8001544 <EXTI1_IRQHandler+0x48>)
 8001522:	6013      	str	r3, [r2, #0]
	}

	/* Clear the interrupt flag for ROT A */
	if (EXTI->PR & ROTARY_A_PR)
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <EXTI1_IRQHandler+0x4c>)
 8001526:	695b      	ldr	r3, [r3, #20]
 8001528:	f003 0302 	and.w	r3, r3, #2
 800152c:	2b00      	cmp	r3, #0
 800152e:	d005      	beq.n	800153c <EXTI1_IRQHandler+0x40>
	{
		EXTI->PR |= ROTARY_A_PR;
 8001530:	4b05      	ldr	r3, [pc, #20]	; (8001548 <EXTI1_IRQHandler+0x4c>)
 8001532:	695b      	ldr	r3, [r3, #20]
 8001534:	4a04      	ldr	r2, [pc, #16]	; (8001548 <EXTI1_IRQHandler+0x4c>)
 8001536:	f043 0302 	orr.w	r3, r3, #2
 800153a:	6153      	str	r3, [r2, #20]
	}
}
 800153c:	bf00      	nop
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40020800 	.word	0x40020800
 8001544:	20000584 	.word	0x20000584
 8001548:	40013c00 	.word	0x40013c00

0800154c <EXTI15_10_IRQHandler>:
 *
 * @brief: 		 EXTI Interrupt Handler for PUSH BUTTON.
 *        		 Sets the PUSH BUTTON flag.
 */
void ROTARY_SW_HANDLER(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
	/* Set PUSH BUTTON flag */
	pushButtonFlag = true;
 8001550:	4b09      	ldr	r3, [pc, #36]	; (8001578 <EXTI15_10_IRQHandler+0x2c>)
 8001552:	2201      	movs	r2, #1
 8001554:	701a      	strb	r2, [r3, #0]

	/* Clear the interrupt flag for PUSH BUTTON */
	if (EXTI->PR & ROTARY_SW_PR)
 8001556:	4b09      	ldr	r3, [pc, #36]	; (800157c <EXTI15_10_IRQHandler+0x30>)
 8001558:	695b      	ldr	r3, [r3, #20]
 800155a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800155e:	2b00      	cmp	r3, #0
 8001560:	d005      	beq.n	800156e <EXTI15_10_IRQHandler+0x22>
	{
		EXTI->PR |= ROTARY_SW_PR;
 8001562:	4b06      	ldr	r3, [pc, #24]	; (800157c <EXTI15_10_IRQHandler+0x30>)
 8001564:	695b      	ldr	r3, [r3, #20]
 8001566:	4a05      	ldr	r2, [pc, #20]	; (800157c <EXTI15_10_IRQHandler+0x30>)
 8001568:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800156c:	6153      	str	r3, [r2, #20]
	}
}
 800156e:	bf00      	nop
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	20000588 	.word	0x20000588
 800157c:	40013c00 	.word	0x40013c00

08001580 <delayms>:

/* Function creates delay
 * delayValue is in ms
 */
void delayms(uint32_t delayValue)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
	systickDelay(&ST7735_Timer, delayValue);
 8001588:	6879      	ldr	r1, [r7, #4]
 800158a:	4803      	ldr	r0, [pc, #12]	; (8001598 <delayms+0x18>)
 800158c:	f003 fc44 	bl	8004e18 <systickDelay>
}
 8001590:	bf00      	nop
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	200006e0 	.word	0x200006e0

0800159c <tftSPISenddata>:


// Function sends byte via SPI to controller
void tftSPISenddata(const uint8_t data)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	71fb      	strb	r3, [r7, #7]
	spiWriteByte(spi, ST7735_CS_PORT, ST7735_CS, data);
 80015a6:	4b05      	ldr	r3, [pc, #20]	; (80015bc <tftSPISenddata+0x20>)
 80015a8:	6818      	ldr	r0, [r3, #0]
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	2206      	movs	r2, #6
 80015ae:	4904      	ldr	r1, [pc, #16]	; (80015c0 <tftSPISenddata+0x24>)
 80015b0:	f003 fb23 	bl	8004bfa <spiWriteByte>
}
 80015b4:	bf00      	nop
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	20000004 	.word	0x20000004
 80015c0:	40020400 	.word	0x40020400

080015c4 <tftSendCmd>:
}


// Function sends control command to controller
void tftSendCmd(const uint8_t cmd)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	71fb      	strb	r3, [r7, #7]
	ST7735_DC0;
 80015ce:	2107      	movs	r1, #7
 80015d0:	4805      	ldr	r0, [pc, #20]	; (80015e8 <tftSendCmd+0x24>)
 80015d2:	f002 fc01 	bl	8003dd8 <gpioResetPin>
    tftSPISenddata(cmd);
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff ffdf 	bl	800159c <tftSPISenddata>
}
 80015de:	bf00      	nop
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40020800 	.word	0x40020800

080015ec <tftSendData>:


// Function that sends parameters or a command to controller
void tftSendData(const uint8_t data)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	71fb      	strb	r3, [r7, #7]
    ST7735_DC1;
 80015f6:	2107      	movs	r1, #7
 80015f8:	4805      	ldr	r0, [pc, #20]	; (8001610 <tftSendData+0x24>)
 80015fa:	f002 fbc2 	bl	8003d82 <gpioSetPin>
    tftSPISenddata(data);
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff ffcb 	bl	800159c <tftSPISenddata>
}
 8001606:	bf00      	nop
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40020800 	.word	0x40020800

08001614 <spiInit>:

// Function that initializes the hardware configuration
void spiInit(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b084      	sub	sp, #16
 8001618:	af04      	add	r7, sp, #16

    // Declaration of SPI & IO Pins for ST7735-Port
    gpioSelectPort(ST7735_RST_PORT);
 800161a:	4825      	ldr	r0, [pc, #148]	; (80016b0 <spiInit+0x9c>)
 800161c:	f002 fb02 	bl	8003c24 <gpioSelectPort>
    gpioSelectPinMode(ST7735_RST_PORT, ST7735_RST, OUTPUT);		// RESET
 8001620:	2201      	movs	r2, #1
 8001622:	2109      	movs	r1, #9
 8001624:	4822      	ldr	r0, [pc, #136]	; (80016b0 <spiInit+0x9c>)
 8001626:	f002 fb61 	bl	8003cec <gpioSelectPinMode>
    gpioSelectPort(ST7735_DC_PORT);
 800162a:	4822      	ldr	r0, [pc, #136]	; (80016b4 <spiInit+0xa0>)
 800162c:	f002 fafa 	bl	8003c24 <gpioSelectPort>
    gpioSelectPinMode(ST7735_DC_PORT, ST7735_DC, OUTPUT);		// DATA/Command
 8001630:	2201      	movs	r2, #1
 8001632:	2107      	movs	r1, #7
 8001634:	481f      	ldr	r0, [pc, #124]	; (80016b4 <spiInit+0xa0>)
 8001636:	f002 fb59 	bl	8003cec <gpioSelectPinMode>

    gpioInitPort(ST7735_CS_PORT);
 800163a:	481f      	ldr	r0, [pc, #124]	; (80016b8 <spiInit+0xa4>)
 800163c:	f002 fa90 	bl	8003b60 <gpioInitPort>
    gpioSelectPinMode(ST7735_CS_PORT,ST7735_CS, OUTPUT);        // CS
 8001640:	2201      	movs	r2, #1
 8001642:	2106      	movs	r1, #6
 8001644:	481c      	ldr	r0, [pc, #112]	; (80016b8 <spiInit+0xa4>)
 8001646:	f002 fb51 	bl	8003cec <gpioSelectPinMode>
    gpioSelectPushPullMode(ST7735_CS_PORT, ST7735_CS, PULLUP);
 800164a:	2201      	movs	r2, #1
 800164c:	2106      	movs	r1, #6
 800164e:	481a      	ldr	r0, [pc, #104]	; (80016b8 <spiInit+0xa4>)
 8001650:	f002 fca0 	bl	8003f94 <gpioSelectPushPullMode>

    gpioInitPort(ST7735_SPI_PORT);
 8001654:	4816      	ldr	r0, [pc, #88]	; (80016b0 <spiInit+0x9c>)
 8001656:	f002 fa83 	bl	8003b60 <gpioInitPort>
    gpioSelectPinMode(ST7735_SPI_PORT, ST7735_CLK, ALTFUNC);	// SPI1 Clock
 800165a:	2202      	movs	r2, #2
 800165c:	2105      	movs	r1, #5
 800165e:	4814      	ldr	r0, [pc, #80]	; (80016b0 <spiInit+0x9c>)
 8001660:	f002 fb44 	bl	8003cec <gpioSelectPinMode>
    gpioSelectAltFunc(ST7735_SPI_PORT, ST7735_CLK, AF5);
 8001664:	2205      	movs	r2, #5
 8001666:	2105      	movs	r1, #5
 8001668:	4811      	ldr	r0, [pc, #68]	; (80016b0 <spiInit+0x9c>)
 800166a:	f002 fbe1 	bl	8003e30 <gpioSelectAltFunc>
    gpioSelectPinMode(ST7735_SPI_PORT, ST7735_MOSI, ALTFUNC);	// SPI1 MOSI
 800166e:	2202      	movs	r2, #2
 8001670:	2107      	movs	r1, #7
 8001672:	480f      	ldr	r0, [pc, #60]	; (80016b0 <spiInit+0x9c>)
 8001674:	f002 fb3a 	bl	8003cec <gpioSelectPinMode>
    gpioSelectAltFunc(ST7735_SPI_PORT, ST7735_MOSI, AF5);
 8001678:	2205      	movs	r2, #5
 800167a:	2107      	movs	r1, #7
 800167c:	480c      	ldr	r0, [pc, #48]	; (80016b0 <spiInit+0x9c>)
 800167e:	f002 fbd7 	bl	8003e30 <gpioSelectAltFunc>

    // initialization of  SPI1
    spiSelectSPI(spi);
 8001682:	4b0e      	ldr	r3, [pc, #56]	; (80016bc <spiInit+0xa8>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4618      	mov	r0, r3
 8001688:	f003 fa5c 	bl	8004b44 <spiSelectSPI>
    spiInitSPI(spi, CLK_DIV_16, SPI_DATA_8_BIT, SSM_ON, SSI_LVL_HIGH, MASTER, SPI_PHASE_EDGE_1, SPI_IDLE_LOW);
 800168c:	4b0b      	ldr	r3, [pc, #44]	; (80016bc <spiInit+0xa8>)
 800168e:	6818      	ldr	r0, [r3, #0]
 8001690:	2300      	movs	r3, #0
 8001692:	9303      	str	r3, [sp, #12]
 8001694:	2300      	movs	r3, #0
 8001696:	9302      	str	r3, [sp, #8]
 8001698:	2300      	movs	r3, #0
 800169a:	9301      	str	r3, [sp, #4]
 800169c:	2301      	movs	r3, #1
 800169e:	9300      	str	r3, [sp, #0]
 80016a0:	2301      	movs	r3, #1
 80016a2:	2200      	movs	r2, #0
 80016a4:	2103      	movs	r1, #3
 80016a6:	f003 f95f 	bl	8004968 <spiInitSPI>

}
 80016aa:	bf00      	nop
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	40020000 	.word	0x40020000
 80016b4:	40020800 	.word	0x40020800
 80016b8:	40020400 	.word	0x40020400
 80016bc:	20000004 	.word	0x20000004

080016c0 <commandList>:

/*Companion code to the above tables.  Reads and issues
* a series of tft commands stored in PROGMEM byte array.
*/
static void commandList(const uint8_t *addr)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
	uint8_t  numCommands, numArgs;
	uint16_t ms;

	numCommands = *addr++;   // Number of commands to follow
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	1c5a      	adds	r2, r3, #1
 80016cc:	607a      	str	r2, [r7, #4]
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	73fb      	strb	r3, [r7, #15]
	while(numCommands--) {                 // For each command...
 80016d2:	e033      	b.n	800173c <commandList+0x7c>
		tftSendCmd(*addr++); //   Read, issue command
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	1c5a      	adds	r2, r3, #1
 80016d8:	607a      	str	r2, [r7, #4]
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff ff71 	bl	80015c4 <tftSendCmd>
		numArgs  = *addr++;    //   Number of args to follow
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	1c5a      	adds	r2, r3, #1
 80016e6:	607a      	str	r2, [r7, #4]
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	73bb      	strb	r3, [r7, #14]
		ms       = numArgs & DELAY;          //   If hibit set, delay follows args
 80016ec:	7bbb      	ldrb	r3, [r7, #14]
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016f4:	81bb      	strh	r3, [r7, #12]
		numArgs &= ~DELAY;                   //   Mask out delay bit
 80016f6:	7bbb      	ldrb	r3, [r7, #14]
 80016f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80016fc:	73bb      	strb	r3, [r7, #14]
		while(numArgs--) {                   //   For each argument...
 80016fe:	e006      	b.n	800170e <commandList+0x4e>
			tftSendData(*addr++);  //     Read, issue argument
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	1c5a      	adds	r2, r3, #1
 8001704:	607a      	str	r2, [r7, #4]
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff ff6f 	bl	80015ec <tftSendData>
		while(numArgs--) {                   //   For each argument...
 800170e:	7bbb      	ldrb	r3, [r7, #14]
 8001710:	1e5a      	subs	r2, r3, #1
 8001712:	73ba      	strb	r2, [r7, #14]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d1f3      	bne.n	8001700 <commandList+0x40>
		}

		if(ms) {
 8001718:	89bb      	ldrh	r3, [r7, #12]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d00e      	beq.n	800173c <commandList+0x7c>
			ms = *addr++; // Read post-command delay time (ms)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	1c5a      	adds	r2, r3, #1
 8001722:	607a      	str	r2, [r7, #4]
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	81bb      	strh	r3, [r7, #12]
			if(ms == 255) ms = 500;     // If 255, delay for 500 ms
 8001728:	89bb      	ldrh	r3, [r7, #12]
 800172a:	2bff      	cmp	r3, #255	; 0xff
 800172c:	d102      	bne.n	8001734 <commandList+0x74>
 800172e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001732:	81bb      	strh	r3, [r7, #12]
			delayms(ms);
 8001734:	89bb      	ldrh	r3, [r7, #12]
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff ff22 	bl	8001580 <delayms>
	while(numCommands--) {                 // For each command...
 800173c:	7bfb      	ldrb	r3, [r7, #15]
 800173e:	1e5a      	subs	r2, r3, #1
 8001740:	73fa      	strb	r2, [r7, #15]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d1c6      	bne.n	80016d4 <commandList+0x14>
		}
	}
}
 8001746:	bf00      	nop
 8001748:	bf00      	nop
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <commonInit>:

// Initialization code common to both 'B' and 'R' type displays
static void commonInit(const uint8_t *cmdList)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
	// toggle RST low to reset; CS low so it'll listen to us
	ST7735_CS0;
 8001758:	2106      	movs	r1, #6
 800175a:	480c      	ldr	r0, [pc, #48]	; (800178c <commonInit+0x3c>)
 800175c:	f002 fb3c 	bl	8003dd8 <gpioResetPin>
	tftSendCmd(ST7735_SWRESET);
	delayms(500);
#else
	//ST7735_RST1;
	//delay_ms(500);
	ST7735_RST0;
 8001760:	2109      	movs	r1, #9
 8001762:	480b      	ldr	r0, [pc, #44]	; (8001790 <commonInit+0x40>)
 8001764:	f002 fb38 	bl	8003dd8 <gpioResetPin>
	delayms(50);  //default value 500
 8001768:	2032      	movs	r0, #50	; 0x32
 800176a:	f7ff ff09 	bl	8001580 <delayms>
	ST7735_RST1;
 800176e:	2109      	movs	r1, #9
 8001770:	4807      	ldr	r0, [pc, #28]	; (8001790 <commonInit+0x40>)
 8001772:	f002 fb06 	bl	8003d82 <gpioSetPin>
	//delay_ms(500);
#endif
	if(cmdList) commandList(cmdList);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d002      	beq.n	8001782 <commonInit+0x32>
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f7ff ff9f 	bl	80016c0 <commandList>
}
 8001782:	bf00      	nop
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40020400 	.word	0x40020400
 8001790:	40020000 	.word	0x40020000

08001794 <tftInitR>:

// Initialization for ST7735R screens (green or red tabs)
void tftInitR(uint8_t options)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	71fb      	strb	r3, [r7, #7]
	delayms(50);
 800179e:	2032      	movs	r0, #50	; 0x32
 80017a0:	f7ff feee 	bl	8001580 <delayms>
	commonInit(Rcmd1);
 80017a4:	4811      	ldr	r0, [pc, #68]	; (80017ec <tftInitR+0x58>)
 80017a6:	f7ff ffd3 	bl	8001750 <commonInit>
	//chooses initialization for specific display type
	if(options == INITR_GREENTAB)
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d109      	bne.n	80017c4 <tftInitR+0x30>
	{
		commandList(Rcmd2green);
 80017b0:	480f      	ldr	r0, [pc, #60]	; (80017f0 <tftInitR+0x5c>)
 80017b2:	f7ff ff85 	bl	80016c0 <commandList>
		//Starting position of rows and columns
		colstart = 2;
 80017b6:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <tftInitR+0x60>)
 80017b8:	2202      	movs	r2, #2
 80017ba:	601a      	str	r2, [r3, #0]
		rowstart = 1;
 80017bc:	4b0e      	ldr	r3, [pc, #56]	; (80017f8 <tftInitR+0x64>)
 80017be:	2201      	movs	r2, #1
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	e002      	b.n	80017ca <tftInitR+0x36>
	}
	else
	{
		// colstart, rowstart left at default '0' values
		commandList(Rcmd2red);
 80017c4:	480d      	ldr	r0, [pc, #52]	; (80017fc <tftInitR+0x68>)
 80017c6:	f7ff ff7b 	bl	80016c0 <commandList>
	}
	commandList(Rcmd3);
 80017ca:	480d      	ldr	r0, [pc, #52]	; (8001800 <tftInitR+0x6c>)
 80017cc:	f7ff ff78 	bl	80016c0 <commandList>

	// if black, change MADCTL color filter
	if (options == INITR_BLACKTAB)
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d105      	bne.n	80017e2 <tftInitR+0x4e>
	{
		tftSendCmd(ST7735_MADCTL);
 80017d6:	2036      	movs	r0, #54	; 0x36
 80017d8:	f7ff fef4 	bl	80015c4 <tftSendCmd>
		tftSendData(0xC0);
 80017dc:	20c0      	movs	r0, #192	; 0xc0
 80017de:	f7ff ff05 	bl	80015ec <tftSendData>
	}

	//  tabcolor = options;
}
 80017e2:	bf00      	nop
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	08009334 	.word	0x08009334
 80017f0:	08009370 	.word	0x08009370
 80017f4:	2000058c 	.word	0x2000058c
 80017f8:	20000590 	.word	0x20000590
 80017fc:	08009380 	.word	0x08009380
 8001800:	08009390 	.word	0x08009390

08001804 <tftSetAddrWindow>:
/*sets Window for what will be printed on display
 * x0, x1 are start column and end column
 * y0, y1 are start row and end row
 */
void tftSetAddrWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8001804:	b590      	push	{r4, r7, lr}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4604      	mov	r4, r0
 800180c:	4608      	mov	r0, r1
 800180e:	4611      	mov	r1, r2
 8001810:	461a      	mov	r2, r3
 8001812:	4623      	mov	r3, r4
 8001814:	71fb      	strb	r3, [r7, #7]
 8001816:	4603      	mov	r3, r0
 8001818:	71bb      	strb	r3, [r7, #6]
 800181a:	460b      	mov	r3, r1
 800181c:	717b      	strb	r3, [r7, #5]
 800181e:	4613      	mov	r3, r2
 8001820:	713b      	strb	r3, [r7, #4]
	tftSendCmd(ST7735_CASET);		// Column addr set
 8001822:	202a      	movs	r0, #42	; 0x2a
 8001824:	f7ff fece 	bl	80015c4 <tftSendCmd>
	tftSendData(0x00);
 8001828:	2000      	movs	r0, #0
 800182a:	f7ff fedf 	bl	80015ec <tftSendData>
	tftSendData(x0+colstart);     // XSTART
 800182e:	4b1b      	ldr	r3, [pc, #108]	; (800189c <tftSetAddrWindow+0x98>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	b2da      	uxtb	r2, r3
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	4413      	add	r3, r2
 8001838:	b2db      	uxtb	r3, r3
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff fed6 	bl	80015ec <tftSendData>
	tftSendData(0x00);
 8001840:	2000      	movs	r0, #0
 8001842:	f7ff fed3 	bl	80015ec <tftSendData>
	tftSendData(x1+colstart);     // XEND
 8001846:	4b15      	ldr	r3, [pc, #84]	; (800189c <tftSetAddrWindow+0x98>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	b2da      	uxtb	r2, r3
 800184c:	797b      	ldrb	r3, [r7, #5]
 800184e:	4413      	add	r3, r2
 8001850:	b2db      	uxtb	r3, r3
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff feca 	bl	80015ec <tftSendData>

	tftSendCmd(ST7735_RASET); // Row addr set
 8001858:	202b      	movs	r0, #43	; 0x2b
 800185a:	f7ff feb3 	bl	80015c4 <tftSendCmd>
	tftSendData(0x00);
 800185e:	2000      	movs	r0, #0
 8001860:	f7ff fec4 	bl	80015ec <tftSendData>
	tftSendData(y0+rowstart);     // YSTART
 8001864:	4b0e      	ldr	r3, [pc, #56]	; (80018a0 <tftSetAddrWindow+0x9c>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	b2da      	uxtb	r2, r3
 800186a:	79bb      	ldrb	r3, [r7, #6]
 800186c:	4413      	add	r3, r2
 800186e:	b2db      	uxtb	r3, r3
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff febb 	bl	80015ec <tftSendData>
	tftSendData(0x00);
 8001876:	2000      	movs	r0, #0
 8001878:	f7ff feb8 	bl	80015ec <tftSendData>
	tftSendData(y1+rowstart);     // YEND
 800187c:	4b08      	ldr	r3, [pc, #32]	; (80018a0 <tftSetAddrWindow+0x9c>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	b2da      	uxtb	r2, r3
 8001882:	793b      	ldrb	r3, [r7, #4]
 8001884:	4413      	add	r3, r2
 8001886:	b2db      	uxtb	r3, r3
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff feaf 	bl	80015ec <tftSendData>

	tftSendCmd(ST7735_RAMWR); // write to RAM
 800188e:	202c      	movs	r0, #44	; 0x2c
 8001890:	f7ff fe98 	bl	80015c4 <tftSendCmd>
}
 8001894:	bf00      	nop
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	bd90      	pop	{r4, r7, pc}
 800189c:	2000058c 	.word	0x2000058c
 80018a0:	20000590 	.word	0x20000590

080018a4 <tftPushColor>:

//colors selected pixel in chosen color
void tftPushColor(uint16_t color)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	80fb      	strh	r3, [r7, #6]
	ST7735_DC1;
 80018ae:	2107      	movs	r1, #7
 80018b0:	4809      	ldr	r0, [pc, #36]	; (80018d8 <tftPushColor+0x34>)
 80018b2:	f002 fa66 	bl	8003d82 <gpioSetPin>
	putpix(color);
 80018b6:	88fb      	ldrh	r3, [r7, #6]
 80018b8:	0a1b      	lsrs	r3, r3, #8
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff fe6c 	bl	800159c <tftSPISenddata>
 80018c4:	88fb      	ldrh	r3, [r7, #6]
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff fe67 	bl	800159c <tftSPISenddata>
}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40020800 	.word	0x40020800

080018dc <tftDrawPixel>:

/* draw single colored pixel on screen
 * x and y are the Position, color examples are defined in tft Display Header
 */
void tftDrawPixel(int16_t x, int16_t y, uint16_t color)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	80fb      	strh	r3, [r7, #6]
 80018e6:	460b      	mov	r3, r1
 80018e8:	80bb      	strh	r3, [r7, #4]
 80018ea:	4613      	mov	r3, r2
 80018ec:	807b      	strh	r3, [r7, #2]
	if((x < 0) ||(x >= width) || (y < 0) || (y >= height))
 80018ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	db22      	blt.n	800193c <tftDrawPixel+0x60>
 80018f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018fa:	4a12      	ldr	r2, [pc, #72]	; (8001944 <tftDrawPixel+0x68>)
 80018fc:	8812      	ldrh	r2, [r2, #0]
 80018fe:	4293      	cmp	r3, r2
 8001900:	da1c      	bge.n	800193c <tftDrawPixel+0x60>
 8001902:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001906:	2b00      	cmp	r3, #0
 8001908:	db18      	blt.n	800193c <tftDrawPixel+0x60>
 800190a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800190e:	4a0e      	ldr	r2, [pc, #56]	; (8001948 <tftDrawPixel+0x6c>)
 8001910:	8812      	ldrh	r2, [r2, #0]
 8001912:	4293      	cmp	r3, r2
 8001914:	da12      	bge.n	800193c <tftDrawPixel+0x60>
		{
		return;
		}

	tftSetAddrWindow(x,y,x+1,y+1);
 8001916:	88fb      	ldrh	r3, [r7, #6]
 8001918:	b2d8      	uxtb	r0, r3
 800191a:	88bb      	ldrh	r3, [r7, #4]
 800191c:	b2d9      	uxtb	r1, r3
 800191e:	88fb      	ldrh	r3, [r7, #6]
 8001920:	b2db      	uxtb	r3, r3
 8001922:	3301      	adds	r3, #1
 8001924:	b2da      	uxtb	r2, r3
 8001926:	88bb      	ldrh	r3, [r7, #4]
 8001928:	b2db      	uxtb	r3, r3
 800192a:	3301      	adds	r3, #1
 800192c:	b2db      	uxtb	r3, r3
 800192e:	f7ff ff69 	bl	8001804 <tftSetAddrWindow>
	tftPushColor(color);
 8001932:	887b      	ldrh	r3, [r7, #2]
 8001934:	4618      	mov	r0, r3
 8001936:	f7ff ffb5 	bl	80018a4 <tftPushColor>
 800193a:	e000      	b.n	800193e <tftDrawPixel+0x62>
		return;
 800193c:	bf00      	nop
}
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20000000 	.word	0x20000000
 8001948:	20000002 	.word	0x20000002

0800194c <tftFillRect>:
/*fill a rectangle
 * x and y are starting position
 * w is width, h is height
 */
void tftFillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 800194c:	b590      	push	{r4, r7, lr}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	4604      	mov	r4, r0
 8001954:	4608      	mov	r0, r1
 8001956:	4611      	mov	r1, r2
 8001958:	461a      	mov	r2, r3
 800195a:	4623      	mov	r3, r4
 800195c:	80fb      	strh	r3, [r7, #6]
 800195e:	4603      	mov	r3, r0
 8001960:	80bb      	strh	r3, [r7, #4]
 8001962:	460b      	mov	r3, r1
 8001964:	807b      	strh	r3, [r7, #2]
 8001966:	4613      	mov	r3, r2
 8001968:	803b      	strh	r3, [r7, #0]
	// rudimentary clipping (drawChar w/big text requires this)
	if((x >= width) || (y >= height))
 800196a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800196e:	4a37      	ldr	r2, [pc, #220]	; (8001a4c <tftFillRect+0x100>)
 8001970:	8812      	ldrh	r2, [r2, #0]
 8001972:	4293      	cmp	r3, r2
 8001974:	da65      	bge.n	8001a42 <tftFillRect+0xf6>
 8001976:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800197a:	4a35      	ldr	r2, [pc, #212]	; (8001a50 <tftFillRect+0x104>)
 800197c:	8812      	ldrh	r2, [r2, #0]
 800197e:	4293      	cmp	r3, r2
 8001980:	da5f      	bge.n	8001a42 <tftFillRect+0xf6>
		{
		return;
		}

	if((x + w - 1) >= width)
 8001982:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001986:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800198a:	4413      	add	r3, r2
 800198c:	4a2f      	ldr	r2, [pc, #188]	; (8001a4c <tftFillRect+0x100>)
 800198e:	8812      	ldrh	r2, [r2, #0]
 8001990:	4293      	cmp	r3, r2
 8001992:	dd05      	ble.n	80019a0 <tftFillRect+0x54>
		{
		w = width  - x;
 8001994:	4b2d      	ldr	r3, [pc, #180]	; (8001a4c <tftFillRect+0x100>)
 8001996:	881a      	ldrh	r2, [r3, #0]
 8001998:	88fb      	ldrh	r3, [r7, #6]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	b29b      	uxth	r3, r3
 800199e:	807b      	strh	r3, [r7, #2]
		}

	if((y + h - 1) >= height)
 80019a0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80019a4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80019a8:	4413      	add	r3, r2
 80019aa:	4a29      	ldr	r2, [pc, #164]	; (8001a50 <tftFillRect+0x104>)
 80019ac:	8812      	ldrh	r2, [r2, #0]
 80019ae:	4293      	cmp	r3, r2
 80019b0:	dd05      	ble.n	80019be <tftFillRect+0x72>
		{
		h = height - y;
 80019b2:	4b27      	ldr	r3, [pc, #156]	; (8001a50 <tftFillRect+0x104>)
 80019b4:	881a      	ldrh	r2, [r3, #0]
 80019b6:	88bb      	ldrh	r3, [r7, #4]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	803b      	strh	r3, [r7, #0]
		}

	tftSetAddrWindow(x, y, x+w-1, y+h-1);
 80019be:	88fb      	ldrh	r3, [r7, #6]
 80019c0:	b2d8      	uxtb	r0, r3
 80019c2:	88bb      	ldrh	r3, [r7, #4]
 80019c4:	b2d9      	uxtb	r1, r3
 80019c6:	88fb      	ldrh	r3, [r7, #6]
 80019c8:	b2da      	uxtb	r2, r3
 80019ca:	887b      	ldrh	r3, [r7, #2]
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	4413      	add	r3, r2
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	3b01      	subs	r3, #1
 80019d4:	b2dc      	uxtb	r4, r3
 80019d6:	88bb      	ldrh	r3, [r7, #4]
 80019d8:	b2da      	uxtb	r2, r3
 80019da:	883b      	ldrh	r3, [r7, #0]
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	4413      	add	r3, r2
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	3b01      	subs	r3, #1
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	4622      	mov	r2, r4
 80019e8:	f7ff ff0c 	bl	8001804 <tftSetAddrWindow>

	ST7735_DC1;
 80019ec:	2107      	movs	r1, #7
 80019ee:	4819      	ldr	r0, [pc, #100]	; (8001a54 <tftFillRect+0x108>)
 80019f0:	f002 f9c7 	bl	8003d82 <gpioSetPin>
	for(y=h; y>0; y--)
 80019f4:	883b      	ldrh	r3, [r7, #0]
 80019f6:	80bb      	strh	r3, [r7, #4]
 80019f8:	e01e      	b.n	8001a38 <tftFillRect+0xec>
	{
		for(x=w; x>0; x--)
 80019fa:	887b      	ldrh	r3, [r7, #2]
 80019fc:	80fb      	strh	r3, [r7, #6]
 80019fe:	e011      	b.n	8001a24 <tftFillRect+0xd8>
		{
			putpix(color);
 8001a00:	8b3b      	ldrh	r3, [r7, #24]
 8001a02:	0a1b      	lsrs	r3, r3, #8
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff fdc7 	bl	800159c <tftSPISenddata>
 8001a0e:	8b3b      	ldrh	r3, [r7, #24]
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff fdc2 	bl	800159c <tftSPISenddata>
		for(x=w; x>0; x--)
 8001a18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	80fb      	strh	r3, [r7, #6]
 8001a24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	dce9      	bgt.n	8001a00 <tftFillRect+0xb4>
	for(y=h; y>0; y--)
 8001a2c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a30:	b29b      	uxth	r3, r3
 8001a32:	3b01      	subs	r3, #1
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	80bb      	strh	r3, [r7, #4]
 8001a38:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	dcdc      	bgt.n	80019fa <tftFillRect+0xae>
 8001a40:	e000      	b.n	8001a44 <tftFillRect+0xf8>
		return;
 8001a42:	bf00      	nop
		}
	}
}
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd90      	pop	{r4, r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	20000000 	.word	0x20000000
 8001a50:	20000002 	.word	0x20000002
 8001a54:	40020800 	.word	0x40020800

08001a58 <tftDrawFastVLine>:
/*
 * draws vertical line
 * x an y are starting point
 * h is height
 */
void tftDrawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color) {
 8001a58:	b590      	push	{r4, r7, lr}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4604      	mov	r4, r0
 8001a60:	4608      	mov	r0, r1
 8001a62:	4611      	mov	r1, r2
 8001a64:	461a      	mov	r2, r3
 8001a66:	4623      	mov	r3, r4
 8001a68:	80fb      	strh	r3, [r7, #6]
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	80bb      	strh	r3, [r7, #4]
 8001a6e:	460b      	mov	r3, r1
 8001a70:	807b      	strh	r3, [r7, #2]
 8001a72:	4613      	mov	r3, r2
 8001a74:	803b      	strh	r3, [r7, #0]
	// Rudimentary clipping
	if((x >= width) || (y >= height)) return;
 8001a76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a7a:	4a24      	ldr	r2, [pc, #144]	; (8001b0c <tftDrawFastVLine+0xb4>)
 8001a7c:	8812      	ldrh	r2, [r2, #0]
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	da3f      	bge.n	8001b02 <tftDrawFastVLine+0xaa>
 8001a82:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a86:	4a22      	ldr	r2, [pc, #136]	; (8001b10 <tftDrawFastVLine+0xb8>)
 8001a88:	8812      	ldrh	r2, [r2, #0]
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	da39      	bge.n	8001b02 <tftDrawFastVLine+0xaa>
	if((y+h-1) >= height) h = height-y;
 8001a8e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001a92:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a96:	4413      	add	r3, r2
 8001a98:	4a1d      	ldr	r2, [pc, #116]	; (8001b10 <tftDrawFastVLine+0xb8>)
 8001a9a:	8812      	ldrh	r2, [r2, #0]
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	dd05      	ble.n	8001aac <tftDrawFastVLine+0x54>
 8001aa0:	4b1b      	ldr	r3, [pc, #108]	; (8001b10 <tftDrawFastVLine+0xb8>)
 8001aa2:	881a      	ldrh	r2, [r3, #0]
 8001aa4:	88bb      	ldrh	r3, [r7, #4]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	b29b      	uxth	r3, r3
 8001aaa:	807b      	strh	r3, [r7, #2]
	tftSetAddrWindow(x, y, x, y+h-1);
 8001aac:	88fb      	ldrh	r3, [r7, #6]
 8001aae:	b2d8      	uxtb	r0, r3
 8001ab0:	88bb      	ldrh	r3, [r7, #4]
 8001ab2:	b2d9      	uxtb	r1, r3
 8001ab4:	88fb      	ldrh	r3, [r7, #6]
 8001ab6:	b2dc      	uxtb	r4, r3
 8001ab8:	88bb      	ldrh	r3, [r7, #4]
 8001aba:	b2da      	uxtb	r2, r3
 8001abc:	887b      	ldrh	r3, [r7, #2]
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	4413      	add	r3, r2
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	3b01      	subs	r3, #1
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	4622      	mov	r2, r4
 8001aca:	f7ff fe9b 	bl	8001804 <tftSetAddrWindow>

	ST7735_DC1;
 8001ace:	2107      	movs	r1, #7
 8001ad0:	4810      	ldr	r0, [pc, #64]	; (8001b14 <tftDrawFastVLine+0xbc>)
 8001ad2:	f002 f956 	bl	8003d82 <gpioSetPin>
	while (h--) {
 8001ad6:	e00b      	b.n	8001af0 <tftDrawFastVLine+0x98>
		putpix(color);
 8001ad8:	883b      	ldrh	r3, [r7, #0]
 8001ada:	0a1b      	lsrs	r3, r3, #8
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff fd5b 	bl	800159c <tftSPISenddata>
 8001ae6:	883b      	ldrh	r3, [r7, #0]
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7ff fd56 	bl	800159c <tftSPISenddata>
	while (h--) {
 8001af0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001af4:	b29a      	uxth	r2, r3
 8001af6:	3a01      	subs	r2, #1
 8001af8:	b292      	uxth	r2, r2
 8001afa:	807a      	strh	r2, [r7, #2]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d1eb      	bne.n	8001ad8 <tftDrawFastVLine+0x80>
 8001b00:	e000      	b.n	8001b04 <tftDrawFastVLine+0xac>
	if((x >= width) || (y >= height)) return;
 8001b02:	bf00      	nop
	}
}
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd90      	pop	{r4, r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000000 	.word	0x20000000
 8001b10:	20000002 	.word	0x20000002
 8001b14:	40020800 	.word	0x40020800

08001b18 <tftSetFont>:

/* Function that sets the font
 * fonts are listed in DefaultFonts.h
*/
void tftSetFont(uint8_t* font)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
	cfont.font=font;
 8001b20:	4a0d      	ldr	r2, [pc, #52]	; (8001b58 <tftSetFont+0x40>)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6013      	str	r3, [r2, #0]
	cfont.x_size=font[0];
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	781a      	ldrb	r2, [r3, #0]
 8001b2a:	4b0b      	ldr	r3, [pc, #44]	; (8001b58 <tftSetFont+0x40>)
 8001b2c:	711a      	strb	r2, [r3, #4]
	cfont.y_size=font[1];
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	785a      	ldrb	r2, [r3, #1]
 8001b32:	4b09      	ldr	r3, [pc, #36]	; (8001b58 <tftSetFont+0x40>)
 8001b34:	715a      	strb	r2, [r3, #5]
	cfont.offset=font[2];
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	789a      	ldrb	r2, [r3, #2]
 8001b3a:	4b07      	ldr	r3, [pc, #28]	; (8001b58 <tftSetFont+0x40>)
 8001b3c:	719a      	strb	r2, [r3, #6]
	cfont.numchars=font[3];
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	3303      	adds	r3, #3
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	b29a      	uxth	r2, r3
 8001b46:	4b04      	ldr	r3, [pc, #16]	; (8001b58 <tftSetFont+0x40>)
 8001b48:	811a      	strh	r2, [r3, #8]
}
 8001b4a:	bf00      	nop
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	20000598 	.word	0x20000598

08001b5c <tftPrintChar>:
	_fg = FontColor;
	_bg = BackColor;
}

void tftPrintChar(uint8_t charval, int x, int y)
{
 8001b5c:	b590      	push	{r4, r7, lr}
 8001b5e:	b089      	sub	sp, #36	; 0x24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
 8001b68:	73fb      	strb	r3, [r7, #15]
	uint8_t i,ch,fz;
	uint16_t j;
	uint16_t temp;
	int zz;

	if(cfont.x_size < 8)
 8001b6a:	4b74      	ldr	r3, [pc, #464]	; (8001d3c <tftPrintChar+0x1e0>)
 8001b6c:	791b      	ldrb	r3, [r3, #4]
 8001b6e:	2b07      	cmp	r3, #7
 8001b70:	d803      	bhi.n	8001b7a <tftPrintChar+0x1e>
	{
		fz = cfont.x_size;
 8001b72:	4b72      	ldr	r3, [pc, #456]	; (8001d3c <tftPrintChar+0x1e0>)
 8001b74:	791b      	ldrb	r3, [r3, #4]
 8001b76:	77bb      	strb	r3, [r7, #30]
 8001b78:	e003      	b.n	8001b82 <tftPrintChar+0x26>
	}
	else
	{
		fz = cfont.x_size/8;
 8001b7a:	4b70      	ldr	r3, [pc, #448]	; (8001d3c <tftPrintChar+0x1e0>)
 8001b7c:	791b      	ldrb	r3, [r3, #4]
 8001b7e:	08db      	lsrs	r3, r3, #3
 8001b80:	77bb      	strb	r3, [r7, #30]
	}
	if (!_transparent)
 8001b82:	4b6f      	ldr	r3, [pc, #444]	; (8001d40 <tftPrintChar+0x1e4>)
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d15e      	bne.n	8001c48 <tftPrintChar+0xec>
	{
		tftSetAddrWindow(x,y,x+cfont.x_size-1,y+cfont.y_size-1);
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	b2d8      	uxtb	r0, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	b2d9      	uxtb	r1, r3
 8001b92:	4b6a      	ldr	r3, [pc, #424]	; (8001d3c <tftPrintChar+0x1e0>)
 8001b94:	791a      	ldrb	r2, [r3, #4]
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	4413      	add	r3, r2
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	b2dc      	uxtb	r4, r3
 8001ba2:	4b66      	ldr	r3, [pc, #408]	; (8001d3c <tftPrintChar+0x1e0>)
 8001ba4:	795a      	ldrb	r2, [r3, #5]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	4413      	add	r3, r2
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	4622      	mov	r2, r4
 8001bb4:	f7ff fe26 	bl	8001804 <tftSetAddrWindow>
		temp=((charval-cfont.offset)*((fz)*cfont.y_size))+4;
 8001bb8:	7bfb      	ldrb	r3, [r7, #15]
 8001bba:	4a60      	ldr	r2, [pc, #384]	; (8001d3c <tftPrintChar+0x1e0>)
 8001bbc:	7992      	ldrb	r2, [r2, #6]
 8001bbe:	1a9b      	subs	r3, r3, r2
 8001bc0:	b29a      	uxth	r2, r3
 8001bc2:	7fbb      	ldrb	r3, [r7, #30]
 8001bc4:	b299      	uxth	r1, r3
 8001bc6:	4b5d      	ldr	r3, [pc, #372]	; (8001d3c <tftPrintChar+0x1e0>)
 8001bc8:	795b      	ldrb	r3, [r3, #5]
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	fb11 f303 	smulbb	r3, r1, r3
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	fb12 f303 	smulbb	r3, r2, r3
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	3304      	adds	r3, #4
 8001bda:	837b      	strh	r3, [r7, #26]

		for(j=0;j<((fz)*cfont.y_size);j++)
 8001bdc:	2300      	movs	r3, #0
 8001bde:	83bb      	strh	r3, [r7, #28]
 8001be0:	e029      	b.n	8001c36 <tftPrintChar+0xda>
		{
			ch = cfont.font[temp];
 8001be2:	4b56      	ldr	r3, [pc, #344]	; (8001d3c <tftPrintChar+0x1e0>)
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	8b7b      	ldrh	r3, [r7, #26]
 8001be8:	4413      	add	r3, r2
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	74fb      	strb	r3, [r7, #19]

			for(i=0;i<8;i++)
 8001bee:	2300      	movs	r3, #0
 8001bf0:	77fb      	strb	r3, [r7, #31]
 8001bf2:	e017      	b.n	8001c24 <tftPrintChar+0xc8>
			{
				if((ch&(1<<(7-i)))!=0)
 8001bf4:	7cfa      	ldrb	r2, [r7, #19]
 8001bf6:	7ffb      	ldrb	r3, [r7, #31]
 8001bf8:	f1c3 0307 	rsb	r3, r3, #7
 8001bfc:	fa42 f303 	asr.w	r3, r2, r3
 8001c00:	f003 0301 	and.w	r3, r3, #1
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d005      	beq.n	8001c14 <tftPrintChar+0xb8>
				{
					tftPushColor(_fg);
 8001c08:	4b4e      	ldr	r3, [pc, #312]	; (8001d44 <tftPrintChar+0x1e8>)
 8001c0a:	881b      	ldrh	r3, [r3, #0]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff fe49 	bl	80018a4 <tftPushColor>
 8001c12:	e004      	b.n	8001c1e <tftPrintChar+0xc2>
				}
				else
				{
					tftPushColor(_bg);
 8001c14:	4b4c      	ldr	r3, [pc, #304]	; (8001d48 <tftPrintChar+0x1ec>)
 8001c16:	881b      	ldrh	r3, [r3, #0]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff fe43 	bl	80018a4 <tftPushColor>
			for(i=0;i<8;i++)
 8001c1e:	7ffb      	ldrb	r3, [r7, #31]
 8001c20:	3301      	adds	r3, #1
 8001c22:	77fb      	strb	r3, [r7, #31]
 8001c24:	7ffb      	ldrb	r3, [r7, #31]
 8001c26:	2b07      	cmp	r3, #7
 8001c28:	d9e4      	bls.n	8001bf4 <tftPrintChar+0x98>
				}
			}
			temp++;
 8001c2a:	8b7b      	ldrh	r3, [r7, #26]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	837b      	strh	r3, [r7, #26]
		for(j=0;j<((fz)*cfont.y_size);j++)
 8001c30:	8bbb      	ldrh	r3, [r7, #28]
 8001c32:	3301      	adds	r3, #1
 8001c34:	83bb      	strh	r3, [r7, #28]
 8001c36:	8bba      	ldrh	r2, [r7, #28]
 8001c38:	7fbb      	ldrb	r3, [r7, #30]
 8001c3a:	4940      	ldr	r1, [pc, #256]	; (8001d3c <tftPrintChar+0x1e0>)
 8001c3c:	7949      	ldrb	r1, [r1, #5]
 8001c3e:	fb01 f303 	mul.w	r3, r1, r3
 8001c42:	429a      	cmp	r2, r3
 8001c44:	dbcd      	blt.n	8001be2 <tftPrintChar+0x86>
				}
			}
			temp+=(fz);
		}
	}
}
 8001c46:	e075      	b.n	8001d34 <tftPrintChar+0x1d8>
		temp=((charval-cfont.offset)*((fz)*cfont.y_size))+4;
 8001c48:	7bfb      	ldrb	r3, [r7, #15]
 8001c4a:	4a3c      	ldr	r2, [pc, #240]	; (8001d3c <tftPrintChar+0x1e0>)
 8001c4c:	7992      	ldrb	r2, [r2, #6]
 8001c4e:	1a9b      	subs	r3, r3, r2
 8001c50:	b29a      	uxth	r2, r3
 8001c52:	7fbb      	ldrb	r3, [r7, #30]
 8001c54:	b299      	uxth	r1, r3
 8001c56:	4b39      	ldr	r3, [pc, #228]	; (8001d3c <tftPrintChar+0x1e0>)
 8001c58:	795b      	ldrb	r3, [r3, #5]
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	fb11 f303 	smulbb	r3, r1, r3
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	fb12 f303 	smulbb	r3, r2, r3
 8001c66:	b29b      	uxth	r3, r3
 8001c68:	3304      	adds	r3, #4
 8001c6a:	837b      	strh	r3, [r7, #26]
		for(j=0;j<cfont.y_size;j++)
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	83bb      	strh	r3, [r7, #28]
 8001c70:	e05a      	b.n	8001d28 <tftPrintChar+0x1cc>
			for (zz=0; zz<(fz); zz++)
 8001c72:	2300      	movs	r3, #0
 8001c74:	617b      	str	r3, [r7, #20]
 8001c76:	e04b      	b.n	8001d10 <tftPrintChar+0x1b4>
				ch = cfont.font[temp+zz];
 8001c78:	4b30      	ldr	r3, [pc, #192]	; (8001d3c <tftPrintChar+0x1e0>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	8b79      	ldrh	r1, [r7, #26]
 8001c7e:	697a      	ldr	r2, [r7, #20]
 8001c80:	440a      	add	r2, r1
 8001c82:	4413      	add	r3, r2
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	74fb      	strb	r3, [r7, #19]
				for(i=0;i<8;i++)
 8001c88:	2300      	movs	r3, #0
 8001c8a:	77fb      	strb	r3, [r7, #31]
 8001c8c:	e03a      	b.n	8001d04 <tftPrintChar+0x1a8>
					tftSetAddrWindow(x+i+(zz*8),y+j,x+i+(zz*8)+1,y+j+1);
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	b2da      	uxtb	r2, r3
 8001c92:	7ffb      	ldrb	r3, [r7, #31]
 8001c94:	4413      	add	r3, r2
 8001c96:	b2da      	uxtb	r2, r3
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	00db      	lsls	r3, r3, #3
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	4413      	add	r3, r2
 8001ca2:	b2d8      	uxtb	r0, r3
 8001ca4:	8bbb      	ldrh	r3, [r7, #28]
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	4413      	add	r3, r2
 8001cae:	b2d9      	uxtb	r1, r3
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	b2da      	uxtb	r2, r3
 8001cb4:	7ffb      	ldrb	r3, [r7, #31]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	b2da      	uxtb	r2, r3
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	00db      	lsls	r3, r3, #3
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	4413      	add	r3, r2
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	b2dc      	uxtb	r4, r3
 8001cca:	8bbb      	ldrh	r3, [r7, #28]
 8001ccc:	b2da      	uxtb	r2, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	4413      	add	r3, r2
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	4622      	mov	r2, r4
 8001cdc:	f7ff fd92 	bl	8001804 <tftSetAddrWindow>
					if((ch&(1<<(7-i)))!=0)
 8001ce0:	7cfa      	ldrb	r2, [r7, #19]
 8001ce2:	7ffb      	ldrb	r3, [r7, #31]
 8001ce4:	f1c3 0307 	rsb	r3, r3, #7
 8001ce8:	fa42 f303 	asr.w	r3, r2, r3
 8001cec:	f003 0301 	and.w	r3, r3, #1
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d004      	beq.n	8001cfe <tftPrintChar+0x1a2>
						tftPushColor(_fg);
 8001cf4:	4b13      	ldr	r3, [pc, #76]	; (8001d44 <tftPrintChar+0x1e8>)
 8001cf6:	881b      	ldrh	r3, [r3, #0]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7ff fdd3 	bl	80018a4 <tftPushColor>
				for(i=0;i<8;i++)
 8001cfe:	7ffb      	ldrb	r3, [r7, #31]
 8001d00:	3301      	adds	r3, #1
 8001d02:	77fb      	strb	r3, [r7, #31]
 8001d04:	7ffb      	ldrb	r3, [r7, #31]
 8001d06:	2b07      	cmp	r3, #7
 8001d08:	d9c1      	bls.n	8001c8e <tftPrintChar+0x132>
			for (zz=0; zz<(fz); zz++)
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	617b      	str	r3, [r7, #20]
 8001d10:	7fbb      	ldrb	r3, [r7, #30]
 8001d12:	697a      	ldr	r2, [r7, #20]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	dbaf      	blt.n	8001c78 <tftPrintChar+0x11c>
			temp+=(fz);
 8001d18:	7fbb      	ldrb	r3, [r7, #30]
 8001d1a:	b29a      	uxth	r2, r3
 8001d1c:	8b7b      	ldrh	r3, [r7, #26]
 8001d1e:	4413      	add	r3, r2
 8001d20:	837b      	strh	r3, [r7, #26]
		for(j=0;j<cfont.y_size;j++)
 8001d22:	8bbb      	ldrh	r3, [r7, #28]
 8001d24:	3301      	adds	r3, #1
 8001d26:	83bb      	strh	r3, [r7, #28]
 8001d28:	4b04      	ldr	r3, [pc, #16]	; (8001d3c <tftPrintChar+0x1e0>)
 8001d2a:	795b      	ldrb	r3, [r3, #5]
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	8bba      	ldrh	r2, [r7, #28]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d39e      	bcc.n	8001c72 <tftPrintChar+0x116>
}
 8001d34:	bf00      	nop
 8001d36:	3724      	adds	r7, #36	; 0x24
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd90      	pop	{r4, r7, pc}
 8001d3c:	20000598 	.word	0x20000598
 8001d40:	200005a4 	.word	0x200005a4
 8001d44:	20000008 	.word	0x20000008
 8001d48:	200005a6 	.word	0x200005a6
 8001d4c:	00000000 	.word	0x00000000

08001d50 <tftRotateChar>:
 * y is y position of character
 * pos is the position of that character in a text (number of preceding characters)
 * deg is the rotation angle in degree
*/
void tftRotateChar(uint8_t charval, int x, int y, int pos, int deg)
{
 8001d50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d54:	b08e      	sub	sp, #56	; 0x38
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	60b9      	str	r1, [r7, #8]
 8001d5a:	607a      	str	r2, [r7, #4]
 8001d5c:	603b      	str	r3, [r7, #0]
 8001d5e:	4603      	mov	r3, r0
 8001d60:	73fb      	strb	r3, [r7, #15]
	uint8_t i,j,ch,fz;
	uint16_t temp;
	int newx,newy;
	double radian = deg*0.0175;
 8001d62:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001d64:	f7fe fbe6 	bl	8000534 <__aeabi_i2d>
 8001d68:	a395      	add	r3, pc, #596	; (adr r3, 8001fc0 <tftRotateChar+0x270>)
 8001d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6e:	f7fe fc4b 	bl	8000608 <__aeabi_dmul>
 8001d72:	4602      	mov	r2, r0
 8001d74:	460b      	mov	r3, r1
 8001d76:	e9c7 2308 	strd	r2, r3, [r7, #32]
	int zz;

	if(cfont.x_size < 8)
 8001d7a:	4b8d      	ldr	r3, [pc, #564]	; (8001fb0 <tftRotateChar+0x260>)
 8001d7c:	791b      	ldrb	r3, [r3, #4]
 8001d7e:	2b07      	cmp	r3, #7
 8001d80:	d804      	bhi.n	8001d8c <tftRotateChar+0x3c>
	{
		fz = cfont.x_size;
 8001d82:	4b8b      	ldr	r3, [pc, #556]	; (8001fb0 <tftRotateChar+0x260>)
 8001d84:	791b      	ldrb	r3, [r3, #4]
 8001d86:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8001d8a:	e017      	b.n	8001dbc <tftRotateChar+0x6c>
	}
	else
	{
	fz = cfont.x_size/8;
 8001d8c:	4b88      	ldr	r3, [pc, #544]	; (8001fb0 <tftRotateChar+0x260>)
 8001d8e:	791b      	ldrb	r3, [r3, #4]
 8001d90:	08db      	lsrs	r3, r3, #3
 8001d92:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	temp=((charval-cfont.offset)*((fz)*cfont.y_size))+4;
 8001d96:	7bfb      	ldrb	r3, [r7, #15]
 8001d98:	4a85      	ldr	r2, [pc, #532]	; (8001fb0 <tftRotateChar+0x260>)
 8001d9a:	7992      	ldrb	r2, [r2, #6]
 8001d9c:	1a9b      	subs	r3, r3, r2
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001da4:	b299      	uxth	r1, r3
 8001da6:	4b82      	ldr	r3, [pc, #520]	; (8001fb0 <tftRotateChar+0x260>)
 8001da8:	795b      	ldrb	r3, [r3, #5]
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	fb11 f303 	smulbb	r3, r1, r3
 8001db0:	b29b      	uxth	r3, r3
 8001db2:	fb12 f303 	smulbb	r3, r2, r3
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	3304      	adds	r3, #4
 8001dba:	867b      	strh	r3, [r7, #50]	; 0x32
	}
	for(j=0; j<cfont.y_size; j++)
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001dc2:	e0e6      	b.n	8001f92 <tftRotateChar+0x242>
	{
		for (zz=0;zz<(fz);zz++)
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001dc8:	e0d2      	b.n	8001f70 <tftRotateChar+0x220>
		{
			ch = cfont.font[temp+zz];
 8001dca:	4b79      	ldr	r3, [pc, #484]	; (8001fb0 <tftRotateChar+0x260>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	8e79      	ldrh	r1, [r7, #50]	; 0x32
 8001dd0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dd2:	440a      	add	r2, r1
 8001dd4:	4413      	add	r3, r2
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	77fb      	strb	r3, [r7, #31]

			for(i=0;i<8;i++)
 8001dda:	2300      	movs	r3, #0
 8001ddc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001de0:	e0be      	b.n	8001f60 <tftRotateChar+0x210>
			{
				newx=x+(((i+(zz*8)+(pos*cfont.x_size))*cos(radian))-((j)*sin(radian)));
 8001de2:	68b8      	ldr	r0, [r7, #8]
 8001de4:	f7fe fba6 	bl	8000534 <__aeabi_i2d>
 8001de8:	4604      	mov	r4, r0
 8001dea:	460d      	mov	r5, r1
 8001dec:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001df2:	00db      	lsls	r3, r3, #3
 8001df4:	441a      	add	r2, r3
 8001df6:	4b6e      	ldr	r3, [pc, #440]	; (8001fb0 <tftRotateChar+0x260>)
 8001df8:	791b      	ldrb	r3, [r3, #4]
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	fb01 f303 	mul.w	r3, r1, r3
 8001e02:	4413      	add	r3, r2
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7fe fb95 	bl	8000534 <__aeabi_i2d>
 8001e0a:	4680      	mov	r8, r0
 8001e0c:	4689      	mov	r9, r1
 8001e0e:	ed97 0b08 	vldr	d0, [r7, #32]
 8001e12:	f005 ff35 	bl	8007c80 <cos>
 8001e16:	ec53 2b10 	vmov	r2, r3, d0
 8001e1a:	4640      	mov	r0, r8
 8001e1c:	4649      	mov	r1, r9
 8001e1e:	f7fe fbf3 	bl	8000608 <__aeabi_dmul>
 8001e22:	4602      	mov	r2, r0
 8001e24:	460b      	mov	r3, r1
 8001e26:	4692      	mov	sl, r2
 8001e28:	469b      	mov	fp, r3
 8001e2a:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe fb80 	bl	8000534 <__aeabi_i2d>
 8001e34:	4680      	mov	r8, r0
 8001e36:	4689      	mov	r9, r1
 8001e38:	ed97 0b08 	vldr	d0, [r7, #32]
 8001e3c:	f005 ff74 	bl	8007d28 <sin>
 8001e40:	ec53 2b10 	vmov	r2, r3, d0
 8001e44:	4640      	mov	r0, r8
 8001e46:	4649      	mov	r1, r9
 8001e48:	f7fe fbde 	bl	8000608 <__aeabi_dmul>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	4650      	mov	r0, sl
 8001e52:	4659      	mov	r1, fp
 8001e54:	f7fe fa20 	bl	8000298 <__aeabi_dsub>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	4620      	mov	r0, r4
 8001e5e:	4629      	mov	r1, r5
 8001e60:	f7fe fa1c 	bl	800029c <__adddf3>
 8001e64:	4602      	mov	r2, r0
 8001e66:	460b      	mov	r3, r1
 8001e68:	4610      	mov	r0, r2
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	f7fe fe7c 	bl	8000b68 <__aeabi_d2iz>
 8001e70:	4603      	mov	r3, r0
 8001e72:	61bb      	str	r3, [r7, #24]
				newy=y+(((j)*cos(radian))+((i+(zz*8)+(pos*cfont.x_size))*sin(radian)));
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f7fe fb5d 	bl	8000534 <__aeabi_i2d>
 8001e7a:	4604      	mov	r4, r0
 8001e7c:	460d      	mov	r5, r1
 8001e7e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7fe fb56 	bl	8000534 <__aeabi_i2d>
 8001e88:	4680      	mov	r8, r0
 8001e8a:	4689      	mov	r9, r1
 8001e8c:	ed97 0b08 	vldr	d0, [r7, #32]
 8001e90:	f005 fef6 	bl	8007c80 <cos>
 8001e94:	ec53 2b10 	vmov	r2, r3, d0
 8001e98:	4640      	mov	r0, r8
 8001e9a:	4649      	mov	r1, r9
 8001e9c:	f7fe fbb4 	bl	8000608 <__aeabi_dmul>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	4692      	mov	sl, r2
 8001ea6:	469b      	mov	fp, r3
 8001ea8:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001eac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eae:	00db      	lsls	r3, r3, #3
 8001eb0:	441a      	add	r2, r3
 8001eb2:	4b3f      	ldr	r3, [pc, #252]	; (8001fb0 <tftRotateChar+0x260>)
 8001eb4:	791b      	ldrb	r3, [r3, #4]
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	fb01 f303 	mul.w	r3, r1, r3
 8001ebe:	4413      	add	r3, r2
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7fe fb37 	bl	8000534 <__aeabi_i2d>
 8001ec6:	4680      	mov	r8, r0
 8001ec8:	4689      	mov	r9, r1
 8001eca:	ed97 0b08 	vldr	d0, [r7, #32]
 8001ece:	f005 ff2b 	bl	8007d28 <sin>
 8001ed2:	ec53 2b10 	vmov	r2, r3, d0
 8001ed6:	4640      	mov	r0, r8
 8001ed8:	4649      	mov	r1, r9
 8001eda:	f7fe fb95 	bl	8000608 <__aeabi_dmul>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	4650      	mov	r0, sl
 8001ee4:	4659      	mov	r1, fp
 8001ee6:	f7fe f9d9 	bl	800029c <__adddf3>
 8001eea:	4602      	mov	r2, r0
 8001eec:	460b      	mov	r3, r1
 8001eee:	4620      	mov	r0, r4
 8001ef0:	4629      	mov	r1, r5
 8001ef2:	f7fe f9d3 	bl	800029c <__adddf3>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	460b      	mov	r3, r1
 8001efa:	4610      	mov	r0, r2
 8001efc:	4619      	mov	r1, r3
 8001efe:	f7fe fe33 	bl	8000b68 <__aeabi_d2iz>
 8001f02:	4603      	mov	r3, r0
 8001f04:	617b      	str	r3, [r7, #20]

				tftSetAddrWindow(newx,newy,newx+1,newy+1);
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	b2d8      	uxtb	r0, r3
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	b2d9      	uxtb	r1, r3
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	3301      	adds	r3, #1
 8001f14:	b2da      	uxtb	r2, r3
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	f7ff fc71 	bl	8001804 <tftSetAddrWindow>

				if((ch&(1<<(7-i)))!=0)
 8001f22:	7ffa      	ldrb	r2, [r7, #31]
 8001f24:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001f28:	f1c3 0307 	rsb	r3, r3, #7
 8001f2c:	fa42 f303 	asr.w	r3, r2, r3
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d005      	beq.n	8001f44 <tftRotateChar+0x1f4>
				{
					tftPushColor(_fg);
 8001f38:	4b1e      	ldr	r3, [pc, #120]	; (8001fb4 <tftRotateChar+0x264>)
 8001f3a:	881b      	ldrh	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff fcb1 	bl	80018a4 <tftPushColor>
 8001f42:	e008      	b.n	8001f56 <tftRotateChar+0x206>
				}
				else
				{
					if (!_transparent)
 8001f44:	4b1c      	ldr	r3, [pc, #112]	; (8001fb8 <tftRotateChar+0x268>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d104      	bne.n	8001f56 <tftRotateChar+0x206>
					{
						tftPushColor(_bg);
 8001f4c:	4b1b      	ldr	r3, [pc, #108]	; (8001fbc <tftRotateChar+0x26c>)
 8001f4e:	881b      	ldrh	r3, [r3, #0]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7ff fca7 	bl	80018a4 <tftPushColor>
			for(i=0;i<8;i++)
 8001f56:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001f60:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001f64:	2b07      	cmp	r3, #7
 8001f66:	f67f af3c 	bls.w	8001de2 <tftRotateChar+0x92>
		for (zz=0;zz<(fz);zz++)
 8001f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f70:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001f74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f76:	429a      	cmp	r2, r3
 8001f78:	f6ff af27 	blt.w	8001dca <tftRotateChar+0x7a>
					}
				}
			}
		}
		temp+=(fz);
 8001f7c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001f84:	4413      	add	r3, r2
 8001f86:	867b      	strh	r3, [r7, #50]	; 0x32
	for(j=0; j<cfont.y_size; j++)
 8001f88:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001f92:	4b07      	ldr	r3, [pc, #28]	; (8001fb0 <tftRotateChar+0x260>)
 8001f94:	795b      	ldrb	r3, [r3, #5]
 8001f96:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	f4ff af12 	bcc.w	8001dc4 <tftRotateChar+0x74>
	}
}
 8001fa0:	bf00      	nop
 8001fa2:	bf00      	nop
 8001fa4:	3738      	adds	r7, #56	; 0x38
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fac:	f3af 8000 	nop.w
 8001fb0:	20000598 	.word	0x20000598
 8001fb4:	20000008 	.word	0x20000008
 8001fb8:	200005a4 	.word	0x200005a4
 8001fbc:	200005a6 	.word	0x200005a6
 8001fc0:	1eb851ec 	.word	0x1eb851ec
 8001fc4:	3f91eb85 	.word	0x3f91eb85

08001fc8 <tftPrint>:
 * x is x-coordinate in pixels
 * y is y-coordinate in pixels
 * deg is angle of rotation in degree
*/
void tftPrint(char *st, int x, int y, int deg)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08c      	sub	sp, #48	; 0x30
 8001fcc:	af02      	add	r7, sp, #8
 8001fce:	60f8      	str	r0, [r7, #12]
 8001fd0:	60b9      	str	r1, [r7, #8]
 8001fd2:	607a      	str	r2, [r7, #4]
 8001fd4:	603b      	str	r3, [r7, #0]
	int stl, i;
	int lettercount = 0;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	623b      	str	r3, [r7, #32]
	int xvalue = x;
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	61fb      	str	r3, [r7, #28]
	int yvalue = y;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	61bb      	str	r3, [r7, #24]


	stl = strlen(st);
 8001fe2:	68f8      	ldr	r0, [r7, #12]
 8001fe4:	f7fe f8fc 	bl	80001e0 <strlen>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	617b      	str	r3, [r7, #20]

	if (x==RIGHT)
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	f113 0f02 	cmn.w	r3, #2
 8001ff2:	d10a      	bne.n	800200a <tftPrint+0x42>
	{
		x=(width+1)-(stl*cfont.x_size);
 8001ff4:	4b3e      	ldr	r3, [pc, #248]	; (80020f0 <tftPrint+0x128>)
 8001ff6:	881b      	ldrh	r3, [r3, #0]
 8001ff8:	1c5a      	adds	r2, r3, #1
 8001ffa:	4b3e      	ldr	r3, [pc, #248]	; (80020f4 <tftPrint+0x12c>)
 8001ffc:	791b      	ldrb	r3, [r3, #4]
 8001ffe:	4619      	mov	r1, r3
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	fb01 f303 	mul.w	r3, r1, r3
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	60bb      	str	r3, [r7, #8]
	}
	if (x==CENTER)
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002010:	d10d      	bne.n	800202e <tftPrint+0x66>
	{
		x=((height+1)-(stl*cfont.x_size))/2;
 8002012:	4b39      	ldr	r3, [pc, #228]	; (80020f8 <tftPrint+0x130>)
 8002014:	881b      	ldrh	r3, [r3, #0]
 8002016:	1c5a      	adds	r2, r3, #1
 8002018:	4b36      	ldr	r3, [pc, #216]	; (80020f4 <tftPrint+0x12c>)
 800201a:	791b      	ldrb	r3, [r3, #4]
 800201c:	4619      	mov	r1, r3
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	fb01 f303 	mul.w	r3, r1, r3
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	0fda      	lsrs	r2, r3, #31
 8002028:	4413      	add	r3, r2
 800202a:	105b      	asrs	r3, r3, #1
 800202c:	60bb      	str	r3, [r7, #8]
	}
	for (i=0;i<stl;i++) // write each character of string onto screen
 800202e:	2300      	movs	r3, #0
 8002030:	627b      	str	r3, [r7, #36]	; 0x24
 8002032:	e053      	b.n	80020dc <tftPrint+0x114>
	{
		lettercount++;
 8002034:	6a3b      	ldr	r3, [r7, #32]
 8002036:	3301      	adds	r3, #1
 8002038:	623b      	str	r3, [r7, #32]

		// check wheter char shall be rotated
		if (deg==0)
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d112      	bne.n	8002066 <tftPrint+0x9e>
		{
			tftPrintChar(*st++,xvalue, y);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	1c5a      	adds	r2, r3, #1
 8002044:	60fa      	str	r2, [r7, #12]
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	69f9      	ldr	r1, [r7, #28]
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff fd85 	bl	8001b5c <tftPrintChar>
			xvalue=x+(lettercount*(cfont.x_size)); // go to next letter position in x direction
 8002052:	4b28      	ldr	r3, [pc, #160]	; (80020f4 <tftPrint+0x12c>)
 8002054:	791b      	ldrb	r3, [r3, #4]
 8002056:	461a      	mov	r2, r3
 8002058:	6a3b      	ldr	r3, [r7, #32]
 800205a:	fb02 f303 	mul.w	r3, r2, r3
 800205e:	68ba      	ldr	r2, [r7, #8]
 8002060:	4413      	add	r3, r2
 8002062:	61fb      	str	r3, [r7, #28]
 8002064:	e00a      	b.n	800207c <tftPrint+0xb4>
		}
		else
		{
			tftRotateChar(*st++, x, y, i, deg);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	1c5a      	adds	r2, r3, #1
 800206a:	60fa      	str	r2, [r7, #12]
 800206c:	7818      	ldrb	r0, [r3, #0]
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	9300      	str	r3, [sp, #0]
 8002072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	68b9      	ldr	r1, [r7, #8]
 8002078:	f7ff fe6a 	bl	8001d50 <tftRotateChar>
		}
		if(lettercount>((tftGetWidth()/cfont.x_size)-1)) //check if max letters in one line is reached
 800207c:	f000 f8c4 	bl	8002208 <tftGetWidth>
 8002080:	4603      	mov	r3, r0
 8002082:	461a      	mov	r2, r3
 8002084:	4b1b      	ldr	r3, [pc, #108]	; (80020f4 <tftPrint+0x12c>)
 8002086:	791b      	ldrb	r3, [r3, #4]
 8002088:	fbb2 f3f3 	udiv	r3, r2, r3
 800208c:	b2db      	uxtb	r3, r3
 800208e:	461a      	mov	r2, r3
 8002090:	6a3b      	ldr	r3, [r7, #32]
 8002092:	4293      	cmp	r3, r2
 8002094:	db1f      	blt.n	80020d6 <tftPrint+0x10e>
		{
			xvalue=0; //if so set x to zero
 8002096:	2300      	movs	r3, #0
 8002098:	61fb      	str	r3, [r7, #28]
			lettercount=0;
 800209a:	2300      	movs	r3, #0
 800209c:	623b      	str	r3, [r7, #32]
			yvalue=y+cfont.y_size;
 800209e:	4b15      	ldr	r3, [pc, #84]	; (80020f4 <tftPrint+0x12c>)
 80020a0:	795b      	ldrb	r3, [r3, #5]
 80020a2:	461a      	mov	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4413      	add	r3, r2
 80020a8:	61bb      	str	r3, [r7, #24]

			if(yvalue>(tftGetHeight()-cfont.y_size)) // check if max letters on screen is reached
 80020aa:	f000 f8b9 	bl	8002220 <tftGetHeight>
 80020ae:	4603      	mov	r3, r0
 80020b0:	461a      	mov	r2, r3
 80020b2:	4b10      	ldr	r3, [pc, #64]	; (80020f4 <tftPrint+0x12c>)
 80020b4:	795b      	ldrb	r3, [r3, #5]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	69ba      	ldr	r2, [r7, #24]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	dd09      	ble.n	80020d2 <tftPrint+0x10a>
			{
				delayms(2000); // if so wait for 2s
 80020be:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80020c2:	f7ff fa5d 	bl	8001580 <delayms>
				tftFillScreen(tft_BLACK); // clear screen
 80020c6:	2000      	movs	r0, #0
 80020c8:	f000 f834 	bl	8002134 <tftFillScreen>
				y=0; // start at top left of new Page
 80020cc:	2300      	movs	r3, #0
 80020ce:	607b      	str	r3, [r7, #4]
 80020d0:	e001      	b.n	80020d6 <tftPrint+0x10e>
			}
			else
			{
				y=yvalue; // else got to next line
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	607b      	str	r3, [r7, #4]
	for (i=0;i<stl;i++) // write each character of string onto screen
 80020d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d8:	3301      	adds	r3, #1
 80020da:	627b      	str	r3, [r7, #36]	; 0x24
 80020dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	dba7      	blt.n	8002034 <tftPrint+0x6c>
			}

		}

	}
}
 80020e4:	bf00      	nop
 80020e6:	bf00      	nop
 80020e8:	3728      	adds	r7, #40	; 0x28
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000000 	.word	0x20000000
 80020f4:	20000598 	.word	0x20000598
 80020f8:	20000002 	.word	0x20000002

080020fc <tftPrintColor>:
void tftPrintColor(char *st, int x, int y, uint16_t FontColor)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
 8002108:	807b      	strh	r3, [r7, #2]
	uint16_t _fg_old = _fg;
 800210a:	4b09      	ldr	r3, [pc, #36]	; (8002130 <tftPrintColor+0x34>)
 800210c:	881b      	ldrh	r3, [r3, #0]
 800210e:	82fb      	strh	r3, [r7, #22]
	_fg = FontColor;
 8002110:	4a07      	ldr	r2, [pc, #28]	; (8002130 <tftPrintColor+0x34>)
 8002112:	887b      	ldrh	r3, [r7, #2]
 8002114:	8013      	strh	r3, [r2, #0]
	tftPrint(st, x, y, 0);
 8002116:	2300      	movs	r3, #0
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	68b9      	ldr	r1, [r7, #8]
 800211c:	68f8      	ldr	r0, [r7, #12]
 800211e:	f7ff ff53 	bl	8001fc8 <tftPrint>
	_fg = _fg_old;
 8002122:	4a03      	ldr	r2, [pc, #12]	; (8002130 <tftPrintColor+0x34>)
 8002124:	8afb      	ldrh	r3, [r7, #22]
 8002126:	8013      	strh	r3, [r2, #0]
}
 8002128:	bf00      	nop
 800212a:	3718      	adds	r7, #24
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	20000008 	.word	0x20000008

08002134 <tftFillScreen>:
*********************************************************************/


// Function that fills screen with one color
void tftFillScreen(uint16_t color)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af02      	add	r7, sp, #8
 800213a:	4603      	mov	r3, r0
 800213c:	80fb      	strh	r3, [r7, #6]
	tftFillRect(0, 0,width,height, color);
 800213e:	4b08      	ldr	r3, [pc, #32]	; (8002160 <tftFillScreen+0x2c>)
 8002140:	881b      	ldrh	r3, [r3, #0]
 8002142:	b21a      	sxth	r2, r3
 8002144:	4b07      	ldr	r3, [pc, #28]	; (8002164 <tftFillScreen+0x30>)
 8002146:	881b      	ldrh	r3, [r3, #0]
 8002148:	b219      	sxth	r1, r3
 800214a:	88fb      	ldrh	r3, [r7, #6]
 800214c:	9300      	str	r3, [sp, #0]
 800214e:	460b      	mov	r3, r1
 8002150:	2100      	movs	r1, #0
 8002152:	2000      	movs	r0, #0
 8002154:	f7ff fbfa 	bl	800194c <tftFillRect>
}
 8002158:	bf00      	nop
 800215a:	3708      	adds	r7, #8
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	20000000 	.word	0x20000000
 8002164:	20000002 	.word	0x20000002

08002168 <tftSetRotation>:
 * POTRAIT: x_max=128px y_max=160px
 * LANDSCAPE: x_max=160px y_max=128px
 * choose Between: PORTRAIT; POTRAIT_FLIP; LANDSCAPE; LANDSCAPE_FLIP
 */
void tftSetRotation(uint8_t m)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	4603      	mov	r3, r0
 8002170:	71fb      	strb	r3, [r7, #7]
	uint8_t rotation = m % 4; // can't be higher than 3
 8002172:	79fb      	ldrb	r3, [r7, #7]
 8002174:	f003 0303 	and.w	r3, r3, #3
 8002178:	73fb      	strb	r3, [r7, #15]
	tftSendCmd(ST7735_MADCTL);
 800217a:	2036      	movs	r0, #54	; 0x36
 800217c:	f7ff fa22 	bl	80015c4 <tftSendCmd>

	switch (rotation)
 8002180:	7bfb      	ldrb	r3, [r7, #15]
 8002182:	2b03      	cmp	r3, #3
 8002184:	d836      	bhi.n	80021f4 <tftSetRotation+0x8c>
 8002186:	a201      	add	r2, pc, #4	; (adr r2, 800218c <tftSetRotation+0x24>)
 8002188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800218c:	0800219d 	.word	0x0800219d
 8002190:	080021b1 	.word	0x080021b1
 8002194:	080021c5 	.word	0x080021c5
 8002198:	080021d9 	.word	0x080021d9
	{
		case PORTRAIT:
		{
		tftSendData(MADCTL_MX | MADCTL_MY | MADCTL_RGB);
 800219c:	20c0      	movs	r0, #192	; 0xc0
 800219e:	f7ff fa25 	bl	80015ec <tftSendData>
		width  = ST7735_TFTWIDTH;
 80021a2:	4b16      	ldr	r3, [pc, #88]	; (80021fc <tftSetRotation+0x94>)
 80021a4:	2280      	movs	r2, #128	; 0x80
 80021a6:	801a      	strh	r2, [r3, #0]
		height = ST7735_TFTHEIGHT;
 80021a8:	4b15      	ldr	r3, [pc, #84]	; (8002200 <tftSetRotation+0x98>)
 80021aa:	22a0      	movs	r2, #160	; 0xa0
 80021ac:	801a      	strh	r2, [r3, #0]
		break;
 80021ae:	e01d      	b.n	80021ec <tftSetRotation+0x84>
		}
	   case LANDSCAPE:
	   {
		   tftSendData(MADCTL_MY | MADCTL_MV | MADCTL_RGB);
 80021b0:	20a0      	movs	r0, #160	; 0xa0
 80021b2:	f7ff fa1b 	bl	80015ec <tftSendData>
		   width  = ST7735_TFTHEIGHT;
 80021b6:	4b11      	ldr	r3, [pc, #68]	; (80021fc <tftSetRotation+0x94>)
 80021b8:	22a0      	movs	r2, #160	; 0xa0
 80021ba:	801a      	strh	r2, [r3, #0]
		   height = ST7735_TFTWIDTH;
 80021bc:	4b10      	ldr	r3, [pc, #64]	; (8002200 <tftSetRotation+0x98>)
 80021be:	2280      	movs	r2, #128	; 0x80
 80021c0:	801a      	strh	r2, [r3, #0]
		   break;
 80021c2:	e013      	b.n	80021ec <tftSetRotation+0x84>
	   }
	   case PORTRAIT_FLIP:
	   {
		   tftSendData(MADCTL_RGB);
 80021c4:	2000      	movs	r0, #0
 80021c6:	f7ff fa11 	bl	80015ec <tftSendData>
		   width  = ST7735_TFTWIDTH;
 80021ca:	4b0c      	ldr	r3, [pc, #48]	; (80021fc <tftSetRotation+0x94>)
 80021cc:	2280      	movs	r2, #128	; 0x80
 80021ce:	801a      	strh	r2, [r3, #0]
		   height = ST7735_TFTHEIGHT;
 80021d0:	4b0b      	ldr	r3, [pc, #44]	; (8002200 <tftSetRotation+0x98>)
 80021d2:	22a0      	movs	r2, #160	; 0xa0
 80021d4:	801a      	strh	r2, [r3, #0]
		   break;
 80021d6:	e009      	b.n	80021ec <tftSetRotation+0x84>
	   }
	   case LANDSCAPE_FLIP:
	   {
		   tftSendData(MADCTL_MX | MADCTL_MV | MADCTL_RGB);
 80021d8:	2060      	movs	r0, #96	; 0x60
 80021da:	f7ff fa07 	bl	80015ec <tftSendData>
		   width  = ST7735_TFTHEIGHT;
 80021de:	4b07      	ldr	r3, [pc, #28]	; (80021fc <tftSetRotation+0x94>)
 80021e0:	22a0      	movs	r2, #160	; 0xa0
 80021e2:	801a      	strh	r2, [r3, #0]
		   height = ST7735_TFTWIDTH;
 80021e4:	4b06      	ldr	r3, [pc, #24]	; (8002200 <tftSetRotation+0x98>)
 80021e6:	2280      	movs	r2, #128	; 0x80
 80021e8:	801a      	strh	r2, [r3, #0]
		   break;
 80021ea:	bf00      	nop
	   {
		   return;
	   }
	}

	orientation = m;
 80021ec:	4a05      	ldr	r2, [pc, #20]	; (8002204 <tftSetRotation+0x9c>)
 80021ee:	79fb      	ldrb	r3, [r7, #7]
 80021f0:	7013      	strb	r3, [r2, #0]
 80021f2:	e000      	b.n	80021f6 <tftSetRotation+0x8e>
		   return;
 80021f4:	bf00      	nop
}
 80021f6:	3710      	adds	r7, #16
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	20000000 	.word	0x20000000
 8002200:	20000002 	.word	0x20000002
 8002204:	20000594 	.word	0x20000594

08002208 <tftGetWidth>:
	tftSendCmd(ST7735_DISPON);
}


uint8_t tftGetWidth()
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
	return(width); // width depends on Rotation Mode
 800220c:	4b03      	ldr	r3, [pc, #12]	; (800221c <tftGetWidth+0x14>)
 800220e:	881b      	ldrh	r3, [r3, #0]
 8002210:	b2db      	uxtb	r3, r3
}
 8002212:	4618      	mov	r0, r3
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr
 800221c:	20000000 	.word	0x20000000

08002220 <tftGetHeight>:


uint8_t tftGetHeight()
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
	return(height); // height depends on Rotation Mode
 8002224:	4b03      	ldr	r3, [pc, #12]	; (8002234 <tftGetHeight+0x14>)
 8002226:	881b      	ldrh	r3, [r3, #0]
 8002228:	b2db      	uxtb	r3, r3
}
 800222a:	4618      	mov	r0, r3
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr
 8002234:	20000002 	.word	0x20000002

08002238 <setI2CBus>:
 * set the i2c bus of the stepper inside the struct
 * @param Stepper_t* stepper - the instance of the stepper
 * @param I2C_TypeDef i2c - the i2c bus the stepper is connected to
 */
void setI2CBus(Stepper_t* stepper, I2C_TypeDef* i2c)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
	stepper->i2cBus.i2c = i2c;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	683a      	ldr	r2, [r7, #0]
 8002246:	601a      	str	r2, [r3, #0]
}
 8002248:	bf00      	nop
 800224a:	370c      	adds	r7, #12
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <getI2CBus>:
 * get the i2c bus of the stepper
 * @param Stepper_t* stepper - the instance of the stepper
 * @returns I2C_TypeDef - the i2c bus the stepper is connected to
 */
I2C_TypeDef* getI2CBus(Stepper_t* stepper)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
	return stepper->i2cBus.i2c;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
}
 8002260:	4618      	mov	r0, r3
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <setI2CAddress>:
 * set the i2c address of the stepper inside the struct
 * @param Stepper_t* stepper - the instance of the stepper
 * @param uint8_t addr - the i2c address of the stepper
 */
void setI2CAddress(Stepper_t* stepper, uint8_t addr)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	460b      	mov	r3, r1
 8002276:	70fb      	strb	r3, [r7, #3]
	stepper->i2cAddress.value = addr;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	78fa      	ldrb	r2, [r7, #3]
 800227c:	751a      	strb	r2, [r3, #20]
}
 800227e:	bf00      	nop
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <getI2CAddress>:
 * get the i2c address of the stepper
 * @param Stepper_t* stepper - the instance of the stepper
 * @returns uint8_t - the i2c address of the stepper
 */
uint8_t getI2CAddress(Stepper_t* stepper)
{
 800228a:	b480      	push	{r7}
 800228c:	b083      	sub	sp, #12
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
	return stepper->i2cAddress.value;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	7d1b      	ldrb	r3, [r3, #20]
}
 8002296:	4618      	mov	r0, r3
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr

080022a2 <getFullStatus1>:
 * read the data of the first system register of the stepper
 * @param Stepper_t* stepper - the stepper to read the data from
 * @returns void
 */
void getFullStatus1(Stepper_t* stepper, uint8_t readArray[8])
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b084      	sub	sp, #16
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
 80022aa:	6039      	str	r1, [r7, #0]
	I2C_TypeDef   *i2c;
	uint8_t addr;
	i2c = stepper->i2cBus.i2c;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	60fb      	str	r3, [r7, #12]
	addr = stepper->i2cAddress.value;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	7d1b      	ldrb	r3, [r3, #20]
 80022b6:	72fb      	strb	r3, [r7, #11]
	uint8_t befehl = (uint8_t) 0x81; // 0x81 is the command to get the FullStatus1
 80022b8:	2381      	movs	r3, #129	; 0x81
 80022ba:	72bb      	strb	r3, [r7, #10]
	i2cBurstWrite(i2c, addr, &befehl, 1);
 80022bc:	f107 020a 	add.w	r2, r7, #10
 80022c0:	7af9      	ldrb	r1, [r7, #11]
 80022c2:	2301      	movs	r3, #1
 80022c4:	68f8      	ldr	r0, [r7, #12]
 80022c6:	f002 f85d 	bl	8004384 <i2cBurstWrite>
	//for(int i = 0; i<10000; i++){;}		// small delay
	i2cBurstRead(i2c, addr, readArray, 8);
 80022ca:	7af9      	ldrb	r1, [r7, #11]
 80022cc:	2308      	movs	r3, #8
 80022ce:	683a      	ldr	r2, [r7, #0]
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f002 f8b4 	bl	800443e <i2cBurstRead>
}
 80022d6:	bf00      	nop
 80022d8:	3710      	adds	r7, #16
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}

080022de <getFullStatus2>:
 * read the data of the second system register of the stepper
 * @param Stepper_t* stepper - the stepper to read the data from
 * @returns void
 */
void getFullStatus2(Stepper_t* stepper, uint8_t readArray[8])
{ // abspeichern als einzelne parameter im struct
 80022de:	b580      	push	{r7, lr}
 80022e0:	b084      	sub	sp, #16
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
 80022e6:	6039      	str	r1, [r7, #0]
	uint8_t befehl = (uint8_t) 0xFC; // 0xFc is the command to get the FullStatus2
 80022e8:	23fc      	movs	r3, #252	; 0xfc
 80022ea:	72bb      	strb	r3, [r7, #10]
	I2C_TypeDef   *i2c;
	uint8_t addr;
	i2c = stepper->i2cBus.i2c;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	60fb      	str	r3, [r7, #12]
	addr = stepper->i2cAddress.value;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	7d1b      	ldrb	r3, [r3, #20]
 80022f6:	72fb      	strb	r3, [r7, #11]
	i2cBurstWrite(i2c, addr, &befehl, 1);
 80022f8:	f107 020a 	add.w	r2, r7, #10
 80022fc:	7af9      	ldrb	r1, [r7, #11]
 80022fe:	2301      	movs	r3, #1
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f002 f83f 	bl	8004384 <i2cBurstWrite>
	i2cBurstRead(i2c, addr, readArray, 8);
 8002306:	7af9      	ldrb	r1, [r7, #11]
 8002308:	2308      	movs	r3, #8
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	68f8      	ldr	r0, [r7, #12]
 800230e:	f002 f896 	bl	800443e <i2cBurstRead>
}
 8002312:	bf00      	nop
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <setMotorParam>:
 * @param uint8_t addr - 8bit Address of the stepper
 * @param uint8_t rotdir - `TRUE` / `FALSE`
 * @returns void
 */
void setMotorParam(Stepper_t* stepper)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b088      	sub	sp, #32
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
	I2C_TypeDef   *i2c;
	uint8_t Addr = stepper->i2cAddress.value;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	7d1b      	ldrb	r3, [r3, #20]
 8002326:	77fb      	strb	r3, [r7, #31]
	i2c = stepper->i2cBus.i2c;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	61bb      	str	r3, [r7, #24]
	uint8_t befehl = (uint8_t) 0x89;
 800232e:	2389      	movs	r3, #137	; 0x89
 8002330:	75fb      	strb	r3, [r7, #23]
	uint8_t data[8];

	data[0] = befehl;
 8002332:	7dfb      	ldrb	r3, [r7, #23]
 8002334:	733b      	strb	r3, [r7, #12]
	data[1] = 0xFF;
 8002336:	23ff      	movs	r3, #255	; 0xff
 8002338:	737b      	strb	r3, [r7, #13]
	data[2] = 0xFF;
 800233a:	23ff      	movs	r3, #255	; 0xff
 800233c:	73bb      	strb	r3, [r7, #14]
	data[3] = (stepper->iRun.value << 4) | (stepper->iHold.value);		// uint8_t xxxx|yyyy x=iRun y=iHold
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002344:	011b      	lsls	r3, r3, #4
 8002346:	b25a      	sxtb	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800234e:	b25b      	sxtb	r3, r3
 8002350:	4313      	orrs	r3, r2
 8002352:	b25b      	sxtb	r3, r3
 8002354:	b2db      	uxtb	r3, r3
 8002356:	73fb      	strb	r3, [r7, #15]
	data[4] = (stepper->vMax.value << 4) | (stepper->vMin.value);			// uint8_t xxxx|yyyy x=vMax y=vMin
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800235e:	011b      	lsls	r3, r3, #4
 8002360:	b25a      	sxtb	r2, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002368:	b25b      	sxtb	r3, r3
 800236a:	4313      	orrs	r3, r2
 800236c:	b25b      	sxtb	r3, r3
 800236e:	b2db      	uxtb	r3, r3
 8002370:	743b      	strb	r3, [r7, #16]
	data[5] = (stepper->securePosition.value >> 3) | (stepper->rotationDirection.value << 4) | stepper->acceleration.value;		// uint8_t xxx|y|zzzz   x=securePosition(10:8) y=rotationDirection z=acceleration(3:0)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 8002378:	08db      	lsrs	r3, r3, #3
 800237a:	b29b      	uxth	r3, r3
 800237c:	b25a      	sxtb	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8002384:	011b      	lsls	r3, r3, #4
 8002386:	b25b      	sxtb	r3, r3
 8002388:	4313      	orrs	r3, r2
 800238a:	b25a      	sxtb	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8002392:	b25b      	sxtb	r3, r3
 8002394:	4313      	orrs	r3, r2
 8002396:	b25b      	sxtb	r3, r3
 8002398:	b2db      	uxtb	r3, r3
 800239a:	747b      	strb	r3, [r7, #17]
	data[6] = (uint8_t) stepper->securePosition.value;					// =securePosition(7:0)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	74bb      	strb	r3, [r7, #18]
	// this line for set Stall Param 0x96
	data[7] = 0b10100010 | ((stepper->pwmFrequency.value) << 6) | ((stepper->accelerationShape.value) << 4) | ((stepper->stepMode.value) << 2) | (stepper->pwmJitter.value);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80023ac:	019b      	lsls	r3, r3, #6
 80023ae:	b25b      	sxtb	r3, r3
 80023b0:	f063 035d 	orn	r3, r3, #93	; 0x5d
 80023b4:	b25a      	sxtb	r2, r3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 80023bc:	011b      	lsls	r3, r3, #4
 80023be:	b25b      	sxtb	r3, r3
 80023c0:	4313      	orrs	r3, r2
 80023c2:	b25a      	sxtb	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	b25b      	sxtb	r3, r3
 80023ce:	4313      	orrs	r3, r2
 80023d0:	b25a      	sxtb	r2, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80023d8:	b25b      	sxtb	r3, r3
 80023da:	4313      	orrs	r3, r2
 80023dc:	b25b      	sxtb	r3, r3
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	74fb      	strb	r3, [r7, #19]
								// uint8_t 1|w|1|x|yy|1|z  w=pwmFrequency x=accelerationShape y=stepMode z=pwmJitter

	i2cBurstWrite(i2c, Addr, data, 8);
 80023e2:	f107 020c 	add.w	r2, r7, #12
 80023e6:	7ff9      	ldrb	r1, [r7, #31]
 80023e8:	2308      	movs	r3, #8
 80023ea:	69b8      	ldr	r0, [r7, #24]
 80023ec:	f001 ffca 	bl	8004384 <i2cBurstWrite>
}
 80023f0:	bf00      	nop
 80023f2:	3720      	adds	r7, #32
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <setStallParam5>:
void setStallParam5(Stepper_t* stepper)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
	I2C_TypeDef   *i2c;
	uint8_t Addr = stepper->i2cAddress.value;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	7d1b      	ldrb	r3, [r3, #20]
 8002404:	75fb      	strb	r3, [r7, #23]
	i2c = stepper->i2cBus.i2c;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	613b      	str	r3, [r7, #16]
	uint8_t befehl = (uint8_t) 0x96;
 800240c:	2396      	movs	r3, #150	; 0x96
 800240e:	73fb      	strb	r3, [r7, #15]
	uint8_t data[6];

	data[0] = befehl;
 8002410:	7bfb      	ldrb	r3, [r7, #15]
 8002412:	723b      	strb	r3, [r7, #8]
	data[1] = 0xFF;
 8002414:	23ff      	movs	r3, #255	; 0xff
 8002416:	727b      	strb	r3, [r7, #9]
	data[2] = 0xFF;
 8002418:	23ff      	movs	r3, #255	; 0xff
 800241a:	72bb      	strb	r3, [r7, #10]
	data[3] = (stepper->iRun.value << 4) | (stepper->iHold.value);		// uint8_t xxxx|yyyy x=iRun y=iHold
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002422:	011b      	lsls	r3, r3, #4
 8002424:	b25a      	sxtb	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800242c:	b25b      	sxtb	r3, r3
 800242e:	4313      	orrs	r3, r2
 8002430:	b25b      	sxtb	r3, r3
 8002432:	b2db      	uxtb	r3, r3
 8002434:	72fb      	strb	r3, [r7, #11]
	data[4] = (stepper->vMax.value << 4) | (stepper->vMin.value);			// uint8_t xxxx|yyyy x=vMax y=vMin
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800243c:	011b      	lsls	r3, r3, #4
 800243e:	b25a      	sxtb	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002446:	b25b      	sxtb	r3, r3
 8002448:	4313      	orrs	r3, r2
 800244a:	b25b      	sxtb	r3, r3
 800244c:	b2db      	uxtb	r3, r3
 800244e:	733b      	strb	r3, [r7, #12]
	data[5] = ((stepper->securePosition.value >> 3)& 0b1110000) | ((stepper->rotationDirection.value & 0b1)<< 4) | (stepper->acceleration.value);		// uint8_t xxx|y|zzzz   XXXXXXX  z=acceleration(3:0)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 8002456:	08db      	lsrs	r3, r3, #3
 8002458:	b29b      	uxth	r3, r3
 800245a:	b25b      	sxtb	r3, r3
 800245c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002460:	b25a      	sxtb	r2, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8002468:	011b      	lsls	r3, r3, #4
 800246a:	b25b      	sxtb	r3, r3
 800246c:	f003 0310 	and.w	r3, r3, #16
 8002470:	b25b      	sxtb	r3, r3
 8002472:	4313      	orrs	r3, r2
 8002474:	b25a      	sxtb	r2, r3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800247c:	b25b      	sxtb	r3, r3
 800247e:	4313      	orrs	r3, r2
 8002480:	b25b      	sxtb	r3, r3
 8002482:	b2db      	uxtb	r3, r3
 8002484:	737b      	strb	r3, [r7, #13]
	i2cBurstWrite(i2c, Addr, data, 6);
 8002486:	f107 0208 	add.w	r2, r7, #8
 800248a:	7df9      	ldrb	r1, [r7, #23]
 800248c:	2306      	movs	r3, #6
 800248e:	6938      	ldr	r0, [r7, #16]
 8002490:	f001 ff78 	bl	8004384 <i2cBurstWrite>
}
 8002494:	bf00      	nop
 8002496:	3718      	adds	r7, #24
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <setStallParam>:
void setStallParam(Stepper_t* stepper)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
	I2C_TypeDef   *i2c;
	uint8_t Addr = stepper->i2cAddress.value;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	7d1b      	ldrb	r3, [r3, #20]
 80024a8:	75fb      	strb	r3, [r7, #23]
	i2c = stepper->i2cBus.i2c;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	613b      	str	r3, [r7, #16]
	uint8_t befehl = (uint8_t) 0x96;
 80024b0:	2396      	movs	r3, #150	; 0x96
 80024b2:	73fb      	strb	r3, [r7, #15]
	uint8_t data[4];

	data[0] = befehl;
 80024b4:	7bfb      	ldrb	r3, [r7, #15]
 80024b6:	723b      	strb	r3, [r7, #8]
	data[1] = 0xFF;
 80024b8:	23ff      	movs	r3, #255	; 0xff
 80024ba:	727b      	strb	r3, [r7, #9]
	data[2] = 0xFF;
 80024bc:	23ff      	movs	r3, #255	; 0xff
 80024be:	72bb      	strb	r3, [r7, #10]
	data[3] = (stepper->iRun.value << 4) | (stepper->iHold.value);		// uint8_t xxxx|yyyy x=iRun y=iHold
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80024c6:	011b      	lsls	r3, r3, #4
 80024c8:	b25a      	sxtb	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024d0:	b25b      	sxtb	r3, r3
 80024d2:	4313      	orrs	r3, r2
 80024d4:	b25b      	sxtb	r3, r3
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	72fb      	strb	r3, [r7, #11]
	data[4] = (stepper->vMax.value << 4) | (stepper->vMin.value);			// uint8_t xxxx|yyyy x=vMax y=vMin
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80024e0:	011b      	lsls	r3, r3, #4
 80024e2:	b25a      	sxtb	r2, r3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80024ea:	b25b      	sxtb	r3, r3
 80024ec:	4313      	orrs	r3, r2
 80024ee:	b25b      	sxtb	r3, r3
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	733b      	strb	r3, [r7, #12]
	data[5] = ((stepper->securePosition.value >> 3)& 0b1110000) | ((stepper->rotationDirection.value & 0b1)<< 4) | (stepper->acceleration.value);		// uint8_t xxx|y|zzzz   XXXXXXX  z=acceleration(3:0)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 80024fa:	08db      	lsrs	r3, r3, #3
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	b25b      	sxtb	r3, r3
 8002500:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002504:	b25a      	sxtb	r2, r3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 800250c:	011b      	lsls	r3, r3, #4
 800250e:	b25b      	sxtb	r3, r3
 8002510:	f003 0310 	and.w	r3, r3, #16
 8002514:	b25b      	sxtb	r3, r3
 8002516:	4313      	orrs	r3, r2
 8002518:	b25a      	sxtb	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8002520:	b25b      	sxtb	r3, r3
 8002522:	4313      	orrs	r3, r2
 8002524:	b25b      	sxtb	r3, r3
 8002526:	b2db      	uxtb	r3, r3
 8002528:	737b      	strb	r3, [r7, #13]
	data[6] = (uint8_t) stepper->securePosition.value;					// =securePosition(7:0)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 8002530:	b2db      	uxtb	r3, r3
 8002532:	73bb      	strb	r3, [r7, #14]
	// this line for set Stall Param 0x96
	data[7] = 0b10100010 | (stepper->pwmFrequency.value << 6) | (stepper->accelerationShape.value << 4) | (stepper->stepMode.value << 2) | stepper->pwmJitter.value;	// uint8_t ooo|x|yy|d|z  o=FS2Stall x=accelerationShape y=stepMode d =DC100SfEn z=pwmJitter
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800253a:	019b      	lsls	r3, r3, #6
 800253c:	b25b      	sxtb	r3, r3
 800253e:	f063 035d 	orn	r3, r3, #93	; 0x5d
 8002542:	b25a      	sxtb	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 800254a:	011b      	lsls	r3, r3, #4
 800254c:	b25b      	sxtb	r3, r3
 800254e:	4313      	orrs	r3, r2
 8002550:	b25a      	sxtb	r2, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	b25b      	sxtb	r3, r3
 800255c:	4313      	orrs	r3, r2
 800255e:	b25a      	sxtb	r2, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8002566:	b25b      	sxtb	r3, r3
 8002568:	4313      	orrs	r3, r2
 800256a:	b25b      	sxtb	r3, r3
 800256c:	b2db      	uxtb	r3, r3
 800256e:	73fb      	strb	r3, [r7, #15]
	//data[7]=0b00001100;				// xxx|y|zz|xx  x=N/A y=AccShape z=stepMode
	i2cBurstWrite(i2c, Addr, data, 4);
 8002570:	f107 0208 	add.w	r2, r7, #8
 8002574:	7df9      	ldrb	r1, [r7, #23]
 8002576:	2304      	movs	r3, #4
 8002578:	6938      	ldr	r0, [r7, #16]
 800257a:	f001 ff03 	bl	8004384 <i2cBurstWrite>
}
 800257e:	bf00      	nop
 8002580:	3718      	adds	r7, #24
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <setIRun>:



void setIRun(Stepper_t* stepper, uint8_t value)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b082      	sub	sp, #8
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
 800258e:	460b      	mov	r3, r1
 8002590:	70fb      	strb	r3, [r7, #3]
	stepper->iRun.value = value;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	78fa      	ldrb	r2, [r7, #3]
 8002596:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	setStallParam5(stepper);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f7ff ff2c 	bl	80023f8 <setStallParam5>
}
 80025a0:	bf00      	nop
 80025a2:	3708      	adds	r7, #8
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <getIRun>:
 * get the currently set operating current
 * @param Stepper_t* stepper - the instance of the stepper
 * @returns uint8_t - the currently set operating current
 */
uint8_t getIRun(Stepper_t* stepper)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
	uint8_t data[8], ui_ret;
	getFullStatus1(stepper, data);
 80025b0:	f107 030c 	add.w	r3, r7, #12
 80025b4:	4619      	mov	r1, r3
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f7ff fe73 	bl	80022a2 <getFullStatus1>
	stepper->iRun.value = data[1] >> 4; // iRun is in the second register
 80025bc:	7b7b      	ldrb	r3, [r7, #13]
 80025be:	091b      	lsrs	r3, r3, #4
 80025c0:	b2da      	uxtb	r2, r3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	ui_ret = stepper->iRun.value;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80025ce:	75fb      	strb	r3, [r7, #23]
	return ui_ret;
 80025d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3718      	adds	r7, #24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}

080025da <setIHold>:
 * @param Stepper_t* stepper - the stepper to set the holding current
 * @param uint8_t value - the new holding current
 * @returns void
 */
void setIHold(Stepper_t* stepper, uint8_t value)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	b082      	sub	sp, #8
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
 80025e2:	460b      	mov	r3, r1
 80025e4:	70fb      	strb	r3, [r7, #3]
	stepper->iHold.value = value;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	78fa      	ldrb	r2, [r7, #3]
 80025ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	setMotorParam(stepper);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f7ff fe93 	bl	800231a <setMotorParam>
}
 80025f4:	bf00      	nop
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <getIHold>:
 * get the currently set holding current
 * @param Stepper_t* stepper - the stepper to read the current from
 * @returns uint8_t - the currently set holding current
 */
uint8_t getIHold(Stepper_t* stepper)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
	uint8_t data[8], ui_ret;
	getFullStatus1(stepper, data);
 8002604:	f107 030c 	add.w	r3, r7, #12
 8002608:	4619      	mov	r1, r3
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff fe49 	bl	80022a2 <getFullStatus1>
	stepper->iHold.value = data[1] & (uint8_t) 0b00001111;
 8002610:	7b7b      	ldrb	r3, [r7, #13]
 8002612:	f003 030f 	and.w	r3, r3, #15
 8002616:	b2da      	uxtb	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	ui_ret = stepper->iHold.value;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002624:	75fb      	strb	r3, [r7, #23]
	return ui_ret;
 8002626:	7dfb      	ldrb	r3, [r7, #23]
}
 8002628:	4618      	mov	r0, r3
 800262a:	3718      	adds	r7, #24
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <setVMin>:
 * @param Stepper_t* stepper - the stepper to set the minimum speed
 * @param uint8_t value - the new minimum speed
 * @returns void
 */
void setVMin(Stepper_t* stepper, uint8_t value)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	460b      	mov	r3, r1
 800263a:	70fb      	strb	r3, [r7, #3]
	stepper->vMin.value = value;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	78fa      	ldrb	r2, [r7, #3]
 8002640:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	setStallParam5(stepper);
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f7ff fed7 	bl	80023f8 <setStallParam5>
}
 800264a:	bf00      	nop
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}

08002652 <getVMin>:
 * get the currently set minimum speed
 * @param Stepper_t* stepper - the stepper to read the current from
 * @returns uint8_t - the currently set minimum speed
 */
uint8_t getVMin(Stepper_t* stepper)
{
 8002652:	b580      	push	{r7, lr}
 8002654:	b086      	sub	sp, #24
 8002656:	af00      	add	r7, sp, #0
 8002658:	6078      	str	r0, [r7, #4]
	uint8_t data[8], ui_ret;
	getFullStatus1(stepper, data);
 800265a:	f107 030c 	add.w	r3, r7, #12
 800265e:	4619      	mov	r1, r3
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f7ff fe1e 	bl	80022a2 <getFullStatus1>
	stepper->vMin.value = data[2] & (uint8_t) 0b00001111;
 8002666:	7bbb      	ldrb	r3, [r7, #14]
 8002668:	f003 030f 	and.w	r3, r3, #15
 800266c:	b2da      	uxtb	r2, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	ui_ret = stepper->vMin.value;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800267a:	75fb      	strb	r3, [r7, #23]
	return ui_ret;
 800267c:	7dfb      	ldrb	r3, [r7, #23]
}
 800267e:	4618      	mov	r0, r3
 8002680:	3718      	adds	r7, #24
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <setVMax>:
 * @param Stepper_t* stepper - the stepper to set the maximum speed
 * @param uint8_t value - the new maximum speed
 * @returns void
 */
void setVMax(Stepper_t* stepper, uint8_t value)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b082      	sub	sp, #8
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
 800268e:	460b      	mov	r3, r1
 8002690:	70fb      	strb	r3, [r7, #3]
	stepper->vMax.value = value;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	78fa      	ldrb	r2, [r7, #3]
 8002696:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	setStallParam5(stepper);
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f7ff feac 	bl	80023f8 <setStallParam5>
}
 80026a0:	bf00      	nop
 80026a2:	3708      	adds	r7, #8
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <getVMax>:
 * get the maximum speed
 * @param Stepper_t* stepper - the stepper to read the maximum speed from
 * @returns uint8_t - the currently set maximum speed
 */
uint8_t getVMax(Stepper_t* stepper)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
	uint8_t data[8], ui_ret;
	getFullStatus1(stepper, data);
 80026b0:	f107 030c 	add.w	r3, r7, #12
 80026b4:	4619      	mov	r1, r3
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f7ff fdf3 	bl	80022a2 <getFullStatus1>
	stepper->vMax.value = data[2] >> 4;
 80026bc:	7bbb      	ldrb	r3, [r7, #14]
 80026be:	091b      	lsrs	r3, r3, #4
 80026c0:	b2da      	uxtb	r2, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	ui_ret = stepper->vMax.value;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80026ce:	75fb      	strb	r3, [r7, #23]
	return ui_ret;
 80026d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3718      	adds	r7, #24
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <setStepMode>:
 * @param Stepper_t* stepper - the stepper to set the stepping mode
 * @param uint8_t value `0x0` .. `0x3` - for more information view data sheet 
 * @returns void
 */
void setStepMode(Stepper_t* stepper, uint8_t value)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b082      	sub	sp, #8
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
 80026e2:	460b      	mov	r3, r1
 80026e4:	70fb      	strb	r3, [r7, #3]
	stepper->stepMode.value = value;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	78fa      	ldrb	r2, [r7, #3]
 80026ea:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
	setStallParam(stepper);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f7ff fed4 	bl	800249c <setStallParam>
}
 80026f4:	bf00      	nop
 80026f6:	3708      	adds	r7, #8
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <getStepMode>:
 *
 * @param Stepper_t* stepper - the stepper to read the stepping mode from
 * @returns uint8_t - `0x0` .. `0x3`
 */
uint8_t getStepMode(Stepper_t* stepper)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
	uint8_t data[8], ui_ret;
	getFullStatus1(stepper, data);
 8002704:	f107 030c 	add.w	r3, r7, #12
 8002708:	4619      	mov	r1, r3
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f7ff fdc9 	bl	80022a2 <getFullStatus1>
	stepper->stepMode.value = data[3] >> 5;
 8002710:	7bfb      	ldrb	r3, [r7, #15]
 8002712:	095b      	lsrs	r3, r3, #5
 8002714:	b2da      	uxtb	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
	ui_ret = stepper->stepMode.value;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8002722:	75fb      	strb	r3, [r7, #23]
	return ui_ret;
 8002724:	7dfb      	ldrb	r3, [r7, #23]
}
 8002726:	4618      	mov	r0, r3
 8002728:	3718      	adds	r7, #24
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}

0800272e <setRotDir>:
 * @param Stepper_t* stepper - the stepper to set the rotation direction
 * @param uint8_t value - 0x0 / 0x1, this translates to cw or ccw - for more information view data sheet
 * @returns void
 */
void setRotDir(Stepper_t* stepper, uint8_t value)
{
 800272e:	b580      	push	{r7, lr}
 8002730:	b082      	sub	sp, #8
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
 8002736:	460b      	mov	r3, r1
 8002738:	70fb      	strb	r3, [r7, #3]
	stepper->rotationDirection.value = value;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	78fa      	ldrb	r2, [r7, #3]
 800273e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	setStallParam5(stepper);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f7ff fe58 	bl	80023f8 <setStallParam5>
}
 8002748:	bf00      	nop
 800274a:	3708      	adds	r7, #8
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <getRotDir>:
 * get the currently set rotation direction cw / ccw
 * @param Stepper_t* stepper - the stepper to read the rotation direction from
 * @returns uint8_t - returns 0 or 1
 */
uint8_t getRotDir(Stepper_t* stepper)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
	uint8_t data[8], ui_ret;
	getFullStatus1(stepper, data);
 8002758:	f107 030c 	add.w	r3, r7, #12
 800275c:	4619      	mov	r1, r3
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f7ff fd9f 	bl	80022a2 <getFullStatus1>
	stepper->rotationDirection.value = data[3] >> 4;
 8002764:	7bfb      	ldrb	r3, [r7, #15]
 8002766:	091b      	lsrs	r3, r3, #4
 8002768:	b2da      	uxtb	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	stepper->rotationDirection.value = stepper->rotationDirection.value & 0b00000001;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8002776:	f003 0301 	and.w	r3, r3, #1
 800277a:	b2da      	uxtb	r2, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	ui_ret = stepper->rotationDirection.value;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8002788:	75fb      	strb	r3, [r7, #23]
	return ui_ret;
 800278a:	7dfb      	ldrb	r3, [r7, #23]
}
 800278c:	4618      	mov	r0, r3
 800278e:	3718      	adds	r7, #24
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <setAccel>:
 * @param Stepper_t* stepper - the stepper to set the acceleration
 * @param uint32_t value - the acceleration value
 * @returns void
 */
void setAccel(Stepper_t* stepper, uint8_t value)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	460b      	mov	r3, r1
 800279e:	70fb      	strb	r3, [r7, #3]
	stepper->acceleration.value = value;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	78fa      	ldrb	r2, [r7, #3]
 80027a4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	setStallParam5(stepper);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f7ff fe25 	bl	80023f8 <setStallParam5>
}
 80027ae:	bf00      	nop
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <getAccel>:
 * get the acceleration
 * @param Stepper_t* stepper - the stepper to read the acceleration from
 * @returns uint8_t - the acceleration value: 0x0 .. 0xF, 49Fullstep/s^2 .. 40047Fullstep/s^2 - for more information view data sheet
 */
uint8_t getAccel(Stepper_t* stepper)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b086      	sub	sp, #24
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
	uint8_t data[8], ui_ret;
	getFullStatus1(stepper, data);
 80027be:	f107 030c 	add.w	r3, r7, #12
 80027c2:	4619      	mov	r1, r3
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f7ff fd6c 	bl	80022a2 <getFullStatus1>
	stepper->acceleration.value = data[3] & (uint8_t) 0b00001111;
 80027ca:	7bfb      	ldrb	r3, [r7, #15]
 80027cc:	f003 030f 	and.w	r3, r3, #15
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	ui_ret =stepper->acceleration.value;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80027de:	75fb      	strb	r3, [r7, #23]
	return ui_ret;
 80027e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3718      	adds	r7, #24
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <setSecPos>:
 * @param Stepper_t* stepper - the stepper to set the secure position
 * @param uint8_t value - the shaft value
 * @returns void
 */
void setSecPos(Stepper_t* stepper, uint16_t value)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b082      	sub	sp, #8
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
 80027f2:	460b      	mov	r3, r1
 80027f4:	807b      	strh	r3, [r7, #2]
	stepper->securePosition.value = value;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	887a      	ldrh	r2, [r7, #2]
 80027fa:	f8a3 20dc 	strh.w	r2, [r3, #220]	; 0xdc
	setStallParam(stepper);
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f7ff fe4c 	bl	800249c <setStallParam>
}
 8002804:	bf00      	nop
 8002806:	3708      	adds	r7, #8
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <getSecPos>:
 * 
 * @param Stepper_t* stepper - the stepper to read the secure position from
 * @returns uint32_t - the secure position of the stepper 
 */
uint16_t getSecPos(Stepper_t* stepper)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
	uint8_t data[8], ui_ret;
	getFullStatus2(stepper, data);
 8002814:	f107 030c 	add.w	r3, r7, #12
 8002818:	4619      	mov	r1, r3
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f7ff fd5f 	bl	80022de <getFullStatus2>
	stepper->securePosition.value = ((uint16_t)data[6] << 8) + (uint16_t)data[5];
 8002820:	7cbb      	ldrb	r3, [r7, #18]
 8002822:	b29b      	uxth	r3, r3
 8002824:	021b      	lsls	r3, r3, #8
 8002826:	b29a      	uxth	r2, r3
 8002828:	7c7b      	ldrb	r3, [r7, #17]
 800282a:	b29b      	uxth	r3, r3
 800282c:	4413      	add	r3, r2
 800282e:	b29a      	uxth	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f8a3 20dc 	strh.w	r2, [r3, #220]	; 0xdc
	stepper->securePosition.value &= (uint16_t) 0x01FF;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 800283c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002840:	b29a      	uxth	r2, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f8a3 20dc 	strh.w	r2, [r3, #220]	; 0xdc
	ui_ret = stepper->securePosition.value;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 800284e:	75fb      	strb	r3, [r7, #23]
	return ui_ret;
 8002850:	7dfb      	ldrb	r3, [r7, #23]
 8002852:	b29b      	uxth	r3, r3
}
 8002854:	4618      	mov	r0, r3
 8002856:	3718      	adds	r7, #24
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}

0800285c <setAccelShape>:
 * @param Stepper_t* stepper - the stepper to set the acceleration shape
 * @param uint8_t value - 0x0 / 0x1, `0`: normal acceleration from vMin to vMax, `1`: motion at vMin without acceleration - for more information view data sheet 
 * @returns void
 */
void setAccelShape(Stepper_t* stepper, uint8_t value)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	460b      	mov	r3, r1
 8002866:	70fb      	strb	r3, [r7, #3]
	stepper->accelerationShape.value = value;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	78fa      	ldrb	r2, [r7, #3]
 800286c:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	setStallParam(stepper);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f7ff fe13 	bl	800249c <setStallParam>
}
 8002876:	bf00      	nop
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <getAccelShape>:
 * 
 * @param Stepper_t* stepper - the stepper to read the acceleration shape from
 * @returns uint8_t `0`: normal acceleration from vMin to vMax, `1`: motion at vMin without acceleration
 */
uint8_t getAccelShape(Stepper_t* stepper)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b086      	sub	sp, #24
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
	uint8_t data[8], ui_ret;
	getFullStatus1(stepper, data);
 8002886:	f107 030c 	add.w	r3, r7, #12
 800288a:	4619      	mov	r1, r3
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f7ff fd08 	bl	80022a2 <getFullStatus1>
	stepper->accelerationShape.value = data[3] >> 7;
 8002892:	7bfb      	ldrb	r3, [r7, #15]
 8002894:	09db      	lsrs	r3, r3, #7
 8002896:	b2da      	uxtb	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	ui_ret = stepper->accelerationShape.value;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 80028a4:	75fb      	strb	r3, [r7, #23]
	return ui_ret;
 80028a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3718      	adds	r7, #24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <StepperGetPos>:
 *
 * @param Stepper_t* stepper - the stepper to read the acceleration shape from
 * @returns uint16_t 16bit integer `-30000` .. `+30000`
 */
int16_t StepperGetPos(Stepper_t* stepper)
{ // was getActualPosition
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b088      	sub	sp, #32
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
	// it takes at 100KHz I2C Clock 1,16ms
	uint8_t data[8];
	int16_t i_ret;
	uint8_t befehl = (uint8_t) 0xFC; // 0xFc is the command to get the FullStatus2
 80028b8:	23fc      	movs	r3, #252	; 0xfc
 80028ba:	73fb      	strb	r3, [r7, #15]
	I2C_TypeDef   *i2c;
	uint8_t addr;
	i2c = stepper->i2cBus.i2c;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	61fb      	str	r3, [r7, #28]
	addr = stepper->i2cAddress.value;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	7d1b      	ldrb	r3, [r3, #20]
 80028c6:	76fb      	strb	r3, [r7, #27]
	i2cBurstWrite(i2c, addr, &befehl, 1);
 80028c8:	f107 020f 	add.w	r2, r7, #15
 80028cc:	7ef9      	ldrb	r1, [r7, #27]
 80028ce:	2301      	movs	r3, #1
 80028d0:	69f8      	ldr	r0, [r7, #28]
 80028d2:	f001 fd57 	bl	8004384 <i2cBurstWrite>
	i2cBurstRead(i2c, addr, data, 3);
 80028d6:	f107 0210 	add.w	r2, r7, #16
 80028da:	7ef9      	ldrb	r1, [r7, #27]
 80028dc:	2303      	movs	r3, #3
 80028de:	69f8      	ldr	r0, [r7, #28]
 80028e0:	f001 fdad 	bl	800443e <i2cBurstRead>


	stepper->position.value = (int16_t) ((((uint16_t) data[1]) << 8) | (uint16_t) data[2]);
 80028e4:	7c7b      	ldrb	r3, [r7, #17]
 80028e6:	021b      	lsls	r3, r3, #8
 80028e8:	b21a      	sxth	r2, r3
 80028ea:	7cbb      	ldrb	r3, [r7, #18]
 80028ec:	b21b      	sxth	r3, r3
 80028ee:	4313      	orrs	r3, r2
 80028f0:	b21a      	sxth	r2, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
	i_ret = stepper->position.value;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 80028fe:	833b      	strh	r3, [r7, #24]
	return i_ret;
 8002900:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
}
 8002904:	4618      	mov	r0, r3
 8002906:	3720      	adds	r7, #32
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <StepperSetPos>:
 * @param Stepper_t* stepper - the stepper to set the position
 * @param int step - the step the stepper shall go to - for more information view data sheet 
 * @returns void
 */
void StepperSetPos(Stepper_t* stepper, int16_t value)
{ // was setPosition
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	460b      	mov	r3, r1
 8002916:	807b      	strh	r3, [r7, #2]
	// it takes at 100KHz I2C Clock 1,18ms
	stepper->position.value = value;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	887a      	ldrh	r2, [r7, #2]
 800291c:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
	uint8_t befehl = (uint8_t) 0x8B;
 8002920:	238b      	movs	r3, #139	; 0x8b
 8002922:	75fb      	strb	r3, [r7, #23]
	uint8_t data[5];
	I2C_TypeDef   *i2c;
	uint8_t Addr = stepper->i2cAddress.value;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	7d1b      	ldrb	r3, [r3, #20]
 8002928:	75bb      	strb	r3, [r7, #22]
	i2c = stepper->i2cBus.i2c;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	613b      	str	r3, [r7, #16]

	data[0] = befehl; 		// first byte is the 'SetMotorParam' command
 8002930:	7dfb      	ldrb	r3, [r7, #23]
 8002932:	723b      	strb	r3, [r7, #8]
	data[1] = 0xFF; 		// second byte is 0xFF
 8002934:	23ff      	movs	r3, #255	; 0xff
 8002936:	727b      	strb	r3, [r7, #9]
	data[2] = 0xFF; 		// third byte is 0xFF
 8002938:	23ff      	movs	r3, #255	; 0xff
 800293a:	72bb      	strb	r3, [r7, #10]
	data[3] = (uint8_t) (stepper->position.value >> 8); 						// forth byte is the first 8 bits of the data
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f9b3 30c8 	ldrsh.w	r3, [r3, #200]	; 0xc8
 8002942:	121b      	asrs	r3, r3, #8
 8002944:	b21b      	sxth	r3, r3
 8002946:	b2db      	uxtb	r3, r3
 8002948:	72fb      	strb	r3, [r7, #11]
	data[4] = (uint8_t) (stepper->position.value & 0b0000000011111111); 		// fifth byte is the last 8 bits of the data
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f9b3 30c8 	ldrsh.w	r3, [r3, #200]	; 0xc8
 8002950:	b2db      	uxtb	r3, r3
 8002952:	733b      	strb	r3, [r7, #12]
	i2cBurstWrite(i2c, Addr, data, 5); 	// send the data to the stepper
 8002954:	f107 0208 	add.w	r2, r7, #8
 8002958:	7db9      	ldrb	r1, [r7, #22]
 800295a:	2305      	movs	r3, #5
 800295c:	6938      	ldr	r0, [r7, #16]
 800295e:	f001 fd11 	bl	8004384 <i2cBurstWrite>
}
 8002962:	bf00      	nop
 8002964:	3718      	adds	r7, #24
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}

0800296a <setPWMFrequency>:
 * set the PWM frequency
 * @param Stepper_t* stepper - the stepper to set the PWM frequency
 * @param uint8_t value - the new PWM frequency: default 0x0 = 22kHz; 0x1 = 44kHz no more annoying motor sound - for more information view data sheet
*/
void setPWMFrequency(Stepper_t* stepper, uint8_t value)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	b082      	sub	sp, #8
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
 8002972:	460b      	mov	r3, r1
 8002974:	70fb      	strb	r3, [r7, #3]
	stepper->pwmFrequency.value = value;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	78fa      	ldrb	r2, [r7, #3]
 800297a:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	setMotorParam(stepper);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f7ff fccb 	bl	800231a <setMotorParam>
	data[5] = (stepper->securePosition.value >> 3) | (stepper->rotationDirection.value << 4) | stepper->acceleration.value; 	// sixth byte is securePosition(10:8), rotationDirection and acceleration
	data[6] = (uint8_t)(stepper->securePosition.value); 	// seventh byte is securePosition(7:0)
	data[7] = 0x10100010 | (stepper->pwmFrequency.value << 6) | (value << 4) | (stepper->stepMode.value) | stepper->pwmJitter.value;	// pwmFrequency, AccShape, stepMode, pwmJitter
	i2cBurstWrite(i2c, Addr, data, 8); 	// send the data to the stepper
	*/
}
 8002984:	bf00      	nop
 8002986:	3708      	adds	r7, #8
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <getPWMJitter>:
/**
 * get the PWM Jitter
 * @param Stepper_t* stepper - the stepper to read the PWM Jitter from
 * @returns uint8_t - the currently set PWM Jitter
*/
uint8_t getPWMJitter(Stepper_t* stepper) {
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
	uint8_t data[8];
	getFullStatus2(stepper, data);
 8002994:	f107 0308 	add.w	r3, r7, #8
 8002998:	4619      	mov	r1, r3
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f7ff fc9f 	bl	80022de <getFullStatus2>
	stepper->pwmJitter.value = data[7] & (uint8_t) 0x0000001F;
 80029a0:	7bfb      	ldrb	r3, [r7, #15]
 80029a2:	f003 031f 	and.w	r3, r3, #31
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
	return stepper->pwmJitter.value;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3710      	adds	r7, #16
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}

080029bc <setPWMJitter>:
 * set the PWM Jitter
 * @param Stepper_t* stepper - the stepper to set the PWM Jitter
 * @param uint8_t value - the new PWM Jitter: 0x0 / 0x1 - for more information view data sheet
*/
void setPWMJitter(Stepper_t* stepper, uint8_t value)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	460b      	mov	r3, r1
 80029c6:	70fb      	strb	r3, [r7, #3]
	stepper->pwmJitter.value = value;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	78fa      	ldrb	r2, [r7, #3]
 80029cc:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
	setMotorParam(stepper);
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f7ff fca2 	bl	800231a <setMotorParam>
	data[5] = (stepper->securePosition.value >> 3) | (stepper->rotationDirection.value << 4) | stepper->acceleration.value; 	// sixth byte is securePosition(10:8), rotationDirection and acceleration
	data[6] = (uint8_t)(stepper->securePosition.value); 	// seventh byte is securePosition(7:0)
	data[7] = 0b10100010 | (stepper->pwmFrequency.value << 6) | (	stepper->accelerationShape.value << 4) | (stepper->stepMode.value << 2) | stepper->pwmJitter.value;	// 1|w|1|x|yy|1|z  w = pwmFrequency, x = accelerationShape, y = stepMode, z = pwmJitter
	i2cBurstWrite(i2c, Addr, data, 8); 	// send the data to the stepper
*/
}
 80029d6:	bf00      	nop
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <getRelativeMotionThreshold>:
 * get the current relative motion threshold
 * 
 * @param Stepper_t* stepper - the stepper to read the relative motion threshold from
 * @returns uint8_t - the currently set relative motion threshold
 */
uint8_t getRelativeMotionThreshold(Stepper_t* stepper) {
 80029de:	b580      	push	{r7, lr}
 80029e0:	b084      	sub	sp, #16
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
	uint8_t data[8];
	getFullStatus1(stepper, data);
 80029e6:	f107 0308 	add.w	r3, r7, #8
 80029ea:	4619      	mov	r1, r3
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f7ff fc58 	bl	80022a2 <getFullStatus1>
	stepper->relativeMotionThreshold.value = data[7] & (uint8_t) 0x00001111;
 80029f2:	7bfb      	ldrb	r3, [r7, #15]
 80029f4:	f003 0311 	and.w	r3, r3, #17
 80029f8:	b2da      	uxtb	r2, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
	return stepper->relativeMotionThreshold.value;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <setRelativeMotionThreshold>:
 * @param Stepper_t* stepper - the stepper to set the relative motion threshold
 * @param uint8_t value - the new relative motion threshold
 * @returns void
 */
void setRelativeMotionThreshold(Stepper_t* stepper, uint8_t value)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b086      	sub	sp, #24
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
 8002a16:	460b      	mov	r3, r1
 8002a18:	70fb      	strb	r3, [r7, #3]
	stepper->relativeMotionThreshold.value = value;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	78fa      	ldrb	r2, [r7, #3]
 8002a1e:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
	uint8_t befehl = (uint8_t) 0x96;
 8002a22:	2396      	movs	r3, #150	; 0x96
 8002a24:	75fb      	strb	r3, [r7, #23]
	uint8_t data[8];
	I2C_TypeDef   *i2c;
	uint8_t Addr = stepper->i2cAddress.value;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	7d1b      	ldrb	r3, [r3, #20]
 8002a2a:	75bb      	strb	r3, [r7, #22]
	i2c = stepper->i2cBus.i2c;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	613b      	str	r3, [r7, #16]

	data[0] = befehl; 		// first byte is the 'SetStallParam' command
 8002a32:	7dfb      	ldrb	r3, [r7, #23]
 8002a34:	723b      	strb	r3, [r7, #8]
	data[1] = 0xFF; 		// second byte is 0xFF
 8002a36:	23ff      	movs	r3, #255	; 0xff
 8002a38:	727b      	strb	r3, [r7, #9]
	data[2] = 0xFF; 		// third byte is 0xFF
 8002a3a:	23ff      	movs	r3, #255	; 0xff
 8002a3c:	72bb      	strb	r3, [r7, #10]
	data[3] = (stepper->iRun.value << 4) | stepper->iHold.value; 	// forth byte is iRun and iHold
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a44:	011b      	lsls	r3, r3, #4
 8002a46:	b25a      	sxtb	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a4e:	b25b      	sxtb	r3, r3
 8002a50:	4313      	orrs	r3, r2
 8002a52:	b25b      	sxtb	r3, r3
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	72fb      	strb	r3, [r7, #11]
	data[4] = (stepper->vMax.value << 4) | stepper->vMin.value; 	// fifth byte is vMax and vMin
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8002a5e:	011b      	lsls	r3, r3, #4
 8002a60:	b25a      	sxtb	r2, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002a68:	b25b      	sxtb	r3, r3
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	b25b      	sxtb	r3, r3
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	733b      	strb	r3, [r7, #12]
	data[5] = (stepper->rotationDirection.value << 4) | stepper->acceleration.value; 	// xxx|y|zzzz x = MinSamples (default = 000), y = rotationDirection, z = acceleration
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8002a78:	011b      	lsls	r3, r3, #4
 8002a7a:	b25a      	sxtb	r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8002a82:	b25b      	sxtb	r3, r3
 8002a84:	4313      	orrs	r3, r2
 8002a86:	b25b      	sxtb	r3, r3
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	737b      	strb	r3, [r7, #13]
	data[6] = 0b00001111 & stepper->relativeMotionThreshold.value; 	// xxxx|yyyy x = absolute motion threshold (use 0), y = relative motion threshold
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8002a92:	f003 030f 	and.w	r3, r3, #15
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	73bb      	strb	r3, [r7, #14]
	data[7] = (stepper->accelerationShape.value << 4) | (stepper->stepMode.value << 2) | stepper->pwmJitter.value;	// vvv|w|xx|y|z    v = FS2StallEn (use 0), w = accelerationShape, x = stepMode, y = DC100StEn (default = 0), z = pwmJitter
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 8002aa0:	011b      	lsls	r3, r3, #4
 8002aa2:	b25a      	sxtb	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8002aaa:	009b      	lsls	r3, r3, #2
 8002aac:	b25b      	sxtb	r3, r3
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	b25a      	sxtb	r2, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8002ab8:	b25b      	sxtb	r3, r3
 8002aba:	4313      	orrs	r3, r2
 8002abc:	b25b      	sxtb	r3, r3
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	73fb      	strb	r3, [r7, #15]
	i2cBurstWrite(i2c, Addr, data, 8); 	// send the data to the stepper
 8002ac2:	f107 0208 	add.w	r2, r7, #8
 8002ac6:	7db9      	ldrb	r1, [r7, #22]
 8002ac8:	2308      	movs	r3, #8
 8002aca:	6938      	ldr	r0, [r7, #16]
 8002acc:	f001 fc5a 	bl	8004384 <i2cBurstWrite>
}
 8002ad0:	bf00      	nop
 8002ad2:	3718      	adds	r7, #24
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <StepperResetPosition>:
 *
 * @param Stepper_t* stepper - the stepper instance
 * @returns void
 */
void StepperResetPosition(Stepper_t* stepper)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b086      	sub	sp, #24
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
	I2C_TypeDef   *i2c;
	uint8_t Addr = stepper->i2cAddress.value;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	7d1b      	ldrb	r3, [r3, #20]
 8002ae4:	75fb      	strb	r3, [r7, #23]
	i2c = stepper->i2cBus.i2c;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	613b      	str	r3, [r7, #16]
	uint8_t befehl = (uint8_t) 0x86;
 8002aec:	2386      	movs	r3, #134	; 0x86
 8002aee:	73fb      	strb	r3, [r7, #15]
	i2cBurstWrite(i2c, Addr, &befehl, 1);
 8002af0:	f107 020f 	add.w	r2, r7, #15
 8002af4:	7df9      	ldrb	r1, [r7, #23]
 8002af6:	2301      	movs	r3, #1
 8002af8:	6938      	ldr	r0, [r7, #16]
 8002afa:	f001 fc43 	bl	8004384 <i2cBurstWrite>
}
 8002afe:	bf00      	nop
 8002b00:	3718      	adds	r7, #24
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <StepperSoftStop>:
 *
 * @param Stepper_t* stepper - the stepper instance
 * @returns void
 */
void StepperSoftStop (Stepper_t* stepper)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b086      	sub	sp, #24
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
	uint8_t befehl = (uint8_t) 0x8F;
 8002b0e:	238f      	movs	r3, #143	; 0x8f
 8002b10:	73fb      	strb	r3, [r7, #15]
	I2C_TypeDef   *i2c;
	uint8_t Addr = stepper->i2cAddress.value;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	7d1b      	ldrb	r3, [r3, #20]
 8002b16:	75fb      	strb	r3, [r7, #23]
	i2c = stepper->i2cBus.i2c;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	613b      	str	r3, [r7, #16]
	i2cBurstWrite(i2c, Addr, &befehl, 1);
 8002b1e:	f107 020f 	add.w	r2, r7, #15
 8002b22:	7df9      	ldrb	r1, [r7, #23]
 8002b24:	2301      	movs	r3, #1
 8002b26:	6938      	ldr	r0, [r7, #16]
 8002b28:	f001 fc2c 	bl	8004384 <i2cBurstWrite>
}
 8002b2c:	bf00      	nop
 8002b2e:	3718      	adds	r7, #24
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <StepperSetDualPosition>:
 * @param uint16_t pos1 - the first target step - for more information view data sheet
 * @param uint16_t pos2 - the second target step - for more information view data sheet
 * @returns void
 */
void StepperSetDualPosition(Stepper_t* stepper, uint16_t pos1, uint16_t pos2)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	807b      	strh	r3, [r7, #2]
 8002b40:	4613      	mov	r3, r2
 8002b42:	803b      	strh	r3, [r7, #0]
	uint8_t befehl = (uint8_t) 0x88;
 8002b44:	2388      	movs	r3, #136	; 0x88
 8002b46:	75fb      	strb	r3, [r7, #23]
	uint8_t data[8];
	I2C_TypeDef   *i2c;
	uint8_t Addr = stepper->i2cAddress.value;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	7d1b      	ldrb	r3, [r3, #20]
 8002b4c:	75bb      	strb	r3, [r7, #22]
	i2c = stepper->i2cBus.i2c;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	613b      	str	r3, [r7, #16]
	data[0] = befehl; 		// first byte is the 'setDualPosition' command
 8002b54:	7dfb      	ldrb	r3, [r7, #23]
 8002b56:	723b      	strb	r3, [r7, #8]
	data[1] = 0xFF; 		// second byte is 0xFF
 8002b58:	23ff      	movs	r3, #255	; 0xff
 8002b5a:	727b      	strb	r3, [r7, #9]
	data[2] = 0xFF;			// third byte is 0xFF
 8002b5c:	23ff      	movs	r3, #255	; 0xff
 8002b5e:	72bb      	strb	r3, [r7, #10]
	data[3] = (stepper->vMax.value << 4) | stepper->vMin.value; // forth byte is xxxx|yyyy x=vMax and y=vMin
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8002b66:	011b      	lsls	r3, r3, #4
 8002b68:	b25a      	sxtb	r2, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002b70:	b25b      	sxtb	r3, r3
 8002b72:	4313      	orrs	r3, r2
 8002b74:	b25b      	sxtb	r3, r3
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	72fb      	strb	r3, [r7, #11]
	data[4] = (uint8_t) (pos1 >> 8); 						// fifth byte is the first 8 bits of pos1
 8002b7a:	887b      	ldrh	r3, [r7, #2]
 8002b7c:	0a1b      	lsrs	r3, r3, #8
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	733b      	strb	r3, [r7, #12]
	data[5] = (uint8_t) (pos1 & (uint16_t) 0b0000000011111111); 	// sixth byte is the last 8 bits of pos1
 8002b84:	887b      	ldrh	r3, [r7, #2]
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	737b      	strb	r3, [r7, #13]
	data[6] = (uint8_t) (pos2 >> 8); 						// seventh byte is the first 8 bits of pos2
 8002b8a:	883b      	ldrh	r3, [r7, #0]
 8002b8c:	0a1b      	lsrs	r3, r3, #8
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	73bb      	strb	r3, [r7, #14]
	data[7] = (uint8_t) (pos2 & (uint16_t) 0b0000000011111111); 	// eighth byte is the last 8 bits of pos2
 8002b94:	883b      	ldrh	r3, [r7, #0]
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	73fb      	strb	r3, [r7, #15]

	i2cBurstWrite(i2c, Addr, data, 8);
 8002b9a:	f107 0208 	add.w	r2, r7, #8
 8002b9e:	7db9      	ldrb	r1, [r7, #22]
 8002ba0:	2308      	movs	r3, #8
 8002ba2:	6938      	ldr	r0, [r7, #16]
 8002ba4:	f001 fbee 	bl	8004384 <i2cBurstWrite>
}
 8002ba8:	bf00      	nop
 8002baa:	3718      	adds	r7, #24
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <StepperInit>:
 * @param uint8_t mot_addr - 8bit Address of the stepper
 * @param uint8_t rotdir - `TRUE` / `FALSE`
 * @returns void
 */
void StepperInit(Stepper_t* stepper, I2C_TypeDef* i2cBus, uint8_t i2cAddress, uint8_t iRun, uint8_t iHold, uint8_t vMin, uint8_t vMax, uint8_t stepMode, uint8_t rotationDirection, uint8_t acceleration, uint16_t securePosition)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b086      	sub	sp, #24
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	4611      	mov	r1, r2
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	460b      	mov	r3, r1
 8002bc0:	71fb      	strb	r3, [r7, #7]
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	71bb      	strb	r3, [r7, #6]
	stepper->i2cBus.i2c = i2cBus;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	68ba      	ldr	r2, [r7, #8]
 8002bca:	601a      	str	r2, [r3, #0]
	stepper->i2cAddress.value = i2cAddress;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	79fa      	ldrb	r2, [r7, #7]
 8002bd0:	751a      	strb	r2, [r3, #20]
	stepper->iRun.value = iRun;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	79ba      	ldrb	r2, [r7, #6]
 8002bd6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	stepper->iHold.value = iHold;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	stepper->vMin.value = vMin;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002bea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	stepper->vMax.value = vMax;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8002bf4:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	stepper->stepMode.value = stepMode;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002bfe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
	stepper->rotationDirection.value = rotationDirection;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002c08:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	stepper->acceleration.value = acceleration;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8002c12:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	stepper->securePosition.value = securePosition;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8002c1a:	f8a3 20dc 	strh.w	r2, [r3, #220]	; 0xdc
	stepper->rotationDirection.set(stepper, rotationDirection);
	stepper->acceleration.set(stepper, acceleration);
	stepper->securePosition.set(stepper, securePosition);*/

	uint8_t data[8];
	getFullStatus1(stepper, data);
 8002c1e:	f107 0310 	add.w	r3, r7, #16
 8002c22:	4619      	mov	r1, r3
 8002c24:	68f8      	ldr	r0, [r7, #12]
 8002c26:	f7ff fb3c 	bl	80022a2 <getFullStatus1>
	getFullStatus2(stepper, data);
 8002c2a:	f107 0310 	add.w	r3, r7, #16
 8002c2e:	4619      	mov	r1, r3
 8002c30:	68f8      	ldr	r0, [r7, #12]
 8002c32:	f7ff fb54 	bl	80022de <getFullStatus2>
	setMotorParam(stepper);
 8002c36:	68f8      	ldr	r0, [r7, #12]
 8002c38:	f7ff fb6f 	bl	800231a <setMotorParam>

	StepperResetPosition(stepper); 			/*
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f7ff ff4b 	bl	8002ad8 <StepperResetPosition>
												 * reset stepper Position wird auf 0
												 * so that position cannot be the same as that of `runInit(...)`
												 * if the positions are the same --> DEADLOCK!
												 */

	StepperSetDualPosition(stepper, 0x02,0x01); 	// set the target position to pos1 and pos2
 8002c42:	2201      	movs	r2, #1
 8002c44:	2102      	movs	r1, #2
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f7ff ff74 	bl	8002b34 <StepperSetDualPosition>
}
 8002c4c:	bf00      	nop
 8002c4e:	3718      	adds	r7, #24
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <setStepper>:
 * set the motor parameters to the values of the stepper
 * 
 * @param Stepper_t* stepper - the stepper to set the motor parameters
 * @returns void
 */
void setStepper(Stepper_t* stepper, Stepper_t* stepper1) {
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
	stepper->i2cBus.i2c = stepper1->i2cBus.i2c;
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	601a      	str	r2, [r3, #0]
	stepper->i2cAddress.value = stepper1->i2cAddress.value;
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	7d1a      	ldrb	r2, [r3, #20]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	751a      	strb	r2, [r3, #20]
	stepper->iRun.value = stepper1->iRun.value;
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	stepper->iHold.value = stepper1->iHold.value;
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	stepper->vMin.value = stepper1->vMin.value;
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	stepper->vMax.value = stepper1->vMax.value;
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	stepper->stepMode.value = stepper1->stepMode.value;
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	f893 2078 	ldrb.w	r2, [r3, #120]	; 0x78
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
	stepper->rotationDirection.value = stepper1->rotationDirection.value;
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 8002cb6:	bf00      	nop
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr

08002cc2 <getStepper>:
/**
 * get the motor parameters of the stepper
 * @param Stepper_t* stepper - the stepper to get the motor parameters
 * @returns Stepper_t* - the stepper with the motor parameters
 */
Stepper_t* getStepper(Stepper_t* stepper) {
 8002cc2:	b480      	push	{r7}
 8002cc4:	b083      	sub	sp, #12
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
	return stepper;
 8002cca:	687b      	ldr	r3, [r7, #4]
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	370c      	adds	r7, #12
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr

08002cd8 <adcMeas>:
uint32_t	Timer1 = 0UL;
uint32_t    ST7735_Timer = 0UL;
uint32_t    Timer100ms = 0UL;

float adcMeas(ADC_TypeDef   *adc)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b088      	sub	sp, #32
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]

	static float adcValue = 0;
	const uint16_t adcMax = 4095;
 8002ce0:	f640 73ff 	movw	r3, #4095	; 0xfff
 8002ce4:	83fb      	strh	r3, [r7, #30]
	const float kFilt = 0.05;
 8002ce6:	4b2c      	ldr	r3, [pc, #176]	; (8002d98 <adcMeas+0xc0>)
 8002ce8:	61bb      	str	r3, [r7, #24]
	uint16_t adcRaw;
	char strT[8];

	if (adcIsConversionFinished(adc))
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f000 fc68 	bl	80035c0 <adcIsConversionFinished>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d02d      	beq.n	8002d52 <adcMeas+0x7a>
		{
			adcRaw = adcGetConversionResult(adc);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 fb49 	bl	800338e <adcGetConversionResult>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	82fb      	strh	r3, [r7, #22]
			adcStartConversion(adc);
 8002d00:	6878      	ldr	r0, [r7, #4]
 8002d02:	f000 fc4d 	bl	80035a0 <adcStartConversion>
			adcValue *= (1-kFilt);
 8002d06:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002d0a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d0e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d12:	4b22      	ldr	r3, [pc, #136]	; (8002d9c <adcMeas+0xc4>)
 8002d14:	edd3 7a00 	vldr	s15, [r3]
 8002d18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d1c:	4b1f      	ldr	r3, [pc, #124]	; (8002d9c <adcMeas+0xc4>)
 8002d1e:	edc3 7a00 	vstr	s15, [r3]
			adcValue += ((float)adcRaw * kFilt/ adcMax);
 8002d22:	8afb      	ldrh	r3, [r7, #22]
 8002d24:	ee07 3a90 	vmov	s15, r3
 8002d28:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d2c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d30:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002d34:	8bfb      	ldrh	r3, [r7, #30]
 8002d36:	ee07 3a90 	vmov	s15, r3
 8002d3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d42:	4b16      	ldr	r3, [pc, #88]	; (8002d9c <adcMeas+0xc4>)
 8002d44:	edd3 7a00 	vldr	s15, [r3]
 8002d48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d4c:	4b13      	ldr	r3, [pc, #76]	; (8002d9c <adcMeas+0xc4>)
 8002d4e:	edc3 7a00 	vstr	s15, [r3]
		}
		//sprintf(strT, "%3.2f", adcValue);
		sprintf(strT, "%2.0f%%", 100*adcValue);
 8002d52:	4b12      	ldr	r3, [pc, #72]	; (8002d9c <adcMeas+0xc4>)
 8002d54:	edd3 7a00 	vldr	s15, [r3]
 8002d58:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002da0 <adcMeas+0xc8>
 8002d5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d60:	ee17 0a90 	vmov	r0, s15
 8002d64:	f7fd fbf8 	bl	8000558 <__aeabi_f2d>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	f107 000c 	add.w	r0, r7, #12
 8002d70:	490c      	ldr	r1, [pc, #48]	; (8002da4 <adcMeas+0xcc>)
 8002d72:	f002 fd0b 	bl	800578c <siprintf>
		tftPrintColor((char *)strT,78,0,tft_YELLOW);
 8002d76:	f107 000c 	add.w	r0, r7, #12
 8002d7a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002d7e:	2200      	movs	r2, #0
 8002d80:	214e      	movs	r1, #78	; 0x4e
 8002d82:	f7ff f9bb 	bl	80020fc <tftPrintColor>
		return(adcValue);
 8002d86:	4b05      	ldr	r3, [pc, #20]	; (8002d9c <adcMeas+0xc4>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	ee07 3a90 	vmov	s15, r3
}
 8002d8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002d92:	3720      	adds	r7, #32
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	3d4ccccd 	.word	0x3d4ccccd
 8002d9c:	200006e8 	.word	0x200006e8
 8002da0:	42c80000 	.word	0x42c80000
 8002da4:	08008e78 	.word	0x08008e78

08002da8 <Task100ms>:
// TaskRoutine with 100ms cycletime
TaskModus Task100ms(TaskModus RunMode)
{
 8002da8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002daa:	b099      	sub	sp, #100	; 0x64
 8002dac:	af08      	add	r7, sp, #32
 8002dae:	4603      	mov	r3, r0
 8002db0:	73fb      	strb	r3, [r7, #15]

	static float ADC_offset = 0;
	ADC_TypeDef   *adc    = ADC1;
 8002db2:	4bc3      	ldr	r3, [pc, #780]	; (80030c0 <Task100ms+0x318>)
 8002db4:	63fb      	str	r3, [r7, #60]	; 0x3c
	const int16_t minStepPos = -32000;
 8002db6:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8002dba:	877b      	strh	r3, [r7, #58]	; 0x3a
	const int16_t secPos = 00;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	873b      	strh	r3, [r7, #56]	; 0x38
	const int16_t manStep = 800;			// viertel Umdrehung
 8002dc0:	f44f 7348 	mov.w	r3, #800	; 0x320
 8002dc4:	86fb      	strh	r3, [r7, #54]	; 0x36
	const float maxStep = 32000;
 8002dc6:	4bbf      	ldr	r3, [pc, #764]	; (80030c4 <Task100ms+0x31c>)
 8002dc8:	633b      	str	r3, [r7, #48]	; 0x30
	static int16_t setPos = 0, setPosOld = 0;
	char strT[8];
	float ADC_0;
	float AlphaBeta[2];  // Wertepaar
	uint8_t foundAddr = 0;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	switch (RunMode)
 8002dd0:	7bfb      	ldrb	r3, [r7, #15]
 8002dd2:	2b04      	cmp	r3, #4
 8002dd4:	f200 816e 	bhi.w	80030b4 <Task100ms+0x30c>
 8002dd8:	a201      	add	r2, pc, #4	; (adr r2, 8002de0 <Task100ms+0x38>)
 8002dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dde:	bf00      	nop
 8002de0:	08002df5 	.word	0x08002df5
 8002de4:	08002e9d 	.word	0x08002e9d
 8002de8:	08002ec3 	.word	0x08002ec3
 8002dec:	08002f1d 	.word	0x08002f1d
 8002df0:	08002fe7 	.word	0x08002fe7
    {
   	   case ParamInit:  //I2C Scan
   	   {

   		   setRotaryColor(LED_BLUE);
 8002df4:	2003      	movs	r0, #3
 8002df6:	f7fe fa99 	bl	800132c <setRotaryColor>
   		   ADC_CHANNEL_t chnList[] = { ADC_CHN_0 };
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	743b      	strb	r3, [r7, #16]

   		    // Anzahl der Listenelemente berechnen
   		    size_t         listSize = sizeof(chnList) / sizeof(chnList[0]);
 8002dfe:	2301      	movs	r3, #1
 8002e00:	627b      	str	r3, [r7, #36]	; 0x24

   		    adcSelectADC(adc);                     // ADC1: Bustakt aktivieren
 8002e02:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002e04:	f000 fa98 	bl	8003338 <adcSelectADC>

   		    // Konfiguration der Sequenz und Eintrag der Laenge von chnList[]
   		    adcSetChannelSequence(adc, chnList, listSize);
 8002e08:	f107 0310 	add.w	r3, r7, #16
 8002e0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e0e:	4619      	mov	r1, r3
 8002e10:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002e12:	f000 fac9 	bl	80033a8 <adcSetChannelSequence>
   		    adcEnableADC(adc);
 8002e16:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002e18:	f000 faa8 	bl	800336c <adcEnableADC>
   		    adcStartConversion(adc);
 8002e1c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002e1e:	f000 fbbf 	bl	80035a0 <adcStartConversion>

   		//   foundAddr = i2cFindSlaveAddr(i2c, i2cAddr_mot);
   		   if ( foundAddr == 0)
 8002e22:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d134      	bne.n	8002e94 <Task100ms+0xec>
   		   {
   			   tftPrint((char *)"Active\0",110,0,0);
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	216e      	movs	r1, #110	; 0x6e
 8002e30:	48a5      	ldr	r0, [pc, #660]	; (80030c8 <Task100ms+0x320>)
 8002e32:	f7ff f8c9 	bl	8001fc8 <tftPrint>
   			   //StepL.init(... 						iRun,	iHold, 	vMin,  	vMax, 	stepMode, 							rotDir, acceleration, securePosition)
   			   StepperInit(&Step, i2c, i2cAddr_mot,StepPaValue[0], StepPaValue[1], StepPaValue[2],StepPaValue[3],stepMode,(uint8_t)!stepRotDir,StepPaValue[4], secPos);
 8002e36:	4ba5      	ldr	r3, [pc, #660]	; (80030cc <Task100ms+0x324>)
 8002e38:	681d      	ldr	r5, [r3, #0]
 8002e3a:	4ba5      	ldr	r3, [pc, #660]	; (80030d0 <Task100ms+0x328>)
 8002e3c:	781e      	ldrb	r6, [r3, #0]
 8002e3e:	4ba4      	ldr	r3, [pc, #656]	; (80030d0 <Task100ms+0x328>)
 8002e40:	785b      	ldrb	r3, [r3, #1]
 8002e42:	4aa3      	ldr	r2, [pc, #652]	; (80030d0 <Task100ms+0x328>)
 8002e44:	7892      	ldrb	r2, [r2, #2]
 8002e46:	49a2      	ldr	r1, [pc, #648]	; (80030d0 <Task100ms+0x328>)
 8002e48:	78c9      	ldrb	r1, [r1, #3]
 8002e4a:	2000      	movs	r0, #0
 8002e4c:	60b8      	str	r0, [r7, #8]
 8002e4e:	2001      	movs	r0, #1
 8002e50:	f080 0001 	eor.w	r0, r0, #1
 8002e54:	b2c0      	uxtb	r0, r0
 8002e56:	6078      	str	r0, [r7, #4]
 8002e58:	489d      	ldr	r0, [pc, #628]	; (80030d0 <Task100ms+0x328>)
 8002e5a:	7900      	ldrb	r0, [r0, #4]
 8002e5c:	8f3c      	ldrh	r4, [r7, #56]	; 0x38
 8002e5e:	9406      	str	r4, [sp, #24]
 8002e60:	9005      	str	r0, [sp, #20]
 8002e62:	687c      	ldr	r4, [r7, #4]
 8002e64:	9404      	str	r4, [sp, #16]
 8002e66:	68b8      	ldr	r0, [r7, #8]
 8002e68:	9003      	str	r0, [sp, #12]
 8002e6a:	9102      	str	r1, [sp, #8]
 8002e6c:	9201      	str	r2, [sp, #4]
 8002e6e:	9300      	str	r3, [sp, #0]
 8002e70:	4633      	mov	r3, r6
 8002e72:	2260      	movs	r2, #96	; 0x60
 8002e74:	4629      	mov	r1, r5
 8002e76:	4897      	ldr	r0, [pc, #604]	; (80030d4 <Task100ms+0x32c>)
 8002e78:	f7ff fe9a 	bl	8002bb0 <StepperInit>
   			   stepper.pwmFrequency.set(&Step, 0);
 8002e7c:	4b96      	ldr	r3, [pc, #600]	; (80030d8 <Task100ms+0x330>)
 8002e7e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002e82:	2100      	movs	r1, #0
 8002e84:	4893      	ldr	r0, [pc, #588]	; (80030d4 <Task100ms+0x32c>)
 8002e86:	4798      	blx	r3

   			RunMode = ResetPos;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	73fb      	strb	r3, [r7, #15]
   			setRotaryColor(LED_YELLOW);
 8002e8c:	2006      	movs	r0, #6
 8002e8e:	f7fe fa4d 	bl	800132c <setRotaryColor>
   		   else
   		   {
   			  setRotaryColor(LED_CYAN);
   		   }
   	   }
   	   break;
 8002e92:	e10f      	b.n	80030b4 <Task100ms+0x30c>
   			  setRotaryColor(LED_CYAN);
 8002e94:	2005      	movs	r0, #5
 8002e96:	f7fe fa49 	bl	800132c <setRotaryColor>
   	   break;
 8002e9a:	e10b      	b.n	80030b4 <Task100ms+0x30c>
   	   case ResetPos: // Set Motorpos from ADC
	   {
			StepperSetPos(&Step, minStepPos);
 8002e9c:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	488c      	ldr	r0, [pc, #560]	; (80030d4 <Task100ms+0x32c>)
 8002ea4:	f7ff fd32 	bl	800290c <StepperSetPos>
			RunMode = InitRun;
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	73fb      	strb	r3, [r7, #15]
			setRotaryColor(LED_RED);
 8002eac:	2001      	movs	r0, #1
 8002eae:	f7fe fa3d 	bl	800132c <setRotaryColor>
			tftPrintColor("INIT  \0",110,0,tft_RED);
 8002eb2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	216e      	movs	r1, #110	; 0x6e
 8002eba:	4888      	ldr	r0, [pc, #544]	; (80030dc <Task100ms+0x334>)
 8002ebc:	f7ff f91e 	bl	80020fc <tftPrintColor>

	   }
	   break;
 8002ec0:	e0f8      	b.n	80030b4 <Task100ms+0x30c>
	   case InitRun: // Set MotorPos to minimal Pos. for calibration run
	   {
			if (getRotaryPushButton() != 0)
 8002ec2:	f7fe fac7 	bl	8001454 <getRotaryPushButton>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d011      	beq.n	8002ef0 <Task100ms+0x148>
			{
				setRotaryPosition(0);
 8002ecc:	2000      	movs	r0, #0
 8002ece:	f7fe faf9 	bl	80014c4 <setRotaryPosition>
				setRotaryColor(LED_MAGENTA);
 8002ed2:	2004      	movs	r0, #4
 8002ed4:	f7fe fa2a 	bl	800132c <setRotaryColor>
				tftPrintColor("Manual\0",110,0,tft_MAGENTA);
 8002ed8:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8002edc:	2200      	movs	r2, #0
 8002ede:	216e      	movs	r1, #110	; 0x6e
 8002ee0:	487f      	ldr	r0, [pc, #508]	; (80030e0 <Task100ms+0x338>)
 8002ee2:	f7ff f90b 	bl	80020fc <tftPrintColor>
				StepperSoftStop (&Step);
 8002ee6:	487b      	ldr	r0, [pc, #492]	; (80030d4 <Task100ms+0x32c>)
 8002ee8:	f7ff fe0d 	bl	8002b06 <StepperSoftStop>
				//StepperResetPosition(&Step);
				RunMode = ManualRun;
 8002eec:	2304      	movs	r3, #4
 8002eee:	73fb      	strb	r3, [r7, #15]

			}
			if (StepperGetPos(&Step) == minStepPos)
 8002ef0:	4878      	ldr	r0, [pc, #480]	; (80030d4 <Task100ms+0x32c>)
 8002ef2:	f7ff fcdd 	bl	80028b0 <StepperGetPos>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	461a      	mov	r2, r3
 8002efa:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8002efe:	4293      	cmp	r3, r2
 8002f00:	f040 80d7 	bne.w	80030b2 <Task100ms+0x30a>
			{
				setRotaryColor(LED_GREEN);
 8002f04:	2002      	movs	r0, #2
 8002f06:	f7fe fa11 	bl	800132c <setRotaryColor>
				tftPrint((char *)"Active\0",110,0,0);
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	216e      	movs	r1, #110	; 0x6e
 8002f10:	486d      	ldr	r0, [pc, #436]	; (80030c8 <Task100ms+0x320>)
 8002f12:	f7ff f859 	bl	8001fc8 <tftPrint>
				RunMode = AutoRun;
 8002f16:	2303      	movs	r3, #3
 8002f18:	73fb      	strb	r3, [r7, #15]
			}
	   }
	   break;
 8002f1a:	e0ca      	b.n	80030b2 <Task100ms+0x30a>

   	   case AutoRun: // Set Motoraxis-position from ADC (Range 0..4095) from minStepPos to maxStep
	   {
			if (getRotaryPushButton() != 0)
 8002f1c:	f7fe fa9a 	bl	8001454 <getRotaryPushButton>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d016      	beq.n	8002f54 <Task100ms+0x1ac>
			{
			  setRotaryPosition((int16_t)setPos/manStep);
 8002f26:	4b6f      	ldr	r3, [pc, #444]	; (80030e4 <Task100ms+0x33c>)
 8002f28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8002f32:	fb92 f3f3 	sdiv	r3, r2, r3
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7fe fac4 	bl	80014c4 <setRotaryPosition>
			  setRotaryColor(LED_MAGENTA);
 8002f3c:	2004      	movs	r0, #4
 8002f3e:	f7fe f9f5 	bl	800132c <setRotaryColor>
			  tftPrintColor("Manual\0",110,0,tft_MAGENTA);
 8002f42:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8002f46:	2200      	movs	r2, #0
 8002f48:	216e      	movs	r1, #110	; 0x6e
 8002f4a:	4865      	ldr	r0, [pc, #404]	; (80030e0 <Task100ms+0x338>)
 8002f4c:	f7ff f8d6 	bl	80020fc <tftPrintColor>
			  RunMode = ManualRun;
 8002f50:	2304      	movs	r3, #4
 8002f52:	73fb      	strb	r3, [r7, #15]
			}

			ADC_0 = adcMeas(adc);
 8002f54:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002f56:	f7ff febf 	bl	8002cd8 <adcMeas>
 8002f5a:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
			setPos = (int16_t)((ADC_0-ADC_offset)*(maxStep-minStepPos))+minStepPos;
 8002f5e:	4b62      	ldr	r3, [pc, #392]	; (80030e8 <Task100ms+0x340>)
 8002f60:	edd3 7a00 	vldr	s15, [r3]
 8002f64:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002f68:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f6c:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8002f70:	ee07 3a90 	vmov	s15, r3
 8002f74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f78:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8002f7c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002f80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f88:	ee17 3a90 	vmov	r3, s15
 8002f8c:	b21b      	sxth	r3, r3
 8002f8e:	b29a      	uxth	r2, r3
 8002f90:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8002f92:	4413      	add	r3, r2
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	b21a      	sxth	r2, r3
 8002f98:	4b52      	ldr	r3, [pc, #328]	; (80030e4 <Task100ms+0x33c>)
 8002f9a:	801a      	strh	r2, [r3, #0]
			StepperSetPos(&Step, setPos);
 8002f9c:	4b51      	ldr	r3, [pc, #324]	; (80030e4 <Task100ms+0x33c>)
 8002f9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	484b      	ldr	r0, [pc, #300]	; (80030d4 <Task100ms+0x32c>)
 8002fa6:	f7ff fcb1 	bl	800290c <StepperSetPos>
			AlphaBeta[0] = ADC_0*2-1;			// AD Value ist display form Minimim -1 till Max +1 OSzi
 8002faa:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002fae:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002fb2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002fb6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002fba:	edc7 7a05 	vstr	s15, [r7, #20]
			AlphaBeta[1] = (float)StepperGetPos(&Step)/maxStep;
 8002fbe:	4845      	ldr	r0, [pc, #276]	; (80030d4 <Task100ms+0x32c>)
 8002fc0:	f7ff fc76 	bl	80028b0 <StepperGetPos>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	ee07 3a90 	vmov	s15, r3
 8002fca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002fce:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8002fd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fd6:	edc7 7a06 	vstr	s15, [r7, #24]
			AlBeOszi(AlphaBeta);
 8002fda:	f107 0314 	add.w	r3, r7, #20
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fd fffc 	bl	8000fdc <AlBeOszi>
	   }
	   break;
 8002fe4:	e066      	b.n	80030b4 <Task100ms+0x30c>

   	   case ManualRun: // Reset Motorpos with Manual Rot
   	   {
			if (getRotaryPushButton() != 0)
 8002fe6:	f7fe fa35 	bl	8001454 <getRotaryPushButton>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00a      	beq.n	8003006 <Task100ms+0x25e>
			{
			  tftPrint((char *)"Active\0",110,0,0);
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	216e      	movs	r1, #110	; 0x6e
 8002ff6:	4834      	ldr	r0, [pc, #208]	; (80030c8 <Task100ms+0x320>)
 8002ff8:	f7fe ffe6 	bl	8001fc8 <tftPrint>
			  setRotaryColor(LED_GREEN);
 8002ffc:	2002      	movs	r0, #2
 8002ffe:	f7fe f995 	bl	800132c <setRotaryColor>
			  RunMode = AutoRun;
 8003002:	2303      	movs	r3, #3
 8003004:	73fb      	strb	r3, [r7, #15]

			}
			setPos = (int16_t)getRotaryPosition()*manStep;
 8003006:	f7fe fa47 	bl	8001498 <getRotaryPosition>
 800300a:	4603      	mov	r3, r0
 800300c:	b29a      	uxth	r2, r3
 800300e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003010:	fb12 f303 	smulbb	r3, r2, r3
 8003014:	b29b      	uxth	r3, r3
 8003016:	b21a      	sxth	r2, r3
 8003018:	4b32      	ldr	r3, [pc, #200]	; (80030e4 <Task100ms+0x33c>)
 800301a:	801a      	strh	r2, [r3, #0]
			if (setPos != setPosOld)
 800301c:	4b31      	ldr	r3, [pc, #196]	; (80030e4 <Task100ms+0x33c>)
 800301e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003022:	4b32      	ldr	r3, [pc, #200]	; (80030ec <Task100ms+0x344>)
 8003024:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003028:	429a      	cmp	r2, r3
 800302a:	d01d      	beq.n	8003068 <Task100ms+0x2c0>
			{
				StepperSetPos(&Step, setPos);
 800302c:	4b2d      	ldr	r3, [pc, #180]	; (80030e4 <Task100ms+0x33c>)
 800302e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003032:	4619      	mov	r1, r3
 8003034:	4827      	ldr	r0, [pc, #156]	; (80030d4 <Task100ms+0x32c>)
 8003036:	f7ff fc69 	bl	800290c <StepperSetPos>
				setPosOld = setPos;
 800303a:	4b2a      	ldr	r3, [pc, #168]	; (80030e4 <Task100ms+0x33c>)
 800303c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003040:	4b2a      	ldr	r3, [pc, #168]	; (80030ec <Task100ms+0x344>)
 8003042:	801a      	strh	r2, [r3, #0]
				sprintf(strT, "%+6i", setPos);
 8003044:	4b27      	ldr	r3, [pc, #156]	; (80030e4 <Task100ms+0x33c>)
 8003046:	f9b3 3000 	ldrsh.w	r3, [r3]
 800304a:	461a      	mov	r2, r3
 800304c:	f107 031c 	add.w	r3, r7, #28
 8003050:	4927      	ldr	r1, [pc, #156]	; (80030f0 <Task100ms+0x348>)
 8003052:	4618      	mov	r0, r3
 8003054:	f002 fb9a 	bl	800578c <siprintf>
				tftPrintColor((char *)strT,110,0,tft_MAGENTA);
 8003058:	f107 001c 	add.w	r0, r7, #28
 800305c:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8003060:	2200      	movs	r2, #0
 8003062:	216e      	movs	r1, #110	; 0x6e
 8003064:	f7ff f84a 	bl	80020fc <tftPrintColor>
				//tftPrintLong(setPos, 80, 0, 0);
			}
			ADC_0 = adcMeas(adc);
 8003068:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800306a:	f7ff fe35 	bl	8002cd8 <adcMeas>
 800306e:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28

			AlphaBeta[0] = (float)getRotaryPosition()/40;
 8003072:	f7fe fa11 	bl	8001498 <getRotaryPosition>
 8003076:	ee07 0a90 	vmov	s15, r0
 800307a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800307e:	eddf 6a1d 	vldr	s13, [pc, #116]	; 80030f4 <Task100ms+0x34c>
 8003082:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003086:	edc7 7a05 	vstr	s15, [r7, #20]
			AlphaBeta[1] = (float)StepperGetPos(&Step)/maxStep;
 800308a:	4812      	ldr	r0, [pc, #72]	; (80030d4 <Task100ms+0x32c>)
 800308c:	f7ff fc10 	bl	80028b0 <StepperGetPos>
 8003090:	4603      	mov	r3, r0
 8003092:	ee07 3a90 	vmov	s15, r3
 8003096:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800309a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800309e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030a2:	edc7 7a06 	vstr	s15, [r7, #24]
			AlBeOszi(AlphaBeta);
 80030a6:	f107 0314 	add.w	r3, r7, #20
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7fd ff96 	bl	8000fdc <AlBeOszi>

	   }
   	   break;
 80030b0:	e000      	b.n	80030b4 <Task100ms+0x30c>
	   break;
 80030b2:	bf00      	nop

	   }


    }
    return(RunMode);
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3744      	adds	r7, #68	; 0x44
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030be:	bf00      	nop
 80030c0:	40012000 	.word	0x40012000
 80030c4:	46fa0000 	.word	0x46fa0000
 80030c8:	08008e80 	.word	0x08008e80
 80030cc:	20000384 	.word	0x20000384
 80030d0:	20000388 	.word	0x20000388
 80030d4:	200005a8 	.word	0x200005a8
 80030d8:	080093bc 	.word	0x080093bc
 80030dc:	08008e88 	.word	0x08008e88
 80030e0:	08008e90 	.word	0x08008e90
 80030e4:	200006ec 	.word	0x200006ec
 80030e8:	200006f0 	.word	0x200006f0
 80030ec:	200006f4 	.word	0x200006f4
 80030f0:	08008e98 	.word	0x08008e98
 80030f4:	42200000 	.word	0x42200000

080030f8 <main>:


int main(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b086      	sub	sp, #24
 80030fc:	af00      	add	r7, sp, #0

		uint8_t        scanAddr = 0x7F;  //7Bit Adresse
		I2C_TypeDef   *i2c  = I2C1;
		I2C_TypeDef   *i2c2  = I2C2;
	*/
	uint32_t   TaskTime100ms = 100UL;
 80030fe:	2364      	movs	r3, #100	; 0x64
 8003100:	613b      	str	r3, [r7, #16]
	int RunMode = 0;
 8003102:	2300      	movs	r3, #0
 8003104:	617b      	str	r3, [r7, #20]



	// This is the Array, of all Timer-Variables
    uint32_t *timerList[] = { &Timer100ms, &ST7735_Timer /*, additional timer */ };
 8003106:	4a28      	ldr	r2, [pc, #160]	; (80031a8 <main+0xb0>)
 8003108:	1d3b      	adds	r3, r7, #4
 800310a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800310e:	e883 0003 	stmia.w	r3, {r0, r1}
	// size of the array  are calculated
	size_t    arraySize = sizeof(timerList)/sizeof(timerList[0]);
 8003112:	2302      	movs	r3, #2
 8003114:	60fb      	str	r3, [r7, #12]

	    BALOsetup();
 8003116:	f7fd ff4f 	bl	8000fb8 <BALOsetup>
	    LED_red_on;
 800311a:	2103      	movs	r1, #3
 800311c:	4823      	ldr	r0, [pc, #140]	; (80031ac <main+0xb4>)
 800311e:	f000 fe5b 	bl	8003dd8 <gpioResetPin>
	   // struct PIDContr PID_Pos;


		// Inits needed for TFT Display
	    // Initialisiert den Systick-Timer
		systickInit(SYSTICK_1MS);
 8003122:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003126:	f001 fdf5 	bl	8004d14 <systickInit>
		spiInit();
 800312a:	f7fe fa73 	bl	8001614 <spiInit>
		tftInitR(INITR_REDTAB);
 800312e:	2001      	movs	r0, #1
 8003130:	f7fe fb30 	bl	8001794 <tftInitR>

		//display setup
	    tftSetRotation(LANDSCAPE);
 8003134:	2001      	movs	r0, #1
 8003136:	f7ff f817 	bl	8002168 <tftSetRotation>
	    tftSetFont((uint8_t *)&SmallFont[0]);
 800313a:	481d      	ldr	r0, [pc, #116]	; (80031b0 <main+0xb8>)
 800313c:	f7fe fcec 	bl	8001b18 <tftSetFont>
	    tftFillScreen(tft_BLACK);
 8003140:	2000      	movs	r0, #0
 8003142:	f7fe fff7 	bl	8002134 <tftFillScreen>

	    /* initialize the rotary push button module */
	    initRotaryPushButton();
 8003146:	f7fe f853 	bl	80011f0 <initRotaryPushButton>

	    systickSetMillis(&Timer100ms, TaskTime100ms);
 800314a:	6939      	ldr	r1, [r7, #16]
 800314c:	4819      	ldr	r0, [pc, #100]	; (80031b4 <main+0xbc>)
 800314e:	f001 fdd3 	bl	8004cf8 <systickSetMillis>

	    LED_red_off;
 8003152:	2103      	movs	r1, #3
 8003154:	4815      	ldr	r0, [pc, #84]	; (80031ac <main+0xb4>)
 8003156:	f000 fe14 	bl	8003d82 <gpioSetPin>
	    tftPrintColor((char *)SWVerTxt,0,0,tft_RED);
 800315a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800315e:	2200      	movs	r2, #0
 8003160:	2100      	movs	r1, #0
 8003162:	4815      	ldr	r0, [pc, #84]	; (80031b8 <main+0xc0>)
 8003164:	f7fe ffca 	bl	80020fc <tftPrintColor>

	    //initPID(&PID_Pos, 0.5, 0.5, 0.1, (float)0.0001*i2cTaskTime);  // Init der PID-Koeffizienten des Positions-Regler

	    while (1)
	    {
		   if (true == timerTrigger)
 8003168:	4b14      	ldr	r3, [pc, #80]	; (80031bc <main+0xc4>)
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d006      	beq.n	800317e <main+0x86>
		   {
				systickUpdateTimerList((uint32_t *) timerList, arraySize);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	b2da      	uxtb	r2, r3
 8003174:	1d3b      	adds	r3, r7, #4
 8003176:	4611      	mov	r1, r2
 8003178:	4618      	mov	r0, r3
 800317a:	f001 fe23 	bl	8004dc4 <systickUpdateTimerList>
		   }
		   if (isSystickExpired(Timer100ms))
 800317e:	4b0d      	ldr	r3, [pc, #52]	; (80031b4 <main+0xbc>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4618      	mov	r0, r3
 8003184:	f001 fde8 	bl	8004d58 <isSystickExpired>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0ec      	beq.n	8003168 <main+0x70>
		   {
			   systickSetTicktime(&Timer100ms, TaskTime100ms);
 800318e:	6939      	ldr	r1, [r7, #16]
 8003190:	4808      	ldr	r0, [pc, #32]	; (80031b4 <main+0xbc>)
 8003192:	f001 fdd3 	bl	8004d3c <systickSetTicktime>
			   RunMode= Task100ms(RunMode);
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	b2db      	uxtb	r3, r3
 800319a:	4618      	mov	r0, r3
 800319c:	f7ff fe04 	bl	8002da8 <Task100ms>
 80031a0:	4603      	mov	r3, r0
 80031a2:	617b      	str	r3, [r7, #20]
		   if (true == timerTrigger)
 80031a4:	e7e0      	b.n	8003168 <main+0x70>
 80031a6:	bf00      	nop
 80031a8:	08008eac 	.word	0x08008eac
 80031ac:	40020400 	.word	0x40020400
 80031b0:	08008ebc 	.word	0x08008ebc
 80031b4:	200006e4 	.word	0x200006e4
 80031b8:	08008ea0 	.word	0x08008ea0
 80031bc:	200006dc 	.word	0x200006dc

080031c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031c0:	b480      	push	{r7}
 80031c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031c4:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <SystemInit+0x20>)
 80031c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ca:	4a05      	ldr	r2, [pc, #20]	; (80031e0 <SystemInit+0x20>)
 80031cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80031d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031d4:	bf00      	nop
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	e000ed00 	.word	0xe000ed00

080031e4 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b087      	sub	sp, #28
 80031e8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80031ea:	2300      	movs	r3, #0
 80031ec:	613b      	str	r3, [r7, #16]
 80031ee:	2300      	movs	r3, #0
 80031f0:	617b      	str	r3, [r7, #20]
 80031f2:	2302      	movs	r3, #2
 80031f4:	60fb      	str	r3, [r7, #12]
 80031f6:	2300      	movs	r3, #0
 80031f8:	60bb      	str	r3, [r7, #8]
 80031fa:	2302      	movs	r3, #2
 80031fc:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80031fe:	4b34      	ldr	r3, [pc, #208]	; (80032d0 <SystemCoreClockUpdate+0xec>)
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f003 030c 	and.w	r3, r3, #12
 8003206:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	2b08      	cmp	r3, #8
 800320c:	d011      	beq.n	8003232 <SystemCoreClockUpdate+0x4e>
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	2b08      	cmp	r3, #8
 8003212:	d844      	bhi.n	800329e <SystemCoreClockUpdate+0xba>
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <SystemCoreClockUpdate+0x3e>
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	2b04      	cmp	r3, #4
 800321e:	d004      	beq.n	800322a <SystemCoreClockUpdate+0x46>
 8003220:	e03d      	b.n	800329e <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8003222:	4b2c      	ldr	r3, [pc, #176]	; (80032d4 <SystemCoreClockUpdate+0xf0>)
 8003224:	4a2c      	ldr	r2, [pc, #176]	; (80032d8 <SystemCoreClockUpdate+0xf4>)
 8003226:	601a      	str	r2, [r3, #0]
      break;
 8003228:	e03d      	b.n	80032a6 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800322a:	4b2a      	ldr	r3, [pc, #168]	; (80032d4 <SystemCoreClockUpdate+0xf0>)
 800322c:	4a2b      	ldr	r2, [pc, #172]	; (80032dc <SystemCoreClockUpdate+0xf8>)
 800322e:	601a      	str	r2, [r3, #0]
      break;
 8003230:	e039      	b.n	80032a6 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8003232:	4b27      	ldr	r3, [pc, #156]	; (80032d0 <SystemCoreClockUpdate+0xec>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	0d9b      	lsrs	r3, r3, #22
 8003238:	f003 0301 	and.w	r3, r3, #1
 800323c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800323e:	4b24      	ldr	r3, [pc, #144]	; (80032d0 <SystemCoreClockUpdate+0xec>)
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003246:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00c      	beq.n	8003268 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800324e:	4a23      	ldr	r2, [pc, #140]	; (80032dc <SystemCoreClockUpdate+0xf8>)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	fbb2 f3f3 	udiv	r3, r2, r3
 8003256:	4a1e      	ldr	r2, [pc, #120]	; (80032d0 <SystemCoreClockUpdate+0xec>)
 8003258:	6852      	ldr	r2, [r2, #4]
 800325a:	0992      	lsrs	r2, r2, #6
 800325c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003260:	fb02 f303 	mul.w	r3, r2, r3
 8003264:	617b      	str	r3, [r7, #20]
 8003266:	e00b      	b.n	8003280 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8003268:	4a1b      	ldr	r2, [pc, #108]	; (80032d8 <SystemCoreClockUpdate+0xf4>)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003270:	4a17      	ldr	r2, [pc, #92]	; (80032d0 <SystemCoreClockUpdate+0xec>)
 8003272:	6852      	ldr	r2, [r2, #4]
 8003274:	0992      	lsrs	r2, r2, #6
 8003276:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800327a:	fb02 f303 	mul.w	r3, r2, r3
 800327e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003280:	4b13      	ldr	r3, [pc, #76]	; (80032d0 <SystemCoreClockUpdate+0xec>)
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	0c1b      	lsrs	r3, r3, #16
 8003286:	f003 0303 	and.w	r3, r3, #3
 800328a:	3301      	adds	r3, #1
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8003290:	697a      	ldr	r2, [r7, #20]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	fbb2 f3f3 	udiv	r3, r2, r3
 8003298:	4a0e      	ldr	r2, [pc, #56]	; (80032d4 <SystemCoreClockUpdate+0xf0>)
 800329a:	6013      	str	r3, [r2, #0]
      break;
 800329c:	e003      	b.n	80032a6 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 800329e:	4b0d      	ldr	r3, [pc, #52]	; (80032d4 <SystemCoreClockUpdate+0xf0>)
 80032a0:	4a0d      	ldr	r2, [pc, #52]	; (80032d8 <SystemCoreClockUpdate+0xf4>)
 80032a2:	601a      	str	r2, [r3, #0]
      break;
 80032a4:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80032a6:	4b0a      	ldr	r3, [pc, #40]	; (80032d0 <SystemCoreClockUpdate+0xec>)
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	091b      	lsrs	r3, r3, #4
 80032ac:	f003 030f 	and.w	r3, r3, #15
 80032b0:	4a0b      	ldr	r2, [pc, #44]	; (80032e0 <SystemCoreClockUpdate+0xfc>)
 80032b2:	5cd3      	ldrb	r3, [r2, r3]
 80032b4:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80032b6:	4b07      	ldr	r3, [pc, #28]	; (80032d4 <SystemCoreClockUpdate+0xf0>)
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	fa22 f303 	lsr.w	r3, r2, r3
 80032c0:	4a04      	ldr	r2, [pc, #16]	; (80032d4 <SystemCoreClockUpdate+0xf0>)
 80032c2:	6013      	str	r3, [r2, #0]
}
 80032c4:	bf00      	nop
 80032c6:	371c      	adds	r7, #28
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr
 80032d0:	40023800 	.word	0x40023800
 80032d4:	20000390 	.word	0x20000390
 80032d8:	00f42400 	.word	0x00f42400
 80032dc:	007a1200 	.word	0x007a1200
 80032e0:	080094f0 	.word	0x080094f0

080032e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80032e4:	480d      	ldr	r0, [pc, #52]	; (800331c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80032e6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80032e8:	f7ff ff6a 	bl	80031c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80032ec:	480c      	ldr	r0, [pc, #48]	; (8003320 <LoopForever+0x6>)
  ldr r1, =_edata
 80032ee:	490d      	ldr	r1, [pc, #52]	; (8003324 <LoopForever+0xa>)
  ldr r2, =_sidata
 80032f0:	4a0d      	ldr	r2, [pc, #52]	; (8003328 <LoopForever+0xe>)
  movs r3, #0
 80032f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032f4:	e002      	b.n	80032fc <LoopCopyDataInit>

080032f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032fa:	3304      	adds	r3, #4

080032fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003300:	d3f9      	bcc.n	80032f6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003302:	4a0a      	ldr	r2, [pc, #40]	; (800332c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003304:	4c0a      	ldr	r4, [pc, #40]	; (8003330 <LoopForever+0x16>)
  movs r3, #0
 8003306:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003308:	e001      	b.n	800330e <LoopFillZerobss>

0800330a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800330a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800330c:	3204      	adds	r2, #4

0800330e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800330e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003310:	d3fb      	bcc.n	800330a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003312:	f001 fda5 	bl	8004e60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003316:	f7ff feef 	bl	80030f8 <main>

0800331a <LoopForever>:

LoopForever:
  b LoopForever
 800331a:	e7fe      	b.n	800331a <LoopForever>
  ldr   r0, =_estack
 800331c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003320:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003324:	20000564 	.word	0x20000564
  ldr r2, =_sidata
 8003328:	08009ad8 	.word	0x08009ad8
  ldr r2, =_sbss
 800332c:	20000564 	.word	0x20000564
  ldr r4, =_ebss
 8003330:	2000070c 	.word	0x2000070c

08003334 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003334:	e7fe      	b.n	8003334 <ADC_IRQHandler>
	...

08003338 <adcSelectADC>:
 *          <td rowspan="1">10...8</td>
 *      </tr>
 * </table>
 */
ADC_RETURN_CODE_t adcSelectADC(ADC_TypeDef *adc)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
    if (ADC1 == adc)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a08      	ldr	r2, [pc, #32]	; (8003364 <adcSelectADC+0x2c>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d105      	bne.n	8003354 <adcSelectADC+0x1c>
    {
        RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8003348:	4b07      	ldr	r3, [pc, #28]	; (8003368 <adcSelectADC+0x30>)
 800334a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334c:	4a06      	ldr	r2, [pc, #24]	; (8003368 <adcSelectADC+0x30>)
 800334e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003352:	6453      	str	r3, [r2, #68]	; 0x44
    }
    return ADC_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	370c      	adds	r7, #12
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	40012000 	.word	0x40012000
 8003368:	40023800 	.word	0x40023800

0800336c <adcEnableADC>:
 *          <td rowspan="1">0</td>
 *      </tr>
 * </table>
 */
ADC_RETURN_CODE_t adcEnableADC(ADC_TypeDef *adc)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
    adc->CR2 |= ADC_CR2_ADON;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	f043 0201 	orr.w	r2, r3, #1
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	609a      	str	r2, [r3, #8]
    return ADC_OK;
 8003380:	2300      	movs	r3, #0
}
 8003382:	4618      	mov	r0, r3
 8003384:	370c      	adds	r7, #12
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr

0800338e <adcGetConversionResult>:
 *          <td rowspan="1">Reads conversion result from DR</td>
 *      </tr>
 * </table>
 */
uint16_t adcGetConversionResult(ADC_TypeDef *adc)
{
 800338e:	b480      	push	{r7}
 8003390:	b083      	sub	sp, #12
 8003392:	af00      	add	r7, sp, #0
 8003394:	6078      	str	r0, [r7, #4]
    return (adc->DR);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800339a:	b29b      	uxth	r3, r3
}
 800339c:	4618      	mov	r0, r3
 800339e:	370c      	adds	r7, #12
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr

080033a8 <adcSetChannelSequence>:
 *
 * @note
 * The sequence starts always at position 0 in the sequence list.
 */
ADC_RETURN_CODE_t adcSetChannelSequence(ADC_TypeDef *adc, ADC_CHANNEL_t *chnList, size_t seqLen)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b087      	sub	sp, #28
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	607a      	str	r2, [r7, #4]
     uint8_t i = 0;
 80033b4:	2300      	movs	r3, #0
 80033b6:	75fb      	strb	r3, [r7, #23]

     if (seqLen > 16)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2b10      	cmp	r3, #16
 80033bc:	d902      	bls.n	80033c4 <adcSetChannelSequence+0x1c>
     {
         return ADC_INVALID_SEQUENCE_LENGTH;
 80033be:	f06f 037b 	mvn.w	r3, #123	; 0x7b
 80033c2:	e0e7      	b.n	8003594 <adcSetChannelSequence+0x1ec>
     }

     adc->SQR1 |= ((seqLen - 1) << ADC_SQR1_L_Pos);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	3b01      	subs	r3, #1
 80033cc:	051b      	lsls	r3, r3, #20
 80033ce:	431a      	orrs	r2, r3
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	62da      	str	r2, [r3, #44]	; 0x2c

     for (i = 0; i < seqLen; i++)
 80033d4:	2300      	movs	r3, #0
 80033d6:	75fb      	strb	r3, [r7, #23]
 80033d8:	e0d6      	b.n	8003588 <adcSetChannelSequence+0x1e0>
     {
         switch (i)
 80033da:	7dfb      	ldrb	r3, [r7, #23]
 80033dc:	2b0f      	cmp	r3, #15
 80033de:	f200 80d0 	bhi.w	8003582 <adcSetChannelSequence+0x1da>
 80033e2:	a201      	add	r2, pc, #4	; (adr r2, 80033e8 <adcSetChannelSequence+0x40>)
 80033e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033e8:	08003429 	.word	0x08003429
 80033ec:	0800343d 	.word	0x0800343d
 80033f0:	08003453 	.word	0x08003453
 80033f4:	08003469 	.word	0x08003469
 80033f8:	0800347f 	.word	0x0800347f
 80033fc:	08003495 	.word	0x08003495
 8003400:	080034ab 	.word	0x080034ab
 8003404:	080034bf 	.word	0x080034bf
 8003408:	080034d5 	.word	0x080034d5
 800340c:	080034eb 	.word	0x080034eb
 8003410:	08003501 	.word	0x08003501
 8003414:	08003517 	.word	0x08003517
 8003418:	0800352d 	.word	0x0800352d
 800341c:	08003541 	.word	0x08003541
 8003420:	08003557 	.word	0x08003557
 8003424:	0800356d 	.word	0x0800356d
         {
             case 0:                                            // This is ADC Input Channel #1
                 adc->SQR3 |= (chnList[i] << ADC_SQR3_SQ1_Pos);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800342c:	7dfa      	ldrb	r2, [r7, #23]
 800342e:	68b9      	ldr	r1, [r7, #8]
 8003430:	440a      	add	r2, r1
 8003432:	7812      	ldrb	r2, [r2, #0]
 8003434:	431a      	orrs	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	635a      	str	r2, [r3, #52]	; 0x34
                 break;
 800343a:	e0a2      	b.n	8003582 <adcSetChannelSequence+0x1da>

             case 1:                                            // This is ADC Input Channel #2
                 adc->SQR3 |= (chnList[i] << ADC_SQR3_SQ2_Pos);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003440:	7dfa      	ldrb	r2, [r7, #23]
 8003442:	68b9      	ldr	r1, [r7, #8]
 8003444:	440a      	add	r2, r1
 8003446:	7812      	ldrb	r2, [r2, #0]
 8003448:	0152      	lsls	r2, r2, #5
 800344a:	431a      	orrs	r2, r3
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	635a      	str	r2, [r3, #52]	; 0x34
                 break;
 8003450:	e097      	b.n	8003582 <adcSetChannelSequence+0x1da>

             case 2:                                            // This is ADC Input Channel #3
                 adc->SQR3 |= (chnList[i] << ADC_SQR3_SQ3_Pos);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003456:	7dfa      	ldrb	r2, [r7, #23]
 8003458:	68b9      	ldr	r1, [r7, #8]
 800345a:	440a      	add	r2, r1
 800345c:	7812      	ldrb	r2, [r2, #0]
 800345e:	0292      	lsls	r2, r2, #10
 8003460:	431a      	orrs	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	635a      	str	r2, [r3, #52]	; 0x34
                 break;
 8003466:	e08c      	b.n	8003582 <adcSetChannelSequence+0x1da>

             case 3:                                            // This is ADC Input Channel #4
                 adc->SQR3 |= (chnList[i] << ADC_SQR3_SQ4_Pos);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800346c:	7dfa      	ldrb	r2, [r7, #23]
 800346e:	68b9      	ldr	r1, [r7, #8]
 8003470:	440a      	add	r2, r1
 8003472:	7812      	ldrb	r2, [r2, #0]
 8003474:	03d2      	lsls	r2, r2, #15
 8003476:	431a      	orrs	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	635a      	str	r2, [r3, #52]	; 0x34
                 break;
 800347c:	e081      	b.n	8003582 <adcSetChannelSequence+0x1da>

             case 4:                                            // This is ADC Input Channel #5
                 adc->SQR3 |= (chnList[i] << ADC_SQR3_SQ5_Pos);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003482:	7dfa      	ldrb	r2, [r7, #23]
 8003484:	68b9      	ldr	r1, [r7, #8]
 8003486:	440a      	add	r2, r1
 8003488:	7812      	ldrb	r2, [r2, #0]
 800348a:	0512      	lsls	r2, r2, #20
 800348c:	431a      	orrs	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	635a      	str	r2, [r3, #52]	; 0x34
                 break;
 8003492:	e076      	b.n	8003582 <adcSetChannelSequence+0x1da>

             case 5:                                            // This is ADC Input Channel #6
                 adc->SQR3 |= (chnList[i] << ADC_SQR3_SQ6_Pos);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003498:	7dfa      	ldrb	r2, [r7, #23]
 800349a:	68b9      	ldr	r1, [r7, #8]
 800349c:	440a      	add	r2, r1
 800349e:	7812      	ldrb	r2, [r2, #0]
 80034a0:	0652      	lsls	r2, r2, #25
 80034a2:	431a      	orrs	r2, r3
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	635a      	str	r2, [r3, #52]	; 0x34
                 break;
 80034a8:	e06b      	b.n	8003582 <adcSetChannelSequence+0x1da>

             case 6:                                            // This is ADC Input Channel #7
                 adc->SQR2 |= (chnList[i] << ADC_SQR2_SQ7_Pos);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ae:	7dfa      	ldrb	r2, [r7, #23]
 80034b0:	68b9      	ldr	r1, [r7, #8]
 80034b2:	440a      	add	r2, r1
 80034b4:	7812      	ldrb	r2, [r2, #0]
 80034b6:	431a      	orrs	r2, r3
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	631a      	str	r2, [r3, #48]	; 0x30
                 break;
 80034bc:	e061      	b.n	8003582 <adcSetChannelSequence+0x1da>

             case 7:                                            // This is ADC Input Channel #8
                 adc->SQR2 |= (chnList[i] << ADC_SQR2_SQ8_Pos);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c2:	7dfa      	ldrb	r2, [r7, #23]
 80034c4:	68b9      	ldr	r1, [r7, #8]
 80034c6:	440a      	add	r2, r1
 80034c8:	7812      	ldrb	r2, [r2, #0]
 80034ca:	0152      	lsls	r2, r2, #5
 80034cc:	431a      	orrs	r2, r3
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	631a      	str	r2, [r3, #48]	; 0x30
                 break;
 80034d2:	e056      	b.n	8003582 <adcSetChannelSequence+0x1da>

             case 8:                                            // This is ADC Input Channel #9
                 adc->SQR2 |= (chnList[i] << ADC_SQR2_SQ9_Pos);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d8:	7dfa      	ldrb	r2, [r7, #23]
 80034da:	68b9      	ldr	r1, [r7, #8]
 80034dc:	440a      	add	r2, r1
 80034de:	7812      	ldrb	r2, [r2, #0]
 80034e0:	0292      	lsls	r2, r2, #10
 80034e2:	431a      	orrs	r2, r3
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	631a      	str	r2, [r3, #48]	; 0x30
                 break;
 80034e8:	e04b      	b.n	8003582 <adcSetChannelSequence+0x1da>

             case 9:                                            // This is ADC Input Channel #10
                 adc->SQR2 |= (chnList[i] << ADC_SQR2_SQ10_Pos);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ee:	7dfa      	ldrb	r2, [r7, #23]
 80034f0:	68b9      	ldr	r1, [r7, #8]
 80034f2:	440a      	add	r2, r1
 80034f4:	7812      	ldrb	r2, [r2, #0]
 80034f6:	03d2      	lsls	r2, r2, #15
 80034f8:	431a      	orrs	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	631a      	str	r2, [r3, #48]	; 0x30
                 break;
 80034fe:	e040      	b.n	8003582 <adcSetChannelSequence+0x1da>

             case 10:                                            // This is ADC Input Channel #11
                 adc->SQR2 |= (chnList[i] << ADC_SQR2_SQ11_Pos);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003504:	7dfa      	ldrb	r2, [r7, #23]
 8003506:	68b9      	ldr	r1, [r7, #8]
 8003508:	440a      	add	r2, r1
 800350a:	7812      	ldrb	r2, [r2, #0]
 800350c:	0512      	lsls	r2, r2, #20
 800350e:	431a      	orrs	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	631a      	str	r2, [r3, #48]	; 0x30
                 break;
 8003514:	e035      	b.n	8003582 <adcSetChannelSequence+0x1da>

             case 11:                                            // This is ADC Input Channel #12
                 adc->SQR2 |= (chnList[i] << ADC_SQR2_SQ12_Pos);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351a:	7dfa      	ldrb	r2, [r7, #23]
 800351c:	68b9      	ldr	r1, [r7, #8]
 800351e:	440a      	add	r2, r1
 8003520:	7812      	ldrb	r2, [r2, #0]
 8003522:	0652      	lsls	r2, r2, #25
 8003524:	431a      	orrs	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	631a      	str	r2, [r3, #48]	; 0x30
                 break;
 800352a:	e02a      	b.n	8003582 <adcSetChannelSequence+0x1da>

             case 12:                                            // This is ADC Input Channel #13
                 adc->SQR1 |= (chnList[i] << ADC_SQR1_SQ13_Pos);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003530:	7dfa      	ldrb	r2, [r7, #23]
 8003532:	68b9      	ldr	r1, [r7, #8]
 8003534:	440a      	add	r2, r1
 8003536:	7812      	ldrb	r2, [r2, #0]
 8003538:	431a      	orrs	r2, r3
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	62da      	str	r2, [r3, #44]	; 0x2c
                 break;
 800353e:	e020      	b.n	8003582 <adcSetChannelSequence+0x1da>

             case 13:                                            // This is ADC Input Channel #14
                 adc->SQR1 |= (chnList[i] << ADC_SQR1_SQ14_Pos);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003544:	7dfa      	ldrb	r2, [r7, #23]
 8003546:	68b9      	ldr	r1, [r7, #8]
 8003548:	440a      	add	r2, r1
 800354a:	7812      	ldrb	r2, [r2, #0]
 800354c:	0152      	lsls	r2, r2, #5
 800354e:	431a      	orrs	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	62da      	str	r2, [r3, #44]	; 0x2c
                 break;
 8003554:	e015      	b.n	8003582 <adcSetChannelSequence+0x1da>

             case 14:                                            // This is ADC Input Channel #15
                 adc->SQR1 |= (chnList[i] << ADC_SQR1_SQ15_Pos);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800355a:	7dfa      	ldrb	r2, [r7, #23]
 800355c:	68b9      	ldr	r1, [r7, #8]
 800355e:	440a      	add	r2, r1
 8003560:	7812      	ldrb	r2, [r2, #0]
 8003562:	0292      	lsls	r2, r2, #10
 8003564:	431a      	orrs	r2, r3
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	62da      	str	r2, [r3, #44]	; 0x2c
                 break;
 800356a:	e00a      	b.n	8003582 <adcSetChannelSequence+0x1da>

             case 15:                                            // This is ADC Input Channel #16
                 adc->SQR1 |= (chnList[i] << ADC_SQR1_SQ16_Pos);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003570:	7dfa      	ldrb	r2, [r7, #23]
 8003572:	68b9      	ldr	r1, [r7, #8]
 8003574:	440a      	add	r2, r1
 8003576:	7812      	ldrb	r2, [r2, #0]
 8003578:	03d2      	lsls	r2, r2, #15
 800357a:	431a      	orrs	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	62da      	str	r2, [r3, #44]	; 0x2c
                 break;
 8003580:	bf00      	nop
     for (i = 0; i < seqLen; i++)
 8003582:	7dfb      	ldrb	r3, [r7, #23]
 8003584:	3301      	adds	r3, #1
 8003586:	75fb      	strb	r3, [r7, #23]
 8003588:	7dfb      	ldrb	r3, [r7, #23]
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	429a      	cmp	r2, r3
 800358e:	f63f af24 	bhi.w	80033da <adcSetChannelSequence+0x32>
         }
     }

     return ADC_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	371c      	adds	r7, #28
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr

080035a0 <adcStartConversion>:
 *
 * @note
 * The sequence starts always at position 0 in the sequence list.
 */
void adcStartConversion(ADC_TypeDef *adc)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
    adc->CR2 |= ADC_CR2_SWSTART;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	609a      	str	r2, [r3, #8]
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <adcIsConversionFinished>:
 *
 * @note
 * The sequence starts always at position 0 in the sequence list.
 */
bool adcIsConversionFinished(ADC_TypeDef *adc)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
    return (adc->SR & ADC_SR_EOC);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0302 	and.w	r3, r3, #2
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	bf14      	ite	ne
 80035d4:	2301      	movne	r3, #1
 80035d6:	2300      	moveq	r3, #0
 80035d8:	b2db      	uxtb	r3, r3
}
 80035da:	4618      	mov	r0, r3
 80035dc:	370c      	adds	r7, #12
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr

080035e6 <extiVerifyIrqNum>:
 * Function to verify the integrity of the **irqNum** parameter.
 *
 * @param irqNum : Number of the EXTI interrupt (declared in maclEXTI.h)
 */
bool extiVerifyIrqNum(EXTI_IRQ_NUM irqNum)
{
 80035e6:	b480      	push	{r7}
 80035e8:	b083      	sub	sp, #12
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	4603      	mov	r3, r0
 80035ee:	71fb      	strb	r3, [r7, #7]
    if ((EXTI_PIN0  == irqNum) || (EXTI_PIN1  == irqNum) || (EXTI_PIN2  == irqNum) || (EXTI_PIN3  == irqNum) ||
 80035f0:	79fb      	ldrb	r3, [r7, #7]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d03e      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 80035f6:	79fb      	ldrb	r3, [r7, #7]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d03b      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 80035fc:	79fb      	ldrb	r3, [r7, #7]
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d038      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 8003602:	79fb      	ldrb	r3, [r7, #7]
 8003604:	2b03      	cmp	r3, #3
 8003606:	d035      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 8003608:	79fb      	ldrb	r3, [r7, #7]
 800360a:	2b04      	cmp	r3, #4
 800360c:	d032      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
        (EXTI_PIN4  == irqNum) || (EXTI_PIN5  == irqNum) || (EXTI_PIN6  == irqNum) || (EXTI_PIN7  == irqNum) ||
 800360e:	79fb      	ldrb	r3, [r7, #7]
 8003610:	2b05      	cmp	r3, #5
 8003612:	d02f      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 8003614:	79fb      	ldrb	r3, [r7, #7]
 8003616:	2b06      	cmp	r3, #6
 8003618:	d02c      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 800361a:	79fb      	ldrb	r3, [r7, #7]
 800361c:	2b07      	cmp	r3, #7
 800361e:	d029      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 8003620:	79fb      	ldrb	r3, [r7, #7]
 8003622:	2b08      	cmp	r3, #8
 8003624:	d026      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
        (EXTI_PIN8  == irqNum) || (EXTI_PIN9  == irqNum) || (EXTI_PIN10 == irqNum) || (EXTI_PIN11 == irqNum) ||
 8003626:	79fb      	ldrb	r3, [r7, #7]
 8003628:	2b09      	cmp	r3, #9
 800362a:	d023      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 800362c:	79fb      	ldrb	r3, [r7, #7]
 800362e:	2b0a      	cmp	r3, #10
 8003630:	d020      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 8003632:	79fb      	ldrb	r3, [r7, #7]
 8003634:	2b0b      	cmp	r3, #11
 8003636:	d01d      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 8003638:	79fb      	ldrb	r3, [r7, #7]
 800363a:	2b0c      	cmp	r3, #12
 800363c:	d01a      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
        (EXTI_PIN12 == irqNum) || (EXTI_PIN13 == irqNum) || (EXTI_PIN14 == irqNum) || (EXTI_PIN15 == irqNum) ||
 800363e:	79fb      	ldrb	r3, [r7, #7]
 8003640:	2b0d      	cmp	r3, #13
 8003642:	d017      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 8003644:	79fb      	ldrb	r3, [r7, #7]
 8003646:	2b0e      	cmp	r3, #14
 8003648:	d014      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 800364a:	79fb      	ldrb	r3, [r7, #7]
 800364c:	2b0f      	cmp	r3, #15
 800364e:	d011      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 8003650:	79fb      	ldrb	r3, [r7, #7]
 8003652:	2b10      	cmp	r3, #16
 8003654:	d00e      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
        (EXTI_VOLTAGE_DETECTION == irqNum) || (EXTI_RTC_ALARM == irqNum)  || (EXTI_USB_OTG_FS == irqNum)     ||
 8003656:	79fb      	ldrb	r3, [r7, #7]
 8003658:	2b11      	cmp	r3, #17
 800365a:	d00b      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 800365c:	79fb      	ldrb	r3, [r7, #7]
 800365e:	2b12      	cmp	r3, #18
 8003660:	d008      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 8003662:	79fb      	ldrb	r3, [r7, #7]
 8003664:	2b14      	cmp	r3, #20
 8003666:	d005      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
        (EXTI_USB_OTG_HS == irqNum)        || (EXTI_RTC_TAMPER == irqNum) || (EXTI_RTC_WAKEUP == irqNum))
 8003668:	79fb      	ldrb	r3, [r7, #7]
 800366a:	2b15      	cmp	r3, #21
 800366c:	d002      	beq.n	8003674 <extiVerifyIrqNum+0x8e>
 800366e:	79fb      	ldrb	r3, [r7, #7]
 8003670:	2b16      	cmp	r3, #22
 8003672:	d101      	bne.n	8003678 <extiVerifyIrqNum+0x92>
    {
        return true;
 8003674:	2301      	movs	r3, #1
 8003676:	e000      	b.n	800367a <extiVerifyIrqNum+0x94>
    }
    return false;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	370c      	adds	r7, #12
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr

08003686 <extiVerifyTrigger>:

/**
 * Function to verify the integrity of the **trigger** parameter.
 */
bool extiVerifyTrigger(EXTI_TRIGGER trigger)
{
 8003686:	b480      	push	{r7}
 8003688:	b083      	sub	sp, #12
 800368a:	af00      	add	r7, sp, #0
 800368c:	4603      	mov	r3, r0
 800368e:	71fb      	strb	r3, [r7, #7]
    if ((RISING_EDGE == trigger) || (FALLING_EDGE == trigger) || (RISING_AND_FALLING == trigger))
 8003690:	79fb      	ldrb	r3, [r7, #7]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d005      	beq.n	80036a2 <extiVerifyTrigger+0x1c>
 8003696:	79fb      	ldrb	r3, [r7, #7]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d002      	beq.n	80036a2 <extiVerifyTrigger+0x1c>
 800369c:	79fb      	ldrb	r3, [r7, #7]
 800369e:	2b02      	cmp	r3, #2
 80036a0:	d101      	bne.n	80036a6 <extiVerifyTrigger+0x20>
    {
        return true;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e000      	b.n	80036a8 <extiVerifyTrigger+0x22>
    }
    return false;
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <extiInit>:
 *          <td rowspan="1">15...0</td>
 *      </tr>
 * </table>
 */
void extiInit(void)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < 4; ++i)
 80036ba:	2300      	movs	r3, #0
 80036bc:	71fb      	strb	r3, [r7, #7]
 80036be:	e008      	b.n	80036d2 <extiInit+0x1e>
    {
        SYSCFG->EXTICR[i] = 0x0000;
 80036c0:	4a09      	ldr	r2, [pc, #36]	; (80036e8 <extiInit+0x34>)
 80036c2:	79fb      	ldrb	r3, [r7, #7]
 80036c4:	3302      	adds	r3, #2
 80036c6:	2100      	movs	r1, #0
 80036c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t i = 0; i < 4; ++i)
 80036cc:	79fb      	ldrb	r3, [r7, #7]
 80036ce:	3301      	adds	r3, #1
 80036d0:	71fb      	strb	r3, [r7, #7]
 80036d2:	79fb      	ldrb	r3, [r7, #7]
 80036d4:	2b03      	cmp	r3, #3
 80036d6:	d9f3      	bls.n	80036c0 <extiInit+0xc>
    }
}
 80036d8:	bf00      	nop
 80036da:	bf00      	nop
 80036dc:	370c      	adds	r7, #12
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	40013800 	.word	0x40013800

080036ec <extiConfigIrq>:
 *          <td rowspan="1">15...0</td>
 *      </tr>
 * </table>
 */
EXTI_IRQ_NUM extiConfigIrq(GPIO_TypeDef *port, PIN_NUM_t pin)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	460b      	mov	r3, r1
 80036f6:	70fb      	strb	r3, [r7, #3]
    uint8_t index = 0;
 80036f8:	2300      	movs	r3, #0
 80036fa:	73fb      	strb	r3, [r7, #15]
    uint8_t shift = 0;
 80036fc:	2300      	movs	r3, #0
 80036fe:	73bb      	strb	r3, [r7, #14]
    uint8_t mask  = 0;
 8003700:	2300      	movs	r3, #0
 8003702:	737b      	strb	r3, [r7, #13]

    if (gpioVerifyPort(port) != true)
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f000 f937 	bl	8003978 <gpioVerifyPort>
 800370a:	4603      	mov	r3, r0
 800370c:	f083 0301 	eor.w	r3, r3, #1
 8003710:	b2db      	uxtb	r3, r3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <extiConfigIrq+0x2e>
    {
        return GPIO_INVALID_PORT;
 8003716:	23ff      	movs	r3, #255	; 0xff
 8003718:	e08a      	b.n	8003830 <extiConfigIrq+0x144>
    }
    if ((gpioVerifyPin(pin)) != true)
 800371a:	78fb      	ldrb	r3, [r7, #3]
 800371c:	4618      	mov	r0, r3
 800371e:	f000 f95d 	bl	80039dc <gpioVerifyPin>
 8003722:	4603      	mov	r3, r0
 8003724:	f083 0301 	eor.w	r3, r3, #1
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <extiConfigIrq+0x46>
    {
        return GPIO_INVALID_PIN;
 800372e:	23fe      	movs	r3, #254	; 0xfe
 8003730:	e07e      	b.n	8003830 <extiConfigIrq+0x144>
    }

    switch ((uint8_t) pin)
 8003732:	78fb      	ldrb	r3, [r7, #3]
 8003734:	2b0f      	cmp	r3, #15
 8003736:	d841      	bhi.n	80037bc <extiConfigIrq+0xd0>
 8003738:	a201      	add	r2, pc, #4	; (adr r2, 8003740 <extiConfigIrq+0x54>)
 800373a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800373e:	bf00      	nop
 8003740:	08003781 	.word	0x08003781
 8003744:	08003781 	.word	0x08003781
 8003748:	08003781 	.word	0x08003781
 800374c:	08003781 	.word	0x08003781
 8003750:	0800378d 	.word	0x0800378d
 8003754:	0800378d 	.word	0x0800378d
 8003758:	0800378d 	.word	0x0800378d
 800375c:	0800378d 	.word	0x0800378d
 8003760:	0800379d 	.word	0x0800379d
 8003764:	0800379d 	.word	0x0800379d
 8003768:	0800379d 	.word	0x0800379d
 800376c:	0800379d 	.word	0x0800379d
 8003770:	080037ad 	.word	0x080037ad
 8003774:	080037ad 	.word	0x080037ad
 8003778:	080037ad 	.word	0x080037ad
 800377c:	080037ad 	.word	0x080037ad
    {
        case PIN0:
        case PIN1:
        case PIN2:
        case PIN3:
            shift = pin * 4;        // Every pin uses four bits
 8003780:	78fb      	ldrb	r3, [r7, #3]
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	73bb      	strb	r3, [r7, #14]
            index = 0;              // Set the array-index of SYSCFG->EXTICR[]
 8003786:	2300      	movs	r3, #0
 8003788:	73fb      	strb	r3, [r7, #15]
            break;
 800378a:	e017      	b.n	80037bc <extiConfigIrq+0xd0>

        case PIN4:
        case PIN5:
        case PIN6:
        case PIN7:
            shift = (pin - 4) * 4;
 800378c:	78fb      	ldrb	r3, [r7, #3]
 800378e:	3b04      	subs	r3, #4
 8003790:	b2db      	uxtb	r3, r3
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	73bb      	strb	r3, [r7, #14]
            index = 1;
 8003796:	2301      	movs	r3, #1
 8003798:	73fb      	strb	r3, [r7, #15]
            break;
 800379a:	e00f      	b.n	80037bc <extiConfigIrq+0xd0>

        case PIN8:
        case PIN9:
        case PIN10:
        case PIN11:
            shift = (pin - 8) * 4;
 800379c:	78fb      	ldrb	r3, [r7, #3]
 800379e:	3b08      	subs	r3, #8
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	73bb      	strb	r3, [r7, #14]
            index = 2;
 80037a6:	2302      	movs	r3, #2
 80037a8:	73fb      	strb	r3, [r7, #15]
            break;
 80037aa:	e007      	b.n	80037bc <extiConfigIrq+0xd0>

        case PIN12:
        case PIN13:
        case PIN14:
        case PIN15:
            shift = (pin - 12) * 4;
 80037ac:	78fb      	ldrb	r3, [r7, #3]
 80037ae:	3b0c      	subs	r3, #12
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	73bb      	strb	r3, [r7, #14]
            index = 3;
 80037b6:	2303      	movs	r3, #3
 80037b8:	73fb      	strb	r3, [r7, #15]
            break;
 80037ba:	bf00      	nop
    }

    if (GPIOA == port)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	4a1e      	ldr	r2, [pc, #120]	; (8003838 <extiConfigIrq+0x14c>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d102      	bne.n	80037ca <extiConfigIrq+0xde>
    {
        mask = PORT_A;              // Inversion of the port mask
 80037c4:	2300      	movs	r3, #0
 80037c6:	737b      	strb	r3, [r7, #13]
 80037c8:	e021      	b.n	800380e <extiConfigIrq+0x122>
    }
    else if (GPIOB == port)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a1b      	ldr	r2, [pc, #108]	; (800383c <extiConfigIrq+0x150>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d102      	bne.n	80037d8 <extiConfigIrq+0xec>
    {
        mask = PORT_B;
 80037d2:	2301      	movs	r3, #1
 80037d4:	737b      	strb	r3, [r7, #13]
 80037d6:	e01a      	b.n	800380e <extiConfigIrq+0x122>
    }
    else if (GPIOC == port)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4a19      	ldr	r2, [pc, #100]	; (8003840 <extiConfigIrq+0x154>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d102      	bne.n	80037e6 <extiConfigIrq+0xfa>
    {
        mask = PORT_C;
 80037e0:	2302      	movs	r3, #2
 80037e2:	737b      	strb	r3, [r7, #13]
 80037e4:	e013      	b.n	800380e <extiConfigIrq+0x122>
    }
    else if (GPIOD == port)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a16      	ldr	r2, [pc, #88]	; (8003844 <extiConfigIrq+0x158>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d102      	bne.n	80037f4 <extiConfigIrq+0x108>
    {
        mask = PORT_D;
 80037ee:	2303      	movs	r3, #3
 80037f0:	737b      	strb	r3, [r7, #13]
 80037f2:	e00c      	b.n	800380e <extiConfigIrq+0x122>
    }
    else if (GPIOE == port)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	4a14      	ldr	r2, [pc, #80]	; (8003848 <extiConfigIrq+0x15c>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d102      	bne.n	8003802 <extiConfigIrq+0x116>
    {
        mask = PORT_E;
 80037fc:	2304      	movs	r3, #4
 80037fe:	737b      	strb	r3, [r7, #13]
 8003800:	e005      	b.n	800380e <extiConfigIrq+0x122>
    }
    else if (GPIOH == port)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a11      	ldr	r2, [pc, #68]	; (800384c <extiConfigIrq+0x160>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d101      	bne.n	800380e <extiConfigIrq+0x122>
    {
        mask = PORT_H;
 800380a:	2307      	movs	r3, #7
 800380c:	737b      	strb	r3, [r7, #13]
    }

    SYSCFG->EXTICR[index] |= (mask << shift);
 800380e:	4a10      	ldr	r2, [pc, #64]	; (8003850 <extiConfigIrq+0x164>)
 8003810:	7bfb      	ldrb	r3, [r7, #15]
 8003812:	3302      	adds	r3, #2
 8003814:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003818:	7b79      	ldrb	r1, [r7, #13]
 800381a:	7bbb      	ldrb	r3, [r7, #14]
 800381c:	fa01 f303 	lsl.w	r3, r1, r3
 8003820:	4618      	mov	r0, r3
 8003822:	490b      	ldr	r1, [pc, #44]	; (8003850 <extiConfigIrq+0x164>)
 8003824:	7bfb      	ldrb	r3, [r7, #15]
 8003826:	4302      	orrs	r2, r0
 8003828:	3302      	adds	r3, #2
 800382a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    return EXTI_OK;
 800382e:	2300      	movs	r3, #0
}
 8003830:	4618      	mov	r0, r3
 8003832:	3710      	adds	r7, #16
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}
 8003838:	40020000 	.word	0x40020000
 800383c:	40020400 	.word	0x40020400
 8003840:	40020800 	.word	0x40020800
 8003844:	40020c00 	.word	0x40020c00
 8003848:	40021000 	.word	0x40021000
 800384c:	40021c00 	.word	0x40021c00
 8003850:	40013800 	.word	0x40013800

08003854 <extiEnableIrq>:
 *          <td rowspan="1">22...0</td>
 *      </tr>
 * </table>
 */
EXTI_IRQ_NUM extiEnableIrq(EXTI_IRQ_NUM irqNum)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	4603      	mov	r3, r0
 800385c:	71fb      	strb	r3, [r7, #7]
    if (extiVerifyIrqNum(irqNum) != true)
 800385e:	79fb      	ldrb	r3, [r7, #7]
 8003860:	4618      	mov	r0, r3
 8003862:	f7ff fec0 	bl	80035e6 <extiVerifyIrqNum>
 8003866:	4603      	mov	r3, r0
 8003868:	f083 0301 	eor.w	r3, r3, #1
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <extiEnableIrq+0x22>
    {
        return EXTI_INVALID_IRQNUM;
 8003872:	23d8      	movs	r3, #216	; 0xd8
 8003874:	e00a      	b.n	800388c <extiEnableIrq+0x38>
    }
    EXTI->IMR |= 1 << irqNum;
 8003876:	4b07      	ldr	r3, [pc, #28]	; (8003894 <extiEnableIrq+0x40>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	79fa      	ldrb	r2, [r7, #7]
 800387c:	2101      	movs	r1, #1
 800387e:	fa01 f202 	lsl.w	r2, r1, r2
 8003882:	4611      	mov	r1, r2
 8003884:	4a03      	ldr	r2, [pc, #12]	; (8003894 <extiEnableIrq+0x40>)
 8003886:	430b      	orrs	r3, r1
 8003888:	6013      	str	r3, [r2, #0]
    return EXTI_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3708      	adds	r7, #8
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}
 8003894:	40013c00 	.word	0x40013c00

08003898 <extiSetTriggerEdge>:
 *          <td rowspan="1">22...0</td>
 *      </tr>
 * </table>
 */
EXTI_IRQ_NUM extiSetTriggerEdge(EXTI_IRQ_NUM irqNum, EXTI_TRIGGER trigger)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af00      	add	r7, sp, #0
 800389e:	4603      	mov	r3, r0
 80038a0:	460a      	mov	r2, r1
 80038a2:	71fb      	strb	r3, [r7, #7]
 80038a4:	4613      	mov	r3, r2
 80038a6:	71bb      	strb	r3, [r7, #6]
    if (extiVerifyIrqNum(irqNum) != true)
 80038a8:	79fb      	ldrb	r3, [r7, #7]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7ff fe9b 	bl	80035e6 <extiVerifyIrqNum>
 80038b0:	4603      	mov	r3, r0
 80038b2:	f083 0301 	eor.w	r3, r3, #1
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d001      	beq.n	80038c0 <extiSetTriggerEdge+0x28>
    {
        return EXTI_INVALID_IRQNUM;
 80038bc:	23d8      	movs	r3, #216	; 0xd8
 80038be:	e055      	b.n	800396c <extiSetTriggerEdge+0xd4>
    }

    if (extiVerifyTrigger(trigger) != true)
 80038c0:	79bb      	ldrb	r3, [r7, #6]
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7ff fedf 	bl	8003686 <extiVerifyTrigger>
 80038c8:	4603      	mov	r3, r0
 80038ca:	f083 0301 	eor.w	r3, r3, #1
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d001      	beq.n	80038d8 <extiSetTriggerEdge+0x40>
    {
        return EXTI_INVALID_TRIGGER;
 80038d4:	23d7      	movs	r3, #215	; 0xd7
 80038d6:	e049      	b.n	800396c <extiSetTriggerEdge+0xd4>
    }

    if (RISING_EDGE == trigger)
 80038d8:	79bb      	ldrb	r3, [r7, #6]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d115      	bne.n	800390a <extiSetTriggerEdge+0x72>
    {
        EXTI->RTSR |= 1 << irqNum;      // Enable rising edge
 80038de:	4b25      	ldr	r3, [pc, #148]	; (8003974 <extiSetTriggerEdge+0xdc>)
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	79fa      	ldrb	r2, [r7, #7]
 80038e4:	2101      	movs	r1, #1
 80038e6:	fa01 f202 	lsl.w	r2, r1, r2
 80038ea:	4611      	mov	r1, r2
 80038ec:	4a21      	ldr	r2, [pc, #132]	; (8003974 <extiSetTriggerEdge+0xdc>)
 80038ee:	430b      	orrs	r3, r1
 80038f0:	6093      	str	r3, [r2, #8]
        EXTI->FTSR &= ~(1 << irqNum);   // Disable falling edge
 80038f2:	4b20      	ldr	r3, [pc, #128]	; (8003974 <extiSetTriggerEdge+0xdc>)
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	79fa      	ldrb	r2, [r7, #7]
 80038f8:	2101      	movs	r1, #1
 80038fa:	fa01 f202 	lsl.w	r2, r1, r2
 80038fe:	43d2      	mvns	r2, r2
 8003900:	4611      	mov	r1, r2
 8003902:	4a1c      	ldr	r2, [pc, #112]	; (8003974 <extiSetTriggerEdge+0xdc>)
 8003904:	400b      	ands	r3, r1
 8003906:	60d3      	str	r3, [r2, #12]
 8003908:	e02f      	b.n	800396a <extiSetTriggerEdge+0xd2>
    }
    else if (FALLING_EDGE == trigger)
 800390a:	79bb      	ldrb	r3, [r7, #6]
 800390c:	2b01      	cmp	r3, #1
 800390e:	d115      	bne.n	800393c <extiSetTriggerEdge+0xa4>
    {
        EXTI->FTSR |= 1 << irqNum;      // Enable falling edge
 8003910:	4b18      	ldr	r3, [pc, #96]	; (8003974 <extiSetTriggerEdge+0xdc>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	79fa      	ldrb	r2, [r7, #7]
 8003916:	2101      	movs	r1, #1
 8003918:	fa01 f202 	lsl.w	r2, r1, r2
 800391c:	4611      	mov	r1, r2
 800391e:	4a15      	ldr	r2, [pc, #84]	; (8003974 <extiSetTriggerEdge+0xdc>)
 8003920:	430b      	orrs	r3, r1
 8003922:	60d3      	str	r3, [r2, #12]
        EXTI->RTSR &= ~(1 << irqNum);   // Disable rising edge
 8003924:	4b13      	ldr	r3, [pc, #76]	; (8003974 <extiSetTriggerEdge+0xdc>)
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	79fa      	ldrb	r2, [r7, #7]
 800392a:	2101      	movs	r1, #1
 800392c:	fa01 f202 	lsl.w	r2, r1, r2
 8003930:	43d2      	mvns	r2, r2
 8003932:	4611      	mov	r1, r2
 8003934:	4a0f      	ldr	r2, [pc, #60]	; (8003974 <extiSetTriggerEdge+0xdc>)
 8003936:	400b      	ands	r3, r1
 8003938:	6093      	str	r3, [r2, #8]
 800393a:	e016      	b.n	800396a <extiSetTriggerEdge+0xd2>
    }
    else if (RISING_AND_FALLING == trigger)
 800393c:	79bb      	ldrb	r3, [r7, #6]
 800393e:	2b02      	cmp	r3, #2
 8003940:	d113      	bne.n	800396a <extiSetTriggerEdge+0xd2>
    {
        EXTI->RTSR |= 1 << irqNum;      // Enable rising edge
 8003942:	4b0c      	ldr	r3, [pc, #48]	; (8003974 <extiSetTriggerEdge+0xdc>)
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	79fa      	ldrb	r2, [r7, #7]
 8003948:	2101      	movs	r1, #1
 800394a:	fa01 f202 	lsl.w	r2, r1, r2
 800394e:	4611      	mov	r1, r2
 8003950:	4a08      	ldr	r2, [pc, #32]	; (8003974 <extiSetTriggerEdge+0xdc>)
 8003952:	430b      	orrs	r3, r1
 8003954:	6093      	str	r3, [r2, #8]
        EXTI->FTSR |= 1 << irqNum;      // Enable falling edge
 8003956:	4b07      	ldr	r3, [pc, #28]	; (8003974 <extiSetTriggerEdge+0xdc>)
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	79fa      	ldrb	r2, [r7, #7]
 800395c:	2101      	movs	r1, #1
 800395e:	fa01 f202 	lsl.w	r2, r1, r2
 8003962:	4611      	mov	r1, r2
 8003964:	4a03      	ldr	r2, [pc, #12]	; (8003974 <extiSetTriggerEdge+0xdc>)
 8003966:	430b      	orrs	r3, r1
 8003968:	60d3      	str	r3, [r2, #12]
    }
    return EXTI_OK;
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	3708      	adds	r7, #8
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	40013c00 	.word	0x40013c00

08003978 <gpioVerifyPort>:
 * Function to verify the integrity of the **port** parameter.
 *
 * @param *port : Pointer to the GPIO port
 */
bool gpioVerifyPort(GPIO_TypeDef *port)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
    if ((GPIOA == port) || (GPIOB == port) || (GPIOC == port) ||
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a10      	ldr	r2, [pc, #64]	; (80039c4 <gpioVerifyPort+0x4c>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d013      	beq.n	80039b0 <gpioVerifyPort+0x38>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	4a0f      	ldr	r2, [pc, #60]	; (80039c8 <gpioVerifyPort+0x50>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d00f      	beq.n	80039b0 <gpioVerifyPort+0x38>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a0e      	ldr	r2, [pc, #56]	; (80039cc <gpioVerifyPort+0x54>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d00b      	beq.n	80039b0 <gpioVerifyPort+0x38>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a0d      	ldr	r2, [pc, #52]	; (80039d0 <gpioVerifyPort+0x58>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d007      	beq.n	80039b0 <gpioVerifyPort+0x38>
        (GPIOD == port) || (GPIOE == port) || (GPIOH == port))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	4a0c      	ldr	r2, [pc, #48]	; (80039d4 <gpioVerifyPort+0x5c>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d003      	beq.n	80039b0 <gpioVerifyPort+0x38>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	4a0b      	ldr	r2, [pc, #44]	; (80039d8 <gpioVerifyPort+0x60>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d101      	bne.n	80039b4 <gpioVerifyPort+0x3c>
    {
        return true;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e000      	b.n	80039b6 <gpioVerifyPort+0x3e>
    }
    return false;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	370c      	adds	r7, #12
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	40020000 	.word	0x40020000
 80039c8:	40020400 	.word	0x40020400
 80039cc:	40020800 	.word	0x40020800
 80039d0:	40020c00 	.word	0x40020c00
 80039d4:	40021000 	.word	0x40021000
 80039d8:	40021c00 	.word	0x40021c00

080039dc <gpioVerifyPin>:
 * Function to verify the integrity of the **pin** parameter.
 *
 * @param pin : The pin number of any of the GPIO ports
 */
bool gpioVerifyPin(PIN_NUM_t pin)
{
 80039dc:	b480      	push	{r7}
 80039de:	b083      	sub	sp, #12
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	4603      	mov	r3, r0
 80039e4:	71fb      	strb	r3, [r7, #7]
    if ((PIN0  == pin) || (PIN1  == pin) || (PIN2  == pin) || (PIN3  == pin) ||
 80039e6:	79fb      	ldrb	r3, [r7, #7]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d02c      	beq.n	8003a46 <gpioVerifyPin+0x6a>
 80039ec:	79fb      	ldrb	r3, [r7, #7]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d029      	beq.n	8003a46 <gpioVerifyPin+0x6a>
 80039f2:	79fb      	ldrb	r3, [r7, #7]
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d026      	beq.n	8003a46 <gpioVerifyPin+0x6a>
 80039f8:	79fb      	ldrb	r3, [r7, #7]
 80039fa:	2b03      	cmp	r3, #3
 80039fc:	d023      	beq.n	8003a46 <gpioVerifyPin+0x6a>
 80039fe:	79fb      	ldrb	r3, [r7, #7]
 8003a00:	2b04      	cmp	r3, #4
 8003a02:	d020      	beq.n	8003a46 <gpioVerifyPin+0x6a>
        (PIN4  == pin) || (PIN5  == pin) || (PIN6  == pin) || (PIN7  == pin) ||
 8003a04:	79fb      	ldrb	r3, [r7, #7]
 8003a06:	2b05      	cmp	r3, #5
 8003a08:	d01d      	beq.n	8003a46 <gpioVerifyPin+0x6a>
 8003a0a:	79fb      	ldrb	r3, [r7, #7]
 8003a0c:	2b06      	cmp	r3, #6
 8003a0e:	d01a      	beq.n	8003a46 <gpioVerifyPin+0x6a>
 8003a10:	79fb      	ldrb	r3, [r7, #7]
 8003a12:	2b07      	cmp	r3, #7
 8003a14:	d017      	beq.n	8003a46 <gpioVerifyPin+0x6a>
 8003a16:	79fb      	ldrb	r3, [r7, #7]
 8003a18:	2b08      	cmp	r3, #8
 8003a1a:	d014      	beq.n	8003a46 <gpioVerifyPin+0x6a>
        (PIN8  == pin) || (PIN9  == pin) || (PIN10 == pin) || (PIN11 == pin) ||
 8003a1c:	79fb      	ldrb	r3, [r7, #7]
 8003a1e:	2b09      	cmp	r3, #9
 8003a20:	d011      	beq.n	8003a46 <gpioVerifyPin+0x6a>
 8003a22:	79fb      	ldrb	r3, [r7, #7]
 8003a24:	2b0a      	cmp	r3, #10
 8003a26:	d00e      	beq.n	8003a46 <gpioVerifyPin+0x6a>
 8003a28:	79fb      	ldrb	r3, [r7, #7]
 8003a2a:	2b0b      	cmp	r3, #11
 8003a2c:	d00b      	beq.n	8003a46 <gpioVerifyPin+0x6a>
 8003a2e:	79fb      	ldrb	r3, [r7, #7]
 8003a30:	2b0c      	cmp	r3, #12
 8003a32:	d008      	beq.n	8003a46 <gpioVerifyPin+0x6a>
        (PIN12 == pin) || (PIN13 == pin) || (PIN14 == pin) || (PIN15 == pin))
 8003a34:	79fb      	ldrb	r3, [r7, #7]
 8003a36:	2b0d      	cmp	r3, #13
 8003a38:	d005      	beq.n	8003a46 <gpioVerifyPin+0x6a>
 8003a3a:	79fb      	ldrb	r3, [r7, #7]
 8003a3c:	2b0e      	cmp	r3, #14
 8003a3e:	d002      	beq.n	8003a46 <gpioVerifyPin+0x6a>
 8003a40:	79fb      	ldrb	r3, [r7, #7]
 8003a42:	2b0f      	cmp	r3, #15
 8003a44:	d101      	bne.n	8003a4a <gpioVerifyPin+0x6e>
    {
        return true;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e000      	b.n	8003a4c <gpioVerifyPin+0x70>
    }
    return false;
 8003a4a:	2300      	movs	r3, #0
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr

08003a58 <gpioVerifyAltFunc>:
 * Function to verify the integrity of the **af** parameter.
 *
 * @param af : The number of the alternative function.
 */
bool gpioVerifyAltFunc(ALT_FUNC_t af)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	4603      	mov	r3, r0
 8003a60:	71fb      	strb	r3, [r7, #7]
    if ((AF0  == af) || (AF1  == af) || (AF2  == af) || (AF3  == af) || (AF4  == af) ||
 8003a62:	79fb      	ldrb	r3, [r7, #7]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d02c      	beq.n	8003ac2 <gpioVerifyAltFunc+0x6a>
 8003a68:	79fb      	ldrb	r3, [r7, #7]
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d029      	beq.n	8003ac2 <gpioVerifyAltFunc+0x6a>
 8003a6e:	79fb      	ldrb	r3, [r7, #7]
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d026      	beq.n	8003ac2 <gpioVerifyAltFunc+0x6a>
 8003a74:	79fb      	ldrb	r3, [r7, #7]
 8003a76:	2b03      	cmp	r3, #3
 8003a78:	d023      	beq.n	8003ac2 <gpioVerifyAltFunc+0x6a>
 8003a7a:	79fb      	ldrb	r3, [r7, #7]
 8003a7c:	2b04      	cmp	r3, #4
 8003a7e:	d020      	beq.n	8003ac2 <gpioVerifyAltFunc+0x6a>
 8003a80:	79fb      	ldrb	r3, [r7, #7]
 8003a82:	2b05      	cmp	r3, #5
 8003a84:	d01d      	beq.n	8003ac2 <gpioVerifyAltFunc+0x6a>
        (AF5  == af) || (AF6  == af) || (AF7  == af) || (AF8  == af) || (AF9  == af) ||
 8003a86:	79fb      	ldrb	r3, [r7, #7]
 8003a88:	2b06      	cmp	r3, #6
 8003a8a:	d01a      	beq.n	8003ac2 <gpioVerifyAltFunc+0x6a>
 8003a8c:	79fb      	ldrb	r3, [r7, #7]
 8003a8e:	2b07      	cmp	r3, #7
 8003a90:	d017      	beq.n	8003ac2 <gpioVerifyAltFunc+0x6a>
 8003a92:	79fb      	ldrb	r3, [r7, #7]
 8003a94:	2b08      	cmp	r3, #8
 8003a96:	d014      	beq.n	8003ac2 <gpioVerifyAltFunc+0x6a>
 8003a98:	79fb      	ldrb	r3, [r7, #7]
 8003a9a:	2b09      	cmp	r3, #9
 8003a9c:	d011      	beq.n	8003ac2 <gpioVerifyAltFunc+0x6a>
 8003a9e:	79fb      	ldrb	r3, [r7, #7]
 8003aa0:	2b0a      	cmp	r3, #10
 8003aa2:	d00e      	beq.n	8003ac2 <gpioVerifyAltFunc+0x6a>
        (AF10 == af) || (AF11 == af) || (AF12 == af) || (AF13 == af) || (AF14 == af) ||
 8003aa4:	79fb      	ldrb	r3, [r7, #7]
 8003aa6:	2b0b      	cmp	r3, #11
 8003aa8:	d00b      	beq.n	8003ac2 <gpioVerifyAltFunc+0x6a>
 8003aaa:	79fb      	ldrb	r3, [r7, #7]
 8003aac:	2b0c      	cmp	r3, #12
 8003aae:	d008      	beq.n	8003ac2 <gpioVerifyAltFunc+0x6a>
 8003ab0:	79fb      	ldrb	r3, [r7, #7]
 8003ab2:	2b0d      	cmp	r3, #13
 8003ab4:	d005      	beq.n	8003ac2 <gpioVerifyAltFunc+0x6a>
 8003ab6:	79fb      	ldrb	r3, [r7, #7]
 8003ab8:	2b0e      	cmp	r3, #14
 8003aba:	d002      	beq.n	8003ac2 <gpioVerifyAltFunc+0x6a>
 8003abc:	79fb      	ldrb	r3, [r7, #7]
 8003abe:	2b0f      	cmp	r3, #15
 8003ac0:	d101      	bne.n	8003ac6 <gpioVerifyAltFunc+0x6e>
        (AF15 == af))
    {
        return true;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e000      	b.n	8003ac8 <gpioVerifyAltFunc+0x70>
    }

    return false;
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <gpioVerifyPinMode>:
 * Function to verify the integrity of the **pinMode** parameter.
 *
 * @param pinMode : The operational mode in which the GPIO pin shall work.
 */
bool gpioVerifyPinMode(PIN_MODE_t pinMode)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	4603      	mov	r3, r0
 8003adc:	71fb      	strb	r3, [r7, #7]
    if ((INPUT == pinMode) || (OUTPUT == pinMode) || (ALTFUNC == pinMode) || (ANALOG == pinMode))
 8003ade:	79fb      	ldrb	r3, [r7, #7]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d008      	beq.n	8003af6 <gpioVerifyPinMode+0x22>
 8003ae4:	79fb      	ldrb	r3, [r7, #7]
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d005      	beq.n	8003af6 <gpioVerifyPinMode+0x22>
 8003aea:	79fb      	ldrb	r3, [r7, #7]
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d002      	beq.n	8003af6 <gpioVerifyPinMode+0x22>
 8003af0:	79fb      	ldrb	r3, [r7, #7]
 8003af2:	2b03      	cmp	r3, #3
 8003af4:	d101      	bne.n	8003afa <gpioVerifyPinMode+0x26>
    {
        return true;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e000      	b.n	8003afc <gpioVerifyPinMode+0x28>
    }

    return false;
 8003afa:	2300      	movs	r3, #0
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <gpioVerifyOutputType>:
 * Function to verify the integrity of the **outType** parameter.
 *
 * @param outType : Verifies whether the passed value is PUSHPULL or OPENDRAIN.
 */
bool gpioVerifyOutputType(OUTPUT_TYPE_t outType)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	4603      	mov	r3, r0
 8003b10:	71fb      	strb	r3, [r7, #7]
    if ((PUSHPULL == outType) || (OPENDRAIN == outType))
 8003b12:	79fb      	ldrb	r3, [r7, #7]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d002      	beq.n	8003b1e <gpioVerifyOutputType+0x16>
 8003b18:	79fb      	ldrb	r3, [r7, #7]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d101      	bne.n	8003b22 <gpioVerifyOutputType+0x1a>
    {
        return true;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e000      	b.n	8003b24 <gpioVerifyOutputType+0x1c>
    }

    return false;
 8003b22:	2300      	movs	r3, #0
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr

08003b30 <gpioVerifyPushPullMode>:
 * Function to verify the integrity of the Pullup/Pulldown parameter.
 *
 * @param mode : Verifies the Pullup/Pulldown mode
 */
bool gpioVerifyPushPullMode(PUPD_MODE_t mode)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	4603      	mov	r3, r0
 8003b38:	71fb      	strb	r3, [r7, #7]
    if ((NO_PULLUP_PULLDOWN == mode) || (PULLUP == mode) || (PULLDOWN == mode))
 8003b3a:	79fb      	ldrb	r3, [r7, #7]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d005      	beq.n	8003b4c <gpioVerifyPushPullMode+0x1c>
 8003b40:	79fb      	ldrb	r3, [r7, #7]
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d002      	beq.n	8003b4c <gpioVerifyPushPullMode+0x1c>
 8003b46:	79fb      	ldrb	r3, [r7, #7]
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	d101      	bne.n	8003b50 <gpioVerifyPushPullMode+0x20>
    {
        return true;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e000      	b.n	8003b52 <gpioVerifyPushPullMode+0x22>
    }
    return false;
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	370c      	adds	r7, #12
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
	...

08003b60 <gpioInitPort>:
 *          <td rowspan="1">7...0</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioInitPort(GPIO_TypeDef *port)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
    if (gpioVerifyPort(port) == true)
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f7ff ff05 	bl	8003978 <gpioVerifyPort>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d042      	beq.n	8003bfa <gpioInitPort+0x9a>
    {
        if (GPIOA == port)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	4a24      	ldr	r2, [pc, #144]	; (8003c08 <gpioInitPort+0xa8>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d106      	bne.n	8003b8a <gpioInitPort+0x2a>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8003b7c:	4b23      	ldr	r3, [pc, #140]	; (8003c0c <gpioInitPort+0xac>)
 8003b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b80:	4a22      	ldr	r2, [pc, #136]	; (8003c0c <gpioInitPort+0xac>)
 8003b82:	f043 0301 	orr.w	r3, r3, #1
 8003b86:	6313      	str	r3, [r2, #48]	; 0x30
 8003b88:	e035      	b.n	8003bf6 <gpioInitPort+0x96>
        }
        else if (GPIOB == port)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a20      	ldr	r2, [pc, #128]	; (8003c10 <gpioInitPort+0xb0>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d106      	bne.n	8003ba0 <gpioInitPort+0x40>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8003b92:	4b1e      	ldr	r3, [pc, #120]	; (8003c0c <gpioInitPort+0xac>)
 8003b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b96:	4a1d      	ldr	r2, [pc, #116]	; (8003c0c <gpioInitPort+0xac>)
 8003b98:	f043 0302 	orr.w	r3, r3, #2
 8003b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b9e:	e02a      	b.n	8003bf6 <gpioInitPort+0x96>
        }
        else if (GPIOC == port)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	4a1c      	ldr	r2, [pc, #112]	; (8003c14 <gpioInitPort+0xb4>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d106      	bne.n	8003bb6 <gpioInitPort+0x56>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8003ba8:	4b18      	ldr	r3, [pc, #96]	; (8003c0c <gpioInitPort+0xac>)
 8003baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bac:	4a17      	ldr	r2, [pc, #92]	; (8003c0c <gpioInitPort+0xac>)
 8003bae:	f043 0304 	orr.w	r3, r3, #4
 8003bb2:	6313      	str	r3, [r2, #48]	; 0x30
 8003bb4:	e01f      	b.n	8003bf6 <gpioInitPort+0x96>
        }
        else if (GPIOD == port)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a17      	ldr	r2, [pc, #92]	; (8003c18 <gpioInitPort+0xb8>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d106      	bne.n	8003bcc <gpioInitPort+0x6c>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8003bbe:	4b13      	ldr	r3, [pc, #76]	; (8003c0c <gpioInitPort+0xac>)
 8003bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc2:	4a12      	ldr	r2, [pc, #72]	; (8003c0c <gpioInitPort+0xac>)
 8003bc4:	f043 0308 	orr.w	r3, r3, #8
 8003bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8003bca:	e014      	b.n	8003bf6 <gpioInitPort+0x96>
        }
        else if (GPIOE == port)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a13      	ldr	r2, [pc, #76]	; (8003c1c <gpioInitPort+0xbc>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d106      	bne.n	8003be2 <gpioInitPort+0x82>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 8003bd4:	4b0d      	ldr	r3, [pc, #52]	; (8003c0c <gpioInitPort+0xac>)
 8003bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd8:	4a0c      	ldr	r2, [pc, #48]	; (8003c0c <gpioInitPort+0xac>)
 8003bda:	f043 0310 	orr.w	r3, r3, #16
 8003bde:	6313      	str	r3, [r2, #48]	; 0x30
 8003be0:	e009      	b.n	8003bf6 <gpioInitPort+0x96>
        }
        else if (GPIOH == port)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4a0e      	ldr	r2, [pc, #56]	; (8003c20 <gpioInitPort+0xc0>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d105      	bne.n	8003bf6 <gpioInitPort+0x96>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIOHEN;
 8003bea:	4b08      	ldr	r3, [pc, #32]	; (8003c0c <gpioInitPort+0xac>)
 8003bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bee:	4a07      	ldr	r2, [pc, #28]	; (8003c0c <gpioInitPort+0xac>)
 8003bf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bf4:	6313      	str	r3, [r2, #48]	; 0x30
        }
        return GPIO_OK;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	e001      	b.n	8003bfe <gpioInitPort+0x9e>
    }
    return GPIO_INVALID_PORT;
 8003bfa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3708      	adds	r7, #8
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	40020000 	.word	0x40020000
 8003c0c:	40023800 	.word	0x40023800
 8003c10:	40020400 	.word	0x40020400
 8003c14:	40020800 	.word	0x40020800
 8003c18:	40020c00 	.word	0x40020c00
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	40021c00 	.word	0x40021c00

08003c24 <gpioSelectPort>:
 *          <td rowspan="1">7...0</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSelectPort(GPIO_TypeDef *port)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
    if (gpioVerifyPort(port) != true)
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f7ff fea3 	bl	8003978 <gpioVerifyPort>
 8003c32:	4603      	mov	r3, r0
 8003c34:	f083 0301 	eor.w	r3, r3, #1
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d002      	beq.n	8003c44 <gpioSelectPort+0x20>
    {
        return GPIO_INVALID_PORT;
 8003c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c42:	e041      	b.n	8003cc8 <gpioSelectPort+0xa4>
    }

    if (GPIOA == port)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	4a22      	ldr	r2, [pc, #136]	; (8003cd0 <gpioSelectPort+0xac>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d106      	bne.n	8003c5a <gpioSelectPort+0x36>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8003c4c:	4b21      	ldr	r3, [pc, #132]	; (8003cd4 <gpioSelectPort+0xb0>)
 8003c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c50:	4a20      	ldr	r2, [pc, #128]	; (8003cd4 <gpioSelectPort+0xb0>)
 8003c52:	f043 0301 	orr.w	r3, r3, #1
 8003c56:	6313      	str	r3, [r2, #48]	; 0x30
 8003c58:	e035      	b.n	8003cc6 <gpioSelectPort+0xa2>
    }
    else if (GPIOB == port)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a1e      	ldr	r2, [pc, #120]	; (8003cd8 <gpioSelectPort+0xb4>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d106      	bne.n	8003c70 <gpioSelectPort+0x4c>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8003c62:	4b1c      	ldr	r3, [pc, #112]	; (8003cd4 <gpioSelectPort+0xb0>)
 8003c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c66:	4a1b      	ldr	r2, [pc, #108]	; (8003cd4 <gpioSelectPort+0xb0>)
 8003c68:	f043 0302 	orr.w	r3, r3, #2
 8003c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c6e:	e02a      	b.n	8003cc6 <gpioSelectPort+0xa2>
    }
    else if (GPIOC == port)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	4a1a      	ldr	r2, [pc, #104]	; (8003cdc <gpioSelectPort+0xb8>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d106      	bne.n	8003c86 <gpioSelectPort+0x62>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8003c78:	4b16      	ldr	r3, [pc, #88]	; (8003cd4 <gpioSelectPort+0xb0>)
 8003c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7c:	4a15      	ldr	r2, [pc, #84]	; (8003cd4 <gpioSelectPort+0xb0>)
 8003c7e:	f043 0304 	orr.w	r3, r3, #4
 8003c82:	6313      	str	r3, [r2, #48]	; 0x30
 8003c84:	e01f      	b.n	8003cc6 <gpioSelectPort+0xa2>
    }
    else if (GPIOD == port)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a15      	ldr	r2, [pc, #84]	; (8003ce0 <gpioSelectPort+0xbc>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d106      	bne.n	8003c9c <gpioSelectPort+0x78>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8003c8e:	4b11      	ldr	r3, [pc, #68]	; (8003cd4 <gpioSelectPort+0xb0>)
 8003c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c92:	4a10      	ldr	r2, [pc, #64]	; (8003cd4 <gpioSelectPort+0xb0>)
 8003c94:	f043 0308 	orr.w	r3, r3, #8
 8003c98:	6313      	str	r3, [r2, #48]	; 0x30
 8003c9a:	e014      	b.n	8003cc6 <gpioSelectPort+0xa2>
    }
    else if (GPIOE == port)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4a11      	ldr	r2, [pc, #68]	; (8003ce4 <gpioSelectPort+0xc0>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d106      	bne.n	8003cb2 <gpioSelectPort+0x8e>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 8003ca4:	4b0b      	ldr	r3, [pc, #44]	; (8003cd4 <gpioSelectPort+0xb0>)
 8003ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca8:	4a0a      	ldr	r2, [pc, #40]	; (8003cd4 <gpioSelectPort+0xb0>)
 8003caa:	f043 0310 	orr.w	r3, r3, #16
 8003cae:	6313      	str	r3, [r2, #48]	; 0x30
 8003cb0:	e009      	b.n	8003cc6 <gpioSelectPort+0xa2>
    }
    else if (GPIOH == port)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a0c      	ldr	r2, [pc, #48]	; (8003ce8 <gpioSelectPort+0xc4>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d105      	bne.n	8003cc6 <gpioSelectPort+0xa2>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIOHEN;
 8003cba:	4b06      	ldr	r3, [pc, #24]	; (8003cd4 <gpioSelectPort+0xb0>)
 8003cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbe:	4a05      	ldr	r2, [pc, #20]	; (8003cd4 <gpioSelectPort+0xb0>)
 8003cc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cc4:	6313      	str	r3, [r2, #48]	; 0x30
    }
    return GPIO_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3708      	adds	r7, #8
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	40020000 	.word	0x40020000
 8003cd4:	40023800 	.word	0x40023800
 8003cd8:	40020400 	.word	0x40020400
 8003cdc:	40020800 	.word	0x40020800
 8003ce0:	40020c00 	.word	0x40020c00
 8003ce4:	40021000 	.word	0x40021000
 8003ce8:	40021c00 	.word	0x40021c00

08003cec <gpioSelectPinMode>:
 *          <td rowspan="1">Sets the pin function either to input, output, alternate function, or analog mode</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSelectPinMode(GPIO_TypeDef *port, PIN_NUM_t pin, PIN_MODE_t mode)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	70fb      	strb	r3, [r7, #3]
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	70bb      	strb	r3, [r7, #2]
    if (gpioVerifyPort(port) != true)
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f7ff fe3b 	bl	8003978 <gpioVerifyPort>
 8003d02:	4603      	mov	r3, r0
 8003d04:	f083 0301 	eor.w	r3, r3, #1
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d002      	beq.n	8003d14 <gpioSelectPinMode+0x28>
    {
        return GPIO_INVALID_PORT;
 8003d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8003d12:	e032      	b.n	8003d7a <gpioSelectPinMode+0x8e>
    }
    if (gpioVerifyPin(pin) != true)
 8003d14:	78fb      	ldrb	r3, [r7, #3]
 8003d16:	4618      	mov	r0, r3
 8003d18:	f7ff fe60 	bl	80039dc <gpioVerifyPin>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	f083 0301 	eor.w	r3, r3, #1
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d002      	beq.n	8003d2e <gpioSelectPinMode+0x42>
    {
        return GPIO_INVALID_PIN;
 8003d28:	f06f 0301 	mvn.w	r3, #1
 8003d2c:	e025      	b.n	8003d7a <gpioSelectPinMode+0x8e>
    }
    if (gpioVerifyPinMode(mode) != true)
 8003d2e:	78bb      	ldrb	r3, [r7, #2]
 8003d30:	4618      	mov	r0, r3
 8003d32:	f7ff fecf 	bl	8003ad4 <gpioVerifyPinMode>
 8003d36:	4603      	mov	r3, r0
 8003d38:	f083 0301 	eor.w	r3, r3, #1
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d002      	beq.n	8003d48 <gpioSelectPinMode+0x5c>
    {
        return GPIO_INVALID_PINMODE;
 8003d42:	f06f 0305 	mvn.w	r3, #5
 8003d46:	e018      	b.n	8003d7a <gpioSelectPinMode+0x8e>
    }

    // Set pin to default (INPUT)
	port->MODER &= ~(0b11 << (pin * 2));
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	78fa      	ldrb	r2, [r7, #3]
 8003d4e:	0052      	lsls	r2, r2, #1
 8003d50:	2103      	movs	r1, #3
 8003d52:	fa01 f202 	lsl.w	r2, r1, r2
 8003d56:	43d2      	mvns	r2, r2
 8003d58:	401a      	ands	r2, r3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	601a      	str	r2, [r3, #0]

	// If mode is not INPUT --> Select other setting
	if (INPUT != mode)
 8003d5e:	78bb      	ldrb	r3, [r7, #2]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d009      	beq.n	8003d78 <gpioSelectPinMode+0x8c>
	{
		port->MODER |= (mode << (pin * 2));
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	78b9      	ldrb	r1, [r7, #2]
 8003d6a:	78fa      	ldrb	r2, [r7, #3]
 8003d6c:	0052      	lsls	r2, r2, #1
 8003d6e:	fa01 f202 	lsl.w	r2, r1, r2
 8003d72:	431a      	orrs	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	601a      	str	r2, [r3, #0]
	}

	return GPIO_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3708      	adds	r7, #8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <gpioSetPin>:
 *          <td rowspan="1">15...0</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSetPin(GPIO_TypeDef *port, PIN_NUM_t pin)
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b082      	sub	sp, #8
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
 8003d8a:	460b      	mov	r3, r1
 8003d8c:	70fb      	strb	r3, [r7, #3]
    if (gpioVerifyPort(port) != true)
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f7ff fdf2 	bl	8003978 <gpioVerifyPort>
 8003d94:	4603      	mov	r3, r0
 8003d96:	f083 0301 	eor.w	r3, r3, #1
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d002      	beq.n	8003da6 <gpioSetPin+0x24>
    {
        return GPIO_INVALID_PORT;
 8003da0:	f04f 33ff 	mov.w	r3, #4294967295
 8003da4:	e014      	b.n	8003dd0 <gpioSetPin+0x4e>
    }
    if (gpioVerifyPin(pin) != true)
 8003da6:	78fb      	ldrb	r3, [r7, #3]
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7ff fe17 	bl	80039dc <gpioVerifyPin>
 8003dae:	4603      	mov	r3, r0
 8003db0:	f083 0301 	eor.w	r3, r3, #1
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d002      	beq.n	8003dc0 <gpioSetPin+0x3e>
    {
        return GPIO_INVALID_PIN;
 8003dba:	f06f 0301 	mvn.w	r3, #1
 8003dbe:	e007      	b.n	8003dd0 <gpioSetPin+0x4e>
    }

	port->BSRR = 1 << pin;
 8003dc0:	78fb      	ldrb	r3, [r7, #3]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	461a      	mov	r2, r3
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	619a      	str	r2, [r3, #24]

	return GPIO_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3708      	adds	r7, #8
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <gpioResetPin>:
 *          <td rowspan="1">31...16</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioResetPin(GPIO_TypeDef *port, PIN_NUM_t pin)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	460b      	mov	r3, r1
 8003de2:	70fb      	strb	r3, [r7, #3]
    if (gpioVerifyPort(port) != true)
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f7ff fdc7 	bl	8003978 <gpioVerifyPort>
 8003dea:	4603      	mov	r3, r0
 8003dec:	f083 0301 	eor.w	r3, r3, #1
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d002      	beq.n	8003dfc <gpioResetPin+0x24>
    {
        return GPIO_INVALID_PORT;
 8003df6:	f04f 33ff 	mov.w	r3, #4294967295
 8003dfa:	e015      	b.n	8003e28 <gpioResetPin+0x50>
    }
    if (gpioVerifyPin(pin) != true)
 8003dfc:	78fb      	ldrb	r3, [r7, #3]
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f7ff fdec 	bl	80039dc <gpioVerifyPin>
 8003e04:	4603      	mov	r3, r0
 8003e06:	f083 0301 	eor.w	r3, r3, #1
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d002      	beq.n	8003e16 <gpioResetPin+0x3e>
    {
        return GPIO_INVALID_PIN;
 8003e10:	f06f 0301 	mvn.w	r3, #1
 8003e14:	e008      	b.n	8003e28 <gpioResetPin+0x50>
    }

	port->BSRR = (1 << (pin + 16));
 8003e16:	78fb      	ldrb	r3, [r7, #3]
 8003e18:	3310      	adds	r3, #16
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	461a      	mov	r2, r3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	619a      	str	r2, [r3, #24]

	return GPIO_OK;
 8003e26:	2300      	movs	r3, #0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3708      	adds	r7, #8
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <gpioSelectAltFunc>:
 *          <td rowspan="1">31...0</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSelectAltFunc(GPIO_TypeDef *port, PIN_NUM_t pin, ALT_FUNC_t af)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	460b      	mov	r3, r1
 8003e3a:	70fb      	strb	r3, [r7, #3]
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	70bb      	strb	r3, [r7, #2]
    if (gpioVerifyPort(port) != true)
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f7ff fd99 	bl	8003978 <gpioVerifyPort>
 8003e46:	4603      	mov	r3, r0
 8003e48:	f083 0301 	eor.w	r3, r3, #1
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d002      	beq.n	8003e58 <gpioSelectAltFunc+0x28>
    {
        return GPIO_INVALID_PORT;
 8003e52:	f04f 33ff 	mov.w	r3, #4294967295
 8003e56:	e050      	b.n	8003efa <gpioSelectAltFunc+0xca>
    }
    if (gpioVerifyPin(pin) != true)
 8003e58:	78fb      	ldrb	r3, [r7, #3]
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7ff fdbe 	bl	80039dc <gpioVerifyPin>
 8003e60:	4603      	mov	r3, r0
 8003e62:	f083 0301 	eor.w	r3, r3, #1
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d002      	beq.n	8003e72 <gpioSelectAltFunc+0x42>
    {
        return GPIO_INVALID_PIN;
 8003e6c:	f06f 0301 	mvn.w	r3, #1
 8003e70:	e043      	b.n	8003efa <gpioSelectAltFunc+0xca>
    }
    if (gpioVerifyAltFunc(af) != true)
 8003e72:	78bb      	ldrb	r3, [r7, #2]
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7ff fdef 	bl	8003a58 <gpioVerifyAltFunc>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	f083 0301 	eor.w	r3, r3, #1
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d002      	beq.n	8003e8c <gpioSelectAltFunc+0x5c>
    {
        return GPIO_INVALID_ALTFUNC;
 8003e86:	f06f 0302 	mvn.w	r3, #2
 8003e8a:	e036      	b.n	8003efa <gpioSelectAltFunc+0xca>
    }

	// Dont't forget to select the alternative function mode before...
	gpioSelectPinMode(port, pin, ALTFUNC);
 8003e8c:	78fb      	ldrb	r3, [r7, #3]
 8003e8e:	2202      	movs	r2, #2
 8003e90:	4619      	mov	r1, r3
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f7ff ff2a 	bl	8003cec <gpioSelectPinMode>

	if (pin <= PIN7)
 8003e98:	78fb      	ldrb	r3, [r7, #3]
 8003e9a:	2b07      	cmp	r3, #7
 8003e9c:	d815      	bhi.n	8003eca <gpioSelectAltFunc+0x9a>
	{
		port->AFR[0] &= ~(0x0F << (pin * 4));       // Reset previously selected AF
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	78fa      	ldrb	r2, [r7, #3]
 8003ea4:	0092      	lsls	r2, r2, #2
 8003ea6:	210f      	movs	r1, #15
 8003ea8:	fa01 f202 	lsl.w	r2, r1, r2
 8003eac:	43d2      	mvns	r2, r2
 8003eae:	401a      	ands	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	621a      	str	r2, [r3, #32]
		port->AFR[0] |= af << (pin * 4);            // Set AFR[0] to the new AF
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a1b      	ldr	r3, [r3, #32]
 8003eb8:	78b9      	ldrb	r1, [r7, #2]
 8003eba:	78fa      	ldrb	r2, [r7, #3]
 8003ebc:	0092      	lsls	r2, r2, #2
 8003ebe:	fa01 f202 	lsl.w	r2, r1, r2
 8003ec2:	431a      	orrs	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	621a      	str	r2, [r3, #32]
 8003ec8:	e016      	b.n	8003ef8 <gpioSelectAltFunc+0xc8>
	}
	else
	{
		// !!! Subtract 8 from pin number since we start at bit 0 !!!
		port->AFR[1] &= ~(0x0F << ((pin - 8) * 4)); // Reset previously selected AF.
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ece:	78fa      	ldrb	r2, [r7, #3]
 8003ed0:	3a08      	subs	r2, #8
 8003ed2:	0092      	lsls	r2, r2, #2
 8003ed4:	210f      	movs	r1, #15
 8003ed6:	fa01 f202 	lsl.w	r2, r1, r2
 8003eda:	43d2      	mvns	r2, r2
 8003edc:	401a      	ands	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	625a      	str	r2, [r3, #36]	; 0x24
		port->AFR[1] |= af << ((pin - 8) * 4);      // Set AFR[1] to the new AF
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee6:	78b9      	ldrb	r1, [r7, #2]
 8003ee8:	78fa      	ldrb	r2, [r7, #3]
 8003eea:	3a08      	subs	r2, #8
 8003eec:	0092      	lsls	r2, r2, #2
 8003eee:	fa01 f202 	lsl.w	r2, r1, r2
 8003ef2:	431a      	orrs	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	625a      	str	r2, [r3, #36]	; 0x24
	}

	return GPIO_OK;
 8003ef8:	2300      	movs	r3, #0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3708      	adds	r7, #8
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <gpioSetOutputType>:
 *          <td rowspan="1">Sets the output type either to push-pull or to Open drain</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSetOutputType(GPIO_TypeDef *port, PIN_NUM_t pin, OUTPUT_TYPE_t outType)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b082      	sub	sp, #8
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	70fb      	strb	r3, [r7, #3]
 8003f0e:	4613      	mov	r3, r2
 8003f10:	70bb      	strb	r3, [r7, #2]
    if (gpioVerifyPort(port) != true)
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7ff fd30 	bl	8003978 <gpioVerifyPort>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	f083 0301 	eor.w	r3, r3, #1
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d002      	beq.n	8003f2a <gpioSetOutputType+0x28>
    {
        return GPIO_INVALID_PORT;
 8003f24:	f04f 33ff 	mov.w	r3, #4294967295
 8003f28:	e030      	b.n	8003f8c <gpioSetOutputType+0x8a>
    }
    if (gpioVerifyPin(pin) != true)
 8003f2a:	78fb      	ldrb	r3, [r7, #3]
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f7ff fd55 	bl	80039dc <gpioVerifyPin>
 8003f32:	4603      	mov	r3, r0
 8003f34:	f083 0301 	eor.w	r3, r3, #1
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d002      	beq.n	8003f44 <gpioSetOutputType+0x42>
    {
        return GPIO_INVALID_PIN;
 8003f3e:	f06f 0301 	mvn.w	r3, #1
 8003f42:	e023      	b.n	8003f8c <gpioSetOutputType+0x8a>
    }
    if (gpioVerifyOutputType(outType) != true)
 8003f44:	78bb      	ldrb	r3, [r7, #2]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7ff fdde 	bl	8003b08 <gpioVerifyOutputType>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	f083 0301 	eor.w	r3, r3, #1
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d002      	beq.n	8003f5e <gpioSetOutputType+0x5c>
    {
        return GPIO_INVALID_OUTPUT_TYPE;
 8003f58:	f06f 0303 	mvn.w	r3, #3
 8003f5c:	e016      	b.n	8003f8c <gpioSetOutputType+0x8a>
    }

    port->OTYPER &= ~(1 << pin);   // Use pin as push-pull output
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	78fa      	ldrb	r2, [r7, #3]
 8003f64:	2101      	movs	r1, #1
 8003f66:	fa01 f202 	lsl.w	r2, r1, r2
 8003f6a:	43d2      	mvns	r2, r2
 8003f6c:	401a      	ands	r2, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	605a      	str	r2, [r3, #4]
    if (OPENDRAIN == outType)
 8003f72:	78bb      	ldrb	r3, [r7, #2]
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d108      	bne.n	8003f8a <gpioSetOutputType+0x88>
    {
        port->OTYPER |= (1 << pin);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	78fa      	ldrb	r2, [r7, #3]
 8003f7e:	2101      	movs	r1, #1
 8003f80:	fa01 f202 	lsl.w	r2, r1, r2
 8003f84:	431a      	orrs	r2, r3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	605a      	str	r2, [r3, #4]
	}

	return GPIO_OK;
 8003f8a:	2300      	movs	r3, #0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3708      	adds	r7, #8
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <gpioSelectPushPullMode>:
 *          <td rowspan="1">OTYPER must be set to push-pull</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSelectPushPullMode(GPIO_TypeDef *port, PIN_NUM_t pin, PUPD_MODE_t pupd)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	70fb      	strb	r3, [r7, #3]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	70bb      	strb	r3, [r7, #2]
    if (gpioVerifyPort(port) != true)
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f7ff fce7 	bl	8003978 <gpioVerifyPort>
 8003faa:	4603      	mov	r3, r0
 8003fac:	f083 0301 	eor.w	r3, r3, #1
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d002      	beq.n	8003fbc <gpioSelectPushPullMode+0x28>
    {
        return GPIO_INVALID_PORT;
 8003fb6:	f04f 33ff 	mov.w	r3, #4294967295
 8003fba:	e044      	b.n	8004046 <gpioSelectPushPullMode+0xb2>
    }
    if (gpioVerifyPin(pin) != true)
 8003fbc:	78fb      	ldrb	r3, [r7, #3]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f7ff fd0c 	bl	80039dc <gpioVerifyPin>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	f083 0301 	eor.w	r3, r3, #1
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d002      	beq.n	8003fd6 <gpioSelectPushPullMode+0x42>
    {
        return GPIO_INVALID_PIN;
 8003fd0:	f06f 0301 	mvn.w	r3, #1
 8003fd4:	e037      	b.n	8004046 <gpioSelectPushPullMode+0xb2>
    }
    if (gpioVerifyPushPullMode(pupd) != true)
 8003fd6:	78bb      	ldrb	r3, [r7, #2]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7ff fda9 	bl	8003b30 <gpioVerifyPushPullMode>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	f083 0301 	eor.w	r3, r3, #1
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d002      	beq.n	8003ff0 <gpioSelectPushPullMode+0x5c>
    {
        return GPIO_INVALID_PUSH_PULL_MODE;
 8003fea:	f06f 0306 	mvn.w	r3, #6
 8003fee:	e02a      	b.n	8004046 <gpioSelectPushPullMode+0xb2>
    }

    port->PUPDR &= ~(0x03 << (pin * 2));        // Disable PU/PD
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	78fa      	ldrb	r2, [r7, #3]
 8003ff6:	0052      	lsls	r2, r2, #1
 8003ff8:	2103      	movs	r1, #3
 8003ffa:	fa01 f202 	lsl.w	r2, r1, r2
 8003ffe:	43d2      	mvns	r2, r2
 8004000:	401a      	ands	r2, r3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	60da      	str	r2, [r3, #12]

    if (port->OTYPER == PUSHPULL)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d11a      	bne.n	8004044 <gpioSelectPushPullMode+0xb0>
	{
		if (PULLUP == pupd)
 800400e:	78bb      	ldrb	r3, [r7, #2]
 8004010:	2b01      	cmp	r3, #1
 8004012:	d10a      	bne.n	800402a <gpioSelectPushPullMode+0x96>
		{
			port->PUPDR |= (PULLUP << (pin *2));
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	78fa      	ldrb	r2, [r7, #3]
 800401a:	0052      	lsls	r2, r2, #1
 800401c:	2101      	movs	r1, #1
 800401e:	fa01 f202 	lsl.w	r2, r1, r2
 8004022:	431a      	orrs	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	60da      	str	r2, [r3, #12]
 8004028:	e00c      	b.n	8004044 <gpioSelectPushPullMode+0xb0>
		}
		else if (PULLDOWN == pupd)
 800402a:	78bb      	ldrb	r3, [r7, #2]
 800402c:	2b02      	cmp	r3, #2
 800402e:	d109      	bne.n	8004044 <gpioSelectPushPullMode+0xb0>
		{
			port->PUPDR |= (PULLDOWN << (pin *2));
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	78fa      	ldrb	r2, [r7, #3]
 8004036:	0052      	lsls	r2, r2, #1
 8004038:	2102      	movs	r1, #2
 800403a:	fa01 f202 	lsl.w	r2, r1, r2
 800403e:	431a      	orrs	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	60da      	str	r2, [r3, #12]
		}
	}

    return GPIO_OK;
 8004044:	2300      	movs	r3, #0
}
 8004046:	4618      	mov	r0, r3
 8004048:	3708      	adds	r7, #8
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}

0800404e <gpioGetPinState>:
 * @note
 * The function does not return a GPIO_RETURN_CODE_t any longer. Instead it immediately
 * returns the state of the desired pin.
 */
bool gpioGetPinState(GPIO_TypeDef *port, PIN_NUM_t pin)
{
 800404e:	b480      	push	{r7}
 8004050:	b083      	sub	sp, #12
 8004052:	af00      	add	r7, sp, #0
 8004054:	6078      	str	r0, [r7, #4]
 8004056:	460b      	mov	r3, r1
 8004058:	70fb      	strb	r3, [r7, #3]
    return (port->IDR & (1 << pin)) == (1<<pin);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	691b      	ldr	r3, [r3, #16]
 800405e:	78fa      	ldrb	r2, [r7, #3]
 8004060:	2101      	movs	r1, #1
 8004062:	fa01 f202 	lsl.w	r2, r1, r2
 8004066:	4013      	ands	r3, r2
 8004068:	78fa      	ldrb	r2, [r7, #3]
 800406a:	2101      	movs	r1, #1
 800406c:	fa01 f202 	lsl.w	r2, r1, r2
 8004070:	4293      	cmp	r3, r2
 8004072:	bf0c      	ite	eq
 8004074:	2301      	moveq	r3, #1
 8004076:	2300      	movne	r3, #0
 8004078:	b2db      	uxtb	r3, r3
}
 800407a:	4618      	mov	r0, r3
 800407c:	370c      	adds	r7, #12
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr

08004086 <__i2c_start>:
#define I2C_RESET_POS(i2c)                  ( { i2c->CR1 &= ~I2C_CR1_POS_Msk; } )



static inline void __i2c_start(I2C_TypeDef *i2c)
{
 8004086:	b480      	push	{r7}
 8004088:	b083      	sub	sp, #12
 800408a:	af00      	add	r7, sp, #0
 800408c:	6078      	str	r0, [r7, #4]
	i2c->CR1 |= I2C_CR1_START;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	601a      	str	r2, [r3, #0]
	while (!(i2c->SR1 & I2C_SR1_SB));
 800409a:	bf00      	nop
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	695b      	ldr	r3, [r3, #20]
 80040a0:	f003 0301 	and.w	r3, r3, #1
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0f9      	beq.n	800409c <__i2c_start+0x16>
}
 80040a8:	bf00      	nop
 80040aa:	bf00      	nop
 80040ac:	370c      	adds	r7, #12
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr

080040b6 <__i2c_stop>:

static inline void __i2c_stop(I2C_TypeDef *i2c)
 {
 80040b6:	b480      	push	{r7}
 80040b8:	b083      	sub	sp, #12
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
 	i2c->CR1 |= I2C_CR1_STOP;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	601a      	str	r2, [r3, #0]
 	while (!(i2c->SR2 & I2C_SR2_BUSY));
 80040ca:	bf00      	nop
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	f003 0302 	and.w	r3, r3, #2
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d0f9      	beq.n	80040cc <__i2c_stop+0x16>
 }
 80040d8:	bf00      	nop
 80040da:	bf00      	nop
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr

080040e6 <__i2c_dummy_read_SR1_SR2>:

static inline void __i2c_dummy_read_SR1_SR2(I2C_TypeDef *i2c)
{
 80040e6:	b480      	push	{r7}
 80040e8:	b083      	sub	sp, #12
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
	while (!(i2c->SR1) | !(i2c->SR2))
 80040ee:	bf00      	nop
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	bf0c      	ite	eq
 80040f8:	2301      	moveq	r3, #1
 80040fa:	2300      	movne	r3, #0
 80040fc:	b2da      	uxtb	r2, r3
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	2b00      	cmp	r3, #0
 8004104:	bf0c      	ite	eq
 8004106:	2301      	moveq	r3, #1
 8004108:	2300      	movne	r3, #0
 800410a:	b2db      	uxtb	r3, r3
 800410c:	4313      	orrs	r3, r2
 800410e:	b2db      	uxtb	r3, r3
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1ed      	bne.n	80040f0 <__i2c_dummy_read_SR1_SR2+0xa>
	{
	;
	}
}
 8004114:	bf00      	nop
 8004116:	bf00      	nop
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr

08004122 <__i2c_Chk_TX_empty>:


static inline void __i2c_Chk_TX_empty(I2C_TypeDef *i2c)
{
 8004122:	b480      	push	{r7}
 8004124:	b085      	sub	sp, #20
 8004126:	af00      	add	r7, sp, #0
 8004128:	6078      	str	r0, [r7, #4]

	uint32_t simpleDelay;
	while(!(i2c->SR1 & I2C_SR1_TXE));
 800412a:	bf00      	nop
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	695b      	ldr	r3, [r3, #20]
 8004130:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004134:	2b00      	cmp	r3, #0
 8004136:	d0f9      	beq.n	800412c <__i2c_Chk_TX_empty+0xa>
	for (simpleDelay = 0UL; simpleDelay < 20UL; simpleDelay++)
 8004138:	2300      	movs	r3, #0
 800413a:	60fb      	str	r3, [r7, #12]
 800413c:	e002      	b.n	8004144 <__i2c_Chk_TX_empty+0x22>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	3301      	adds	r3, #1
 8004142:	60fb      	str	r3, [r7, #12]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2b13      	cmp	r3, #19
 8004148:	d9f9      	bls.n	800413e <__i2c_Chk_TX_empty+0x1c>
	{
		;
	}

}
 800414a:	bf00      	nop
 800414c:	bf00      	nop
 800414e:	3714      	adds	r7, #20
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr

08004158 <i2cVerifyDutyCycle>:

/**
 * Function to verify the I2C duty cycle.
 */
static bool i2cVerifyDutyCycle(I2C_DUTY_CYCLE_t dc)
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	4603      	mov	r3, r0
 8004160:	71fb      	strb	r3, [r7, #7]
    if ((I2C_DUTY_CYCLE_2 == dc) || (IC2_DUTY_CYCLE_16_9 == dc))
 8004162:	79fb      	ldrb	r3, [r7, #7]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d002      	beq.n	800416e <i2cVerifyDutyCycle+0x16>
 8004168:	79fb      	ldrb	r3, [r7, #7]
 800416a:	2b01      	cmp	r3, #1
 800416c:	d101      	bne.n	8004172 <i2cVerifyDutyCycle+0x1a>
    {
        return true;
 800416e:	2301      	movs	r3, #1
 8004170:	e000      	b.n	8004174 <i2cVerifyDutyCycle+0x1c>
    }
    return false;
 8004172:	2300      	movs	r3, #0
}
 8004174:	4618      	mov	r0, r3
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <i2cSelectI2C>:
 *
 * @param  *i2c   : Pointer to the I2C component
 *
*/
I2C_RETURN_CODE_t i2cSelectI2C(I2C_TypeDef *i2c)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
    // Activate bus clock
    if (I2C1 == i2c)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	4a13      	ldr	r2, [pc, #76]	; (80041d8 <i2cSelectI2C+0x58>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d106      	bne.n	800419e <i2cSelectI2C+0x1e>
    {
        RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8004190:	4b12      	ldr	r3, [pc, #72]	; (80041dc <i2cSelectI2C+0x5c>)
 8004192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004194:	4a11      	ldr	r2, [pc, #68]	; (80041dc <i2cSelectI2C+0x5c>)
 8004196:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800419a:	6413      	str	r3, [r2, #64]	; 0x40
 800419c:	e014      	b.n	80041c8 <i2cSelectI2C+0x48>
    }
    else if (I2C2 == i2c)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a0f      	ldr	r2, [pc, #60]	; (80041e0 <i2cSelectI2C+0x60>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d106      	bne.n	80041b4 <i2cSelectI2C+0x34>
    {
        RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 80041a6:	4b0d      	ldr	r3, [pc, #52]	; (80041dc <i2cSelectI2C+0x5c>)
 80041a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041aa:	4a0c      	ldr	r2, [pc, #48]	; (80041dc <i2cSelectI2C+0x5c>)
 80041ac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80041b0:	6413      	str	r3, [r2, #64]	; 0x40
 80041b2:	e009      	b.n	80041c8 <i2cSelectI2C+0x48>
    }
    else if (I2C3 == i2c)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	4a0b      	ldr	r2, [pc, #44]	; (80041e4 <i2cSelectI2C+0x64>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d105      	bne.n	80041c8 <i2cSelectI2C+0x48>
    {
        RCC->APB1ENR |= RCC_APB1ENR_I2C3EN;
 80041bc:	4b07      	ldr	r3, [pc, #28]	; (80041dc <i2cSelectI2C+0x5c>)
 80041be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c0:	4a06      	ldr	r2, [pc, #24]	; (80041dc <i2cSelectI2C+0x5c>)
 80041c2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80041c6:	6413      	str	r3, [r2, #64]	; 0x40
    }

    return I2C_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	370c      	adds	r7, #12
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop
 80041d8:	40005400 	.word	0x40005400
 80041dc:	40023800 	.word	0x40023800
 80041e0:	40005800 	.word	0x40005800
 80041e4:	40005c00 	.word	0x40005c00

080041e8 <i2cSetClkSpd>:

/**
 * Function to set the I2C clock frequency.
 */
I2C_RETURN_CODE_t i2cSetClkSpd(I2C_TypeDef *i2c, I2C_CLOCKSPEED_t spd)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	460b      	mov	r3, r1
 80041f2:	70fb      	strb	r3, [r7, #3]
    if ( (I2C_CLOCK_50 == spd) || (I2C_CLOCK_100 == spd) ||
 80041f4:	78fb      	ldrb	r3, [r7, #3]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d00b      	beq.n	8004212 <i2cSetClkSpd+0x2a>
 80041fa:	78fb      	ldrb	r3, [r7, #3]
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d008      	beq.n	8004212 <i2cSetClkSpd+0x2a>
 8004200:	78fb      	ldrb	r3, [r7, #3]
 8004202:	2b02      	cmp	r3, #2
 8004204:	d005      	beq.n	8004212 <i2cSetClkSpd+0x2a>
    	 (I2C_CLOCK_200 == spd)|| (I2C_CLOCK_400 == spd) || (I2C_CLOCK_1Mz == spd)		)
 8004206:	78fb      	ldrb	r3, [r7, #3]
 8004208:	2b03      	cmp	r3, #3
 800420a:	d002      	beq.n	8004212 <i2cSetClkSpd+0x2a>
 800420c:	78fb      	ldrb	r3, [r7, #3]
 800420e:	2b04      	cmp	r3, #4
 8004210:	d166      	bne.n	80042e0 <i2cSetClkSpd+0xf8>
    {
    	I2C_WAIT_BUSY(i2c);
 8004212:	bf00      	nop
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	699b      	ldr	r3, [r3, #24]
 8004218:	f003 0302 	and.w	r3, r3, #2
 800421c:	2b00      	cmp	r3, #0
 800421e:	d1f9      	bne.n	8004214 <i2cSetClkSpd+0x2c>
    	i2c->CCR = 0x00;                    // Reset Clock Control Register
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	61da      	str	r2, [r3, #28]
    	i2c->CCR &= ~I2C_CCR_CCR_Msk;    	// deactive bus clock bits
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	69db      	ldr	r3, [r3, #28]
 800422a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800422e:	f023 030f 	bic.w	r3, r3, #15
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	61d3      	str	r3, [r2, #28]
    	i2c->CCR &= ~I2C_CCR_FS_Msk;    	// deactive fastMode I2C bus clock
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	69db      	ldr	r3, [r3, #28]
 800423a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	61da      	str	r2, [r3, #28]
    	switch (spd)
 8004242:	78fb      	ldrb	r3, [r7, #3]
 8004244:	2b04      	cmp	r3, #4
 8004246:	d836      	bhi.n	80042b6 <i2cSetClkSpd+0xce>
 8004248:	a201      	add	r2, pc, #4	; (adr r2, 8004250 <i2cSetClkSpd+0x68>)
 800424a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800424e:	bf00      	nop
 8004250:	08004265 	.word	0x08004265
 8004254:	08004273 	.word	0x08004273
 8004258:	08004281 	.word	0x08004281
 800425c:	0800428f 	.word	0x0800428f
 8004260:	0800429d 	.word	0x0800429d
    	{
    		case I2C_CLOCK_50:
			{

				i2c->CCR |= 0x00A0;				// Select 50 kHz bus clock
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	69db      	ldr	r3, [r3, #28]
 8004268:	f043 02a0 	orr.w	r2, r3, #160	; 0xa0
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	61da      	str	r2, [r3, #28]
				break;
 8004270:	e02e      	b.n	80042d0 <i2cSetClkSpd+0xe8>
			}
    		case I2C_CLOCK_100:
    		{
    			i2c->CCR |= 0x0050;				// Select 100 kHz bus clock
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	f043 0250 	orr.w	r2, r3, #80	; 0x50
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	61da      	str	r2, [r3, #28]
    			break;
 800427e:	e027      	b.n	80042d0 <i2cSetClkSpd+0xe8>
    		}
    		case I2C_CLOCK_200:
    			{
       				i2c->CCR |= 0x0028;			// Select 200 kHz bus clock
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	69db      	ldr	r3, [r3, #28]
 8004284:	f043 0228 	orr.w	r2, r3, #40	; 0x28
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	61da      	str	r2, [r3, #28]
    				break;
 800428c:	e020      	b.n	80042d0 <i2cSetClkSpd+0xe8>
    			}
    		case I2C_CLOCK_400:
    		{
    			//i2c->CCR |= I2C_CCR_FS; 	    // fast Mode
    			i2c->CCR |= 0x0014;				// Select 400 kHz bus clock
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	69db      	ldr	r3, [r3, #28]
 8004292:	f043 0214 	orr.w	r2, r3, #20
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	61da      	str	r2, [r3, #28]
    			break;
 800429a:	e019      	b.n	80042d0 <i2cSetClkSpd+0xe8>
    		}
    		case I2C_CLOCK_1Mz:
			{
				i2c->CCR |= I2C_CCR_FS; 	    // fast Mode
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	69db      	ldr	r3, [r3, #28]
 80042a0:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	61da      	str	r2, [r3, #28]
				i2c->CCR |= 0x005;				// Select 800 kHz bus clock
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	69db      	ldr	r3, [r3, #28]
 80042ac:	f043 0205 	orr.w	r2, r3, #5
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	61da      	str	r2, [r3, #28]
				break;
 80042b4:	e00c      	b.n	80042d0 <i2cSetClkSpd+0xe8>
			}
    		default:
    		{
    			i2c->CCR &= ~I2C_CCR_FS_Msk;    // Select 100 kHz bus clock
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	69db      	ldr	r3, [r3, #28]
 80042ba:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	61da      	str	r2, [r3, #28]
    			i2c->CCR |= 0x0050;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	69db      	ldr	r3, [r3, #28]
 80042c6:	f043 0250 	orr.w	r2, r3, #80	; 0x50
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	61da      	str	r2, [r3, #28]
    			break;
 80042ce:	bf00      	nop
    		}
    	}
    	 i2c->CR1 |= I2C_CR1_PE;            // Re-renable I2C component
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f043 0201 	orr.w	r2, r3, #1
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	601a      	str	r2, [r3, #0]
    	return I2C_OK;
 80042dc:	2300      	movs	r3, #0
 80042de:	e001      	b.n	80042e4 <i2cSetClkSpd+0xfc>
    }
    return I2C_INVALID_CLOCK_SPEED;
 80042e0:	f06f 033d 	mvn.w	r3, #61	; 0x3d
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	370c      	adds	r7, #12
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <i2cInitI2C>:

I2C_RETURN_CODE_t i2cInitI2C(I2C_TypeDef *i2c, I2C_DUTY_CYCLE_t duty, uint8_t trise, I2C_CLOCKSPEED_t clock)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	4608      	mov	r0, r1
 80042fa:	4611      	mov	r1, r2
 80042fc:	461a      	mov	r2, r3
 80042fe:	4603      	mov	r3, r0
 8004300:	70fb      	strb	r3, [r7, #3]
 8004302:	460b      	mov	r3, r1
 8004304:	70bb      	strb	r3, [r7, #2]
 8004306:	4613      	mov	r3, r2
 8004308:	707b      	strb	r3, [r7, #1]
	uint32_t pclock;
	if (i2cVerifyDutyCycle(duty) != true)
 800430a:	78fb      	ldrb	r3, [r7, #3]
 800430c:	4618      	mov	r0, r3
 800430e:	f7ff ff23 	bl	8004158 <i2cVerifyDutyCycle>
 8004312:	4603      	mov	r3, r0
 8004314:	f083 0301 	eor.w	r3, r3, #1
 8004318:	b2db      	uxtb	r3, r3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d002      	beq.n	8004324 <i2cInitI2C+0x34>
    {
        return I2C_INVALID_DUTY_CYCLE;
 800431e:	f06f 033c 	mvn.w	r3, #60	; 0x3c
 8004322:	e029      	b.n	8004378 <i2cInitI2C+0x88>
    }

    i2c->CR1 = I2C_CR1_SWRST;			// reset and clear reg
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800432a:	601a      	str	r2, [r3, #0]
    i2c->CR1 = 0x0000;                  // Reset old CR1 settings
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	601a      	str	r2, [r3, #0]
    i2c->CR1 &= ~I2C_CR1_PE_Msk;        // Disable I2C component
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f023 0201 	bic.w	r2, r3, #1
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	601a      	str	r2, [r3, #0]

    pclock = rccGetPclk1Freq();
 800433e:	f000 fa27 	bl	8004790 <rccGetPclk1Freq>
 8004342:	60f8      	str	r0, [r7, #12]
    i2c->CR2 = pclock / 1000000;		//
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	4a0e      	ldr	r2, [pc, #56]	; (8004380 <i2cInitI2C+0x90>)
 8004348:	fba2 2303 	umull	r2, r3, r2, r3
 800434c:	0c9a      	lsrs	r2, r3, #18
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	605a      	str	r2, [r3, #4]

    i2c->TRISE = trise;                // Set max. rise time
 8004352:	78ba      	ldrb	r2, [r7, #2]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	621a      	str	r2, [r3, #32]

    i2c->OAR1 |= (0x00 << 1);			 // set own address to 00 - not really used in master mode
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	689a      	ldr	r2, [r3, #8]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	609a      	str	r2, [r3, #8]
    i2c->OAR1 |= (1 << 14); 			// bit 14 should be kept at 1 according to the datasheet
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	609a      	str	r2, [r3, #8]

    i2cSetClkSpd(i2c, clock);			// set I2C Clockrate
 800436c:	787b      	ldrb	r3, [r7, #1]
 800436e:	4619      	mov	r1, r3
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f7ff ff39 	bl	80041e8 <i2cSetClkSpd>

    //i2c->CR1 |= I2C_CR1_PE;            // Re-renable I2C component

    return I2C_OK;
 8004376:	2300      	movs	r3, #0
}
 8004378:	4618      	mov	r0, r3
 800437a:	3710      	adds	r7, #16
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}
 8004380:	431bde83 	.word	0x431bde83

08004384 <i2cBurstWrite>:
 * @note
 * Failure handling is not yet implemented
 *
*/
I2C_RETURN_CODE_t i2cBurstWrite(I2C_TypeDef *i2c, uint8_t saddr, uint8_t *data, uint8_t len)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b086      	sub	sp, #24
 8004388:	af00      	add	r7, sp, #0
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	607a      	str	r2, [r7, #4]
 800438e:	461a      	mov	r2, r3
 8004390:	460b      	mov	r3, r1
 8004392:	72fb      	strb	r3, [r7, #11]
 8004394:	4613      	mov	r3, r2
 8004396:	72bb      	strb	r3, [r7, #10]
    uint8_t numBytes = 0;
 8004398:	2300      	movs	r3, #0
 800439a:	75fb      	strb	r3, [r7, #23]

    I2C_WAIT_BUSY(i2c);                 // Check whether the I2C bus is busy
 800439c:	bf00      	nop
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	699b      	ldr	r3, [r3, #24]
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1f9      	bne.n	800439e <i2cBurstWrite+0x1a>
    I2C_RESET_POS(i2c);                 // May only be active in 16-bit mode
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	601a      	str	r2, [r3, #0]
    __i2c_start(i2c);					 // send start condition
 80043b6:	68f8      	ldr	r0, [r7, #12]
 80043b8:	f7ff fe65 	bl	8004086 <__i2c_start>

    I2C_START_COMPLETED(i2c);           // Wait until START signal has been sent
 80043bc:	bf00      	nop
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	695b      	ldr	r3, [r3, #20]
 80043c2:	f003 0301 	and.w	r3, r3, #1
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d0f9      	beq.n	80043be <i2cBurstWrite+0x3a>

    i2c->DR = saddr<<1;                 // Send 7Bit slave address
 80043ca:	7afb      	ldrb	r3, [r7, #11]
 80043cc:	005b      	lsls	r3, r3, #1
 80043ce:	461a      	mov	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	611a      	str	r2, [r3, #16]
    I2C_ADDRESS_COMPLETED(i2c);         // Wait for ADDR ACK
 80043d4:	bf00      	nop
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	695b      	ldr	r3, [r3, #20]
 80043da:	f003 0302 	and.w	r3, r3, #2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d0f9      	beq.n	80043d6 <i2cBurstWrite+0x52>

    while (numBytes < len)
 80043e2:	e016      	b.n	8004412 <i2cBurstWrite+0x8e>
    {
        __i2c_Chk_TX_empty(i2c);
 80043e4:	68f8      	ldr	r0, [r7, #12]
 80043e6:	f7ff fe9c 	bl	8004122 <__i2c_Chk_TX_empty>
        __i2c_dummy_read_SR1_SR2(i2c);		// Reset SR1 & SR2
 80043ea:	68f8      	ldr	r0, [r7, #12]
 80043ec:	f7ff fe7b 	bl	80040e6 <__i2c_dummy_read_SR1_SR2>
        i2c->DR = *data++;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	1c5a      	adds	r2, r3, #1
 80043f4:	607a      	str	r2, [r7, #4]
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	461a      	mov	r2, r3
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	611a      	str	r2, [r3, #16]
        I2C_BYTE_TRANSFER_FINISHED(i2c);   // Wait until BTF Flag is set
 80043fe:	bf00      	nop
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	695b      	ldr	r3, [r3, #20]
 8004404:	f003 0304 	and.w	r3, r3, #4
 8004408:	2b00      	cmp	r3, #0
 800440a:	d0f9      	beq.n	8004400 <i2cBurstWrite+0x7c>

        numBytes++;
 800440c:	7dfb      	ldrb	r3, [r7, #23]
 800440e:	3301      	adds	r3, #1
 8004410:	75fb      	strb	r3, [r7, #23]
    while (numBytes < len)
 8004412:	7dfa      	ldrb	r2, [r7, #23]
 8004414:	7abb      	ldrb	r3, [r7, #10]
 8004416:	429a      	cmp	r2, r3
 8004418:	d3e4      	bcc.n	80043e4 <i2cBurstWrite+0x60>
    }

    I2C_BYTE_TRANSFER_FINISHED(i2c);   // Wait until BTF Flag is set
 800441a:	bf00      	nop
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	695b      	ldr	r3, [r3, #20]
 8004420:	f003 0304 	and.w	r3, r3, #4
 8004424:	2b00      	cmp	r3, #0
 8004426:	d0f9      	beq.n	800441c <i2cBurstWrite+0x98>
    __i2c_dummy_read_SR1_SR2(i2c);		// Reset SR1 & SR2
 8004428:	68f8      	ldr	r0, [r7, #12]
 800442a:	f7ff fe5c 	bl	80040e6 <__i2c_dummy_read_SR1_SR2>
    __i2c_stop(i2c);					  // send stop condition
 800442e:	68f8      	ldr	r0, [r7, #12]
 8004430:	f7ff fe41 	bl	80040b6 <__i2c_stop>

    return I2C_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3718      	adds	r7, #24
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <i2cBurstRead>:

    return I2C_OK;
}

I2C_RETURN_CODE_t i2cBurstRead(I2C_TypeDef *i2c, uint8_t saddr, uint8_t *data, uint8_t num)
{
 800443e:	b580      	push	{r7, lr}
 8004440:	b084      	sub	sp, #16
 8004442:	af00      	add	r7, sp, #0
 8004444:	60f8      	str	r0, [r7, #12]
 8004446:	607a      	str	r2, [r7, #4]
 8004448:	461a      	mov	r2, r3
 800444a:	460b      	mov	r3, r1
 800444c:	72fb      	strb	r3, [r7, #11]
 800444e:	4613      	mov	r3, r2
 8004450:	72bb      	strb	r3, [r7, #10]
	I2C_WAIT_BUSY(i2c);
 8004452:	bf00      	nop
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	f003 0302 	and.w	r3, r3, #2
 800445c:	2b00      	cmp	r3, #0
 800445e:	d1f9      	bne.n	8004454 <i2cBurstRead+0x16>
    I2C_RESET_POS(i2c);                     // Must be used only in 16-bit transfer
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	601a      	str	r2, [r3, #0]

    __i2c_start(i2c);					 // send start condition
 800446c:	68f8      	ldr	r0, [r7, #12]
 800446e:	f7ff fe0a 	bl	8004086 <__i2c_start>

    i2c->DR = (saddr<<1) | 1;               // Resend 7Bit slave addr with bit 0 = '1'
 8004472:	7afb      	ldrb	r3, [r7, #11]
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	f043 0301 	orr.w	r3, r3, #1
 800447a:	461a      	mov	r2, r3
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	611a      	str	r2, [r3, #16]
    I2C_ADDRESS_COMPLETED(i2c);             // Wait for ADDR ACK
 8004480:	bf00      	nop
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	695b      	ldr	r3, [r3, #20]
 8004486:	f003 0302 	and.w	r3, r3, #2
 800448a:	2b00      	cmp	r3, #0
 800448c:	d0f9      	beq.n	8004482 <i2cBurstRead+0x44>

    __i2c_dummy_read_SR1_SR2(i2c);		// Reset SR1 & SR2
 800448e:	68f8      	ldr	r0, [r7, #12]
 8004490:	f7ff fe29 	bl	80040e6 <__i2c_dummy_read_SR1_SR2>

    I2C_SET_ACK(i2c);                       // Enable Acknowledge
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	601a      	str	r2, [r3, #0]

    while (num > 0)                          // Start reading multiple values
 80044a0:	e02e      	b.n	8004500 <i2cBurstRead+0xc2>
    {
        if (num == 1U)                      // If there is only one byte left...
 80044a2:	7abb      	ldrb	r3, [r7, #10]
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d11a      	bne.n	80044de <i2cBurstRead+0xa0>
        {
            I2C_RESET_ACK(i2c);             // Disable acknowledge
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	601a      	str	r2, [r3, #0]
            __i2c_dummy_read_SR1_SR2(i2c);		// Reset SR1 & SR2
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f7ff fe16 	bl	80040e6 <__i2c_dummy_read_SR1_SR2>
            __i2c_stop(i2c);
 80044ba:	68f8      	ldr	r0, [r7, #12]
 80044bc:	f7ff fdfb 	bl	80040b6 <__i2c_stop>
            I2C_CHECK_RXBUF_NOT_EMPTY(i2c); // Wait until receive buffer is no longer empty
 80044c0:	bf00      	nop
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d0f9      	beq.n	80044c2 <i2cBurstRead+0x84>
            *data++ = i2c->DR;              // Read data from data register
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6919      	ldr	r1, [r3, #16]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	1c5a      	adds	r2, r3, #1
 80044d6:	607a      	str	r2, [r7, #4]
 80044d8:	b2ca      	uxtb	r2, r1
 80044da:	701a      	strb	r2, [r3, #0]
            break;
 80044dc:	e013      	b.n	8004506 <i2cBurstRead+0xc8>
        }
        else                                // More than one byte left
        {
            I2C_CHECK_RXBUF_NOT_EMPTY(i2c); // Wait until receive buffer is no longer empty
 80044de:	bf00      	nop
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	695b      	ldr	r3, [r3, #20]
 80044e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d0f9      	beq.n	80044e0 <i2cBurstRead+0xa2>
            (*data++) = i2c->DR;            // Read data from data register
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6919      	ldr	r1, [r3, #16]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	1c5a      	adds	r2, r3, #1
 80044f4:	607a      	str	r2, [r7, #4]
 80044f6:	b2ca      	uxtb	r2, r1
 80044f8:	701a      	strb	r2, [r3, #0]
            num--;
 80044fa:	7abb      	ldrb	r3, [r7, #10]
 80044fc:	3b01      	subs	r3, #1
 80044fe:	72bb      	strb	r3, [r7, #10]
    while (num > 0)                          // Start reading multiple values
 8004500:	7abb      	ldrb	r3, [r7, #10]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d1cd      	bne.n	80044a2 <i2cBurstRead+0x64>
        }
    }

    return I2C_OK;
 8004506:	2300      	movs	r3, #0
}
 8004508:	4618      	mov	r0, r3
 800450a:	3710      	adds	r7, #16
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}

08004510 <i2cEnableDevice>:
 *          <td rowspan="1">0</td>
 *      </tr>
 * </table>
 */
I2C_RETURN_CODE_t i2cEnableDevice(I2C_TypeDef *i2c)
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
    i2c->CR1 |= I2C_CR1_PE;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f043 0201 	orr.w	r2, r3, #1
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	601a      	str	r2, [r3, #0]
    return I2C_OK;
 8004524:	2300      	movs	r3, #0
}
 8004526:	4618      	mov	r0, r3
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
	...

08004534 <rccGetSysClock>:
 *          <td rowspan="1">Values used to calculate the sysclock frequency</td>
 *      </tr>
 * </table>
 */
uint32_t rccGetSysClock(void)
{
 8004534:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004538:	b094      	sub	sp, #80	; 0x50
 800453a:	af00      	add	r7, sp, #0
    uint32_t pllm = 0u;
 800453c:	2300      	movs	r3, #0
 800453e:	647b      	str	r3, [r7, #68]	; 0x44
    uint32_t pllvco = 0u;
 8004540:	2300      	movs	r3, #0
 8004542:	64fb      	str	r3, [r7, #76]	; 0x4c
    uint32_t pllp = 0u;
 8004544:	2300      	movs	r3, #0
 8004546:	643b      	str	r3, [r7, #64]	; 0x40
    uint32_t sysClock = 0u;
 8004548:	2300      	movs	r3, #0
 800454a:	64bb      	str	r3, [r7, #72]	; 0x48

    switch (RCC->CFGR & RCC_CFGR_SWS)
 800454c:	4b79      	ldr	r3, [pc, #484]	; (8004734 <rccGetSysClock+0x200>)
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f003 030c 	and.w	r3, r3, #12
 8004554:	2b08      	cmp	r3, #8
 8004556:	d00d      	beq.n	8004574 <rccGetSysClock+0x40>
 8004558:	2b08      	cmp	r3, #8
 800455a:	f200 80e1 	bhi.w	8004720 <rccGetSysClock+0x1ec>
 800455e:	2b00      	cmp	r3, #0
 8004560:	d002      	beq.n	8004568 <rccGetSysClock+0x34>
 8004562:	2b04      	cmp	r3, #4
 8004564:	d003      	beq.n	800456e <rccGetSysClock+0x3a>
 8004566:	e0db      	b.n	8004720 <rccGetSysClock+0x1ec>
    {
        case RCC_CFGR_SWS_HSI:
            sysClock = HSI_VALUE;    // High-speed internal = 16MHz
 8004568:	4b73      	ldr	r3, [pc, #460]	; (8004738 <rccGetSysClock+0x204>)
 800456a:	64bb      	str	r3, [r7, #72]	; 0x48
            break;
 800456c:	e0db      	b.n	8004726 <rccGetSysClock+0x1f2>

        case RCC_CFGR_SWS_HSE:
            sysClock = HSE_VALUE;    // High-speed external = 4 - 25MHz (max.)
 800456e:	4b73      	ldr	r3, [pc, #460]	; (800473c <rccGetSysClock+0x208>)
 8004570:	64bb      	str	r3, [r7, #72]	; 0x48
            break;
 8004572:	e0d8      	b.n	8004726 <rccGetSysClock+0x1f2>

        case RCC_CFGR_SWS_PLL:
            pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004574:	4b6f      	ldr	r3, [pc, #444]	; (8004734 <rccGetSysClock+0x200>)
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800457c:	647b      	str	r3, [r7, #68]	; 0x44

            if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800457e:	4b6d      	ldr	r3, [pc, #436]	; (8004734 <rccGetSysClock+0x200>)
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d063      	beq.n	8004652 <rccGetSysClock+0x11e>
            {
                /* HSE used as PLL clock source */
                pllvco = (uint32_t) ((((uint64_t) HSE_VALUE
                    * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
 800458a:	4b6a      	ldr	r3, [pc, #424]	; (8004734 <rccGetSysClock+0x200>)
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	099b      	lsrs	r3, r3, #6
 8004590:	2200      	movs	r2, #0
 8004592:	63bb      	str	r3, [r7, #56]	; 0x38
 8004594:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004598:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800459c:	633b      	str	r3, [r7, #48]	; 0x30
 800459e:	2300      	movs	r3, #0
 80045a0:	637b      	str	r3, [r7, #52]	; 0x34
 80045a2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80045a6:	4622      	mov	r2, r4
 80045a8:	462b      	mov	r3, r5
 80045aa:	f04f 0000 	mov.w	r0, #0
 80045ae:	f04f 0100 	mov.w	r1, #0
 80045b2:	0159      	lsls	r1, r3, #5
 80045b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045b8:	0150      	lsls	r0, r2, #5
 80045ba:	4602      	mov	r2, r0
 80045bc:	460b      	mov	r3, r1
 80045be:	4621      	mov	r1, r4
 80045c0:	1a51      	subs	r1, r2, r1
 80045c2:	6139      	str	r1, [r7, #16]
 80045c4:	4629      	mov	r1, r5
 80045c6:	eb63 0301 	sbc.w	r3, r3, r1
 80045ca:	617b      	str	r3, [r7, #20]
 80045cc:	f04f 0200 	mov.w	r2, #0
 80045d0:	f04f 0300 	mov.w	r3, #0
 80045d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80045d8:	4659      	mov	r1, fp
 80045da:	018b      	lsls	r3, r1, #6
 80045dc:	4651      	mov	r1, sl
 80045de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80045e2:	4651      	mov	r1, sl
 80045e4:	018a      	lsls	r2, r1, #6
 80045e6:	4651      	mov	r1, sl
 80045e8:	ebb2 0801 	subs.w	r8, r2, r1
 80045ec:	4659      	mov	r1, fp
 80045ee:	eb63 0901 	sbc.w	r9, r3, r1
 80045f2:	f04f 0200 	mov.w	r2, #0
 80045f6:	f04f 0300 	mov.w	r3, #0
 80045fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004602:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004606:	4690      	mov	r8, r2
 8004608:	4699      	mov	r9, r3
 800460a:	4623      	mov	r3, r4
 800460c:	eb18 0303 	adds.w	r3, r8, r3
 8004610:	60bb      	str	r3, [r7, #8]
 8004612:	462b      	mov	r3, r5
 8004614:	eb49 0303 	adc.w	r3, r9, r3
 8004618:	60fb      	str	r3, [r7, #12]
 800461a:	f04f 0200 	mov.w	r2, #0
 800461e:	f04f 0300 	mov.w	r3, #0
 8004622:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004626:	4629      	mov	r1, r5
 8004628:	024b      	lsls	r3, r1, #9
 800462a:	4621      	mov	r1, r4
 800462c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004630:	4621      	mov	r1, r4
 8004632:	024a      	lsls	r2, r1, #9
 8004634:	4610      	mov	r0, r2
 8004636:	4619      	mov	r1, r3
 8004638:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800463a:	2200      	movs	r2, #0
 800463c:	62bb      	str	r3, [r7, #40]	; 0x28
 800463e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004640:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004644:	f7fc fab8 	bl	8000bb8 <__aeabi_uldivmod>
 8004648:	4602      	mov	r2, r0
 800464a:	460b      	mov	r3, r1
                pllvco = (uint32_t) ((((uint64_t) HSE_VALUE
 800464c:	4613      	mov	r3, r2
 800464e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004650:	e058      	b.n	8004704 <rccGetSysClock+0x1d0>
            }
            else
            {
                /* HSI used as PLL clock source */
                pllvco = (uint32_t) ((((uint64_t) HSI_VALUE
                    * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
 8004652:	4b38      	ldr	r3, [pc, #224]	; (8004734 <rccGetSysClock+0x200>)
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	099b      	lsrs	r3, r3, #6
 8004658:	2200      	movs	r2, #0
 800465a:	4618      	mov	r0, r3
 800465c:	4611      	mov	r1, r2
 800465e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004662:	623b      	str	r3, [r7, #32]
 8004664:	2300      	movs	r3, #0
 8004666:	627b      	str	r3, [r7, #36]	; 0x24
 8004668:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800466c:	4642      	mov	r2, r8
 800466e:	464b      	mov	r3, r9
 8004670:	f04f 0000 	mov.w	r0, #0
 8004674:	f04f 0100 	mov.w	r1, #0
 8004678:	0159      	lsls	r1, r3, #5
 800467a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800467e:	0150      	lsls	r0, r2, #5
 8004680:	4602      	mov	r2, r0
 8004682:	460b      	mov	r3, r1
 8004684:	4641      	mov	r1, r8
 8004686:	ebb2 0a01 	subs.w	sl, r2, r1
 800468a:	4649      	mov	r1, r9
 800468c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004690:	f04f 0200 	mov.w	r2, #0
 8004694:	f04f 0300 	mov.w	r3, #0
 8004698:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800469c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80046a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80046a4:	ebb2 040a 	subs.w	r4, r2, sl
 80046a8:	eb63 050b 	sbc.w	r5, r3, fp
 80046ac:	f04f 0200 	mov.w	r2, #0
 80046b0:	f04f 0300 	mov.w	r3, #0
 80046b4:	00eb      	lsls	r3, r5, #3
 80046b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046ba:	00e2      	lsls	r2, r4, #3
 80046bc:	4614      	mov	r4, r2
 80046be:	461d      	mov	r5, r3
 80046c0:	4643      	mov	r3, r8
 80046c2:	18e3      	adds	r3, r4, r3
 80046c4:	603b      	str	r3, [r7, #0]
 80046c6:	464b      	mov	r3, r9
 80046c8:	eb45 0303 	adc.w	r3, r5, r3
 80046cc:	607b      	str	r3, [r7, #4]
 80046ce:	f04f 0200 	mov.w	r2, #0
 80046d2:	f04f 0300 	mov.w	r3, #0
 80046d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80046da:	4629      	mov	r1, r5
 80046dc:	028b      	lsls	r3, r1, #10
 80046de:	4621      	mov	r1, r4
 80046e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046e4:	4621      	mov	r1, r4
 80046e6:	028a      	lsls	r2, r1, #10
 80046e8:	4610      	mov	r0, r2
 80046ea:	4619      	mov	r1, r3
 80046ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046ee:	2200      	movs	r2, #0
 80046f0:	61bb      	str	r3, [r7, #24]
 80046f2:	61fa      	str	r2, [r7, #28]
 80046f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046f8:	f7fc fa5e 	bl	8000bb8 <__aeabi_uldivmod>
 80046fc:	4602      	mov	r2, r0
 80046fe:	460b      	mov	r3, r1
                pllvco = (uint32_t) ((((uint64_t) HSI_VALUE
 8004700:	4613      	mov	r3, r2
 8004702:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
            pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004704:	4b0b      	ldr	r3, [pc, #44]	; (8004734 <rccGetSysClock+0x200>)
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	0c1b      	lsrs	r3, r3, #16
 800470a:	f003 0303 	and.w	r3, r3, #3
 800470e:	3301      	adds	r3, #1
 8004710:	005b      	lsls	r3, r3, #1
 8004712:	643b      	str	r3, [r7, #64]	; 0x40

            sysClock = pllvco / pllp;
 8004714:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004716:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004718:	fbb2 f3f3 	udiv	r3, r2, r3
 800471c:	64bb      	str	r3, [r7, #72]	; 0x48
            break;
 800471e:	e002      	b.n	8004726 <rccGetSysClock+0x1f2>

        default:
            sysClock = HSI_VALUE;
 8004720:	4b05      	ldr	r3, [pc, #20]	; (8004738 <rccGetSysClock+0x204>)
 8004722:	64bb      	str	r3, [r7, #72]	; 0x48
            break;
 8004724:	bf00      	nop
    }

    return sysClock;
 8004726:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004728:	4618      	mov	r0, r3
 800472a:	3750      	adds	r7, #80	; 0x50
 800472c:	46bd      	mov	sp, r7
 800472e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004732:	bf00      	nop
 8004734:	40023800 	.word	0x40023800
 8004738:	00f42400 	.word	0x00f42400
 800473c:	007a1200 	.word	0x007a1200

08004740 <rccGetHclkFreq>:
 * <br>
 * <b>Affected register and bit(s)</b><br>
 * Uses internal function rccGetSysClock().
 */
uint32_t rccGetHclkFreq(void)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0
    SystemCoreClock = rccGetSysClock() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> POSITION_VAL(RCC_CFGR_HPRE)];
 8004746:	f7ff fef5 	bl	8004534 <rccGetSysClock>
 800474a:	4601      	mov	r1, r0
 800474c:	4b0d      	ldr	r3, [pc, #52]	; (8004784 <rccGetHclkFreq+0x44>)
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004754:	22f0      	movs	r2, #240	; 0xf0
 8004756:	607a      	str	r2, [r7, #4]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004758:	687a      	ldr	r2, [r7, #4]
 800475a:	fa92 f2a2 	rbit	r2, r2
 800475e:	603a      	str	r2, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004760:	683a      	ldr	r2, [r7, #0]
 8004762:	fab2 f282 	clz	r2, r2
 8004766:	b2d2      	uxtb	r2, r2
 8004768:	40d3      	lsrs	r3, r2
 800476a:	4a07      	ldr	r2, [pc, #28]	; (8004788 <rccGetHclkFreq+0x48>)
 800476c:	5cd3      	ldrb	r3, [r2, r3]
 800476e:	fa21 f303 	lsr.w	r3, r1, r3
 8004772:	4a06      	ldr	r2, [pc, #24]	; (800478c <rccGetHclkFreq+0x4c>)
 8004774:	6013      	str	r3, [r2, #0]
    return SystemCoreClock;
 8004776:	4b05      	ldr	r3, [pc, #20]	; (800478c <rccGetHclkFreq+0x4c>)
 8004778:	681b      	ldr	r3, [r3, #0]
}
 800477a:	4618      	mov	r0, r3
 800477c:	3708      	adds	r7, #8
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	40023800 	.word	0x40023800
 8004788:	08009500 	.word	0x08009500
 800478c:	20000390 	.word	0x20000390

08004790 <rccGetPclk1Freq>:
 * <br>
 * <b>Affected register and bit(s)</b><br>
 * Uses internal function rccGetHclkFrequency().
 */
uint32_t rccGetPclk1Freq(void)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
    /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
    return (rccGetHclkFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8004796:	f7ff ffd3 	bl	8004740 <rccGetHclkFreq>
 800479a:	4601      	mov	r1, r0
 800479c:	4b0b      	ldr	r3, [pc, #44]	; (80047cc <rccGetPclk1Freq+0x3c>)
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80047a4:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 80047a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	fa92 f2a2 	rbit	r2, r2
 80047b0:	603a      	str	r2, [r7, #0]
  return result;
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	fab2 f282 	clz	r2, r2
 80047b8:	b2d2      	uxtb	r2, r2
 80047ba:	40d3      	lsrs	r3, r2
 80047bc:	4a04      	ldr	r2, [pc, #16]	; (80047d0 <rccGetPclk1Freq+0x40>)
 80047be:	5cd3      	ldrb	r3, [r2, r3]
 80047c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3708      	adds	r7, #8
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	40023800 	.word	0x40023800
 80047d0:	08009500 	.word	0x08009500

080047d4 <__spi_Chk_TX_empty>:
#include <mcalGPIO.h>
#include <mcalSPI.h>


static inline void __spi_Chk_TX_empty(SPI_TypeDef *spi)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b085      	sub	sp, #20
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]

	uint16_t simpleDelay;
	while(!(spi->SR & SPI_SR_TXE));
 80047dc:	bf00      	nop
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f003 0302 	and.w	r3, r3, #2
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d0f9      	beq.n	80047de <__spi_Chk_TX_empty+0xa>
	for (simpleDelay = 0; simpleDelay < 3; simpleDelay++) {	; }  // Kurze Zwangspause, da das Signal TXE etwas vor Ausgbae des Letzen Bite erfolgt. ca 500 ns
 80047ea:	2300      	movs	r3, #0
 80047ec:	81fb      	strh	r3, [r7, #14]
 80047ee:	e002      	b.n	80047f6 <__spi_Chk_TX_empty+0x22>
 80047f0:	89fb      	ldrh	r3, [r7, #14]
 80047f2:	3301      	adds	r3, #1
 80047f4:	81fb      	strh	r3, [r7, #14]
 80047f6:	89fb      	ldrh	r3, [r7, #14]
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d9f9      	bls.n	80047f0 <__spi_Chk_TX_empty+0x1c>

}
 80047fc:	bf00      	nop
 80047fe:	bf00      	nop
 8004800:	3714      	adds	r7, #20
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr

0800480a <__spi_Chk_notBSY>:
}



static inline void __spi_Chk_notBSY(SPI_TypeDef *spi)
{
 800480a:	b480      	push	{r7}
 800480c:	b083      	sub	sp, #12
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
	while((spi->SR & SPI_SR_BSY));
 8004812:	bf00      	nop
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800481c:	2b00      	cmp	r3, #0
 800481e:	d1f9      	bne.n	8004814 <__spi_Chk_notBSY+0xa>
}
 8004820:	bf00      	nop
 8004822:	bf00      	nop
 8004824:	370c      	adds	r7, #12
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
	...

08004830 <spiVerifySPI>:
*/
/**
 * Verifies the integrity of the SPI port.
 */
static bool spiVerifySPI(SPI_TypeDef *spi)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
    if ((SPI1 == spi) || (SPI2 == spi) || (SPI3 == spi) || (SPI4 == spi))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	4a0c      	ldr	r2, [pc, #48]	; (800486c <spiVerifySPI+0x3c>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d00b      	beq.n	8004858 <spiVerifySPI+0x28>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	4a0b      	ldr	r2, [pc, #44]	; (8004870 <spiVerifySPI+0x40>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d007      	beq.n	8004858 <spiVerifySPI+0x28>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	4a0a      	ldr	r2, [pc, #40]	; (8004874 <spiVerifySPI+0x44>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d003      	beq.n	8004858 <spiVerifySPI+0x28>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	4a09      	ldr	r2, [pc, #36]	; (8004878 <spiVerifySPI+0x48>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d101      	bne.n	800485c <spiVerifySPI+0x2c>
    {
        return true;
 8004858:	2301      	movs	r3, #1
 800485a:	e000      	b.n	800485e <spiVerifySPI+0x2e>
    }
    return false;
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr
 800486a:	bf00      	nop
 800486c:	40013000 	.word	0x40013000
 8004870:	40003800 	.word	0x40003800
 8004874:	40003c00 	.word	0x40003c00
 8004878:	40013400 	.word	0x40013400

0800487c <spiVerifyClkDivider>:

/**
 * Verifies the integrity of the SPI clock divider.
 */
static bool spiVerifyClkDivider(SPI_CLOCK_DIV_t div)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	4603      	mov	r3, r0
 8004884:	71fb      	strb	r3, [r7, #7]
    if ((CLK_DIV_2  == div) || (CLK_DIV_4  == div) || (CLK_DIV_8   == div) || (CLK_DIV_16  == div) ||
 8004886:	79fb      	ldrb	r3, [r7, #7]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d014      	beq.n	80048b6 <spiVerifyClkDivider+0x3a>
 800488c:	79fb      	ldrb	r3, [r7, #7]
 800488e:	2b01      	cmp	r3, #1
 8004890:	d011      	beq.n	80048b6 <spiVerifyClkDivider+0x3a>
 8004892:	79fb      	ldrb	r3, [r7, #7]
 8004894:	2b02      	cmp	r3, #2
 8004896:	d00e      	beq.n	80048b6 <spiVerifyClkDivider+0x3a>
 8004898:	79fb      	ldrb	r3, [r7, #7]
 800489a:	2b03      	cmp	r3, #3
 800489c:	d00b      	beq.n	80048b6 <spiVerifyClkDivider+0x3a>
 800489e:	79fb      	ldrb	r3, [r7, #7]
 80048a0:	2b04      	cmp	r3, #4
 80048a2:	d008      	beq.n	80048b6 <spiVerifyClkDivider+0x3a>
        (CLK_DIV_32 == div) || (CLK_DIV_64 == div) || (CLK_DIV_128 == div) || (CLK_DIV_256 == div))
 80048a4:	79fb      	ldrb	r3, [r7, #7]
 80048a6:	2b05      	cmp	r3, #5
 80048a8:	d005      	beq.n	80048b6 <spiVerifyClkDivider+0x3a>
 80048aa:	79fb      	ldrb	r3, [r7, #7]
 80048ac:	2b06      	cmp	r3, #6
 80048ae:	d002      	beq.n	80048b6 <spiVerifyClkDivider+0x3a>
 80048b0:	79fb      	ldrb	r3, [r7, #7]
 80048b2:	2b07      	cmp	r3, #7
 80048b4:	d101      	bne.n	80048ba <spiVerifyClkDivider+0x3e>
    {
        return true;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e000      	b.n	80048bc <spiVerifyClkDivider+0x40>
    }
    return false;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	370c      	adds	r7, #12
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <spiVerifySSM>:

/**
 * Verifies the integrity of the SPI Software Slave Management.
 */
static bool spiVerifySSM(SPI_SSM_t ssm)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b083      	sub	sp, #12
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	4603      	mov	r3, r0
 80048d0:	71fb      	strb	r3, [r7, #7]
    if ((SSM_ON == ssm) || (SSM_OFF == ssm))
 80048d2:	79fb      	ldrb	r3, [r7, #7]
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d002      	beq.n	80048de <spiVerifySSM+0x16>
 80048d8:	79fb      	ldrb	r3, [r7, #7]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d101      	bne.n	80048e2 <spiVerifySSM+0x1a>
    {
        return true;
 80048de:	2301      	movs	r3, #1
 80048e0:	e000      	b.n	80048e4 <spiVerifySSM+0x1c>
    }
    return false;
 80048e2:	2300      	movs	r3, #0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	370c      	adds	r7, #12
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr

080048f0 <spiVerifyOpMode>:

/**
 * Verifies the integrity of the SPI operational mode.
 */
static bool spiVerifyOpMode(SPI_OPMODE_t om)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b083      	sub	sp, #12
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	4603      	mov	r3, r0
 80048f8:	71fb      	strb	r3, [r7, #7]
    if ((MASTER == om) || (SLAVE == om))
 80048fa:	79fb      	ldrb	r3, [r7, #7]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d002      	beq.n	8004906 <spiVerifyOpMode+0x16>
 8004900:	79fb      	ldrb	r3, [r7, #7]
 8004902:	2b01      	cmp	r3, #1
 8004904:	d101      	bne.n	800490a <spiVerifyOpMode+0x1a>
    {
        return true;
 8004906:	2301      	movs	r3, #1
 8004908:	e000      	b.n	800490c <spiVerifyOpMode+0x1c>
    }
    return false;
 800490a:	2300      	movs	r3, #0
}
 800490c:	4618      	mov	r0, r3
 800490e:	370c      	adds	r7, #12
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <spiVerifyPhase>:

/**
 * Verifies the integrity of the SPI trigger phase.
 */
static bool spiVerifyPhase(SPI_PHASE_t ph)
{
 8004918:	b480      	push	{r7}
 800491a:	b083      	sub	sp, #12
 800491c:	af00      	add	r7, sp, #0
 800491e:	4603      	mov	r3, r0
 8004920:	71fb      	strb	r3, [r7, #7]
    if ((SPI_PHASE_EDGE_1 == ph) || (SPI_PHASE_EDGE_2 == ph))
 8004922:	79fb      	ldrb	r3, [r7, #7]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d002      	beq.n	800492e <spiVerifyPhase+0x16>
 8004928:	79fb      	ldrb	r3, [r7, #7]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d101      	bne.n	8004932 <spiVerifyPhase+0x1a>
    {
        return true;
 800492e:	2301      	movs	r3, #1
 8004930:	e000      	b.n	8004934 <spiVerifyPhase+0x1c>
    }
    return false;
 8004932:	2300      	movs	r3, #0
}
 8004934:	4618      	mov	r0, r3
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr

08004940 <spiVerifyIdlePolarity>:

/**
 * Verifies the integrity of the SPI idle level.
 */
static bool spiVerifyIdlePolarity(SPI_POLARITY_t pol)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	4603      	mov	r3, r0
 8004948:	71fb      	strb	r3, [r7, #7]
    if ((SPI_IDLE_LOW == pol) || (SPI_IDLE_HIGH == pol))
 800494a:	79fb      	ldrb	r3, [r7, #7]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d002      	beq.n	8004956 <spiVerifyIdlePolarity+0x16>
 8004950:	79fb      	ldrb	r3, [r7, #7]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d101      	bne.n	800495a <spiVerifyIdlePolarity+0x1a>
    {
        return true;
 8004956:	2301      	movs	r3, #1
 8004958:	e000      	b.n	800495c <spiVerifyIdlePolarity+0x1c>
    }
    return false;
 800495a:	2300      	movs	r3, #0
}
 800495c:	4618      	mov	r0, r3
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <spiInitSPI>:


SPI_RETURN_CODE_t spiInitSPI(SPI_TypeDef *spi, SPI_CLOCK_DIV_t div, SPI_DATALEN_t len,
                             SPI_SSM_t ssm, SPI_SSI_LVL_t lvl, SPI_OPMODE_t opMode,
                             SPI_PHASE_t phase, SPI_POLARITY_t polarity)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	4608      	mov	r0, r1
 8004972:	4611      	mov	r1, r2
 8004974:	461a      	mov	r2, r3
 8004976:	4603      	mov	r3, r0
 8004978:	70fb      	strb	r3, [r7, #3]
 800497a:	460b      	mov	r3, r1
 800497c:	70bb      	strb	r3, [r7, #2]
 800497e:	4613      	mov	r3, r2
 8004980:	707b      	strb	r3, [r7, #1]
    uint16_t cr1 = 0U;
 8004982:	2300      	movs	r3, #0
 8004984:	81fb      	strh	r3, [r7, #14]
    // Parameter verification
    if (spiVerifyClkDivider(div) != true)
 8004986:	78fb      	ldrb	r3, [r7, #3]
 8004988:	4618      	mov	r0, r3
 800498a:	f7ff ff77 	bl	800487c <spiVerifyClkDivider>
 800498e:	4603      	mov	r3, r0
 8004990:	f083 0301 	eor.w	r3, r3, #1
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b00      	cmp	r3, #0
 8004998:	d002      	beq.n	80049a0 <spiInitSPI+0x38>
    {
        return SPI_INVALID_CLOCK_DIVIDER;
 800499a:	f06f 0350 	mvn.w	r3, #80	; 0x50
 800499e:	e0cc      	b.n	8004b3a <spiInitSPI+0x1d2>
    }
    if (spiVerifySSM(ssm) != true)
 80049a0:	787b      	ldrb	r3, [r7, #1]
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7ff ff90 	bl	80048c8 <spiVerifySSM>
 80049a8:	4603      	mov	r3, r0
 80049aa:	f083 0301 	eor.w	r3, r3, #1
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d002      	beq.n	80049ba <spiInitSPI+0x52>
    {
        return SPI_INVALID_SW_SLV_MGMT;
 80049b4:	f06f 0352 	mvn.w	r3, #82	; 0x52
 80049b8:	e0bf      	b.n	8004b3a <spiInitSPI+0x1d2>
    if (spiVerifySsiLvl(lvl) != true)
    {
        return SPI_INVALID_SSI_LEVEL;
    }
#endif
    if (spiVerifyOpMode(opMode) != true)
 80049ba:	7f3b      	ldrb	r3, [r7, #28]
 80049bc:	4618      	mov	r0, r3
 80049be:	f7ff ff97 	bl	80048f0 <spiVerifyOpMode>
 80049c2:	4603      	mov	r3, r0
 80049c4:	f083 0301 	eor.w	r3, r3, #1
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d002      	beq.n	80049d4 <spiInitSPI+0x6c>
    {
        return SPI_INVALID_OP_MODE;
 80049ce:	f06f 0355 	mvn.w	r3, #85	; 0x55
 80049d2:	e0b2      	b.n	8004b3a <spiInitSPI+0x1d2>
    }
    if (spiVerifyPhase(phase) != true)
 80049d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80049d8:	4618      	mov	r0, r3
 80049da:	f7ff ff9d 	bl	8004918 <spiVerifyPhase>
 80049de:	4603      	mov	r3, r0
 80049e0:	f083 0301 	eor.w	r3, r3, #1
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d002      	beq.n	80049f0 <spiInitSPI+0x88>
    {
        return SPI_INVALID_PHASE;
 80049ea:	f06f 0356 	mvn.w	r3, #86	; 0x56
 80049ee:	e0a4      	b.n	8004b3a <spiInitSPI+0x1d2>
    }
    if (spiVerifyIdlePolarity(polarity) != true)
 80049f0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80049f4:	4618      	mov	r0, r3
 80049f6:	f7ff ffa3 	bl	8004940 <spiVerifyIdlePolarity>
 80049fa:	4603      	mov	r3, r0
 80049fc:	f083 0301 	eor.w	r3, r3, #1
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d002      	beq.n	8004a0c <spiInitSPI+0xa4>
    {
        return SPI_INVALID_IDLE_POLARITY;
 8004a06:	f06f 0357 	mvn.w	r3, #87	; 0x57
 8004a0a:	e096      	b.n	8004b3a <spiInitSPI+0x1d2>
    /**
     *  All parameter check passed successfully!
     */

    // Setting up the baudrate (PCLK / Pre-Scaler)
    switch (div)
 8004a0c:	78fb      	ldrb	r3, [r7, #3]
 8004a0e:	2b07      	cmp	r3, #7
 8004a10:	d83a      	bhi.n	8004a88 <spiInitSPI+0x120>
 8004a12:	a201      	add	r2, pc, #4	; (adr r2, 8004a18 <spiInitSPI+0xb0>)
 8004a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a18:	08004a39 	.word	0x08004a39
 8004a1c:	08004a43 	.word	0x08004a43
 8004a20:	08004a4d 	.word	0x08004a4d
 8004a24:	08004a57 	.word	0x08004a57
 8004a28:	08004a61 	.word	0x08004a61
 8004a2c:	08004a6b 	.word	0x08004a6b
 8004a30:	08004a75 	.word	0x08004a75
 8004a34:	08004a7f 	.word	0x08004a7f
    {
        case CLK_DIV_2:
            cr1 &= ~(SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0);
 8004a38:	89fb      	ldrh	r3, [r7, #14]
 8004a3a:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8004a3e:	81fb      	strh	r3, [r7, #14]
            break;
 8004a40:	e027      	b.n	8004a92 <spiInitSPI+0x12a>

        case CLK_DIV_4:
            cr1 |= SPI_CR1_BR_0;
 8004a42:	89fb      	ldrh	r3, [r7, #14]
 8004a44:	f043 0308 	orr.w	r3, r3, #8
 8004a48:	81fb      	strh	r3, [r7, #14]
            break;
 8004a4a:	e022      	b.n	8004a92 <spiInitSPI+0x12a>

        case CLK_DIV_8:
            cr1 |= SPI_CR1_BR_1;
 8004a4c:	89fb      	ldrh	r3, [r7, #14]
 8004a4e:	f043 0310 	orr.w	r3, r3, #16
 8004a52:	81fb      	strh	r3, [r7, #14]
            break;
 8004a54:	e01d      	b.n	8004a92 <spiInitSPI+0x12a>

        case CLK_DIV_16:
            cr1 |= (SPI_CR1_BR_1 | SPI_CR1_BR_0);
 8004a56:	89fb      	ldrh	r3, [r7, #14]
 8004a58:	f043 0318 	orr.w	r3, r3, #24
 8004a5c:	81fb      	strh	r3, [r7, #14]
            break;
 8004a5e:	e018      	b.n	8004a92 <spiInitSPI+0x12a>

        case CLK_DIV_32:
            cr1 |= SPI_CR1_BR_2;
 8004a60:	89fb      	ldrh	r3, [r7, #14]
 8004a62:	f043 0320 	orr.w	r3, r3, #32
 8004a66:	81fb      	strh	r3, [r7, #14]
            break;
 8004a68:	e013      	b.n	8004a92 <spiInitSPI+0x12a>

        case CLK_DIV_64:
            cr1 |= (SPI_CR1_BR_2 | SPI_CR1_BR_0);
 8004a6a:	89fb      	ldrh	r3, [r7, #14]
 8004a6c:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8004a70:	81fb      	strh	r3, [r7, #14]
            break;
 8004a72:	e00e      	b.n	8004a92 <spiInitSPI+0x12a>

        case CLK_DIV_128:
            cr1 |= (SPI_CR1_BR_2 | SPI_CR1_BR_1);
 8004a74:	89fb      	ldrh	r3, [r7, #14]
 8004a76:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8004a7a:	81fb      	strh	r3, [r7, #14]
            break;
 8004a7c:	e009      	b.n	8004a92 <spiInitSPI+0x12a>

        case CLK_DIV_256:
            cr1 |= (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0);
 8004a7e:	89fb      	ldrh	r3, [r7, #14]
 8004a80:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8004a84:	81fb      	strh	r3, [r7, #14]
            break;
 8004a86:	e004      	b.n	8004a92 <spiInitSPI+0x12a>

        default:
            cr1 |= (SPI_CR1_BR_1 | SPI_CR1_BR_0);
 8004a88:	89fb      	ldrh	r3, [r7, #14]
 8004a8a:	f043 0318 	orr.w	r3, r3, #24
 8004a8e:	81fb      	strh	r3, [r7, #14]
            break;
 8004a90:	bf00      	nop
    }

    // Setting up the data length
    if (SPI_DATA_8_BIT == len)
 8004a92:	78bb      	ldrb	r3, [r7, #2]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d104      	bne.n	8004aa2 <spiInitSPI+0x13a>
    {
        cr1 &= ~SPI_CR1_DFF_Msk;
 8004a98:	89fb      	ldrh	r3, [r7, #14]
 8004a9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a9e:	81fb      	strh	r3, [r7, #14]
 8004aa0:	e003      	b.n	8004aaa <spiInitSPI+0x142>
    }
    else
    {
        cr1 |= SPI_CR1_DFF;
 8004aa2:	89fb      	ldrh	r3, [r7, #14]
 8004aa4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004aa8:	81fb      	strh	r3, [r7, #14]
    }

    // Set SSM and SSI bits
    if (SSM_ON == ssm)
 8004aaa:	787b      	ldrb	r3, [r7, #1]
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d110      	bne.n	8004ad2 <spiInitSPI+0x16a>
    {
        cr1 |= SPI_CR1_SSM;
 8004ab0:	89fb      	ldrh	r3, [r7, #14]
 8004ab2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ab6:	81fb      	strh	r3, [r7, #14]

        // SSI level works only if SSM is active
        if (SSI_LVL_HIGH == lvl)
 8004ab8:	7e3b      	ldrb	r3, [r7, #24]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d104      	bne.n	8004ac8 <spiInitSPI+0x160>
        {
            cr1 |= SPI_CR1_SSI;
 8004abe:	89fb      	ldrh	r3, [r7, #14]
 8004ac0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ac4:	81fb      	strh	r3, [r7, #14]
 8004ac6:	e008      	b.n	8004ada <spiInitSPI+0x172>
        }
        else
        {
            cr1 &= ~SPI_CR1_SSI_Msk;
 8004ac8:	89fb      	ldrh	r3, [r7, #14]
 8004aca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ace:	81fb      	strh	r3, [r7, #14]
 8004ad0:	e003      	b.n	8004ada <spiInitSPI+0x172>
        }
    }
    else
    {
        cr1 &= ~SPI_CR1_SSM_Msk;
 8004ad2:	89fb      	ldrh	r3, [r7, #14]
 8004ad4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ad8:	81fb      	strh	r3, [r7, #14]
    }

    // Select between Master/Slave mode
    if (MASTER == opMode)
 8004ada:	7f3b      	ldrb	r3, [r7, #28]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d104      	bne.n	8004aea <spiInitSPI+0x182>
    {
        cr1 |= SPI_CR1_MSTR;
 8004ae0:	89fb      	ldrh	r3, [r7, #14]
 8004ae2:	f043 0304 	orr.w	r3, r3, #4
 8004ae6:	81fb      	strh	r3, [r7, #14]
 8004ae8:	e003      	b.n	8004af2 <spiInitSPI+0x18a>
    }
    else
    {
        cr1 &= ~SPI_CR1_MSTR_Msk;
 8004aea:	89fb      	ldrh	r3, [r7, #14]
 8004aec:	f023 0304 	bic.w	r3, r3, #4
 8004af0:	81fb      	strh	r3, [r7, #14]
    }

    // Set clock phase
    if (SPI_PHASE_EDGE_1 == phase)
 8004af2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d104      	bne.n	8004b04 <spiInitSPI+0x19c>
    {
        cr1 &= ~SPI_CR1_CPHA_Msk;
 8004afa:	89fb      	ldrh	r3, [r7, #14]
 8004afc:	f023 0301 	bic.w	r3, r3, #1
 8004b00:	81fb      	strh	r3, [r7, #14]
 8004b02:	e003      	b.n	8004b0c <spiInitSPI+0x1a4>
    }
    else
    {
        cr1 |= SPI_CR1_CPHA;
 8004b04:	89fb      	ldrh	r3, [r7, #14]
 8004b06:	f043 0301 	orr.w	r3, r3, #1
 8004b0a:	81fb      	strh	r3, [r7, #14]
    }

    // Set clock polarity
    if (SPI_IDLE_LOW == polarity)
 8004b0c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d104      	bne.n	8004b1e <spiInitSPI+0x1b6>
    {
        cr1 &= ~SPI_CR1_CPOL_Msk;
 8004b14:	89fb      	ldrh	r3, [r7, #14]
 8004b16:	f023 0302 	bic.w	r3, r3, #2
 8004b1a:	81fb      	strh	r3, [r7, #14]
 8004b1c:	e003      	b.n	8004b26 <spiInitSPI+0x1be>
    }
    else
    {
        cr1 |= SPI_CR1_CPOL;
 8004b1e:	89fb      	ldrh	r3, [r7, #14]
 8004b20:	f043 0302 	orr.w	r3, r3, #2
 8004b24:	81fb      	strh	r3, [r7, #14]
    }

    // Transfer settings to CR1 + CR2
    spi->CR1 = cr1;
 8004b26:	89fa      	ldrh	r2, [r7, #14]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	601a      	str	r2, [r3, #0]
    //spi->CR1 = 0x31E; //8-bit frames
    spi->CR2 = 0;                     // Simplified version. Should be modified.
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	605a      	str	r2, [r3, #4]

    // Finally, enable SPIn
    spiEnableSPI(spi);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 f846 	bl	8004bc4 <spiEnableSPI>

    return SPI_OK;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3710      	adds	r7, #16
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop

08004b44 <spiSelectSPI>:


SPI_RETURN_CODE_t spiSelectSPI(SPI_TypeDef *spi)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
    // All parameter check passed successfully!

    // Selects the bus clock for SPIn
    if (SPI1 == spi)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a18      	ldr	r2, [pc, #96]	; (8004bb0 <spiSelectSPI+0x6c>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d106      	bne.n	8004b62 <spiSelectSPI+0x1e>
    {
        RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8004b54:	4b17      	ldr	r3, [pc, #92]	; (8004bb4 <spiSelectSPI+0x70>)
 8004b56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b58:	4a16      	ldr	r2, [pc, #88]	; (8004bb4 <spiSelectSPI+0x70>)
 8004b5a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004b5e:	6453      	str	r3, [r2, #68]	; 0x44
 8004b60:	e01f      	b.n	8004ba2 <spiSelectSPI+0x5e>
    }
    else if (SPI2 == spi)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a14      	ldr	r2, [pc, #80]	; (8004bb8 <spiSelectSPI+0x74>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d106      	bne.n	8004b78 <spiSelectSPI+0x34>
    {
        RCC->APB1ENR |= RCC_APB1ENR_SPI2EN;
 8004b6a:	4b12      	ldr	r3, [pc, #72]	; (8004bb4 <spiSelectSPI+0x70>)
 8004b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6e:	4a11      	ldr	r2, [pc, #68]	; (8004bb4 <spiSelectSPI+0x70>)
 8004b70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b74:	6413      	str	r3, [r2, #64]	; 0x40
 8004b76:	e014      	b.n	8004ba2 <spiSelectSPI+0x5e>
    }
    else if (SPI3 == spi)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	4a10      	ldr	r2, [pc, #64]	; (8004bbc <spiSelectSPI+0x78>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d106      	bne.n	8004b8e <spiSelectSPI+0x4a>
    {
        RCC->APB1ENR |= RCC_APB1ENR_SPI3EN;
 8004b80:	4b0c      	ldr	r3, [pc, #48]	; (8004bb4 <spiSelectSPI+0x70>)
 8004b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b84:	4a0b      	ldr	r2, [pc, #44]	; (8004bb4 <spiSelectSPI+0x70>)
 8004b86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b8a:	6413      	str	r3, [r2, #64]	; 0x40
 8004b8c:	e009      	b.n	8004ba2 <spiSelectSPI+0x5e>
    }
    else if (SPI4 == spi)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a0b      	ldr	r2, [pc, #44]	; (8004bc0 <spiSelectSPI+0x7c>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d105      	bne.n	8004ba2 <spiSelectSPI+0x5e>
    {
        RCC->APB2ENR |= RCC_APB2ENR_SPI4EN;
 8004b96:	4b07      	ldr	r3, [pc, #28]	; (8004bb4 <spiSelectSPI+0x70>)
 8004b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b9a:	4a06      	ldr	r2, [pc, #24]	; (8004bb4 <spiSelectSPI+0x70>)
 8004b9c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004ba0:	6453      	str	r3, [r2, #68]	; 0x44
    }

    return SPI_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr
 8004bb0:	40013000 	.word	0x40013000
 8004bb4:	40023800 	.word	0x40023800
 8004bb8:	40003800 	.word	0x40003800
 8004bbc:	40003c00 	.word	0x40003c00
 8004bc0:	40013400 	.word	0x40013400

08004bc4 <spiEnableSPI>:

    return SPI_OK;
}

SPI_RETURN_CODE_t spiEnableSPI(SPI_TypeDef *spi)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b082      	sub	sp, #8
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]

	// Parameter verification
    if (spiVerifySPI(spi) != true)
 8004bcc:	6878      	ldr	r0, [r7, #4]
 8004bce:	f7ff fe2f 	bl	8004830 <spiVerifySPI>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	f083 0301 	eor.w	r3, r3, #1
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d002      	beq.n	8004be4 <spiEnableSPI+0x20>
    {
        return SPI_INVALID_SPI;
 8004bde:	f06f 034f 	mvn.w	r3, #79	; 0x4f
 8004be2:	e006      	b.n	8004bf2 <spiEnableSPI+0x2e>
    }

    // All parameter check passed successfully!
    spi->CR1 |= SPI_CR1_SPE;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	601a      	str	r2, [r3, #0]

    return SPI_OK;
 8004bf0:	2300      	movs	r3, #0
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3708      	adds	r7, #8
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <spiWriteByte>:
    return SPI_OK;
}


SPI_RETURN_CODE_t spiWriteByte(SPI_TypeDef *spi, GPIO_TypeDef *port, PIN_NUM_t pin, uint8_t data)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b084      	sub	sp, #16
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	60f8      	str	r0, [r7, #12]
 8004c02:	60b9      	str	r1, [r7, #8]
 8004c04:	4611      	mov	r1, r2
 8004c06:	461a      	mov	r2, r3
 8004c08:	460b      	mov	r3, r1
 8004c0a:	71fb      	strb	r3, [r7, #7]
 8004c0c:	4613      	mov	r3, r2
 8004c0e:	71bb      	strb	r3, [r7, #6]
    //static uint8_t state = SPI_SEND_BYTE_1;

    if (gpioVerifyPin(pin) != true)
 8004c10:	79fb      	ldrb	r3, [r7, #7]
 8004c12:	4618      	mov	r0, r3
 8004c14:	f7fe fee2 	bl	80039dc <gpioVerifyPin>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	f083 0301 	eor.w	r3, r3, #1
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d002      	beq.n	8004c2a <spiWriteByte+0x30>
    {
        return GPIO_INVALID_PIN;
 8004c24:	f06f 0301 	mvn.w	r3, #1
 8004c28:	e016      	b.n	8004c58 <spiWriteByte+0x5e>
    }
	__spi_Chk_TX_empty(spi);
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f7ff fdd2 	bl	80047d4 <__spi_Chk_TX_empty>
    gpioResetPin(port, pin);              // Set CS input to low level
 8004c30:	79fb      	ldrb	r3, [r7, #7]
 8004c32:	4619      	mov	r1, r3
 8004c34:	68b8      	ldr	r0, [r7, #8]
 8004c36:	f7ff f8cf 	bl	8003dd8 <gpioResetPin>

	spi->DR = data;                         // Send first byte to data register
 8004c3a:	79ba      	ldrb	r2, [r7, #6]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	60da      	str	r2, [r3, #12]
	__spi_Chk_TX_empty(spi);
 8004c40:	68f8      	ldr	r0, [r7, #12]
 8004c42:	f7ff fdc7 	bl	80047d4 <__spi_Chk_TX_empty>

	__spi_Chk_notBSY(spi);
 8004c46:	68f8      	ldr	r0, [r7, #12]
 8004c48:	f7ff fddf 	bl	800480a <__spi_Chk_notBSY>
	gpioSetPin(port, pin);
 8004c4c:	79fb      	ldrb	r3, [r7, #7]
 8004c4e:	4619      	mov	r1, r3
 8004c50:	68b8      	ldr	r0, [r7, #8]
 8004c52:	f7ff f896 	bl	8003d82 <gpioSetPin>
            gpioSetPin(port, pin);
            state = SPI_SEND_BYTE_1;
        }
    }
*/
    return SPI_OK;
 8004c56:	2300      	movs	r3, #0
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	3710      	adds	r7, #16
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b083      	sub	sp, #12
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	4603      	mov	r3, r0
 8004c68:	6039      	str	r1, [r7, #0]
 8004c6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	db0a      	blt.n	8004c8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	b2da      	uxtb	r2, r3
 8004c78:	490c      	ldr	r1, [pc, #48]	; (8004cac <__NVIC_SetPriority+0x4c>)
 8004c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c7e:	0112      	lsls	r2, r2, #4
 8004c80:	b2d2      	uxtb	r2, r2
 8004c82:	440b      	add	r3, r1
 8004c84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004c88:	e00a      	b.n	8004ca0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	b2da      	uxtb	r2, r3
 8004c8e:	4908      	ldr	r1, [pc, #32]	; (8004cb0 <__NVIC_SetPriority+0x50>)
 8004c90:	79fb      	ldrb	r3, [r7, #7]
 8004c92:	f003 030f 	and.w	r3, r3, #15
 8004c96:	3b04      	subs	r3, #4
 8004c98:	0112      	lsls	r2, r2, #4
 8004c9a:	b2d2      	uxtb	r2, r2
 8004c9c:	440b      	add	r3, r1
 8004c9e:	761a      	strb	r2, [r3, #24]
}
 8004ca0:	bf00      	nop
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr
 8004cac:	e000e100 	.word	0xe000e100
 8004cb0:	e000ed00 	.word	0xe000ed00

08004cb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	3b01      	subs	r3, #1
 8004cc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004cc4:	d301      	bcc.n	8004cca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e00f      	b.n	8004cea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004cca:	4a0a      	ldr	r2, [pc, #40]	; (8004cf4 <SysTick_Config+0x40>)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004cd2:	210f      	movs	r1, #15
 8004cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004cd8:	f7ff ffc2 	bl	8004c60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004cdc:	4b05      	ldr	r3, [pc, #20]	; (8004cf4 <SysTick_Config+0x40>)
 8004cde:	2200      	movs	r2, #0
 8004ce0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ce2:	4b04      	ldr	r3, [pc, #16]	; (8004cf4 <SysTick_Config+0x40>)
 8004ce4:	2207      	movs	r2, #7
 8004ce6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3708      	adds	r7, #8
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	e000e010 	.word	0xe000e010

08004cf8 <systickSetMillis>:
 * **systickSetMillis()** might be confusing since the user might expect to get a ticktime of a multiple of **one**
 * millisecond. However, depending on the setting of the divider used in function systickInit() the real ticktime might
 * be also a multiple of 10 or 100 milliseconds.
 */
void systickSetMillis(uint32_t *timer, uint32_t millis)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b083      	sub	sp, #12
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
    *timer = millis;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	683a      	ldr	r2, [r7, #0]
 8004d06:	601a      	str	r2, [r3, #0]
}
 8004d08:	bf00      	nop
 8004d0a:	370c      	adds	r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr

08004d14 <systickInit>:
 * Initialization of the SysTick timer
 *
 * @param  divisor : Sets the tick time of SysTick
 */
void systickInit(uint32_t divisor)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b082      	sub	sp, #8
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
	SystemCoreClockUpdate();
 8004d1c:	f7fe fa62 	bl	80031e4 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock / divisor);
 8004d20:	4b05      	ldr	r3, [pc, #20]	; (8004d38 <systickInit+0x24>)
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7ff ffc2 	bl	8004cb4 <SysTick_Config>
}
 8004d30:	bf00      	nop
 8004d32:	3708      	adds	r7, #8
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	20000390 	.word	0x20000390

08004d3c <systickSetTicktime>:
 * @note
 * This function is a replacement for the deprecated functions systickSetMillis() and systickSetMicros(). The reason for
 * this replacement is documented in the 'Deprecated Systick Functions' section.
 */
void systickSetTicktime(uint32_t *timer, uint32_t ticktime)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
    *timer = ticktime;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	683a      	ldr	r2, [r7, #0]
 8004d4a:	601a      	str	r2, [r3, #0]
}
 8004d4c:	bf00      	nop
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <isSystickExpired>:
 * on the Systick timer.
 *
 * @param   timer : This is a software timer.
 */
bool isSystickExpired(uint32_t timer)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b085      	sub	sp, #20
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
	bool timerState = false;
 8004d60:	2300      	movs	r3, #0
 8004d62:	73fb      	strb	r3, [r7, #15]

	if (0 == timer)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d101      	bne.n	8004d6e <isSystickExpired+0x16>
	{
		timerState = true;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	73fb      	strb	r3, [r7, #15]
	}

	return timerState;
 8004d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3714      	adds	r7, #20
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <SysTick_Handler>:
 * @note
 * It is very important to provide a globally defined boolean variable with exactly the name <b>timerTrigger</b>. A very good place
 * for the introduction of this variable is the file <b>main.c</b> of your personal project.
 */
void SysTick_Handler(void)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	af00      	add	r7, sp, #0
	timerTrigger = true;
 8004d80:	4b03      	ldr	r3, [pc, #12]	; (8004d90 <SysTick_Handler+0x14>)
 8004d82:	2201      	movs	r2, #1
 8004d84:	701a      	strb	r2, [r3, #0]
}
 8004d86:	bf00      	nop
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr
 8004d90:	200006dc 	.word	0x200006dc

08004d94 <systickUpdateTimer>:
 * Updates the given timer.
 *
 * @param *timer : A pointer to the variable representing this timer.
 */
void systickUpdateTimer(uint32_t *timer)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
    DECREMENT_TIMER(*timer);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d004      	beq.n	8004dae <systickUpdateTimer+0x1a>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	1e5a      	subs	r2, r3, #1
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	601a      	str	r2, [r3, #0]
    timerTrigger = false;
 8004dae:	4b04      	ldr	r3, [pc, #16]	; (8004dc0 <systickUpdateTimer+0x2c>)
 8004db0:	2200      	movs	r2, #0
 8004db2:	701a      	strb	r2, [r3, #0]
}
 8004db4:	bf00      	nop
 8004db6:	370c      	adds	r7, #12
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr
 8004dc0:	200006dc 	.word	0x200006dc

08004dc4 <systickUpdateTimerList>:
 *
 * @param  *list      : Pointer to an array of pointers
 * @param   arraySize : Size of the list
 */
void systickUpdateTimerList(uint32_t *list, uint8_t arraySize)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b085      	sub	sp, #20
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	460b      	mov	r3, r1
 8004dce:	70fb      	strb	r3, [r7, #3]
	uint32_t *timer;
	uint8_t  i;

	for (i = 0; i < (arraySize); ++i)
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	73fb      	strb	r3, [r7, #15]
 8004dd4:	e011      	b.n	8004dfa <systickUpdateTimerList+0x36>
	{
		timer = (uint32_t *) list[i];
 8004dd6:	7bfb      	ldrb	r3, [r7, #15]
 8004dd8:	009b      	lsls	r3, r3, #2
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	4413      	add	r3, r2
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	60bb      	str	r3, [r7, #8]
		DECREMENT_TIMER(*timer);
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d004      	beq.n	8004df4 <systickUpdateTimerList+0x30>
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	1e5a      	subs	r2, r3, #1
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	601a      	str	r2, [r3, #0]
	for (i = 0; i < (arraySize); ++i)
 8004df4:	7bfb      	ldrb	r3, [r7, #15]
 8004df6:	3301      	adds	r3, #1
 8004df8:	73fb      	strb	r3, [r7, #15]
 8004dfa:	7bfa      	ldrb	r2, [r7, #15]
 8004dfc:	78fb      	ldrb	r3, [r7, #3]
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d3e9      	bcc.n	8004dd6 <systickUpdateTimerList+0x12>
	}
    timerTrigger = false;
 8004e02:	4b04      	ldr	r3, [pc, #16]	; (8004e14 <systickUpdateTimerList+0x50>)
 8004e04:	2200      	movs	r2, #0
 8004e06:	701a      	strb	r2, [r3, #0]
}
 8004e08:	bf00      	nop
 8004e0a:	3714      	adds	r7, #20
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr
 8004e14:	200006dc 	.word	0x200006dc

08004e18 <systickDelay>:
 * of the while(1) loop, e.g. when initialization of a hardware component needs
 * time to perform one initialization step (e.g. if the datasheet of that component
 * demands a delay before doing the next initialization step).
 */
void systickDelay(uint32_t *timer, uint32_t delay)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b082      	sub	sp, #8
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
    systickSetMillis(timer, delay);
 8004e22:	6839      	ldr	r1, [r7, #0]
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f7ff ff67 	bl	8004cf8 <systickSetMillis>
    while (!isSystickExpired(*timer))
 8004e2a:	e006      	b.n	8004e3a <systickDelay+0x22>
    {
        if (timerTrigger == true)
 8004e2c:	4b0b      	ldr	r3, [pc, #44]	; (8004e5c <systickDelay+0x44>)
 8004e2e:	781b      	ldrb	r3, [r3, #0]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d002      	beq.n	8004e3a <systickDelay+0x22>
        {
            systickUpdateTimer(timer);
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f7ff ffad 	bl	8004d94 <systickUpdateTimer>
    while (!isSystickExpired(*timer))
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f7ff ff8a 	bl	8004d58 <isSystickExpired>
 8004e44:	4603      	mov	r3, r0
 8004e46:	f083 0301 	eor.w	r3, r3, #1
 8004e4a:	b2db      	uxtb	r3, r3
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1ed      	bne.n	8004e2c <systickDelay+0x14>
        }
    }
}
 8004e50:	bf00      	nop
 8004e52:	bf00      	nop
 8004e54:	3708      	adds	r7, #8
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	200006dc 	.word	0x200006dc

08004e60 <__libc_init_array>:
 8004e60:	b570      	push	{r4, r5, r6, lr}
 8004e62:	4d0d      	ldr	r5, [pc, #52]	; (8004e98 <__libc_init_array+0x38>)
 8004e64:	4c0d      	ldr	r4, [pc, #52]	; (8004e9c <__libc_init_array+0x3c>)
 8004e66:	1b64      	subs	r4, r4, r5
 8004e68:	10a4      	asrs	r4, r4, #2
 8004e6a:	2600      	movs	r6, #0
 8004e6c:	42a6      	cmp	r6, r4
 8004e6e:	d109      	bne.n	8004e84 <__libc_init_array+0x24>
 8004e70:	4d0b      	ldr	r5, [pc, #44]	; (8004ea0 <__libc_init_array+0x40>)
 8004e72:	4c0c      	ldr	r4, [pc, #48]	; (8004ea4 <__libc_init_array+0x44>)
 8004e74:	f003 fff2 	bl	8008e5c <_init>
 8004e78:	1b64      	subs	r4, r4, r5
 8004e7a:	10a4      	asrs	r4, r4, #2
 8004e7c:	2600      	movs	r6, #0
 8004e7e:	42a6      	cmp	r6, r4
 8004e80:	d105      	bne.n	8004e8e <__libc_init_array+0x2e>
 8004e82:	bd70      	pop	{r4, r5, r6, pc}
 8004e84:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e88:	4798      	blx	r3
 8004e8a:	3601      	adds	r6, #1
 8004e8c:	e7ee      	b.n	8004e6c <__libc_init_array+0xc>
 8004e8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e92:	4798      	blx	r3
 8004e94:	3601      	adds	r6, #1
 8004e96:	e7f2      	b.n	8004e7e <__libc_init_array+0x1e>
 8004e98:	08009ad0 	.word	0x08009ad0
 8004e9c:	08009ad0 	.word	0x08009ad0
 8004ea0:	08009ad0 	.word	0x08009ad0
 8004ea4:	08009ad4 	.word	0x08009ad4

08004ea8 <memset>:
 8004ea8:	4402      	add	r2, r0
 8004eaa:	4603      	mov	r3, r0
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d100      	bne.n	8004eb2 <memset+0xa>
 8004eb0:	4770      	bx	lr
 8004eb2:	f803 1b01 	strb.w	r1, [r3], #1
 8004eb6:	e7f9      	b.n	8004eac <memset+0x4>

08004eb8 <__cvt>:
 8004eb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ebc:	ec55 4b10 	vmov	r4, r5, d0
 8004ec0:	2d00      	cmp	r5, #0
 8004ec2:	460e      	mov	r6, r1
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	462b      	mov	r3, r5
 8004ec8:	bfbb      	ittet	lt
 8004eca:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004ece:	461d      	movlt	r5, r3
 8004ed0:	2300      	movge	r3, #0
 8004ed2:	232d      	movlt	r3, #45	; 0x2d
 8004ed4:	700b      	strb	r3, [r1, #0]
 8004ed6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ed8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004edc:	4691      	mov	r9, r2
 8004ede:	f023 0820 	bic.w	r8, r3, #32
 8004ee2:	bfbc      	itt	lt
 8004ee4:	4622      	movlt	r2, r4
 8004ee6:	4614      	movlt	r4, r2
 8004ee8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004eec:	d005      	beq.n	8004efa <__cvt+0x42>
 8004eee:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004ef2:	d100      	bne.n	8004ef6 <__cvt+0x3e>
 8004ef4:	3601      	adds	r6, #1
 8004ef6:	2102      	movs	r1, #2
 8004ef8:	e000      	b.n	8004efc <__cvt+0x44>
 8004efa:	2103      	movs	r1, #3
 8004efc:	ab03      	add	r3, sp, #12
 8004efe:	9301      	str	r3, [sp, #4]
 8004f00:	ab02      	add	r3, sp, #8
 8004f02:	9300      	str	r3, [sp, #0]
 8004f04:	ec45 4b10 	vmov	d0, r4, r5
 8004f08:	4653      	mov	r3, sl
 8004f0a:	4632      	mov	r2, r6
 8004f0c:	f000 fcec 	bl	80058e8 <_dtoa_r>
 8004f10:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004f14:	4607      	mov	r7, r0
 8004f16:	d102      	bne.n	8004f1e <__cvt+0x66>
 8004f18:	f019 0f01 	tst.w	r9, #1
 8004f1c:	d022      	beq.n	8004f64 <__cvt+0xac>
 8004f1e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f22:	eb07 0906 	add.w	r9, r7, r6
 8004f26:	d110      	bne.n	8004f4a <__cvt+0x92>
 8004f28:	783b      	ldrb	r3, [r7, #0]
 8004f2a:	2b30      	cmp	r3, #48	; 0x30
 8004f2c:	d10a      	bne.n	8004f44 <__cvt+0x8c>
 8004f2e:	2200      	movs	r2, #0
 8004f30:	2300      	movs	r3, #0
 8004f32:	4620      	mov	r0, r4
 8004f34:	4629      	mov	r1, r5
 8004f36:	f7fb fdcf 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f3a:	b918      	cbnz	r0, 8004f44 <__cvt+0x8c>
 8004f3c:	f1c6 0601 	rsb	r6, r6, #1
 8004f40:	f8ca 6000 	str.w	r6, [sl]
 8004f44:	f8da 3000 	ldr.w	r3, [sl]
 8004f48:	4499      	add	r9, r3
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	4620      	mov	r0, r4
 8004f50:	4629      	mov	r1, r5
 8004f52:	f7fb fdc1 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f56:	b108      	cbz	r0, 8004f5c <__cvt+0xa4>
 8004f58:	f8cd 900c 	str.w	r9, [sp, #12]
 8004f5c:	2230      	movs	r2, #48	; 0x30
 8004f5e:	9b03      	ldr	r3, [sp, #12]
 8004f60:	454b      	cmp	r3, r9
 8004f62:	d307      	bcc.n	8004f74 <__cvt+0xbc>
 8004f64:	9b03      	ldr	r3, [sp, #12]
 8004f66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f68:	1bdb      	subs	r3, r3, r7
 8004f6a:	4638      	mov	r0, r7
 8004f6c:	6013      	str	r3, [r2, #0]
 8004f6e:	b004      	add	sp, #16
 8004f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f74:	1c59      	adds	r1, r3, #1
 8004f76:	9103      	str	r1, [sp, #12]
 8004f78:	701a      	strb	r2, [r3, #0]
 8004f7a:	e7f0      	b.n	8004f5e <__cvt+0xa6>

08004f7c <__exponent>:
 8004f7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2900      	cmp	r1, #0
 8004f82:	bfb8      	it	lt
 8004f84:	4249      	neglt	r1, r1
 8004f86:	f803 2b02 	strb.w	r2, [r3], #2
 8004f8a:	bfb4      	ite	lt
 8004f8c:	222d      	movlt	r2, #45	; 0x2d
 8004f8e:	222b      	movge	r2, #43	; 0x2b
 8004f90:	2909      	cmp	r1, #9
 8004f92:	7042      	strb	r2, [r0, #1]
 8004f94:	dd2a      	ble.n	8004fec <__exponent+0x70>
 8004f96:	f10d 0407 	add.w	r4, sp, #7
 8004f9a:	46a4      	mov	ip, r4
 8004f9c:	270a      	movs	r7, #10
 8004f9e:	46a6      	mov	lr, r4
 8004fa0:	460a      	mov	r2, r1
 8004fa2:	fb91 f6f7 	sdiv	r6, r1, r7
 8004fa6:	fb07 1516 	mls	r5, r7, r6, r1
 8004faa:	3530      	adds	r5, #48	; 0x30
 8004fac:	2a63      	cmp	r2, #99	; 0x63
 8004fae:	f104 34ff 	add.w	r4, r4, #4294967295
 8004fb2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004fb6:	4631      	mov	r1, r6
 8004fb8:	dcf1      	bgt.n	8004f9e <__exponent+0x22>
 8004fba:	3130      	adds	r1, #48	; 0x30
 8004fbc:	f1ae 0502 	sub.w	r5, lr, #2
 8004fc0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004fc4:	1c44      	adds	r4, r0, #1
 8004fc6:	4629      	mov	r1, r5
 8004fc8:	4561      	cmp	r1, ip
 8004fca:	d30a      	bcc.n	8004fe2 <__exponent+0x66>
 8004fcc:	f10d 0209 	add.w	r2, sp, #9
 8004fd0:	eba2 020e 	sub.w	r2, r2, lr
 8004fd4:	4565      	cmp	r5, ip
 8004fd6:	bf88      	it	hi
 8004fd8:	2200      	movhi	r2, #0
 8004fda:	4413      	add	r3, r2
 8004fdc:	1a18      	subs	r0, r3, r0
 8004fde:	b003      	add	sp, #12
 8004fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fe2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004fe6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004fea:	e7ed      	b.n	8004fc8 <__exponent+0x4c>
 8004fec:	2330      	movs	r3, #48	; 0x30
 8004fee:	3130      	adds	r1, #48	; 0x30
 8004ff0:	7083      	strb	r3, [r0, #2]
 8004ff2:	70c1      	strb	r1, [r0, #3]
 8004ff4:	1d03      	adds	r3, r0, #4
 8004ff6:	e7f1      	b.n	8004fdc <__exponent+0x60>

08004ff8 <_printf_float>:
 8004ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ffc:	ed2d 8b02 	vpush	{d8}
 8005000:	b08d      	sub	sp, #52	; 0x34
 8005002:	460c      	mov	r4, r1
 8005004:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005008:	4616      	mov	r6, r2
 800500a:	461f      	mov	r7, r3
 800500c:	4605      	mov	r5, r0
 800500e:	f001 fa59 	bl	80064c4 <_localeconv_r>
 8005012:	f8d0 a000 	ldr.w	sl, [r0]
 8005016:	4650      	mov	r0, sl
 8005018:	f7fb f8e2 	bl	80001e0 <strlen>
 800501c:	2300      	movs	r3, #0
 800501e:	930a      	str	r3, [sp, #40]	; 0x28
 8005020:	6823      	ldr	r3, [r4, #0]
 8005022:	9305      	str	r3, [sp, #20]
 8005024:	f8d8 3000 	ldr.w	r3, [r8]
 8005028:	f894 b018 	ldrb.w	fp, [r4, #24]
 800502c:	3307      	adds	r3, #7
 800502e:	f023 0307 	bic.w	r3, r3, #7
 8005032:	f103 0208 	add.w	r2, r3, #8
 8005036:	f8c8 2000 	str.w	r2, [r8]
 800503a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800503e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005042:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005046:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800504a:	9307      	str	r3, [sp, #28]
 800504c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005050:	ee08 0a10 	vmov	s16, r0
 8005054:	4b9f      	ldr	r3, [pc, #636]	; (80052d4 <_printf_float+0x2dc>)
 8005056:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800505a:	f04f 32ff 	mov.w	r2, #4294967295
 800505e:	f7fb fd6d 	bl	8000b3c <__aeabi_dcmpun>
 8005062:	bb88      	cbnz	r0, 80050c8 <_printf_float+0xd0>
 8005064:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005068:	4b9a      	ldr	r3, [pc, #616]	; (80052d4 <_printf_float+0x2dc>)
 800506a:	f04f 32ff 	mov.w	r2, #4294967295
 800506e:	f7fb fd47 	bl	8000b00 <__aeabi_dcmple>
 8005072:	bb48      	cbnz	r0, 80050c8 <_printf_float+0xd0>
 8005074:	2200      	movs	r2, #0
 8005076:	2300      	movs	r3, #0
 8005078:	4640      	mov	r0, r8
 800507a:	4649      	mov	r1, r9
 800507c:	f7fb fd36 	bl	8000aec <__aeabi_dcmplt>
 8005080:	b110      	cbz	r0, 8005088 <_printf_float+0x90>
 8005082:	232d      	movs	r3, #45	; 0x2d
 8005084:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005088:	4b93      	ldr	r3, [pc, #588]	; (80052d8 <_printf_float+0x2e0>)
 800508a:	4894      	ldr	r0, [pc, #592]	; (80052dc <_printf_float+0x2e4>)
 800508c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005090:	bf94      	ite	ls
 8005092:	4698      	movls	r8, r3
 8005094:	4680      	movhi	r8, r0
 8005096:	2303      	movs	r3, #3
 8005098:	6123      	str	r3, [r4, #16]
 800509a:	9b05      	ldr	r3, [sp, #20]
 800509c:	f023 0204 	bic.w	r2, r3, #4
 80050a0:	6022      	str	r2, [r4, #0]
 80050a2:	f04f 0900 	mov.w	r9, #0
 80050a6:	9700      	str	r7, [sp, #0]
 80050a8:	4633      	mov	r3, r6
 80050aa:	aa0b      	add	r2, sp, #44	; 0x2c
 80050ac:	4621      	mov	r1, r4
 80050ae:	4628      	mov	r0, r5
 80050b0:	f000 f9d8 	bl	8005464 <_printf_common>
 80050b4:	3001      	adds	r0, #1
 80050b6:	f040 8090 	bne.w	80051da <_printf_float+0x1e2>
 80050ba:	f04f 30ff 	mov.w	r0, #4294967295
 80050be:	b00d      	add	sp, #52	; 0x34
 80050c0:	ecbd 8b02 	vpop	{d8}
 80050c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050c8:	4642      	mov	r2, r8
 80050ca:	464b      	mov	r3, r9
 80050cc:	4640      	mov	r0, r8
 80050ce:	4649      	mov	r1, r9
 80050d0:	f7fb fd34 	bl	8000b3c <__aeabi_dcmpun>
 80050d4:	b140      	cbz	r0, 80050e8 <_printf_float+0xf0>
 80050d6:	464b      	mov	r3, r9
 80050d8:	2b00      	cmp	r3, #0
 80050da:	bfbc      	itt	lt
 80050dc:	232d      	movlt	r3, #45	; 0x2d
 80050de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80050e2:	487f      	ldr	r0, [pc, #508]	; (80052e0 <_printf_float+0x2e8>)
 80050e4:	4b7f      	ldr	r3, [pc, #508]	; (80052e4 <_printf_float+0x2ec>)
 80050e6:	e7d1      	b.n	800508c <_printf_float+0x94>
 80050e8:	6863      	ldr	r3, [r4, #4]
 80050ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80050ee:	9206      	str	r2, [sp, #24]
 80050f0:	1c5a      	adds	r2, r3, #1
 80050f2:	d13f      	bne.n	8005174 <_printf_float+0x17c>
 80050f4:	2306      	movs	r3, #6
 80050f6:	6063      	str	r3, [r4, #4]
 80050f8:	9b05      	ldr	r3, [sp, #20]
 80050fa:	6861      	ldr	r1, [r4, #4]
 80050fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005100:	2300      	movs	r3, #0
 8005102:	9303      	str	r3, [sp, #12]
 8005104:	ab0a      	add	r3, sp, #40	; 0x28
 8005106:	e9cd b301 	strd	fp, r3, [sp, #4]
 800510a:	ab09      	add	r3, sp, #36	; 0x24
 800510c:	ec49 8b10 	vmov	d0, r8, r9
 8005110:	9300      	str	r3, [sp, #0]
 8005112:	6022      	str	r2, [r4, #0]
 8005114:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005118:	4628      	mov	r0, r5
 800511a:	f7ff fecd 	bl	8004eb8 <__cvt>
 800511e:	9b06      	ldr	r3, [sp, #24]
 8005120:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005122:	2b47      	cmp	r3, #71	; 0x47
 8005124:	4680      	mov	r8, r0
 8005126:	d108      	bne.n	800513a <_printf_float+0x142>
 8005128:	1cc8      	adds	r0, r1, #3
 800512a:	db02      	blt.n	8005132 <_printf_float+0x13a>
 800512c:	6863      	ldr	r3, [r4, #4]
 800512e:	4299      	cmp	r1, r3
 8005130:	dd41      	ble.n	80051b6 <_printf_float+0x1be>
 8005132:	f1ab 0b02 	sub.w	fp, fp, #2
 8005136:	fa5f fb8b 	uxtb.w	fp, fp
 800513a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800513e:	d820      	bhi.n	8005182 <_printf_float+0x18a>
 8005140:	3901      	subs	r1, #1
 8005142:	465a      	mov	r2, fp
 8005144:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005148:	9109      	str	r1, [sp, #36]	; 0x24
 800514a:	f7ff ff17 	bl	8004f7c <__exponent>
 800514e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005150:	1813      	adds	r3, r2, r0
 8005152:	2a01      	cmp	r2, #1
 8005154:	4681      	mov	r9, r0
 8005156:	6123      	str	r3, [r4, #16]
 8005158:	dc02      	bgt.n	8005160 <_printf_float+0x168>
 800515a:	6822      	ldr	r2, [r4, #0]
 800515c:	07d2      	lsls	r2, r2, #31
 800515e:	d501      	bpl.n	8005164 <_printf_float+0x16c>
 8005160:	3301      	adds	r3, #1
 8005162:	6123      	str	r3, [r4, #16]
 8005164:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005168:	2b00      	cmp	r3, #0
 800516a:	d09c      	beq.n	80050a6 <_printf_float+0xae>
 800516c:	232d      	movs	r3, #45	; 0x2d
 800516e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005172:	e798      	b.n	80050a6 <_printf_float+0xae>
 8005174:	9a06      	ldr	r2, [sp, #24]
 8005176:	2a47      	cmp	r2, #71	; 0x47
 8005178:	d1be      	bne.n	80050f8 <_printf_float+0x100>
 800517a:	2b00      	cmp	r3, #0
 800517c:	d1bc      	bne.n	80050f8 <_printf_float+0x100>
 800517e:	2301      	movs	r3, #1
 8005180:	e7b9      	b.n	80050f6 <_printf_float+0xfe>
 8005182:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005186:	d118      	bne.n	80051ba <_printf_float+0x1c2>
 8005188:	2900      	cmp	r1, #0
 800518a:	6863      	ldr	r3, [r4, #4]
 800518c:	dd0b      	ble.n	80051a6 <_printf_float+0x1ae>
 800518e:	6121      	str	r1, [r4, #16]
 8005190:	b913      	cbnz	r3, 8005198 <_printf_float+0x1a0>
 8005192:	6822      	ldr	r2, [r4, #0]
 8005194:	07d0      	lsls	r0, r2, #31
 8005196:	d502      	bpl.n	800519e <_printf_float+0x1a6>
 8005198:	3301      	adds	r3, #1
 800519a:	440b      	add	r3, r1
 800519c:	6123      	str	r3, [r4, #16]
 800519e:	65a1      	str	r1, [r4, #88]	; 0x58
 80051a0:	f04f 0900 	mov.w	r9, #0
 80051a4:	e7de      	b.n	8005164 <_printf_float+0x16c>
 80051a6:	b913      	cbnz	r3, 80051ae <_printf_float+0x1b6>
 80051a8:	6822      	ldr	r2, [r4, #0]
 80051aa:	07d2      	lsls	r2, r2, #31
 80051ac:	d501      	bpl.n	80051b2 <_printf_float+0x1ba>
 80051ae:	3302      	adds	r3, #2
 80051b0:	e7f4      	b.n	800519c <_printf_float+0x1a4>
 80051b2:	2301      	movs	r3, #1
 80051b4:	e7f2      	b.n	800519c <_printf_float+0x1a4>
 80051b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80051ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051bc:	4299      	cmp	r1, r3
 80051be:	db05      	blt.n	80051cc <_printf_float+0x1d4>
 80051c0:	6823      	ldr	r3, [r4, #0]
 80051c2:	6121      	str	r1, [r4, #16]
 80051c4:	07d8      	lsls	r0, r3, #31
 80051c6:	d5ea      	bpl.n	800519e <_printf_float+0x1a6>
 80051c8:	1c4b      	adds	r3, r1, #1
 80051ca:	e7e7      	b.n	800519c <_printf_float+0x1a4>
 80051cc:	2900      	cmp	r1, #0
 80051ce:	bfd4      	ite	le
 80051d0:	f1c1 0202 	rsble	r2, r1, #2
 80051d4:	2201      	movgt	r2, #1
 80051d6:	4413      	add	r3, r2
 80051d8:	e7e0      	b.n	800519c <_printf_float+0x1a4>
 80051da:	6823      	ldr	r3, [r4, #0]
 80051dc:	055a      	lsls	r2, r3, #21
 80051de:	d407      	bmi.n	80051f0 <_printf_float+0x1f8>
 80051e0:	6923      	ldr	r3, [r4, #16]
 80051e2:	4642      	mov	r2, r8
 80051e4:	4631      	mov	r1, r6
 80051e6:	4628      	mov	r0, r5
 80051e8:	47b8      	blx	r7
 80051ea:	3001      	adds	r0, #1
 80051ec:	d12c      	bne.n	8005248 <_printf_float+0x250>
 80051ee:	e764      	b.n	80050ba <_printf_float+0xc2>
 80051f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80051f4:	f240 80e0 	bls.w	80053b8 <_printf_float+0x3c0>
 80051f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80051fc:	2200      	movs	r2, #0
 80051fe:	2300      	movs	r3, #0
 8005200:	f7fb fc6a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005204:	2800      	cmp	r0, #0
 8005206:	d034      	beq.n	8005272 <_printf_float+0x27a>
 8005208:	4a37      	ldr	r2, [pc, #220]	; (80052e8 <_printf_float+0x2f0>)
 800520a:	2301      	movs	r3, #1
 800520c:	4631      	mov	r1, r6
 800520e:	4628      	mov	r0, r5
 8005210:	47b8      	blx	r7
 8005212:	3001      	adds	r0, #1
 8005214:	f43f af51 	beq.w	80050ba <_printf_float+0xc2>
 8005218:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800521c:	429a      	cmp	r2, r3
 800521e:	db02      	blt.n	8005226 <_printf_float+0x22e>
 8005220:	6823      	ldr	r3, [r4, #0]
 8005222:	07d8      	lsls	r0, r3, #31
 8005224:	d510      	bpl.n	8005248 <_printf_float+0x250>
 8005226:	ee18 3a10 	vmov	r3, s16
 800522a:	4652      	mov	r2, sl
 800522c:	4631      	mov	r1, r6
 800522e:	4628      	mov	r0, r5
 8005230:	47b8      	blx	r7
 8005232:	3001      	adds	r0, #1
 8005234:	f43f af41 	beq.w	80050ba <_printf_float+0xc2>
 8005238:	f04f 0800 	mov.w	r8, #0
 800523c:	f104 091a 	add.w	r9, r4, #26
 8005240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005242:	3b01      	subs	r3, #1
 8005244:	4543      	cmp	r3, r8
 8005246:	dc09      	bgt.n	800525c <_printf_float+0x264>
 8005248:	6823      	ldr	r3, [r4, #0]
 800524a:	079b      	lsls	r3, r3, #30
 800524c:	f100 8105 	bmi.w	800545a <_printf_float+0x462>
 8005250:	68e0      	ldr	r0, [r4, #12]
 8005252:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005254:	4298      	cmp	r0, r3
 8005256:	bfb8      	it	lt
 8005258:	4618      	movlt	r0, r3
 800525a:	e730      	b.n	80050be <_printf_float+0xc6>
 800525c:	2301      	movs	r3, #1
 800525e:	464a      	mov	r2, r9
 8005260:	4631      	mov	r1, r6
 8005262:	4628      	mov	r0, r5
 8005264:	47b8      	blx	r7
 8005266:	3001      	adds	r0, #1
 8005268:	f43f af27 	beq.w	80050ba <_printf_float+0xc2>
 800526c:	f108 0801 	add.w	r8, r8, #1
 8005270:	e7e6      	b.n	8005240 <_printf_float+0x248>
 8005272:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005274:	2b00      	cmp	r3, #0
 8005276:	dc39      	bgt.n	80052ec <_printf_float+0x2f4>
 8005278:	4a1b      	ldr	r2, [pc, #108]	; (80052e8 <_printf_float+0x2f0>)
 800527a:	2301      	movs	r3, #1
 800527c:	4631      	mov	r1, r6
 800527e:	4628      	mov	r0, r5
 8005280:	47b8      	blx	r7
 8005282:	3001      	adds	r0, #1
 8005284:	f43f af19 	beq.w	80050ba <_printf_float+0xc2>
 8005288:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800528c:	4313      	orrs	r3, r2
 800528e:	d102      	bne.n	8005296 <_printf_float+0x29e>
 8005290:	6823      	ldr	r3, [r4, #0]
 8005292:	07d9      	lsls	r1, r3, #31
 8005294:	d5d8      	bpl.n	8005248 <_printf_float+0x250>
 8005296:	ee18 3a10 	vmov	r3, s16
 800529a:	4652      	mov	r2, sl
 800529c:	4631      	mov	r1, r6
 800529e:	4628      	mov	r0, r5
 80052a0:	47b8      	blx	r7
 80052a2:	3001      	adds	r0, #1
 80052a4:	f43f af09 	beq.w	80050ba <_printf_float+0xc2>
 80052a8:	f04f 0900 	mov.w	r9, #0
 80052ac:	f104 0a1a 	add.w	sl, r4, #26
 80052b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052b2:	425b      	negs	r3, r3
 80052b4:	454b      	cmp	r3, r9
 80052b6:	dc01      	bgt.n	80052bc <_printf_float+0x2c4>
 80052b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052ba:	e792      	b.n	80051e2 <_printf_float+0x1ea>
 80052bc:	2301      	movs	r3, #1
 80052be:	4652      	mov	r2, sl
 80052c0:	4631      	mov	r1, r6
 80052c2:	4628      	mov	r0, r5
 80052c4:	47b8      	blx	r7
 80052c6:	3001      	adds	r0, #1
 80052c8:	f43f aef7 	beq.w	80050ba <_printf_float+0xc2>
 80052cc:	f109 0901 	add.w	r9, r9, #1
 80052d0:	e7ee      	b.n	80052b0 <_printf_float+0x2b8>
 80052d2:	bf00      	nop
 80052d4:	7fefffff 	.word	0x7fefffff
 80052d8:	08009514 	.word	0x08009514
 80052dc:	08009518 	.word	0x08009518
 80052e0:	08009520 	.word	0x08009520
 80052e4:	0800951c 	.word	0x0800951c
 80052e8:	08009524 	.word	0x08009524
 80052ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80052f0:	429a      	cmp	r2, r3
 80052f2:	bfa8      	it	ge
 80052f4:	461a      	movge	r2, r3
 80052f6:	2a00      	cmp	r2, #0
 80052f8:	4691      	mov	r9, r2
 80052fa:	dc37      	bgt.n	800536c <_printf_float+0x374>
 80052fc:	f04f 0b00 	mov.w	fp, #0
 8005300:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005304:	f104 021a 	add.w	r2, r4, #26
 8005308:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800530a:	9305      	str	r3, [sp, #20]
 800530c:	eba3 0309 	sub.w	r3, r3, r9
 8005310:	455b      	cmp	r3, fp
 8005312:	dc33      	bgt.n	800537c <_printf_float+0x384>
 8005314:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005318:	429a      	cmp	r2, r3
 800531a:	db3b      	blt.n	8005394 <_printf_float+0x39c>
 800531c:	6823      	ldr	r3, [r4, #0]
 800531e:	07da      	lsls	r2, r3, #31
 8005320:	d438      	bmi.n	8005394 <_printf_float+0x39c>
 8005322:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005324:	9a05      	ldr	r2, [sp, #20]
 8005326:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005328:	1a9a      	subs	r2, r3, r2
 800532a:	eba3 0901 	sub.w	r9, r3, r1
 800532e:	4591      	cmp	r9, r2
 8005330:	bfa8      	it	ge
 8005332:	4691      	movge	r9, r2
 8005334:	f1b9 0f00 	cmp.w	r9, #0
 8005338:	dc35      	bgt.n	80053a6 <_printf_float+0x3ae>
 800533a:	f04f 0800 	mov.w	r8, #0
 800533e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005342:	f104 0a1a 	add.w	sl, r4, #26
 8005346:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800534a:	1a9b      	subs	r3, r3, r2
 800534c:	eba3 0309 	sub.w	r3, r3, r9
 8005350:	4543      	cmp	r3, r8
 8005352:	f77f af79 	ble.w	8005248 <_printf_float+0x250>
 8005356:	2301      	movs	r3, #1
 8005358:	4652      	mov	r2, sl
 800535a:	4631      	mov	r1, r6
 800535c:	4628      	mov	r0, r5
 800535e:	47b8      	blx	r7
 8005360:	3001      	adds	r0, #1
 8005362:	f43f aeaa 	beq.w	80050ba <_printf_float+0xc2>
 8005366:	f108 0801 	add.w	r8, r8, #1
 800536a:	e7ec      	b.n	8005346 <_printf_float+0x34e>
 800536c:	4613      	mov	r3, r2
 800536e:	4631      	mov	r1, r6
 8005370:	4642      	mov	r2, r8
 8005372:	4628      	mov	r0, r5
 8005374:	47b8      	blx	r7
 8005376:	3001      	adds	r0, #1
 8005378:	d1c0      	bne.n	80052fc <_printf_float+0x304>
 800537a:	e69e      	b.n	80050ba <_printf_float+0xc2>
 800537c:	2301      	movs	r3, #1
 800537e:	4631      	mov	r1, r6
 8005380:	4628      	mov	r0, r5
 8005382:	9205      	str	r2, [sp, #20]
 8005384:	47b8      	blx	r7
 8005386:	3001      	adds	r0, #1
 8005388:	f43f ae97 	beq.w	80050ba <_printf_float+0xc2>
 800538c:	9a05      	ldr	r2, [sp, #20]
 800538e:	f10b 0b01 	add.w	fp, fp, #1
 8005392:	e7b9      	b.n	8005308 <_printf_float+0x310>
 8005394:	ee18 3a10 	vmov	r3, s16
 8005398:	4652      	mov	r2, sl
 800539a:	4631      	mov	r1, r6
 800539c:	4628      	mov	r0, r5
 800539e:	47b8      	blx	r7
 80053a0:	3001      	adds	r0, #1
 80053a2:	d1be      	bne.n	8005322 <_printf_float+0x32a>
 80053a4:	e689      	b.n	80050ba <_printf_float+0xc2>
 80053a6:	9a05      	ldr	r2, [sp, #20]
 80053a8:	464b      	mov	r3, r9
 80053aa:	4442      	add	r2, r8
 80053ac:	4631      	mov	r1, r6
 80053ae:	4628      	mov	r0, r5
 80053b0:	47b8      	blx	r7
 80053b2:	3001      	adds	r0, #1
 80053b4:	d1c1      	bne.n	800533a <_printf_float+0x342>
 80053b6:	e680      	b.n	80050ba <_printf_float+0xc2>
 80053b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80053ba:	2a01      	cmp	r2, #1
 80053bc:	dc01      	bgt.n	80053c2 <_printf_float+0x3ca>
 80053be:	07db      	lsls	r3, r3, #31
 80053c0:	d538      	bpl.n	8005434 <_printf_float+0x43c>
 80053c2:	2301      	movs	r3, #1
 80053c4:	4642      	mov	r2, r8
 80053c6:	4631      	mov	r1, r6
 80053c8:	4628      	mov	r0, r5
 80053ca:	47b8      	blx	r7
 80053cc:	3001      	adds	r0, #1
 80053ce:	f43f ae74 	beq.w	80050ba <_printf_float+0xc2>
 80053d2:	ee18 3a10 	vmov	r3, s16
 80053d6:	4652      	mov	r2, sl
 80053d8:	4631      	mov	r1, r6
 80053da:	4628      	mov	r0, r5
 80053dc:	47b8      	blx	r7
 80053de:	3001      	adds	r0, #1
 80053e0:	f43f ae6b 	beq.w	80050ba <_printf_float+0xc2>
 80053e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80053e8:	2200      	movs	r2, #0
 80053ea:	2300      	movs	r3, #0
 80053ec:	f7fb fb74 	bl	8000ad8 <__aeabi_dcmpeq>
 80053f0:	b9d8      	cbnz	r0, 800542a <_printf_float+0x432>
 80053f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053f4:	f108 0201 	add.w	r2, r8, #1
 80053f8:	3b01      	subs	r3, #1
 80053fa:	4631      	mov	r1, r6
 80053fc:	4628      	mov	r0, r5
 80053fe:	47b8      	blx	r7
 8005400:	3001      	adds	r0, #1
 8005402:	d10e      	bne.n	8005422 <_printf_float+0x42a>
 8005404:	e659      	b.n	80050ba <_printf_float+0xc2>
 8005406:	2301      	movs	r3, #1
 8005408:	4652      	mov	r2, sl
 800540a:	4631      	mov	r1, r6
 800540c:	4628      	mov	r0, r5
 800540e:	47b8      	blx	r7
 8005410:	3001      	adds	r0, #1
 8005412:	f43f ae52 	beq.w	80050ba <_printf_float+0xc2>
 8005416:	f108 0801 	add.w	r8, r8, #1
 800541a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800541c:	3b01      	subs	r3, #1
 800541e:	4543      	cmp	r3, r8
 8005420:	dcf1      	bgt.n	8005406 <_printf_float+0x40e>
 8005422:	464b      	mov	r3, r9
 8005424:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005428:	e6dc      	b.n	80051e4 <_printf_float+0x1ec>
 800542a:	f04f 0800 	mov.w	r8, #0
 800542e:	f104 0a1a 	add.w	sl, r4, #26
 8005432:	e7f2      	b.n	800541a <_printf_float+0x422>
 8005434:	2301      	movs	r3, #1
 8005436:	4642      	mov	r2, r8
 8005438:	e7df      	b.n	80053fa <_printf_float+0x402>
 800543a:	2301      	movs	r3, #1
 800543c:	464a      	mov	r2, r9
 800543e:	4631      	mov	r1, r6
 8005440:	4628      	mov	r0, r5
 8005442:	47b8      	blx	r7
 8005444:	3001      	adds	r0, #1
 8005446:	f43f ae38 	beq.w	80050ba <_printf_float+0xc2>
 800544a:	f108 0801 	add.w	r8, r8, #1
 800544e:	68e3      	ldr	r3, [r4, #12]
 8005450:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005452:	1a5b      	subs	r3, r3, r1
 8005454:	4543      	cmp	r3, r8
 8005456:	dcf0      	bgt.n	800543a <_printf_float+0x442>
 8005458:	e6fa      	b.n	8005250 <_printf_float+0x258>
 800545a:	f04f 0800 	mov.w	r8, #0
 800545e:	f104 0919 	add.w	r9, r4, #25
 8005462:	e7f4      	b.n	800544e <_printf_float+0x456>

08005464 <_printf_common>:
 8005464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005468:	4616      	mov	r6, r2
 800546a:	4699      	mov	r9, r3
 800546c:	688a      	ldr	r2, [r1, #8]
 800546e:	690b      	ldr	r3, [r1, #16]
 8005470:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005474:	4293      	cmp	r3, r2
 8005476:	bfb8      	it	lt
 8005478:	4613      	movlt	r3, r2
 800547a:	6033      	str	r3, [r6, #0]
 800547c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005480:	4607      	mov	r7, r0
 8005482:	460c      	mov	r4, r1
 8005484:	b10a      	cbz	r2, 800548a <_printf_common+0x26>
 8005486:	3301      	adds	r3, #1
 8005488:	6033      	str	r3, [r6, #0]
 800548a:	6823      	ldr	r3, [r4, #0]
 800548c:	0699      	lsls	r1, r3, #26
 800548e:	bf42      	ittt	mi
 8005490:	6833      	ldrmi	r3, [r6, #0]
 8005492:	3302      	addmi	r3, #2
 8005494:	6033      	strmi	r3, [r6, #0]
 8005496:	6825      	ldr	r5, [r4, #0]
 8005498:	f015 0506 	ands.w	r5, r5, #6
 800549c:	d106      	bne.n	80054ac <_printf_common+0x48>
 800549e:	f104 0a19 	add.w	sl, r4, #25
 80054a2:	68e3      	ldr	r3, [r4, #12]
 80054a4:	6832      	ldr	r2, [r6, #0]
 80054a6:	1a9b      	subs	r3, r3, r2
 80054a8:	42ab      	cmp	r3, r5
 80054aa:	dc26      	bgt.n	80054fa <_printf_common+0x96>
 80054ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80054b0:	1e13      	subs	r3, r2, #0
 80054b2:	6822      	ldr	r2, [r4, #0]
 80054b4:	bf18      	it	ne
 80054b6:	2301      	movne	r3, #1
 80054b8:	0692      	lsls	r2, r2, #26
 80054ba:	d42b      	bmi.n	8005514 <_printf_common+0xb0>
 80054bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054c0:	4649      	mov	r1, r9
 80054c2:	4638      	mov	r0, r7
 80054c4:	47c0      	blx	r8
 80054c6:	3001      	adds	r0, #1
 80054c8:	d01e      	beq.n	8005508 <_printf_common+0xa4>
 80054ca:	6823      	ldr	r3, [r4, #0]
 80054cc:	68e5      	ldr	r5, [r4, #12]
 80054ce:	6832      	ldr	r2, [r6, #0]
 80054d0:	f003 0306 	and.w	r3, r3, #6
 80054d4:	2b04      	cmp	r3, #4
 80054d6:	bf08      	it	eq
 80054d8:	1aad      	subeq	r5, r5, r2
 80054da:	68a3      	ldr	r3, [r4, #8]
 80054dc:	6922      	ldr	r2, [r4, #16]
 80054de:	bf0c      	ite	eq
 80054e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054e4:	2500      	movne	r5, #0
 80054e6:	4293      	cmp	r3, r2
 80054e8:	bfc4      	itt	gt
 80054ea:	1a9b      	subgt	r3, r3, r2
 80054ec:	18ed      	addgt	r5, r5, r3
 80054ee:	2600      	movs	r6, #0
 80054f0:	341a      	adds	r4, #26
 80054f2:	42b5      	cmp	r5, r6
 80054f4:	d11a      	bne.n	800552c <_printf_common+0xc8>
 80054f6:	2000      	movs	r0, #0
 80054f8:	e008      	b.n	800550c <_printf_common+0xa8>
 80054fa:	2301      	movs	r3, #1
 80054fc:	4652      	mov	r2, sl
 80054fe:	4649      	mov	r1, r9
 8005500:	4638      	mov	r0, r7
 8005502:	47c0      	blx	r8
 8005504:	3001      	adds	r0, #1
 8005506:	d103      	bne.n	8005510 <_printf_common+0xac>
 8005508:	f04f 30ff 	mov.w	r0, #4294967295
 800550c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005510:	3501      	adds	r5, #1
 8005512:	e7c6      	b.n	80054a2 <_printf_common+0x3e>
 8005514:	18e1      	adds	r1, r4, r3
 8005516:	1c5a      	adds	r2, r3, #1
 8005518:	2030      	movs	r0, #48	; 0x30
 800551a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800551e:	4422      	add	r2, r4
 8005520:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005524:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005528:	3302      	adds	r3, #2
 800552a:	e7c7      	b.n	80054bc <_printf_common+0x58>
 800552c:	2301      	movs	r3, #1
 800552e:	4622      	mov	r2, r4
 8005530:	4649      	mov	r1, r9
 8005532:	4638      	mov	r0, r7
 8005534:	47c0      	blx	r8
 8005536:	3001      	adds	r0, #1
 8005538:	d0e6      	beq.n	8005508 <_printf_common+0xa4>
 800553a:	3601      	adds	r6, #1
 800553c:	e7d9      	b.n	80054f2 <_printf_common+0x8e>
	...

08005540 <_printf_i>:
 8005540:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005544:	7e0f      	ldrb	r7, [r1, #24]
 8005546:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005548:	2f78      	cmp	r7, #120	; 0x78
 800554a:	4691      	mov	r9, r2
 800554c:	4680      	mov	r8, r0
 800554e:	460c      	mov	r4, r1
 8005550:	469a      	mov	sl, r3
 8005552:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005556:	d807      	bhi.n	8005568 <_printf_i+0x28>
 8005558:	2f62      	cmp	r7, #98	; 0x62
 800555a:	d80a      	bhi.n	8005572 <_printf_i+0x32>
 800555c:	2f00      	cmp	r7, #0
 800555e:	f000 80d8 	beq.w	8005712 <_printf_i+0x1d2>
 8005562:	2f58      	cmp	r7, #88	; 0x58
 8005564:	f000 80a3 	beq.w	80056ae <_printf_i+0x16e>
 8005568:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800556c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005570:	e03a      	b.n	80055e8 <_printf_i+0xa8>
 8005572:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005576:	2b15      	cmp	r3, #21
 8005578:	d8f6      	bhi.n	8005568 <_printf_i+0x28>
 800557a:	a101      	add	r1, pc, #4	; (adr r1, 8005580 <_printf_i+0x40>)
 800557c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005580:	080055d9 	.word	0x080055d9
 8005584:	080055ed 	.word	0x080055ed
 8005588:	08005569 	.word	0x08005569
 800558c:	08005569 	.word	0x08005569
 8005590:	08005569 	.word	0x08005569
 8005594:	08005569 	.word	0x08005569
 8005598:	080055ed 	.word	0x080055ed
 800559c:	08005569 	.word	0x08005569
 80055a0:	08005569 	.word	0x08005569
 80055a4:	08005569 	.word	0x08005569
 80055a8:	08005569 	.word	0x08005569
 80055ac:	080056f9 	.word	0x080056f9
 80055b0:	0800561d 	.word	0x0800561d
 80055b4:	080056db 	.word	0x080056db
 80055b8:	08005569 	.word	0x08005569
 80055bc:	08005569 	.word	0x08005569
 80055c0:	0800571b 	.word	0x0800571b
 80055c4:	08005569 	.word	0x08005569
 80055c8:	0800561d 	.word	0x0800561d
 80055cc:	08005569 	.word	0x08005569
 80055d0:	08005569 	.word	0x08005569
 80055d4:	080056e3 	.word	0x080056e3
 80055d8:	682b      	ldr	r3, [r5, #0]
 80055da:	1d1a      	adds	r2, r3, #4
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	602a      	str	r2, [r5, #0]
 80055e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055e8:	2301      	movs	r3, #1
 80055ea:	e0a3      	b.n	8005734 <_printf_i+0x1f4>
 80055ec:	6820      	ldr	r0, [r4, #0]
 80055ee:	6829      	ldr	r1, [r5, #0]
 80055f0:	0606      	lsls	r6, r0, #24
 80055f2:	f101 0304 	add.w	r3, r1, #4
 80055f6:	d50a      	bpl.n	800560e <_printf_i+0xce>
 80055f8:	680e      	ldr	r6, [r1, #0]
 80055fa:	602b      	str	r3, [r5, #0]
 80055fc:	2e00      	cmp	r6, #0
 80055fe:	da03      	bge.n	8005608 <_printf_i+0xc8>
 8005600:	232d      	movs	r3, #45	; 0x2d
 8005602:	4276      	negs	r6, r6
 8005604:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005608:	485e      	ldr	r0, [pc, #376]	; (8005784 <_printf_i+0x244>)
 800560a:	230a      	movs	r3, #10
 800560c:	e019      	b.n	8005642 <_printf_i+0x102>
 800560e:	680e      	ldr	r6, [r1, #0]
 8005610:	602b      	str	r3, [r5, #0]
 8005612:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005616:	bf18      	it	ne
 8005618:	b236      	sxthne	r6, r6
 800561a:	e7ef      	b.n	80055fc <_printf_i+0xbc>
 800561c:	682b      	ldr	r3, [r5, #0]
 800561e:	6820      	ldr	r0, [r4, #0]
 8005620:	1d19      	adds	r1, r3, #4
 8005622:	6029      	str	r1, [r5, #0]
 8005624:	0601      	lsls	r1, r0, #24
 8005626:	d501      	bpl.n	800562c <_printf_i+0xec>
 8005628:	681e      	ldr	r6, [r3, #0]
 800562a:	e002      	b.n	8005632 <_printf_i+0xf2>
 800562c:	0646      	lsls	r6, r0, #25
 800562e:	d5fb      	bpl.n	8005628 <_printf_i+0xe8>
 8005630:	881e      	ldrh	r6, [r3, #0]
 8005632:	4854      	ldr	r0, [pc, #336]	; (8005784 <_printf_i+0x244>)
 8005634:	2f6f      	cmp	r7, #111	; 0x6f
 8005636:	bf0c      	ite	eq
 8005638:	2308      	moveq	r3, #8
 800563a:	230a      	movne	r3, #10
 800563c:	2100      	movs	r1, #0
 800563e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005642:	6865      	ldr	r5, [r4, #4]
 8005644:	60a5      	str	r5, [r4, #8]
 8005646:	2d00      	cmp	r5, #0
 8005648:	bfa2      	ittt	ge
 800564a:	6821      	ldrge	r1, [r4, #0]
 800564c:	f021 0104 	bicge.w	r1, r1, #4
 8005650:	6021      	strge	r1, [r4, #0]
 8005652:	b90e      	cbnz	r6, 8005658 <_printf_i+0x118>
 8005654:	2d00      	cmp	r5, #0
 8005656:	d04d      	beq.n	80056f4 <_printf_i+0x1b4>
 8005658:	4615      	mov	r5, r2
 800565a:	fbb6 f1f3 	udiv	r1, r6, r3
 800565e:	fb03 6711 	mls	r7, r3, r1, r6
 8005662:	5dc7      	ldrb	r7, [r0, r7]
 8005664:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005668:	4637      	mov	r7, r6
 800566a:	42bb      	cmp	r3, r7
 800566c:	460e      	mov	r6, r1
 800566e:	d9f4      	bls.n	800565a <_printf_i+0x11a>
 8005670:	2b08      	cmp	r3, #8
 8005672:	d10b      	bne.n	800568c <_printf_i+0x14c>
 8005674:	6823      	ldr	r3, [r4, #0]
 8005676:	07de      	lsls	r6, r3, #31
 8005678:	d508      	bpl.n	800568c <_printf_i+0x14c>
 800567a:	6923      	ldr	r3, [r4, #16]
 800567c:	6861      	ldr	r1, [r4, #4]
 800567e:	4299      	cmp	r1, r3
 8005680:	bfde      	ittt	le
 8005682:	2330      	movle	r3, #48	; 0x30
 8005684:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005688:	f105 35ff 	addle.w	r5, r5, #4294967295
 800568c:	1b52      	subs	r2, r2, r5
 800568e:	6122      	str	r2, [r4, #16]
 8005690:	f8cd a000 	str.w	sl, [sp]
 8005694:	464b      	mov	r3, r9
 8005696:	aa03      	add	r2, sp, #12
 8005698:	4621      	mov	r1, r4
 800569a:	4640      	mov	r0, r8
 800569c:	f7ff fee2 	bl	8005464 <_printf_common>
 80056a0:	3001      	adds	r0, #1
 80056a2:	d14c      	bne.n	800573e <_printf_i+0x1fe>
 80056a4:	f04f 30ff 	mov.w	r0, #4294967295
 80056a8:	b004      	add	sp, #16
 80056aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056ae:	4835      	ldr	r0, [pc, #212]	; (8005784 <_printf_i+0x244>)
 80056b0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80056b4:	6829      	ldr	r1, [r5, #0]
 80056b6:	6823      	ldr	r3, [r4, #0]
 80056b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80056bc:	6029      	str	r1, [r5, #0]
 80056be:	061d      	lsls	r5, r3, #24
 80056c0:	d514      	bpl.n	80056ec <_printf_i+0x1ac>
 80056c2:	07df      	lsls	r7, r3, #31
 80056c4:	bf44      	itt	mi
 80056c6:	f043 0320 	orrmi.w	r3, r3, #32
 80056ca:	6023      	strmi	r3, [r4, #0]
 80056cc:	b91e      	cbnz	r6, 80056d6 <_printf_i+0x196>
 80056ce:	6823      	ldr	r3, [r4, #0]
 80056d0:	f023 0320 	bic.w	r3, r3, #32
 80056d4:	6023      	str	r3, [r4, #0]
 80056d6:	2310      	movs	r3, #16
 80056d8:	e7b0      	b.n	800563c <_printf_i+0xfc>
 80056da:	6823      	ldr	r3, [r4, #0]
 80056dc:	f043 0320 	orr.w	r3, r3, #32
 80056e0:	6023      	str	r3, [r4, #0]
 80056e2:	2378      	movs	r3, #120	; 0x78
 80056e4:	4828      	ldr	r0, [pc, #160]	; (8005788 <_printf_i+0x248>)
 80056e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80056ea:	e7e3      	b.n	80056b4 <_printf_i+0x174>
 80056ec:	0659      	lsls	r1, r3, #25
 80056ee:	bf48      	it	mi
 80056f0:	b2b6      	uxthmi	r6, r6
 80056f2:	e7e6      	b.n	80056c2 <_printf_i+0x182>
 80056f4:	4615      	mov	r5, r2
 80056f6:	e7bb      	b.n	8005670 <_printf_i+0x130>
 80056f8:	682b      	ldr	r3, [r5, #0]
 80056fa:	6826      	ldr	r6, [r4, #0]
 80056fc:	6961      	ldr	r1, [r4, #20]
 80056fe:	1d18      	adds	r0, r3, #4
 8005700:	6028      	str	r0, [r5, #0]
 8005702:	0635      	lsls	r5, r6, #24
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	d501      	bpl.n	800570c <_printf_i+0x1cc>
 8005708:	6019      	str	r1, [r3, #0]
 800570a:	e002      	b.n	8005712 <_printf_i+0x1d2>
 800570c:	0670      	lsls	r0, r6, #25
 800570e:	d5fb      	bpl.n	8005708 <_printf_i+0x1c8>
 8005710:	8019      	strh	r1, [r3, #0]
 8005712:	2300      	movs	r3, #0
 8005714:	6123      	str	r3, [r4, #16]
 8005716:	4615      	mov	r5, r2
 8005718:	e7ba      	b.n	8005690 <_printf_i+0x150>
 800571a:	682b      	ldr	r3, [r5, #0]
 800571c:	1d1a      	adds	r2, r3, #4
 800571e:	602a      	str	r2, [r5, #0]
 8005720:	681d      	ldr	r5, [r3, #0]
 8005722:	6862      	ldr	r2, [r4, #4]
 8005724:	2100      	movs	r1, #0
 8005726:	4628      	mov	r0, r5
 8005728:	f7fa fd62 	bl	80001f0 <memchr>
 800572c:	b108      	cbz	r0, 8005732 <_printf_i+0x1f2>
 800572e:	1b40      	subs	r0, r0, r5
 8005730:	6060      	str	r0, [r4, #4]
 8005732:	6863      	ldr	r3, [r4, #4]
 8005734:	6123      	str	r3, [r4, #16]
 8005736:	2300      	movs	r3, #0
 8005738:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800573c:	e7a8      	b.n	8005690 <_printf_i+0x150>
 800573e:	6923      	ldr	r3, [r4, #16]
 8005740:	462a      	mov	r2, r5
 8005742:	4649      	mov	r1, r9
 8005744:	4640      	mov	r0, r8
 8005746:	47d0      	blx	sl
 8005748:	3001      	adds	r0, #1
 800574a:	d0ab      	beq.n	80056a4 <_printf_i+0x164>
 800574c:	6823      	ldr	r3, [r4, #0]
 800574e:	079b      	lsls	r3, r3, #30
 8005750:	d413      	bmi.n	800577a <_printf_i+0x23a>
 8005752:	68e0      	ldr	r0, [r4, #12]
 8005754:	9b03      	ldr	r3, [sp, #12]
 8005756:	4298      	cmp	r0, r3
 8005758:	bfb8      	it	lt
 800575a:	4618      	movlt	r0, r3
 800575c:	e7a4      	b.n	80056a8 <_printf_i+0x168>
 800575e:	2301      	movs	r3, #1
 8005760:	4632      	mov	r2, r6
 8005762:	4649      	mov	r1, r9
 8005764:	4640      	mov	r0, r8
 8005766:	47d0      	blx	sl
 8005768:	3001      	adds	r0, #1
 800576a:	d09b      	beq.n	80056a4 <_printf_i+0x164>
 800576c:	3501      	adds	r5, #1
 800576e:	68e3      	ldr	r3, [r4, #12]
 8005770:	9903      	ldr	r1, [sp, #12]
 8005772:	1a5b      	subs	r3, r3, r1
 8005774:	42ab      	cmp	r3, r5
 8005776:	dcf2      	bgt.n	800575e <_printf_i+0x21e>
 8005778:	e7eb      	b.n	8005752 <_printf_i+0x212>
 800577a:	2500      	movs	r5, #0
 800577c:	f104 0619 	add.w	r6, r4, #25
 8005780:	e7f5      	b.n	800576e <_printf_i+0x22e>
 8005782:	bf00      	nop
 8005784:	08009526 	.word	0x08009526
 8005788:	08009537 	.word	0x08009537

0800578c <siprintf>:
 800578c:	b40e      	push	{r1, r2, r3}
 800578e:	b500      	push	{lr}
 8005790:	b09c      	sub	sp, #112	; 0x70
 8005792:	ab1d      	add	r3, sp, #116	; 0x74
 8005794:	9002      	str	r0, [sp, #8]
 8005796:	9006      	str	r0, [sp, #24]
 8005798:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800579c:	4809      	ldr	r0, [pc, #36]	; (80057c4 <siprintf+0x38>)
 800579e:	9107      	str	r1, [sp, #28]
 80057a0:	9104      	str	r1, [sp, #16]
 80057a2:	4909      	ldr	r1, [pc, #36]	; (80057c8 <siprintf+0x3c>)
 80057a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80057a8:	9105      	str	r1, [sp, #20]
 80057aa:	6800      	ldr	r0, [r0, #0]
 80057ac:	9301      	str	r3, [sp, #4]
 80057ae:	a902      	add	r1, sp, #8
 80057b0:	f001 fb78 	bl	8006ea4 <_svfiprintf_r>
 80057b4:	9b02      	ldr	r3, [sp, #8]
 80057b6:	2200      	movs	r2, #0
 80057b8:	701a      	strb	r2, [r3, #0]
 80057ba:	b01c      	add	sp, #112	; 0x70
 80057bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80057c0:	b003      	add	sp, #12
 80057c2:	4770      	bx	lr
 80057c4:	20000394 	.word	0x20000394
 80057c8:	ffff0208 	.word	0xffff0208

080057cc <quorem>:
 80057cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d0:	6903      	ldr	r3, [r0, #16]
 80057d2:	690c      	ldr	r4, [r1, #16]
 80057d4:	42a3      	cmp	r3, r4
 80057d6:	4607      	mov	r7, r0
 80057d8:	f2c0 8081 	blt.w	80058de <quorem+0x112>
 80057dc:	3c01      	subs	r4, #1
 80057de:	f101 0814 	add.w	r8, r1, #20
 80057e2:	f100 0514 	add.w	r5, r0, #20
 80057e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80057ea:	9301      	str	r3, [sp, #4]
 80057ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80057f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80057f4:	3301      	adds	r3, #1
 80057f6:	429a      	cmp	r2, r3
 80057f8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80057fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005800:	fbb2 f6f3 	udiv	r6, r2, r3
 8005804:	d331      	bcc.n	800586a <quorem+0x9e>
 8005806:	f04f 0e00 	mov.w	lr, #0
 800580a:	4640      	mov	r0, r8
 800580c:	46ac      	mov	ip, r5
 800580e:	46f2      	mov	sl, lr
 8005810:	f850 2b04 	ldr.w	r2, [r0], #4
 8005814:	b293      	uxth	r3, r2
 8005816:	fb06 e303 	mla	r3, r6, r3, lr
 800581a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800581e:	b29b      	uxth	r3, r3
 8005820:	ebaa 0303 	sub.w	r3, sl, r3
 8005824:	f8dc a000 	ldr.w	sl, [ip]
 8005828:	0c12      	lsrs	r2, r2, #16
 800582a:	fa13 f38a 	uxtah	r3, r3, sl
 800582e:	fb06 e202 	mla	r2, r6, r2, lr
 8005832:	9300      	str	r3, [sp, #0]
 8005834:	9b00      	ldr	r3, [sp, #0]
 8005836:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800583a:	b292      	uxth	r2, r2
 800583c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005840:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005844:	f8bd 3000 	ldrh.w	r3, [sp]
 8005848:	4581      	cmp	r9, r0
 800584a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800584e:	f84c 3b04 	str.w	r3, [ip], #4
 8005852:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005856:	d2db      	bcs.n	8005810 <quorem+0x44>
 8005858:	f855 300b 	ldr.w	r3, [r5, fp]
 800585c:	b92b      	cbnz	r3, 800586a <quorem+0x9e>
 800585e:	9b01      	ldr	r3, [sp, #4]
 8005860:	3b04      	subs	r3, #4
 8005862:	429d      	cmp	r5, r3
 8005864:	461a      	mov	r2, r3
 8005866:	d32e      	bcc.n	80058c6 <quorem+0xfa>
 8005868:	613c      	str	r4, [r7, #16]
 800586a:	4638      	mov	r0, r7
 800586c:	f001 f8c6 	bl	80069fc <__mcmp>
 8005870:	2800      	cmp	r0, #0
 8005872:	db24      	blt.n	80058be <quorem+0xf2>
 8005874:	3601      	adds	r6, #1
 8005876:	4628      	mov	r0, r5
 8005878:	f04f 0c00 	mov.w	ip, #0
 800587c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005880:	f8d0 e000 	ldr.w	lr, [r0]
 8005884:	b293      	uxth	r3, r2
 8005886:	ebac 0303 	sub.w	r3, ip, r3
 800588a:	0c12      	lsrs	r2, r2, #16
 800588c:	fa13 f38e 	uxtah	r3, r3, lr
 8005890:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005894:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005898:	b29b      	uxth	r3, r3
 800589a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800589e:	45c1      	cmp	r9, r8
 80058a0:	f840 3b04 	str.w	r3, [r0], #4
 80058a4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80058a8:	d2e8      	bcs.n	800587c <quorem+0xb0>
 80058aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80058ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80058b2:	b922      	cbnz	r2, 80058be <quorem+0xf2>
 80058b4:	3b04      	subs	r3, #4
 80058b6:	429d      	cmp	r5, r3
 80058b8:	461a      	mov	r2, r3
 80058ba:	d30a      	bcc.n	80058d2 <quorem+0x106>
 80058bc:	613c      	str	r4, [r7, #16]
 80058be:	4630      	mov	r0, r6
 80058c0:	b003      	add	sp, #12
 80058c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058c6:	6812      	ldr	r2, [r2, #0]
 80058c8:	3b04      	subs	r3, #4
 80058ca:	2a00      	cmp	r2, #0
 80058cc:	d1cc      	bne.n	8005868 <quorem+0x9c>
 80058ce:	3c01      	subs	r4, #1
 80058d0:	e7c7      	b.n	8005862 <quorem+0x96>
 80058d2:	6812      	ldr	r2, [r2, #0]
 80058d4:	3b04      	subs	r3, #4
 80058d6:	2a00      	cmp	r2, #0
 80058d8:	d1f0      	bne.n	80058bc <quorem+0xf0>
 80058da:	3c01      	subs	r4, #1
 80058dc:	e7eb      	b.n	80058b6 <quorem+0xea>
 80058de:	2000      	movs	r0, #0
 80058e0:	e7ee      	b.n	80058c0 <quorem+0xf4>
 80058e2:	0000      	movs	r0, r0
 80058e4:	0000      	movs	r0, r0
	...

080058e8 <_dtoa_r>:
 80058e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058ec:	ed2d 8b04 	vpush	{d8-d9}
 80058f0:	ec57 6b10 	vmov	r6, r7, d0
 80058f4:	b093      	sub	sp, #76	; 0x4c
 80058f6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80058f8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80058fc:	9106      	str	r1, [sp, #24]
 80058fe:	ee10 aa10 	vmov	sl, s0
 8005902:	4604      	mov	r4, r0
 8005904:	9209      	str	r2, [sp, #36]	; 0x24
 8005906:	930c      	str	r3, [sp, #48]	; 0x30
 8005908:	46bb      	mov	fp, r7
 800590a:	b975      	cbnz	r5, 800592a <_dtoa_r+0x42>
 800590c:	2010      	movs	r0, #16
 800590e:	f000 fddd 	bl	80064cc <malloc>
 8005912:	4602      	mov	r2, r0
 8005914:	6260      	str	r0, [r4, #36]	; 0x24
 8005916:	b920      	cbnz	r0, 8005922 <_dtoa_r+0x3a>
 8005918:	4ba7      	ldr	r3, [pc, #668]	; (8005bb8 <_dtoa_r+0x2d0>)
 800591a:	21ea      	movs	r1, #234	; 0xea
 800591c:	48a7      	ldr	r0, [pc, #668]	; (8005bbc <_dtoa_r+0x2d4>)
 800591e:	f001 fbd1 	bl	80070c4 <__assert_func>
 8005922:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005926:	6005      	str	r5, [r0, #0]
 8005928:	60c5      	str	r5, [r0, #12]
 800592a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800592c:	6819      	ldr	r1, [r3, #0]
 800592e:	b151      	cbz	r1, 8005946 <_dtoa_r+0x5e>
 8005930:	685a      	ldr	r2, [r3, #4]
 8005932:	604a      	str	r2, [r1, #4]
 8005934:	2301      	movs	r3, #1
 8005936:	4093      	lsls	r3, r2
 8005938:	608b      	str	r3, [r1, #8]
 800593a:	4620      	mov	r0, r4
 800593c:	f000 fe1c 	bl	8006578 <_Bfree>
 8005940:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005942:	2200      	movs	r2, #0
 8005944:	601a      	str	r2, [r3, #0]
 8005946:	1e3b      	subs	r3, r7, #0
 8005948:	bfaa      	itet	ge
 800594a:	2300      	movge	r3, #0
 800594c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005950:	f8c8 3000 	strge.w	r3, [r8]
 8005954:	4b9a      	ldr	r3, [pc, #616]	; (8005bc0 <_dtoa_r+0x2d8>)
 8005956:	bfbc      	itt	lt
 8005958:	2201      	movlt	r2, #1
 800595a:	f8c8 2000 	strlt.w	r2, [r8]
 800595e:	ea33 030b 	bics.w	r3, r3, fp
 8005962:	d11b      	bne.n	800599c <_dtoa_r+0xb4>
 8005964:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005966:	f242 730f 	movw	r3, #9999	; 0x270f
 800596a:	6013      	str	r3, [r2, #0]
 800596c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005970:	4333      	orrs	r3, r6
 8005972:	f000 8592 	beq.w	800649a <_dtoa_r+0xbb2>
 8005976:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005978:	b963      	cbnz	r3, 8005994 <_dtoa_r+0xac>
 800597a:	4b92      	ldr	r3, [pc, #584]	; (8005bc4 <_dtoa_r+0x2dc>)
 800597c:	e022      	b.n	80059c4 <_dtoa_r+0xdc>
 800597e:	4b92      	ldr	r3, [pc, #584]	; (8005bc8 <_dtoa_r+0x2e0>)
 8005980:	9301      	str	r3, [sp, #4]
 8005982:	3308      	adds	r3, #8
 8005984:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005986:	6013      	str	r3, [r2, #0]
 8005988:	9801      	ldr	r0, [sp, #4]
 800598a:	b013      	add	sp, #76	; 0x4c
 800598c:	ecbd 8b04 	vpop	{d8-d9}
 8005990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005994:	4b8b      	ldr	r3, [pc, #556]	; (8005bc4 <_dtoa_r+0x2dc>)
 8005996:	9301      	str	r3, [sp, #4]
 8005998:	3303      	adds	r3, #3
 800599a:	e7f3      	b.n	8005984 <_dtoa_r+0x9c>
 800599c:	2200      	movs	r2, #0
 800599e:	2300      	movs	r3, #0
 80059a0:	4650      	mov	r0, sl
 80059a2:	4659      	mov	r1, fp
 80059a4:	f7fb f898 	bl	8000ad8 <__aeabi_dcmpeq>
 80059a8:	ec4b ab19 	vmov	d9, sl, fp
 80059ac:	4680      	mov	r8, r0
 80059ae:	b158      	cbz	r0, 80059c8 <_dtoa_r+0xe0>
 80059b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059b2:	2301      	movs	r3, #1
 80059b4:	6013      	str	r3, [r2, #0]
 80059b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f000 856b 	beq.w	8006494 <_dtoa_r+0xbac>
 80059be:	4883      	ldr	r0, [pc, #524]	; (8005bcc <_dtoa_r+0x2e4>)
 80059c0:	6018      	str	r0, [r3, #0]
 80059c2:	1e43      	subs	r3, r0, #1
 80059c4:	9301      	str	r3, [sp, #4]
 80059c6:	e7df      	b.n	8005988 <_dtoa_r+0xa0>
 80059c8:	ec4b ab10 	vmov	d0, sl, fp
 80059cc:	aa10      	add	r2, sp, #64	; 0x40
 80059ce:	a911      	add	r1, sp, #68	; 0x44
 80059d0:	4620      	mov	r0, r4
 80059d2:	f001 f8b9 	bl	8006b48 <__d2b>
 80059d6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80059da:	ee08 0a10 	vmov	s16, r0
 80059de:	2d00      	cmp	r5, #0
 80059e0:	f000 8084 	beq.w	8005aec <_dtoa_r+0x204>
 80059e4:	ee19 3a90 	vmov	r3, s19
 80059e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059ec:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80059f0:	4656      	mov	r6, sl
 80059f2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80059f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80059fa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80059fe:	4b74      	ldr	r3, [pc, #464]	; (8005bd0 <_dtoa_r+0x2e8>)
 8005a00:	2200      	movs	r2, #0
 8005a02:	4630      	mov	r0, r6
 8005a04:	4639      	mov	r1, r7
 8005a06:	f7fa fc47 	bl	8000298 <__aeabi_dsub>
 8005a0a:	a365      	add	r3, pc, #404	; (adr r3, 8005ba0 <_dtoa_r+0x2b8>)
 8005a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a10:	f7fa fdfa 	bl	8000608 <__aeabi_dmul>
 8005a14:	a364      	add	r3, pc, #400	; (adr r3, 8005ba8 <_dtoa_r+0x2c0>)
 8005a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a1a:	f7fa fc3f 	bl	800029c <__adddf3>
 8005a1e:	4606      	mov	r6, r0
 8005a20:	4628      	mov	r0, r5
 8005a22:	460f      	mov	r7, r1
 8005a24:	f7fa fd86 	bl	8000534 <__aeabi_i2d>
 8005a28:	a361      	add	r3, pc, #388	; (adr r3, 8005bb0 <_dtoa_r+0x2c8>)
 8005a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2e:	f7fa fdeb 	bl	8000608 <__aeabi_dmul>
 8005a32:	4602      	mov	r2, r0
 8005a34:	460b      	mov	r3, r1
 8005a36:	4630      	mov	r0, r6
 8005a38:	4639      	mov	r1, r7
 8005a3a:	f7fa fc2f 	bl	800029c <__adddf3>
 8005a3e:	4606      	mov	r6, r0
 8005a40:	460f      	mov	r7, r1
 8005a42:	f7fb f891 	bl	8000b68 <__aeabi_d2iz>
 8005a46:	2200      	movs	r2, #0
 8005a48:	9000      	str	r0, [sp, #0]
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	4630      	mov	r0, r6
 8005a4e:	4639      	mov	r1, r7
 8005a50:	f7fb f84c 	bl	8000aec <__aeabi_dcmplt>
 8005a54:	b150      	cbz	r0, 8005a6c <_dtoa_r+0x184>
 8005a56:	9800      	ldr	r0, [sp, #0]
 8005a58:	f7fa fd6c 	bl	8000534 <__aeabi_i2d>
 8005a5c:	4632      	mov	r2, r6
 8005a5e:	463b      	mov	r3, r7
 8005a60:	f7fb f83a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a64:	b910      	cbnz	r0, 8005a6c <_dtoa_r+0x184>
 8005a66:	9b00      	ldr	r3, [sp, #0]
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	9300      	str	r3, [sp, #0]
 8005a6c:	9b00      	ldr	r3, [sp, #0]
 8005a6e:	2b16      	cmp	r3, #22
 8005a70:	d85a      	bhi.n	8005b28 <_dtoa_r+0x240>
 8005a72:	9a00      	ldr	r2, [sp, #0]
 8005a74:	4b57      	ldr	r3, [pc, #348]	; (8005bd4 <_dtoa_r+0x2ec>)
 8005a76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a7e:	ec51 0b19 	vmov	r0, r1, d9
 8005a82:	f7fb f833 	bl	8000aec <__aeabi_dcmplt>
 8005a86:	2800      	cmp	r0, #0
 8005a88:	d050      	beq.n	8005b2c <_dtoa_r+0x244>
 8005a8a:	9b00      	ldr	r3, [sp, #0]
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	9300      	str	r3, [sp, #0]
 8005a90:	2300      	movs	r3, #0
 8005a92:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a96:	1b5d      	subs	r5, r3, r5
 8005a98:	1e6b      	subs	r3, r5, #1
 8005a9a:	9305      	str	r3, [sp, #20]
 8005a9c:	bf45      	ittet	mi
 8005a9e:	f1c5 0301 	rsbmi	r3, r5, #1
 8005aa2:	9304      	strmi	r3, [sp, #16]
 8005aa4:	2300      	movpl	r3, #0
 8005aa6:	2300      	movmi	r3, #0
 8005aa8:	bf4c      	ite	mi
 8005aaa:	9305      	strmi	r3, [sp, #20]
 8005aac:	9304      	strpl	r3, [sp, #16]
 8005aae:	9b00      	ldr	r3, [sp, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	db3d      	blt.n	8005b30 <_dtoa_r+0x248>
 8005ab4:	9b05      	ldr	r3, [sp, #20]
 8005ab6:	9a00      	ldr	r2, [sp, #0]
 8005ab8:	920a      	str	r2, [sp, #40]	; 0x28
 8005aba:	4413      	add	r3, r2
 8005abc:	9305      	str	r3, [sp, #20]
 8005abe:	2300      	movs	r3, #0
 8005ac0:	9307      	str	r3, [sp, #28]
 8005ac2:	9b06      	ldr	r3, [sp, #24]
 8005ac4:	2b09      	cmp	r3, #9
 8005ac6:	f200 8089 	bhi.w	8005bdc <_dtoa_r+0x2f4>
 8005aca:	2b05      	cmp	r3, #5
 8005acc:	bfc4      	itt	gt
 8005ace:	3b04      	subgt	r3, #4
 8005ad0:	9306      	strgt	r3, [sp, #24]
 8005ad2:	9b06      	ldr	r3, [sp, #24]
 8005ad4:	f1a3 0302 	sub.w	r3, r3, #2
 8005ad8:	bfcc      	ite	gt
 8005ada:	2500      	movgt	r5, #0
 8005adc:	2501      	movle	r5, #1
 8005ade:	2b03      	cmp	r3, #3
 8005ae0:	f200 8087 	bhi.w	8005bf2 <_dtoa_r+0x30a>
 8005ae4:	e8df f003 	tbb	[pc, r3]
 8005ae8:	59383a2d 	.word	0x59383a2d
 8005aec:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005af0:	441d      	add	r5, r3
 8005af2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005af6:	2b20      	cmp	r3, #32
 8005af8:	bfc1      	itttt	gt
 8005afa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005afe:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005b02:	fa0b f303 	lslgt.w	r3, fp, r3
 8005b06:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005b0a:	bfda      	itte	le
 8005b0c:	f1c3 0320 	rsble	r3, r3, #32
 8005b10:	fa06 f003 	lslle.w	r0, r6, r3
 8005b14:	4318      	orrgt	r0, r3
 8005b16:	f7fa fcfd 	bl	8000514 <__aeabi_ui2d>
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	4606      	mov	r6, r0
 8005b1e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005b22:	3d01      	subs	r5, #1
 8005b24:	930e      	str	r3, [sp, #56]	; 0x38
 8005b26:	e76a      	b.n	80059fe <_dtoa_r+0x116>
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e7b2      	b.n	8005a92 <_dtoa_r+0x1aa>
 8005b2c:	900b      	str	r0, [sp, #44]	; 0x2c
 8005b2e:	e7b1      	b.n	8005a94 <_dtoa_r+0x1ac>
 8005b30:	9b04      	ldr	r3, [sp, #16]
 8005b32:	9a00      	ldr	r2, [sp, #0]
 8005b34:	1a9b      	subs	r3, r3, r2
 8005b36:	9304      	str	r3, [sp, #16]
 8005b38:	4253      	negs	r3, r2
 8005b3a:	9307      	str	r3, [sp, #28]
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	930a      	str	r3, [sp, #40]	; 0x28
 8005b40:	e7bf      	b.n	8005ac2 <_dtoa_r+0x1da>
 8005b42:	2300      	movs	r3, #0
 8005b44:	9308      	str	r3, [sp, #32]
 8005b46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	dc55      	bgt.n	8005bf8 <_dtoa_r+0x310>
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005b52:	461a      	mov	r2, r3
 8005b54:	9209      	str	r2, [sp, #36]	; 0x24
 8005b56:	e00c      	b.n	8005b72 <_dtoa_r+0x28a>
 8005b58:	2301      	movs	r3, #1
 8005b5a:	e7f3      	b.n	8005b44 <_dtoa_r+0x25c>
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b60:	9308      	str	r3, [sp, #32]
 8005b62:	9b00      	ldr	r3, [sp, #0]
 8005b64:	4413      	add	r3, r2
 8005b66:	9302      	str	r3, [sp, #8]
 8005b68:	3301      	adds	r3, #1
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	9303      	str	r3, [sp, #12]
 8005b6e:	bfb8      	it	lt
 8005b70:	2301      	movlt	r3, #1
 8005b72:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005b74:	2200      	movs	r2, #0
 8005b76:	6042      	str	r2, [r0, #4]
 8005b78:	2204      	movs	r2, #4
 8005b7a:	f102 0614 	add.w	r6, r2, #20
 8005b7e:	429e      	cmp	r6, r3
 8005b80:	6841      	ldr	r1, [r0, #4]
 8005b82:	d93d      	bls.n	8005c00 <_dtoa_r+0x318>
 8005b84:	4620      	mov	r0, r4
 8005b86:	f000 fcb7 	bl	80064f8 <_Balloc>
 8005b8a:	9001      	str	r0, [sp, #4]
 8005b8c:	2800      	cmp	r0, #0
 8005b8e:	d13b      	bne.n	8005c08 <_dtoa_r+0x320>
 8005b90:	4b11      	ldr	r3, [pc, #68]	; (8005bd8 <_dtoa_r+0x2f0>)
 8005b92:	4602      	mov	r2, r0
 8005b94:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005b98:	e6c0      	b.n	800591c <_dtoa_r+0x34>
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e7df      	b.n	8005b5e <_dtoa_r+0x276>
 8005b9e:	bf00      	nop
 8005ba0:	636f4361 	.word	0x636f4361
 8005ba4:	3fd287a7 	.word	0x3fd287a7
 8005ba8:	8b60c8b3 	.word	0x8b60c8b3
 8005bac:	3fc68a28 	.word	0x3fc68a28
 8005bb0:	509f79fb 	.word	0x509f79fb
 8005bb4:	3fd34413 	.word	0x3fd34413
 8005bb8:	08009555 	.word	0x08009555
 8005bbc:	0800956c 	.word	0x0800956c
 8005bc0:	7ff00000 	.word	0x7ff00000
 8005bc4:	08009551 	.word	0x08009551
 8005bc8:	08009548 	.word	0x08009548
 8005bcc:	08009525 	.word	0x08009525
 8005bd0:	3ff80000 	.word	0x3ff80000
 8005bd4:	08009660 	.word	0x08009660
 8005bd8:	080095c7 	.word	0x080095c7
 8005bdc:	2501      	movs	r5, #1
 8005bde:	2300      	movs	r3, #0
 8005be0:	9306      	str	r3, [sp, #24]
 8005be2:	9508      	str	r5, [sp, #32]
 8005be4:	f04f 33ff 	mov.w	r3, #4294967295
 8005be8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005bec:	2200      	movs	r2, #0
 8005bee:	2312      	movs	r3, #18
 8005bf0:	e7b0      	b.n	8005b54 <_dtoa_r+0x26c>
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	9308      	str	r3, [sp, #32]
 8005bf6:	e7f5      	b.n	8005be4 <_dtoa_r+0x2fc>
 8005bf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bfa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005bfe:	e7b8      	b.n	8005b72 <_dtoa_r+0x28a>
 8005c00:	3101      	adds	r1, #1
 8005c02:	6041      	str	r1, [r0, #4]
 8005c04:	0052      	lsls	r2, r2, #1
 8005c06:	e7b8      	b.n	8005b7a <_dtoa_r+0x292>
 8005c08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c0a:	9a01      	ldr	r2, [sp, #4]
 8005c0c:	601a      	str	r2, [r3, #0]
 8005c0e:	9b03      	ldr	r3, [sp, #12]
 8005c10:	2b0e      	cmp	r3, #14
 8005c12:	f200 809d 	bhi.w	8005d50 <_dtoa_r+0x468>
 8005c16:	2d00      	cmp	r5, #0
 8005c18:	f000 809a 	beq.w	8005d50 <_dtoa_r+0x468>
 8005c1c:	9b00      	ldr	r3, [sp, #0]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	dd32      	ble.n	8005c88 <_dtoa_r+0x3a0>
 8005c22:	4ab7      	ldr	r2, [pc, #732]	; (8005f00 <_dtoa_r+0x618>)
 8005c24:	f003 030f 	and.w	r3, r3, #15
 8005c28:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005c2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c30:	9b00      	ldr	r3, [sp, #0]
 8005c32:	05d8      	lsls	r0, r3, #23
 8005c34:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005c38:	d516      	bpl.n	8005c68 <_dtoa_r+0x380>
 8005c3a:	4bb2      	ldr	r3, [pc, #712]	; (8005f04 <_dtoa_r+0x61c>)
 8005c3c:	ec51 0b19 	vmov	r0, r1, d9
 8005c40:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005c44:	f7fa fe0a 	bl	800085c <__aeabi_ddiv>
 8005c48:	f007 070f 	and.w	r7, r7, #15
 8005c4c:	4682      	mov	sl, r0
 8005c4e:	468b      	mov	fp, r1
 8005c50:	2503      	movs	r5, #3
 8005c52:	4eac      	ldr	r6, [pc, #688]	; (8005f04 <_dtoa_r+0x61c>)
 8005c54:	b957      	cbnz	r7, 8005c6c <_dtoa_r+0x384>
 8005c56:	4642      	mov	r2, r8
 8005c58:	464b      	mov	r3, r9
 8005c5a:	4650      	mov	r0, sl
 8005c5c:	4659      	mov	r1, fp
 8005c5e:	f7fa fdfd 	bl	800085c <__aeabi_ddiv>
 8005c62:	4682      	mov	sl, r0
 8005c64:	468b      	mov	fp, r1
 8005c66:	e028      	b.n	8005cba <_dtoa_r+0x3d2>
 8005c68:	2502      	movs	r5, #2
 8005c6a:	e7f2      	b.n	8005c52 <_dtoa_r+0x36a>
 8005c6c:	07f9      	lsls	r1, r7, #31
 8005c6e:	d508      	bpl.n	8005c82 <_dtoa_r+0x39a>
 8005c70:	4640      	mov	r0, r8
 8005c72:	4649      	mov	r1, r9
 8005c74:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005c78:	f7fa fcc6 	bl	8000608 <__aeabi_dmul>
 8005c7c:	3501      	adds	r5, #1
 8005c7e:	4680      	mov	r8, r0
 8005c80:	4689      	mov	r9, r1
 8005c82:	107f      	asrs	r7, r7, #1
 8005c84:	3608      	adds	r6, #8
 8005c86:	e7e5      	b.n	8005c54 <_dtoa_r+0x36c>
 8005c88:	f000 809b 	beq.w	8005dc2 <_dtoa_r+0x4da>
 8005c8c:	9b00      	ldr	r3, [sp, #0]
 8005c8e:	4f9d      	ldr	r7, [pc, #628]	; (8005f04 <_dtoa_r+0x61c>)
 8005c90:	425e      	negs	r6, r3
 8005c92:	4b9b      	ldr	r3, [pc, #620]	; (8005f00 <_dtoa_r+0x618>)
 8005c94:	f006 020f 	and.w	r2, r6, #15
 8005c98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca0:	ec51 0b19 	vmov	r0, r1, d9
 8005ca4:	f7fa fcb0 	bl	8000608 <__aeabi_dmul>
 8005ca8:	1136      	asrs	r6, r6, #4
 8005caa:	4682      	mov	sl, r0
 8005cac:	468b      	mov	fp, r1
 8005cae:	2300      	movs	r3, #0
 8005cb0:	2502      	movs	r5, #2
 8005cb2:	2e00      	cmp	r6, #0
 8005cb4:	d17a      	bne.n	8005dac <_dtoa_r+0x4c4>
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d1d3      	bne.n	8005c62 <_dtoa_r+0x37a>
 8005cba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	f000 8082 	beq.w	8005dc6 <_dtoa_r+0x4de>
 8005cc2:	4b91      	ldr	r3, [pc, #580]	; (8005f08 <_dtoa_r+0x620>)
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	4650      	mov	r0, sl
 8005cc8:	4659      	mov	r1, fp
 8005cca:	f7fa ff0f 	bl	8000aec <__aeabi_dcmplt>
 8005cce:	2800      	cmp	r0, #0
 8005cd0:	d079      	beq.n	8005dc6 <_dtoa_r+0x4de>
 8005cd2:	9b03      	ldr	r3, [sp, #12]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d076      	beq.n	8005dc6 <_dtoa_r+0x4de>
 8005cd8:	9b02      	ldr	r3, [sp, #8]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	dd36      	ble.n	8005d4c <_dtoa_r+0x464>
 8005cde:	9b00      	ldr	r3, [sp, #0]
 8005ce0:	4650      	mov	r0, sl
 8005ce2:	4659      	mov	r1, fp
 8005ce4:	1e5f      	subs	r7, r3, #1
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	4b88      	ldr	r3, [pc, #544]	; (8005f0c <_dtoa_r+0x624>)
 8005cea:	f7fa fc8d 	bl	8000608 <__aeabi_dmul>
 8005cee:	9e02      	ldr	r6, [sp, #8]
 8005cf0:	4682      	mov	sl, r0
 8005cf2:	468b      	mov	fp, r1
 8005cf4:	3501      	adds	r5, #1
 8005cf6:	4628      	mov	r0, r5
 8005cf8:	f7fa fc1c 	bl	8000534 <__aeabi_i2d>
 8005cfc:	4652      	mov	r2, sl
 8005cfe:	465b      	mov	r3, fp
 8005d00:	f7fa fc82 	bl	8000608 <__aeabi_dmul>
 8005d04:	4b82      	ldr	r3, [pc, #520]	; (8005f10 <_dtoa_r+0x628>)
 8005d06:	2200      	movs	r2, #0
 8005d08:	f7fa fac8 	bl	800029c <__adddf3>
 8005d0c:	46d0      	mov	r8, sl
 8005d0e:	46d9      	mov	r9, fp
 8005d10:	4682      	mov	sl, r0
 8005d12:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005d16:	2e00      	cmp	r6, #0
 8005d18:	d158      	bne.n	8005dcc <_dtoa_r+0x4e4>
 8005d1a:	4b7e      	ldr	r3, [pc, #504]	; (8005f14 <_dtoa_r+0x62c>)
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	4640      	mov	r0, r8
 8005d20:	4649      	mov	r1, r9
 8005d22:	f7fa fab9 	bl	8000298 <__aeabi_dsub>
 8005d26:	4652      	mov	r2, sl
 8005d28:	465b      	mov	r3, fp
 8005d2a:	4680      	mov	r8, r0
 8005d2c:	4689      	mov	r9, r1
 8005d2e:	f7fa fefb 	bl	8000b28 <__aeabi_dcmpgt>
 8005d32:	2800      	cmp	r0, #0
 8005d34:	f040 8295 	bne.w	8006262 <_dtoa_r+0x97a>
 8005d38:	4652      	mov	r2, sl
 8005d3a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005d3e:	4640      	mov	r0, r8
 8005d40:	4649      	mov	r1, r9
 8005d42:	f7fa fed3 	bl	8000aec <__aeabi_dcmplt>
 8005d46:	2800      	cmp	r0, #0
 8005d48:	f040 8289 	bne.w	800625e <_dtoa_r+0x976>
 8005d4c:	ec5b ab19 	vmov	sl, fp, d9
 8005d50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	f2c0 8148 	blt.w	8005fe8 <_dtoa_r+0x700>
 8005d58:	9a00      	ldr	r2, [sp, #0]
 8005d5a:	2a0e      	cmp	r2, #14
 8005d5c:	f300 8144 	bgt.w	8005fe8 <_dtoa_r+0x700>
 8005d60:	4b67      	ldr	r3, [pc, #412]	; (8005f00 <_dtoa_r+0x618>)
 8005d62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d66:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005d6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	f280 80d5 	bge.w	8005f1c <_dtoa_r+0x634>
 8005d72:	9b03      	ldr	r3, [sp, #12]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	f300 80d1 	bgt.w	8005f1c <_dtoa_r+0x634>
 8005d7a:	f040 826f 	bne.w	800625c <_dtoa_r+0x974>
 8005d7e:	4b65      	ldr	r3, [pc, #404]	; (8005f14 <_dtoa_r+0x62c>)
 8005d80:	2200      	movs	r2, #0
 8005d82:	4640      	mov	r0, r8
 8005d84:	4649      	mov	r1, r9
 8005d86:	f7fa fc3f 	bl	8000608 <__aeabi_dmul>
 8005d8a:	4652      	mov	r2, sl
 8005d8c:	465b      	mov	r3, fp
 8005d8e:	f7fa fec1 	bl	8000b14 <__aeabi_dcmpge>
 8005d92:	9e03      	ldr	r6, [sp, #12]
 8005d94:	4637      	mov	r7, r6
 8005d96:	2800      	cmp	r0, #0
 8005d98:	f040 8245 	bne.w	8006226 <_dtoa_r+0x93e>
 8005d9c:	9d01      	ldr	r5, [sp, #4]
 8005d9e:	2331      	movs	r3, #49	; 0x31
 8005da0:	f805 3b01 	strb.w	r3, [r5], #1
 8005da4:	9b00      	ldr	r3, [sp, #0]
 8005da6:	3301      	adds	r3, #1
 8005da8:	9300      	str	r3, [sp, #0]
 8005daa:	e240      	b.n	800622e <_dtoa_r+0x946>
 8005dac:	07f2      	lsls	r2, r6, #31
 8005dae:	d505      	bpl.n	8005dbc <_dtoa_r+0x4d4>
 8005db0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005db4:	f7fa fc28 	bl	8000608 <__aeabi_dmul>
 8005db8:	3501      	adds	r5, #1
 8005dba:	2301      	movs	r3, #1
 8005dbc:	1076      	asrs	r6, r6, #1
 8005dbe:	3708      	adds	r7, #8
 8005dc0:	e777      	b.n	8005cb2 <_dtoa_r+0x3ca>
 8005dc2:	2502      	movs	r5, #2
 8005dc4:	e779      	b.n	8005cba <_dtoa_r+0x3d2>
 8005dc6:	9f00      	ldr	r7, [sp, #0]
 8005dc8:	9e03      	ldr	r6, [sp, #12]
 8005dca:	e794      	b.n	8005cf6 <_dtoa_r+0x40e>
 8005dcc:	9901      	ldr	r1, [sp, #4]
 8005dce:	4b4c      	ldr	r3, [pc, #304]	; (8005f00 <_dtoa_r+0x618>)
 8005dd0:	4431      	add	r1, r6
 8005dd2:	910d      	str	r1, [sp, #52]	; 0x34
 8005dd4:	9908      	ldr	r1, [sp, #32]
 8005dd6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005dda:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005dde:	2900      	cmp	r1, #0
 8005de0:	d043      	beq.n	8005e6a <_dtoa_r+0x582>
 8005de2:	494d      	ldr	r1, [pc, #308]	; (8005f18 <_dtoa_r+0x630>)
 8005de4:	2000      	movs	r0, #0
 8005de6:	f7fa fd39 	bl	800085c <__aeabi_ddiv>
 8005dea:	4652      	mov	r2, sl
 8005dec:	465b      	mov	r3, fp
 8005dee:	f7fa fa53 	bl	8000298 <__aeabi_dsub>
 8005df2:	9d01      	ldr	r5, [sp, #4]
 8005df4:	4682      	mov	sl, r0
 8005df6:	468b      	mov	fp, r1
 8005df8:	4649      	mov	r1, r9
 8005dfa:	4640      	mov	r0, r8
 8005dfc:	f7fa feb4 	bl	8000b68 <__aeabi_d2iz>
 8005e00:	4606      	mov	r6, r0
 8005e02:	f7fa fb97 	bl	8000534 <__aeabi_i2d>
 8005e06:	4602      	mov	r2, r0
 8005e08:	460b      	mov	r3, r1
 8005e0a:	4640      	mov	r0, r8
 8005e0c:	4649      	mov	r1, r9
 8005e0e:	f7fa fa43 	bl	8000298 <__aeabi_dsub>
 8005e12:	3630      	adds	r6, #48	; 0x30
 8005e14:	f805 6b01 	strb.w	r6, [r5], #1
 8005e18:	4652      	mov	r2, sl
 8005e1a:	465b      	mov	r3, fp
 8005e1c:	4680      	mov	r8, r0
 8005e1e:	4689      	mov	r9, r1
 8005e20:	f7fa fe64 	bl	8000aec <__aeabi_dcmplt>
 8005e24:	2800      	cmp	r0, #0
 8005e26:	d163      	bne.n	8005ef0 <_dtoa_r+0x608>
 8005e28:	4642      	mov	r2, r8
 8005e2a:	464b      	mov	r3, r9
 8005e2c:	4936      	ldr	r1, [pc, #216]	; (8005f08 <_dtoa_r+0x620>)
 8005e2e:	2000      	movs	r0, #0
 8005e30:	f7fa fa32 	bl	8000298 <__aeabi_dsub>
 8005e34:	4652      	mov	r2, sl
 8005e36:	465b      	mov	r3, fp
 8005e38:	f7fa fe58 	bl	8000aec <__aeabi_dcmplt>
 8005e3c:	2800      	cmp	r0, #0
 8005e3e:	f040 80b5 	bne.w	8005fac <_dtoa_r+0x6c4>
 8005e42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e44:	429d      	cmp	r5, r3
 8005e46:	d081      	beq.n	8005d4c <_dtoa_r+0x464>
 8005e48:	4b30      	ldr	r3, [pc, #192]	; (8005f0c <_dtoa_r+0x624>)
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	4650      	mov	r0, sl
 8005e4e:	4659      	mov	r1, fp
 8005e50:	f7fa fbda 	bl	8000608 <__aeabi_dmul>
 8005e54:	4b2d      	ldr	r3, [pc, #180]	; (8005f0c <_dtoa_r+0x624>)
 8005e56:	4682      	mov	sl, r0
 8005e58:	468b      	mov	fp, r1
 8005e5a:	4640      	mov	r0, r8
 8005e5c:	4649      	mov	r1, r9
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f7fa fbd2 	bl	8000608 <__aeabi_dmul>
 8005e64:	4680      	mov	r8, r0
 8005e66:	4689      	mov	r9, r1
 8005e68:	e7c6      	b.n	8005df8 <_dtoa_r+0x510>
 8005e6a:	4650      	mov	r0, sl
 8005e6c:	4659      	mov	r1, fp
 8005e6e:	f7fa fbcb 	bl	8000608 <__aeabi_dmul>
 8005e72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e74:	9d01      	ldr	r5, [sp, #4]
 8005e76:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e78:	4682      	mov	sl, r0
 8005e7a:	468b      	mov	fp, r1
 8005e7c:	4649      	mov	r1, r9
 8005e7e:	4640      	mov	r0, r8
 8005e80:	f7fa fe72 	bl	8000b68 <__aeabi_d2iz>
 8005e84:	4606      	mov	r6, r0
 8005e86:	f7fa fb55 	bl	8000534 <__aeabi_i2d>
 8005e8a:	3630      	adds	r6, #48	; 0x30
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	460b      	mov	r3, r1
 8005e90:	4640      	mov	r0, r8
 8005e92:	4649      	mov	r1, r9
 8005e94:	f7fa fa00 	bl	8000298 <__aeabi_dsub>
 8005e98:	f805 6b01 	strb.w	r6, [r5], #1
 8005e9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e9e:	429d      	cmp	r5, r3
 8005ea0:	4680      	mov	r8, r0
 8005ea2:	4689      	mov	r9, r1
 8005ea4:	f04f 0200 	mov.w	r2, #0
 8005ea8:	d124      	bne.n	8005ef4 <_dtoa_r+0x60c>
 8005eaa:	4b1b      	ldr	r3, [pc, #108]	; (8005f18 <_dtoa_r+0x630>)
 8005eac:	4650      	mov	r0, sl
 8005eae:	4659      	mov	r1, fp
 8005eb0:	f7fa f9f4 	bl	800029c <__adddf3>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	460b      	mov	r3, r1
 8005eb8:	4640      	mov	r0, r8
 8005eba:	4649      	mov	r1, r9
 8005ebc:	f7fa fe34 	bl	8000b28 <__aeabi_dcmpgt>
 8005ec0:	2800      	cmp	r0, #0
 8005ec2:	d173      	bne.n	8005fac <_dtoa_r+0x6c4>
 8005ec4:	4652      	mov	r2, sl
 8005ec6:	465b      	mov	r3, fp
 8005ec8:	4913      	ldr	r1, [pc, #76]	; (8005f18 <_dtoa_r+0x630>)
 8005eca:	2000      	movs	r0, #0
 8005ecc:	f7fa f9e4 	bl	8000298 <__aeabi_dsub>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	4640      	mov	r0, r8
 8005ed6:	4649      	mov	r1, r9
 8005ed8:	f7fa fe08 	bl	8000aec <__aeabi_dcmplt>
 8005edc:	2800      	cmp	r0, #0
 8005ede:	f43f af35 	beq.w	8005d4c <_dtoa_r+0x464>
 8005ee2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005ee4:	1e6b      	subs	r3, r5, #1
 8005ee6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ee8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005eec:	2b30      	cmp	r3, #48	; 0x30
 8005eee:	d0f8      	beq.n	8005ee2 <_dtoa_r+0x5fa>
 8005ef0:	9700      	str	r7, [sp, #0]
 8005ef2:	e049      	b.n	8005f88 <_dtoa_r+0x6a0>
 8005ef4:	4b05      	ldr	r3, [pc, #20]	; (8005f0c <_dtoa_r+0x624>)
 8005ef6:	f7fa fb87 	bl	8000608 <__aeabi_dmul>
 8005efa:	4680      	mov	r8, r0
 8005efc:	4689      	mov	r9, r1
 8005efe:	e7bd      	b.n	8005e7c <_dtoa_r+0x594>
 8005f00:	08009660 	.word	0x08009660
 8005f04:	08009638 	.word	0x08009638
 8005f08:	3ff00000 	.word	0x3ff00000
 8005f0c:	40240000 	.word	0x40240000
 8005f10:	401c0000 	.word	0x401c0000
 8005f14:	40140000 	.word	0x40140000
 8005f18:	3fe00000 	.word	0x3fe00000
 8005f1c:	9d01      	ldr	r5, [sp, #4]
 8005f1e:	4656      	mov	r6, sl
 8005f20:	465f      	mov	r7, fp
 8005f22:	4642      	mov	r2, r8
 8005f24:	464b      	mov	r3, r9
 8005f26:	4630      	mov	r0, r6
 8005f28:	4639      	mov	r1, r7
 8005f2a:	f7fa fc97 	bl	800085c <__aeabi_ddiv>
 8005f2e:	f7fa fe1b 	bl	8000b68 <__aeabi_d2iz>
 8005f32:	4682      	mov	sl, r0
 8005f34:	f7fa fafe 	bl	8000534 <__aeabi_i2d>
 8005f38:	4642      	mov	r2, r8
 8005f3a:	464b      	mov	r3, r9
 8005f3c:	f7fa fb64 	bl	8000608 <__aeabi_dmul>
 8005f40:	4602      	mov	r2, r0
 8005f42:	460b      	mov	r3, r1
 8005f44:	4630      	mov	r0, r6
 8005f46:	4639      	mov	r1, r7
 8005f48:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005f4c:	f7fa f9a4 	bl	8000298 <__aeabi_dsub>
 8005f50:	f805 6b01 	strb.w	r6, [r5], #1
 8005f54:	9e01      	ldr	r6, [sp, #4]
 8005f56:	9f03      	ldr	r7, [sp, #12]
 8005f58:	1bae      	subs	r6, r5, r6
 8005f5a:	42b7      	cmp	r7, r6
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	460b      	mov	r3, r1
 8005f60:	d135      	bne.n	8005fce <_dtoa_r+0x6e6>
 8005f62:	f7fa f99b 	bl	800029c <__adddf3>
 8005f66:	4642      	mov	r2, r8
 8005f68:	464b      	mov	r3, r9
 8005f6a:	4606      	mov	r6, r0
 8005f6c:	460f      	mov	r7, r1
 8005f6e:	f7fa fddb 	bl	8000b28 <__aeabi_dcmpgt>
 8005f72:	b9d0      	cbnz	r0, 8005faa <_dtoa_r+0x6c2>
 8005f74:	4642      	mov	r2, r8
 8005f76:	464b      	mov	r3, r9
 8005f78:	4630      	mov	r0, r6
 8005f7a:	4639      	mov	r1, r7
 8005f7c:	f7fa fdac 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f80:	b110      	cbz	r0, 8005f88 <_dtoa_r+0x6a0>
 8005f82:	f01a 0f01 	tst.w	sl, #1
 8005f86:	d110      	bne.n	8005faa <_dtoa_r+0x6c2>
 8005f88:	4620      	mov	r0, r4
 8005f8a:	ee18 1a10 	vmov	r1, s16
 8005f8e:	f000 faf3 	bl	8006578 <_Bfree>
 8005f92:	2300      	movs	r3, #0
 8005f94:	9800      	ldr	r0, [sp, #0]
 8005f96:	702b      	strb	r3, [r5, #0]
 8005f98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	6018      	str	r0, [r3, #0]
 8005f9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	f43f acf1 	beq.w	8005988 <_dtoa_r+0xa0>
 8005fa6:	601d      	str	r5, [r3, #0]
 8005fa8:	e4ee      	b.n	8005988 <_dtoa_r+0xa0>
 8005faa:	9f00      	ldr	r7, [sp, #0]
 8005fac:	462b      	mov	r3, r5
 8005fae:	461d      	mov	r5, r3
 8005fb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005fb4:	2a39      	cmp	r2, #57	; 0x39
 8005fb6:	d106      	bne.n	8005fc6 <_dtoa_r+0x6de>
 8005fb8:	9a01      	ldr	r2, [sp, #4]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d1f7      	bne.n	8005fae <_dtoa_r+0x6c6>
 8005fbe:	9901      	ldr	r1, [sp, #4]
 8005fc0:	2230      	movs	r2, #48	; 0x30
 8005fc2:	3701      	adds	r7, #1
 8005fc4:	700a      	strb	r2, [r1, #0]
 8005fc6:	781a      	ldrb	r2, [r3, #0]
 8005fc8:	3201      	adds	r2, #1
 8005fca:	701a      	strb	r2, [r3, #0]
 8005fcc:	e790      	b.n	8005ef0 <_dtoa_r+0x608>
 8005fce:	4ba6      	ldr	r3, [pc, #664]	; (8006268 <_dtoa_r+0x980>)
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f7fa fb19 	bl	8000608 <__aeabi_dmul>
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	2300      	movs	r3, #0
 8005fda:	4606      	mov	r6, r0
 8005fdc:	460f      	mov	r7, r1
 8005fde:	f7fa fd7b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fe2:	2800      	cmp	r0, #0
 8005fe4:	d09d      	beq.n	8005f22 <_dtoa_r+0x63a>
 8005fe6:	e7cf      	b.n	8005f88 <_dtoa_r+0x6a0>
 8005fe8:	9a08      	ldr	r2, [sp, #32]
 8005fea:	2a00      	cmp	r2, #0
 8005fec:	f000 80d7 	beq.w	800619e <_dtoa_r+0x8b6>
 8005ff0:	9a06      	ldr	r2, [sp, #24]
 8005ff2:	2a01      	cmp	r2, #1
 8005ff4:	f300 80ba 	bgt.w	800616c <_dtoa_r+0x884>
 8005ff8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005ffa:	2a00      	cmp	r2, #0
 8005ffc:	f000 80b2 	beq.w	8006164 <_dtoa_r+0x87c>
 8006000:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006004:	9e07      	ldr	r6, [sp, #28]
 8006006:	9d04      	ldr	r5, [sp, #16]
 8006008:	9a04      	ldr	r2, [sp, #16]
 800600a:	441a      	add	r2, r3
 800600c:	9204      	str	r2, [sp, #16]
 800600e:	9a05      	ldr	r2, [sp, #20]
 8006010:	2101      	movs	r1, #1
 8006012:	441a      	add	r2, r3
 8006014:	4620      	mov	r0, r4
 8006016:	9205      	str	r2, [sp, #20]
 8006018:	f000 fb66 	bl	80066e8 <__i2b>
 800601c:	4607      	mov	r7, r0
 800601e:	2d00      	cmp	r5, #0
 8006020:	dd0c      	ble.n	800603c <_dtoa_r+0x754>
 8006022:	9b05      	ldr	r3, [sp, #20]
 8006024:	2b00      	cmp	r3, #0
 8006026:	dd09      	ble.n	800603c <_dtoa_r+0x754>
 8006028:	42ab      	cmp	r3, r5
 800602a:	9a04      	ldr	r2, [sp, #16]
 800602c:	bfa8      	it	ge
 800602e:	462b      	movge	r3, r5
 8006030:	1ad2      	subs	r2, r2, r3
 8006032:	9204      	str	r2, [sp, #16]
 8006034:	9a05      	ldr	r2, [sp, #20]
 8006036:	1aed      	subs	r5, r5, r3
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	9305      	str	r3, [sp, #20]
 800603c:	9b07      	ldr	r3, [sp, #28]
 800603e:	b31b      	cbz	r3, 8006088 <_dtoa_r+0x7a0>
 8006040:	9b08      	ldr	r3, [sp, #32]
 8006042:	2b00      	cmp	r3, #0
 8006044:	f000 80af 	beq.w	80061a6 <_dtoa_r+0x8be>
 8006048:	2e00      	cmp	r6, #0
 800604a:	dd13      	ble.n	8006074 <_dtoa_r+0x78c>
 800604c:	4639      	mov	r1, r7
 800604e:	4632      	mov	r2, r6
 8006050:	4620      	mov	r0, r4
 8006052:	f000 fc09 	bl	8006868 <__pow5mult>
 8006056:	ee18 2a10 	vmov	r2, s16
 800605a:	4601      	mov	r1, r0
 800605c:	4607      	mov	r7, r0
 800605e:	4620      	mov	r0, r4
 8006060:	f000 fb58 	bl	8006714 <__multiply>
 8006064:	ee18 1a10 	vmov	r1, s16
 8006068:	4680      	mov	r8, r0
 800606a:	4620      	mov	r0, r4
 800606c:	f000 fa84 	bl	8006578 <_Bfree>
 8006070:	ee08 8a10 	vmov	s16, r8
 8006074:	9b07      	ldr	r3, [sp, #28]
 8006076:	1b9a      	subs	r2, r3, r6
 8006078:	d006      	beq.n	8006088 <_dtoa_r+0x7a0>
 800607a:	ee18 1a10 	vmov	r1, s16
 800607e:	4620      	mov	r0, r4
 8006080:	f000 fbf2 	bl	8006868 <__pow5mult>
 8006084:	ee08 0a10 	vmov	s16, r0
 8006088:	2101      	movs	r1, #1
 800608a:	4620      	mov	r0, r4
 800608c:	f000 fb2c 	bl	80066e8 <__i2b>
 8006090:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006092:	2b00      	cmp	r3, #0
 8006094:	4606      	mov	r6, r0
 8006096:	f340 8088 	ble.w	80061aa <_dtoa_r+0x8c2>
 800609a:	461a      	mov	r2, r3
 800609c:	4601      	mov	r1, r0
 800609e:	4620      	mov	r0, r4
 80060a0:	f000 fbe2 	bl	8006868 <__pow5mult>
 80060a4:	9b06      	ldr	r3, [sp, #24]
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	4606      	mov	r6, r0
 80060aa:	f340 8081 	ble.w	80061b0 <_dtoa_r+0x8c8>
 80060ae:	f04f 0800 	mov.w	r8, #0
 80060b2:	6933      	ldr	r3, [r6, #16]
 80060b4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80060b8:	6918      	ldr	r0, [r3, #16]
 80060ba:	f000 fac5 	bl	8006648 <__hi0bits>
 80060be:	f1c0 0020 	rsb	r0, r0, #32
 80060c2:	9b05      	ldr	r3, [sp, #20]
 80060c4:	4418      	add	r0, r3
 80060c6:	f010 001f 	ands.w	r0, r0, #31
 80060ca:	f000 8092 	beq.w	80061f2 <_dtoa_r+0x90a>
 80060ce:	f1c0 0320 	rsb	r3, r0, #32
 80060d2:	2b04      	cmp	r3, #4
 80060d4:	f340 808a 	ble.w	80061ec <_dtoa_r+0x904>
 80060d8:	f1c0 001c 	rsb	r0, r0, #28
 80060dc:	9b04      	ldr	r3, [sp, #16]
 80060de:	4403      	add	r3, r0
 80060e0:	9304      	str	r3, [sp, #16]
 80060e2:	9b05      	ldr	r3, [sp, #20]
 80060e4:	4403      	add	r3, r0
 80060e6:	4405      	add	r5, r0
 80060e8:	9305      	str	r3, [sp, #20]
 80060ea:	9b04      	ldr	r3, [sp, #16]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	dd07      	ble.n	8006100 <_dtoa_r+0x818>
 80060f0:	ee18 1a10 	vmov	r1, s16
 80060f4:	461a      	mov	r2, r3
 80060f6:	4620      	mov	r0, r4
 80060f8:	f000 fc10 	bl	800691c <__lshift>
 80060fc:	ee08 0a10 	vmov	s16, r0
 8006100:	9b05      	ldr	r3, [sp, #20]
 8006102:	2b00      	cmp	r3, #0
 8006104:	dd05      	ble.n	8006112 <_dtoa_r+0x82a>
 8006106:	4631      	mov	r1, r6
 8006108:	461a      	mov	r2, r3
 800610a:	4620      	mov	r0, r4
 800610c:	f000 fc06 	bl	800691c <__lshift>
 8006110:	4606      	mov	r6, r0
 8006112:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006114:	2b00      	cmp	r3, #0
 8006116:	d06e      	beq.n	80061f6 <_dtoa_r+0x90e>
 8006118:	ee18 0a10 	vmov	r0, s16
 800611c:	4631      	mov	r1, r6
 800611e:	f000 fc6d 	bl	80069fc <__mcmp>
 8006122:	2800      	cmp	r0, #0
 8006124:	da67      	bge.n	80061f6 <_dtoa_r+0x90e>
 8006126:	9b00      	ldr	r3, [sp, #0]
 8006128:	3b01      	subs	r3, #1
 800612a:	ee18 1a10 	vmov	r1, s16
 800612e:	9300      	str	r3, [sp, #0]
 8006130:	220a      	movs	r2, #10
 8006132:	2300      	movs	r3, #0
 8006134:	4620      	mov	r0, r4
 8006136:	f000 fa41 	bl	80065bc <__multadd>
 800613a:	9b08      	ldr	r3, [sp, #32]
 800613c:	ee08 0a10 	vmov	s16, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	f000 81b1 	beq.w	80064a8 <_dtoa_r+0xbc0>
 8006146:	2300      	movs	r3, #0
 8006148:	4639      	mov	r1, r7
 800614a:	220a      	movs	r2, #10
 800614c:	4620      	mov	r0, r4
 800614e:	f000 fa35 	bl	80065bc <__multadd>
 8006152:	9b02      	ldr	r3, [sp, #8]
 8006154:	2b00      	cmp	r3, #0
 8006156:	4607      	mov	r7, r0
 8006158:	f300 808e 	bgt.w	8006278 <_dtoa_r+0x990>
 800615c:	9b06      	ldr	r3, [sp, #24]
 800615e:	2b02      	cmp	r3, #2
 8006160:	dc51      	bgt.n	8006206 <_dtoa_r+0x91e>
 8006162:	e089      	b.n	8006278 <_dtoa_r+0x990>
 8006164:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006166:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800616a:	e74b      	b.n	8006004 <_dtoa_r+0x71c>
 800616c:	9b03      	ldr	r3, [sp, #12]
 800616e:	1e5e      	subs	r6, r3, #1
 8006170:	9b07      	ldr	r3, [sp, #28]
 8006172:	42b3      	cmp	r3, r6
 8006174:	bfbf      	itttt	lt
 8006176:	9b07      	ldrlt	r3, [sp, #28]
 8006178:	9607      	strlt	r6, [sp, #28]
 800617a:	1af2      	sublt	r2, r6, r3
 800617c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800617e:	bfb6      	itet	lt
 8006180:	189b      	addlt	r3, r3, r2
 8006182:	1b9e      	subge	r6, r3, r6
 8006184:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006186:	9b03      	ldr	r3, [sp, #12]
 8006188:	bfb8      	it	lt
 800618a:	2600      	movlt	r6, #0
 800618c:	2b00      	cmp	r3, #0
 800618e:	bfb7      	itett	lt
 8006190:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006194:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006198:	1a9d      	sublt	r5, r3, r2
 800619a:	2300      	movlt	r3, #0
 800619c:	e734      	b.n	8006008 <_dtoa_r+0x720>
 800619e:	9e07      	ldr	r6, [sp, #28]
 80061a0:	9d04      	ldr	r5, [sp, #16]
 80061a2:	9f08      	ldr	r7, [sp, #32]
 80061a4:	e73b      	b.n	800601e <_dtoa_r+0x736>
 80061a6:	9a07      	ldr	r2, [sp, #28]
 80061a8:	e767      	b.n	800607a <_dtoa_r+0x792>
 80061aa:	9b06      	ldr	r3, [sp, #24]
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	dc18      	bgt.n	80061e2 <_dtoa_r+0x8fa>
 80061b0:	f1ba 0f00 	cmp.w	sl, #0
 80061b4:	d115      	bne.n	80061e2 <_dtoa_r+0x8fa>
 80061b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80061ba:	b993      	cbnz	r3, 80061e2 <_dtoa_r+0x8fa>
 80061bc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80061c0:	0d1b      	lsrs	r3, r3, #20
 80061c2:	051b      	lsls	r3, r3, #20
 80061c4:	b183      	cbz	r3, 80061e8 <_dtoa_r+0x900>
 80061c6:	9b04      	ldr	r3, [sp, #16]
 80061c8:	3301      	adds	r3, #1
 80061ca:	9304      	str	r3, [sp, #16]
 80061cc:	9b05      	ldr	r3, [sp, #20]
 80061ce:	3301      	adds	r3, #1
 80061d0:	9305      	str	r3, [sp, #20]
 80061d2:	f04f 0801 	mov.w	r8, #1
 80061d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061d8:	2b00      	cmp	r3, #0
 80061da:	f47f af6a 	bne.w	80060b2 <_dtoa_r+0x7ca>
 80061de:	2001      	movs	r0, #1
 80061e0:	e76f      	b.n	80060c2 <_dtoa_r+0x7da>
 80061e2:	f04f 0800 	mov.w	r8, #0
 80061e6:	e7f6      	b.n	80061d6 <_dtoa_r+0x8ee>
 80061e8:	4698      	mov	r8, r3
 80061ea:	e7f4      	b.n	80061d6 <_dtoa_r+0x8ee>
 80061ec:	f43f af7d 	beq.w	80060ea <_dtoa_r+0x802>
 80061f0:	4618      	mov	r0, r3
 80061f2:	301c      	adds	r0, #28
 80061f4:	e772      	b.n	80060dc <_dtoa_r+0x7f4>
 80061f6:	9b03      	ldr	r3, [sp, #12]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	dc37      	bgt.n	800626c <_dtoa_r+0x984>
 80061fc:	9b06      	ldr	r3, [sp, #24]
 80061fe:	2b02      	cmp	r3, #2
 8006200:	dd34      	ble.n	800626c <_dtoa_r+0x984>
 8006202:	9b03      	ldr	r3, [sp, #12]
 8006204:	9302      	str	r3, [sp, #8]
 8006206:	9b02      	ldr	r3, [sp, #8]
 8006208:	b96b      	cbnz	r3, 8006226 <_dtoa_r+0x93e>
 800620a:	4631      	mov	r1, r6
 800620c:	2205      	movs	r2, #5
 800620e:	4620      	mov	r0, r4
 8006210:	f000 f9d4 	bl	80065bc <__multadd>
 8006214:	4601      	mov	r1, r0
 8006216:	4606      	mov	r6, r0
 8006218:	ee18 0a10 	vmov	r0, s16
 800621c:	f000 fbee 	bl	80069fc <__mcmp>
 8006220:	2800      	cmp	r0, #0
 8006222:	f73f adbb 	bgt.w	8005d9c <_dtoa_r+0x4b4>
 8006226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006228:	9d01      	ldr	r5, [sp, #4]
 800622a:	43db      	mvns	r3, r3
 800622c:	9300      	str	r3, [sp, #0]
 800622e:	f04f 0800 	mov.w	r8, #0
 8006232:	4631      	mov	r1, r6
 8006234:	4620      	mov	r0, r4
 8006236:	f000 f99f 	bl	8006578 <_Bfree>
 800623a:	2f00      	cmp	r7, #0
 800623c:	f43f aea4 	beq.w	8005f88 <_dtoa_r+0x6a0>
 8006240:	f1b8 0f00 	cmp.w	r8, #0
 8006244:	d005      	beq.n	8006252 <_dtoa_r+0x96a>
 8006246:	45b8      	cmp	r8, r7
 8006248:	d003      	beq.n	8006252 <_dtoa_r+0x96a>
 800624a:	4641      	mov	r1, r8
 800624c:	4620      	mov	r0, r4
 800624e:	f000 f993 	bl	8006578 <_Bfree>
 8006252:	4639      	mov	r1, r7
 8006254:	4620      	mov	r0, r4
 8006256:	f000 f98f 	bl	8006578 <_Bfree>
 800625a:	e695      	b.n	8005f88 <_dtoa_r+0x6a0>
 800625c:	2600      	movs	r6, #0
 800625e:	4637      	mov	r7, r6
 8006260:	e7e1      	b.n	8006226 <_dtoa_r+0x93e>
 8006262:	9700      	str	r7, [sp, #0]
 8006264:	4637      	mov	r7, r6
 8006266:	e599      	b.n	8005d9c <_dtoa_r+0x4b4>
 8006268:	40240000 	.word	0x40240000
 800626c:	9b08      	ldr	r3, [sp, #32]
 800626e:	2b00      	cmp	r3, #0
 8006270:	f000 80ca 	beq.w	8006408 <_dtoa_r+0xb20>
 8006274:	9b03      	ldr	r3, [sp, #12]
 8006276:	9302      	str	r3, [sp, #8]
 8006278:	2d00      	cmp	r5, #0
 800627a:	dd05      	ble.n	8006288 <_dtoa_r+0x9a0>
 800627c:	4639      	mov	r1, r7
 800627e:	462a      	mov	r2, r5
 8006280:	4620      	mov	r0, r4
 8006282:	f000 fb4b 	bl	800691c <__lshift>
 8006286:	4607      	mov	r7, r0
 8006288:	f1b8 0f00 	cmp.w	r8, #0
 800628c:	d05b      	beq.n	8006346 <_dtoa_r+0xa5e>
 800628e:	6879      	ldr	r1, [r7, #4]
 8006290:	4620      	mov	r0, r4
 8006292:	f000 f931 	bl	80064f8 <_Balloc>
 8006296:	4605      	mov	r5, r0
 8006298:	b928      	cbnz	r0, 80062a6 <_dtoa_r+0x9be>
 800629a:	4b87      	ldr	r3, [pc, #540]	; (80064b8 <_dtoa_r+0xbd0>)
 800629c:	4602      	mov	r2, r0
 800629e:	f240 21ea 	movw	r1, #746	; 0x2ea
 80062a2:	f7ff bb3b 	b.w	800591c <_dtoa_r+0x34>
 80062a6:	693a      	ldr	r2, [r7, #16]
 80062a8:	3202      	adds	r2, #2
 80062aa:	0092      	lsls	r2, r2, #2
 80062ac:	f107 010c 	add.w	r1, r7, #12
 80062b0:	300c      	adds	r0, #12
 80062b2:	f000 f913 	bl	80064dc <memcpy>
 80062b6:	2201      	movs	r2, #1
 80062b8:	4629      	mov	r1, r5
 80062ba:	4620      	mov	r0, r4
 80062bc:	f000 fb2e 	bl	800691c <__lshift>
 80062c0:	9b01      	ldr	r3, [sp, #4]
 80062c2:	f103 0901 	add.w	r9, r3, #1
 80062c6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80062ca:	4413      	add	r3, r2
 80062cc:	9305      	str	r3, [sp, #20]
 80062ce:	f00a 0301 	and.w	r3, sl, #1
 80062d2:	46b8      	mov	r8, r7
 80062d4:	9304      	str	r3, [sp, #16]
 80062d6:	4607      	mov	r7, r0
 80062d8:	4631      	mov	r1, r6
 80062da:	ee18 0a10 	vmov	r0, s16
 80062de:	f7ff fa75 	bl	80057cc <quorem>
 80062e2:	4641      	mov	r1, r8
 80062e4:	9002      	str	r0, [sp, #8]
 80062e6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80062ea:	ee18 0a10 	vmov	r0, s16
 80062ee:	f000 fb85 	bl	80069fc <__mcmp>
 80062f2:	463a      	mov	r2, r7
 80062f4:	9003      	str	r0, [sp, #12]
 80062f6:	4631      	mov	r1, r6
 80062f8:	4620      	mov	r0, r4
 80062fa:	f000 fb9b 	bl	8006a34 <__mdiff>
 80062fe:	68c2      	ldr	r2, [r0, #12]
 8006300:	f109 3bff 	add.w	fp, r9, #4294967295
 8006304:	4605      	mov	r5, r0
 8006306:	bb02      	cbnz	r2, 800634a <_dtoa_r+0xa62>
 8006308:	4601      	mov	r1, r0
 800630a:	ee18 0a10 	vmov	r0, s16
 800630e:	f000 fb75 	bl	80069fc <__mcmp>
 8006312:	4602      	mov	r2, r0
 8006314:	4629      	mov	r1, r5
 8006316:	4620      	mov	r0, r4
 8006318:	9207      	str	r2, [sp, #28]
 800631a:	f000 f92d 	bl	8006578 <_Bfree>
 800631e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006322:	ea43 0102 	orr.w	r1, r3, r2
 8006326:	9b04      	ldr	r3, [sp, #16]
 8006328:	430b      	orrs	r3, r1
 800632a:	464d      	mov	r5, r9
 800632c:	d10f      	bne.n	800634e <_dtoa_r+0xa66>
 800632e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006332:	d02a      	beq.n	800638a <_dtoa_r+0xaa2>
 8006334:	9b03      	ldr	r3, [sp, #12]
 8006336:	2b00      	cmp	r3, #0
 8006338:	dd02      	ble.n	8006340 <_dtoa_r+0xa58>
 800633a:	9b02      	ldr	r3, [sp, #8]
 800633c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006340:	f88b a000 	strb.w	sl, [fp]
 8006344:	e775      	b.n	8006232 <_dtoa_r+0x94a>
 8006346:	4638      	mov	r0, r7
 8006348:	e7ba      	b.n	80062c0 <_dtoa_r+0x9d8>
 800634a:	2201      	movs	r2, #1
 800634c:	e7e2      	b.n	8006314 <_dtoa_r+0xa2c>
 800634e:	9b03      	ldr	r3, [sp, #12]
 8006350:	2b00      	cmp	r3, #0
 8006352:	db04      	blt.n	800635e <_dtoa_r+0xa76>
 8006354:	9906      	ldr	r1, [sp, #24]
 8006356:	430b      	orrs	r3, r1
 8006358:	9904      	ldr	r1, [sp, #16]
 800635a:	430b      	orrs	r3, r1
 800635c:	d122      	bne.n	80063a4 <_dtoa_r+0xabc>
 800635e:	2a00      	cmp	r2, #0
 8006360:	ddee      	ble.n	8006340 <_dtoa_r+0xa58>
 8006362:	ee18 1a10 	vmov	r1, s16
 8006366:	2201      	movs	r2, #1
 8006368:	4620      	mov	r0, r4
 800636a:	f000 fad7 	bl	800691c <__lshift>
 800636e:	4631      	mov	r1, r6
 8006370:	ee08 0a10 	vmov	s16, r0
 8006374:	f000 fb42 	bl	80069fc <__mcmp>
 8006378:	2800      	cmp	r0, #0
 800637a:	dc03      	bgt.n	8006384 <_dtoa_r+0xa9c>
 800637c:	d1e0      	bne.n	8006340 <_dtoa_r+0xa58>
 800637e:	f01a 0f01 	tst.w	sl, #1
 8006382:	d0dd      	beq.n	8006340 <_dtoa_r+0xa58>
 8006384:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006388:	d1d7      	bne.n	800633a <_dtoa_r+0xa52>
 800638a:	2339      	movs	r3, #57	; 0x39
 800638c:	f88b 3000 	strb.w	r3, [fp]
 8006390:	462b      	mov	r3, r5
 8006392:	461d      	mov	r5, r3
 8006394:	3b01      	subs	r3, #1
 8006396:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800639a:	2a39      	cmp	r2, #57	; 0x39
 800639c:	d071      	beq.n	8006482 <_dtoa_r+0xb9a>
 800639e:	3201      	adds	r2, #1
 80063a0:	701a      	strb	r2, [r3, #0]
 80063a2:	e746      	b.n	8006232 <_dtoa_r+0x94a>
 80063a4:	2a00      	cmp	r2, #0
 80063a6:	dd07      	ble.n	80063b8 <_dtoa_r+0xad0>
 80063a8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80063ac:	d0ed      	beq.n	800638a <_dtoa_r+0xaa2>
 80063ae:	f10a 0301 	add.w	r3, sl, #1
 80063b2:	f88b 3000 	strb.w	r3, [fp]
 80063b6:	e73c      	b.n	8006232 <_dtoa_r+0x94a>
 80063b8:	9b05      	ldr	r3, [sp, #20]
 80063ba:	f809 ac01 	strb.w	sl, [r9, #-1]
 80063be:	4599      	cmp	r9, r3
 80063c0:	d047      	beq.n	8006452 <_dtoa_r+0xb6a>
 80063c2:	ee18 1a10 	vmov	r1, s16
 80063c6:	2300      	movs	r3, #0
 80063c8:	220a      	movs	r2, #10
 80063ca:	4620      	mov	r0, r4
 80063cc:	f000 f8f6 	bl	80065bc <__multadd>
 80063d0:	45b8      	cmp	r8, r7
 80063d2:	ee08 0a10 	vmov	s16, r0
 80063d6:	f04f 0300 	mov.w	r3, #0
 80063da:	f04f 020a 	mov.w	r2, #10
 80063de:	4641      	mov	r1, r8
 80063e0:	4620      	mov	r0, r4
 80063e2:	d106      	bne.n	80063f2 <_dtoa_r+0xb0a>
 80063e4:	f000 f8ea 	bl	80065bc <__multadd>
 80063e8:	4680      	mov	r8, r0
 80063ea:	4607      	mov	r7, r0
 80063ec:	f109 0901 	add.w	r9, r9, #1
 80063f0:	e772      	b.n	80062d8 <_dtoa_r+0x9f0>
 80063f2:	f000 f8e3 	bl	80065bc <__multadd>
 80063f6:	4639      	mov	r1, r7
 80063f8:	4680      	mov	r8, r0
 80063fa:	2300      	movs	r3, #0
 80063fc:	220a      	movs	r2, #10
 80063fe:	4620      	mov	r0, r4
 8006400:	f000 f8dc 	bl	80065bc <__multadd>
 8006404:	4607      	mov	r7, r0
 8006406:	e7f1      	b.n	80063ec <_dtoa_r+0xb04>
 8006408:	9b03      	ldr	r3, [sp, #12]
 800640a:	9302      	str	r3, [sp, #8]
 800640c:	9d01      	ldr	r5, [sp, #4]
 800640e:	ee18 0a10 	vmov	r0, s16
 8006412:	4631      	mov	r1, r6
 8006414:	f7ff f9da 	bl	80057cc <quorem>
 8006418:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800641c:	9b01      	ldr	r3, [sp, #4]
 800641e:	f805 ab01 	strb.w	sl, [r5], #1
 8006422:	1aea      	subs	r2, r5, r3
 8006424:	9b02      	ldr	r3, [sp, #8]
 8006426:	4293      	cmp	r3, r2
 8006428:	dd09      	ble.n	800643e <_dtoa_r+0xb56>
 800642a:	ee18 1a10 	vmov	r1, s16
 800642e:	2300      	movs	r3, #0
 8006430:	220a      	movs	r2, #10
 8006432:	4620      	mov	r0, r4
 8006434:	f000 f8c2 	bl	80065bc <__multadd>
 8006438:	ee08 0a10 	vmov	s16, r0
 800643c:	e7e7      	b.n	800640e <_dtoa_r+0xb26>
 800643e:	9b02      	ldr	r3, [sp, #8]
 8006440:	2b00      	cmp	r3, #0
 8006442:	bfc8      	it	gt
 8006444:	461d      	movgt	r5, r3
 8006446:	9b01      	ldr	r3, [sp, #4]
 8006448:	bfd8      	it	le
 800644a:	2501      	movle	r5, #1
 800644c:	441d      	add	r5, r3
 800644e:	f04f 0800 	mov.w	r8, #0
 8006452:	ee18 1a10 	vmov	r1, s16
 8006456:	2201      	movs	r2, #1
 8006458:	4620      	mov	r0, r4
 800645a:	f000 fa5f 	bl	800691c <__lshift>
 800645e:	4631      	mov	r1, r6
 8006460:	ee08 0a10 	vmov	s16, r0
 8006464:	f000 faca 	bl	80069fc <__mcmp>
 8006468:	2800      	cmp	r0, #0
 800646a:	dc91      	bgt.n	8006390 <_dtoa_r+0xaa8>
 800646c:	d102      	bne.n	8006474 <_dtoa_r+0xb8c>
 800646e:	f01a 0f01 	tst.w	sl, #1
 8006472:	d18d      	bne.n	8006390 <_dtoa_r+0xaa8>
 8006474:	462b      	mov	r3, r5
 8006476:	461d      	mov	r5, r3
 8006478:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800647c:	2a30      	cmp	r2, #48	; 0x30
 800647e:	d0fa      	beq.n	8006476 <_dtoa_r+0xb8e>
 8006480:	e6d7      	b.n	8006232 <_dtoa_r+0x94a>
 8006482:	9a01      	ldr	r2, [sp, #4]
 8006484:	429a      	cmp	r2, r3
 8006486:	d184      	bne.n	8006392 <_dtoa_r+0xaaa>
 8006488:	9b00      	ldr	r3, [sp, #0]
 800648a:	3301      	adds	r3, #1
 800648c:	9300      	str	r3, [sp, #0]
 800648e:	2331      	movs	r3, #49	; 0x31
 8006490:	7013      	strb	r3, [r2, #0]
 8006492:	e6ce      	b.n	8006232 <_dtoa_r+0x94a>
 8006494:	4b09      	ldr	r3, [pc, #36]	; (80064bc <_dtoa_r+0xbd4>)
 8006496:	f7ff ba95 	b.w	80059c4 <_dtoa_r+0xdc>
 800649a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800649c:	2b00      	cmp	r3, #0
 800649e:	f47f aa6e 	bne.w	800597e <_dtoa_r+0x96>
 80064a2:	4b07      	ldr	r3, [pc, #28]	; (80064c0 <_dtoa_r+0xbd8>)
 80064a4:	f7ff ba8e 	b.w	80059c4 <_dtoa_r+0xdc>
 80064a8:	9b02      	ldr	r3, [sp, #8]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	dcae      	bgt.n	800640c <_dtoa_r+0xb24>
 80064ae:	9b06      	ldr	r3, [sp, #24]
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	f73f aea8 	bgt.w	8006206 <_dtoa_r+0x91e>
 80064b6:	e7a9      	b.n	800640c <_dtoa_r+0xb24>
 80064b8:	080095c7 	.word	0x080095c7
 80064bc:	08009524 	.word	0x08009524
 80064c0:	08009548 	.word	0x08009548

080064c4 <_localeconv_r>:
 80064c4:	4800      	ldr	r0, [pc, #0]	; (80064c8 <_localeconv_r+0x4>)
 80064c6:	4770      	bx	lr
 80064c8:	200004e8 	.word	0x200004e8

080064cc <malloc>:
 80064cc:	4b02      	ldr	r3, [pc, #8]	; (80064d8 <malloc+0xc>)
 80064ce:	4601      	mov	r1, r0
 80064d0:	6818      	ldr	r0, [r3, #0]
 80064d2:	f000 bc17 	b.w	8006d04 <_malloc_r>
 80064d6:	bf00      	nop
 80064d8:	20000394 	.word	0x20000394

080064dc <memcpy>:
 80064dc:	440a      	add	r2, r1
 80064de:	4291      	cmp	r1, r2
 80064e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80064e4:	d100      	bne.n	80064e8 <memcpy+0xc>
 80064e6:	4770      	bx	lr
 80064e8:	b510      	push	{r4, lr}
 80064ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064f2:	4291      	cmp	r1, r2
 80064f4:	d1f9      	bne.n	80064ea <memcpy+0xe>
 80064f6:	bd10      	pop	{r4, pc}

080064f8 <_Balloc>:
 80064f8:	b570      	push	{r4, r5, r6, lr}
 80064fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80064fc:	4604      	mov	r4, r0
 80064fe:	460d      	mov	r5, r1
 8006500:	b976      	cbnz	r6, 8006520 <_Balloc+0x28>
 8006502:	2010      	movs	r0, #16
 8006504:	f7ff ffe2 	bl	80064cc <malloc>
 8006508:	4602      	mov	r2, r0
 800650a:	6260      	str	r0, [r4, #36]	; 0x24
 800650c:	b920      	cbnz	r0, 8006518 <_Balloc+0x20>
 800650e:	4b18      	ldr	r3, [pc, #96]	; (8006570 <_Balloc+0x78>)
 8006510:	4818      	ldr	r0, [pc, #96]	; (8006574 <_Balloc+0x7c>)
 8006512:	2166      	movs	r1, #102	; 0x66
 8006514:	f000 fdd6 	bl	80070c4 <__assert_func>
 8006518:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800651c:	6006      	str	r6, [r0, #0]
 800651e:	60c6      	str	r6, [r0, #12]
 8006520:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006522:	68f3      	ldr	r3, [r6, #12]
 8006524:	b183      	cbz	r3, 8006548 <_Balloc+0x50>
 8006526:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006528:	68db      	ldr	r3, [r3, #12]
 800652a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800652e:	b9b8      	cbnz	r0, 8006560 <_Balloc+0x68>
 8006530:	2101      	movs	r1, #1
 8006532:	fa01 f605 	lsl.w	r6, r1, r5
 8006536:	1d72      	adds	r2, r6, #5
 8006538:	0092      	lsls	r2, r2, #2
 800653a:	4620      	mov	r0, r4
 800653c:	f000 fb60 	bl	8006c00 <_calloc_r>
 8006540:	b160      	cbz	r0, 800655c <_Balloc+0x64>
 8006542:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006546:	e00e      	b.n	8006566 <_Balloc+0x6e>
 8006548:	2221      	movs	r2, #33	; 0x21
 800654a:	2104      	movs	r1, #4
 800654c:	4620      	mov	r0, r4
 800654e:	f000 fb57 	bl	8006c00 <_calloc_r>
 8006552:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006554:	60f0      	str	r0, [r6, #12]
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d1e4      	bne.n	8006526 <_Balloc+0x2e>
 800655c:	2000      	movs	r0, #0
 800655e:	bd70      	pop	{r4, r5, r6, pc}
 8006560:	6802      	ldr	r2, [r0, #0]
 8006562:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006566:	2300      	movs	r3, #0
 8006568:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800656c:	e7f7      	b.n	800655e <_Balloc+0x66>
 800656e:	bf00      	nop
 8006570:	08009555 	.word	0x08009555
 8006574:	080095d8 	.word	0x080095d8

08006578 <_Bfree>:
 8006578:	b570      	push	{r4, r5, r6, lr}
 800657a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800657c:	4605      	mov	r5, r0
 800657e:	460c      	mov	r4, r1
 8006580:	b976      	cbnz	r6, 80065a0 <_Bfree+0x28>
 8006582:	2010      	movs	r0, #16
 8006584:	f7ff ffa2 	bl	80064cc <malloc>
 8006588:	4602      	mov	r2, r0
 800658a:	6268      	str	r0, [r5, #36]	; 0x24
 800658c:	b920      	cbnz	r0, 8006598 <_Bfree+0x20>
 800658e:	4b09      	ldr	r3, [pc, #36]	; (80065b4 <_Bfree+0x3c>)
 8006590:	4809      	ldr	r0, [pc, #36]	; (80065b8 <_Bfree+0x40>)
 8006592:	218a      	movs	r1, #138	; 0x8a
 8006594:	f000 fd96 	bl	80070c4 <__assert_func>
 8006598:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800659c:	6006      	str	r6, [r0, #0]
 800659e:	60c6      	str	r6, [r0, #12]
 80065a0:	b13c      	cbz	r4, 80065b2 <_Bfree+0x3a>
 80065a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80065a4:	6862      	ldr	r2, [r4, #4]
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80065ac:	6021      	str	r1, [r4, #0]
 80065ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80065b2:	bd70      	pop	{r4, r5, r6, pc}
 80065b4:	08009555 	.word	0x08009555
 80065b8:	080095d8 	.word	0x080095d8

080065bc <__multadd>:
 80065bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065c0:	690d      	ldr	r5, [r1, #16]
 80065c2:	4607      	mov	r7, r0
 80065c4:	460c      	mov	r4, r1
 80065c6:	461e      	mov	r6, r3
 80065c8:	f101 0c14 	add.w	ip, r1, #20
 80065cc:	2000      	movs	r0, #0
 80065ce:	f8dc 3000 	ldr.w	r3, [ip]
 80065d2:	b299      	uxth	r1, r3
 80065d4:	fb02 6101 	mla	r1, r2, r1, r6
 80065d8:	0c1e      	lsrs	r6, r3, #16
 80065da:	0c0b      	lsrs	r3, r1, #16
 80065dc:	fb02 3306 	mla	r3, r2, r6, r3
 80065e0:	b289      	uxth	r1, r1
 80065e2:	3001      	adds	r0, #1
 80065e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80065e8:	4285      	cmp	r5, r0
 80065ea:	f84c 1b04 	str.w	r1, [ip], #4
 80065ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80065f2:	dcec      	bgt.n	80065ce <__multadd+0x12>
 80065f4:	b30e      	cbz	r6, 800663a <__multadd+0x7e>
 80065f6:	68a3      	ldr	r3, [r4, #8]
 80065f8:	42ab      	cmp	r3, r5
 80065fa:	dc19      	bgt.n	8006630 <__multadd+0x74>
 80065fc:	6861      	ldr	r1, [r4, #4]
 80065fe:	4638      	mov	r0, r7
 8006600:	3101      	adds	r1, #1
 8006602:	f7ff ff79 	bl	80064f8 <_Balloc>
 8006606:	4680      	mov	r8, r0
 8006608:	b928      	cbnz	r0, 8006616 <__multadd+0x5a>
 800660a:	4602      	mov	r2, r0
 800660c:	4b0c      	ldr	r3, [pc, #48]	; (8006640 <__multadd+0x84>)
 800660e:	480d      	ldr	r0, [pc, #52]	; (8006644 <__multadd+0x88>)
 8006610:	21b5      	movs	r1, #181	; 0xb5
 8006612:	f000 fd57 	bl	80070c4 <__assert_func>
 8006616:	6922      	ldr	r2, [r4, #16]
 8006618:	3202      	adds	r2, #2
 800661a:	f104 010c 	add.w	r1, r4, #12
 800661e:	0092      	lsls	r2, r2, #2
 8006620:	300c      	adds	r0, #12
 8006622:	f7ff ff5b 	bl	80064dc <memcpy>
 8006626:	4621      	mov	r1, r4
 8006628:	4638      	mov	r0, r7
 800662a:	f7ff ffa5 	bl	8006578 <_Bfree>
 800662e:	4644      	mov	r4, r8
 8006630:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006634:	3501      	adds	r5, #1
 8006636:	615e      	str	r6, [r3, #20]
 8006638:	6125      	str	r5, [r4, #16]
 800663a:	4620      	mov	r0, r4
 800663c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006640:	080095c7 	.word	0x080095c7
 8006644:	080095d8 	.word	0x080095d8

08006648 <__hi0bits>:
 8006648:	0c03      	lsrs	r3, r0, #16
 800664a:	041b      	lsls	r3, r3, #16
 800664c:	b9d3      	cbnz	r3, 8006684 <__hi0bits+0x3c>
 800664e:	0400      	lsls	r0, r0, #16
 8006650:	2310      	movs	r3, #16
 8006652:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006656:	bf04      	itt	eq
 8006658:	0200      	lsleq	r0, r0, #8
 800665a:	3308      	addeq	r3, #8
 800665c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006660:	bf04      	itt	eq
 8006662:	0100      	lsleq	r0, r0, #4
 8006664:	3304      	addeq	r3, #4
 8006666:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800666a:	bf04      	itt	eq
 800666c:	0080      	lsleq	r0, r0, #2
 800666e:	3302      	addeq	r3, #2
 8006670:	2800      	cmp	r0, #0
 8006672:	db05      	blt.n	8006680 <__hi0bits+0x38>
 8006674:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006678:	f103 0301 	add.w	r3, r3, #1
 800667c:	bf08      	it	eq
 800667e:	2320      	moveq	r3, #32
 8006680:	4618      	mov	r0, r3
 8006682:	4770      	bx	lr
 8006684:	2300      	movs	r3, #0
 8006686:	e7e4      	b.n	8006652 <__hi0bits+0xa>

08006688 <__lo0bits>:
 8006688:	6803      	ldr	r3, [r0, #0]
 800668a:	f013 0207 	ands.w	r2, r3, #7
 800668e:	4601      	mov	r1, r0
 8006690:	d00b      	beq.n	80066aa <__lo0bits+0x22>
 8006692:	07da      	lsls	r2, r3, #31
 8006694:	d423      	bmi.n	80066de <__lo0bits+0x56>
 8006696:	0798      	lsls	r0, r3, #30
 8006698:	bf49      	itett	mi
 800669a:	085b      	lsrmi	r3, r3, #1
 800669c:	089b      	lsrpl	r3, r3, #2
 800669e:	2001      	movmi	r0, #1
 80066a0:	600b      	strmi	r3, [r1, #0]
 80066a2:	bf5c      	itt	pl
 80066a4:	600b      	strpl	r3, [r1, #0]
 80066a6:	2002      	movpl	r0, #2
 80066a8:	4770      	bx	lr
 80066aa:	b298      	uxth	r0, r3
 80066ac:	b9a8      	cbnz	r0, 80066da <__lo0bits+0x52>
 80066ae:	0c1b      	lsrs	r3, r3, #16
 80066b0:	2010      	movs	r0, #16
 80066b2:	b2da      	uxtb	r2, r3
 80066b4:	b90a      	cbnz	r2, 80066ba <__lo0bits+0x32>
 80066b6:	3008      	adds	r0, #8
 80066b8:	0a1b      	lsrs	r3, r3, #8
 80066ba:	071a      	lsls	r2, r3, #28
 80066bc:	bf04      	itt	eq
 80066be:	091b      	lsreq	r3, r3, #4
 80066c0:	3004      	addeq	r0, #4
 80066c2:	079a      	lsls	r2, r3, #30
 80066c4:	bf04      	itt	eq
 80066c6:	089b      	lsreq	r3, r3, #2
 80066c8:	3002      	addeq	r0, #2
 80066ca:	07da      	lsls	r2, r3, #31
 80066cc:	d403      	bmi.n	80066d6 <__lo0bits+0x4e>
 80066ce:	085b      	lsrs	r3, r3, #1
 80066d0:	f100 0001 	add.w	r0, r0, #1
 80066d4:	d005      	beq.n	80066e2 <__lo0bits+0x5a>
 80066d6:	600b      	str	r3, [r1, #0]
 80066d8:	4770      	bx	lr
 80066da:	4610      	mov	r0, r2
 80066dc:	e7e9      	b.n	80066b2 <__lo0bits+0x2a>
 80066de:	2000      	movs	r0, #0
 80066e0:	4770      	bx	lr
 80066e2:	2020      	movs	r0, #32
 80066e4:	4770      	bx	lr
	...

080066e8 <__i2b>:
 80066e8:	b510      	push	{r4, lr}
 80066ea:	460c      	mov	r4, r1
 80066ec:	2101      	movs	r1, #1
 80066ee:	f7ff ff03 	bl	80064f8 <_Balloc>
 80066f2:	4602      	mov	r2, r0
 80066f4:	b928      	cbnz	r0, 8006702 <__i2b+0x1a>
 80066f6:	4b05      	ldr	r3, [pc, #20]	; (800670c <__i2b+0x24>)
 80066f8:	4805      	ldr	r0, [pc, #20]	; (8006710 <__i2b+0x28>)
 80066fa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80066fe:	f000 fce1 	bl	80070c4 <__assert_func>
 8006702:	2301      	movs	r3, #1
 8006704:	6144      	str	r4, [r0, #20]
 8006706:	6103      	str	r3, [r0, #16]
 8006708:	bd10      	pop	{r4, pc}
 800670a:	bf00      	nop
 800670c:	080095c7 	.word	0x080095c7
 8006710:	080095d8 	.word	0x080095d8

08006714 <__multiply>:
 8006714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006718:	4691      	mov	r9, r2
 800671a:	690a      	ldr	r2, [r1, #16]
 800671c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006720:	429a      	cmp	r2, r3
 8006722:	bfb8      	it	lt
 8006724:	460b      	movlt	r3, r1
 8006726:	460c      	mov	r4, r1
 8006728:	bfbc      	itt	lt
 800672a:	464c      	movlt	r4, r9
 800672c:	4699      	movlt	r9, r3
 800672e:	6927      	ldr	r7, [r4, #16]
 8006730:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006734:	68a3      	ldr	r3, [r4, #8]
 8006736:	6861      	ldr	r1, [r4, #4]
 8006738:	eb07 060a 	add.w	r6, r7, sl
 800673c:	42b3      	cmp	r3, r6
 800673e:	b085      	sub	sp, #20
 8006740:	bfb8      	it	lt
 8006742:	3101      	addlt	r1, #1
 8006744:	f7ff fed8 	bl	80064f8 <_Balloc>
 8006748:	b930      	cbnz	r0, 8006758 <__multiply+0x44>
 800674a:	4602      	mov	r2, r0
 800674c:	4b44      	ldr	r3, [pc, #272]	; (8006860 <__multiply+0x14c>)
 800674e:	4845      	ldr	r0, [pc, #276]	; (8006864 <__multiply+0x150>)
 8006750:	f240 115d 	movw	r1, #349	; 0x15d
 8006754:	f000 fcb6 	bl	80070c4 <__assert_func>
 8006758:	f100 0514 	add.w	r5, r0, #20
 800675c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006760:	462b      	mov	r3, r5
 8006762:	2200      	movs	r2, #0
 8006764:	4543      	cmp	r3, r8
 8006766:	d321      	bcc.n	80067ac <__multiply+0x98>
 8006768:	f104 0314 	add.w	r3, r4, #20
 800676c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006770:	f109 0314 	add.w	r3, r9, #20
 8006774:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006778:	9202      	str	r2, [sp, #8]
 800677a:	1b3a      	subs	r2, r7, r4
 800677c:	3a15      	subs	r2, #21
 800677e:	f022 0203 	bic.w	r2, r2, #3
 8006782:	3204      	adds	r2, #4
 8006784:	f104 0115 	add.w	r1, r4, #21
 8006788:	428f      	cmp	r7, r1
 800678a:	bf38      	it	cc
 800678c:	2204      	movcc	r2, #4
 800678e:	9201      	str	r2, [sp, #4]
 8006790:	9a02      	ldr	r2, [sp, #8]
 8006792:	9303      	str	r3, [sp, #12]
 8006794:	429a      	cmp	r2, r3
 8006796:	d80c      	bhi.n	80067b2 <__multiply+0x9e>
 8006798:	2e00      	cmp	r6, #0
 800679a:	dd03      	ble.n	80067a4 <__multiply+0x90>
 800679c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d05a      	beq.n	800685a <__multiply+0x146>
 80067a4:	6106      	str	r6, [r0, #16]
 80067a6:	b005      	add	sp, #20
 80067a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067ac:	f843 2b04 	str.w	r2, [r3], #4
 80067b0:	e7d8      	b.n	8006764 <__multiply+0x50>
 80067b2:	f8b3 a000 	ldrh.w	sl, [r3]
 80067b6:	f1ba 0f00 	cmp.w	sl, #0
 80067ba:	d024      	beq.n	8006806 <__multiply+0xf2>
 80067bc:	f104 0e14 	add.w	lr, r4, #20
 80067c0:	46a9      	mov	r9, r5
 80067c2:	f04f 0c00 	mov.w	ip, #0
 80067c6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80067ca:	f8d9 1000 	ldr.w	r1, [r9]
 80067ce:	fa1f fb82 	uxth.w	fp, r2
 80067d2:	b289      	uxth	r1, r1
 80067d4:	fb0a 110b 	mla	r1, sl, fp, r1
 80067d8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80067dc:	f8d9 2000 	ldr.w	r2, [r9]
 80067e0:	4461      	add	r1, ip
 80067e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80067e6:	fb0a c20b 	mla	r2, sl, fp, ip
 80067ea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80067ee:	b289      	uxth	r1, r1
 80067f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80067f4:	4577      	cmp	r7, lr
 80067f6:	f849 1b04 	str.w	r1, [r9], #4
 80067fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80067fe:	d8e2      	bhi.n	80067c6 <__multiply+0xb2>
 8006800:	9a01      	ldr	r2, [sp, #4]
 8006802:	f845 c002 	str.w	ip, [r5, r2]
 8006806:	9a03      	ldr	r2, [sp, #12]
 8006808:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800680c:	3304      	adds	r3, #4
 800680e:	f1b9 0f00 	cmp.w	r9, #0
 8006812:	d020      	beq.n	8006856 <__multiply+0x142>
 8006814:	6829      	ldr	r1, [r5, #0]
 8006816:	f104 0c14 	add.w	ip, r4, #20
 800681a:	46ae      	mov	lr, r5
 800681c:	f04f 0a00 	mov.w	sl, #0
 8006820:	f8bc b000 	ldrh.w	fp, [ip]
 8006824:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006828:	fb09 220b 	mla	r2, r9, fp, r2
 800682c:	4492      	add	sl, r2
 800682e:	b289      	uxth	r1, r1
 8006830:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006834:	f84e 1b04 	str.w	r1, [lr], #4
 8006838:	f85c 2b04 	ldr.w	r2, [ip], #4
 800683c:	f8be 1000 	ldrh.w	r1, [lr]
 8006840:	0c12      	lsrs	r2, r2, #16
 8006842:	fb09 1102 	mla	r1, r9, r2, r1
 8006846:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800684a:	4567      	cmp	r7, ip
 800684c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006850:	d8e6      	bhi.n	8006820 <__multiply+0x10c>
 8006852:	9a01      	ldr	r2, [sp, #4]
 8006854:	50a9      	str	r1, [r5, r2]
 8006856:	3504      	adds	r5, #4
 8006858:	e79a      	b.n	8006790 <__multiply+0x7c>
 800685a:	3e01      	subs	r6, #1
 800685c:	e79c      	b.n	8006798 <__multiply+0x84>
 800685e:	bf00      	nop
 8006860:	080095c7 	.word	0x080095c7
 8006864:	080095d8 	.word	0x080095d8

08006868 <__pow5mult>:
 8006868:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800686c:	4615      	mov	r5, r2
 800686e:	f012 0203 	ands.w	r2, r2, #3
 8006872:	4606      	mov	r6, r0
 8006874:	460f      	mov	r7, r1
 8006876:	d007      	beq.n	8006888 <__pow5mult+0x20>
 8006878:	4c25      	ldr	r4, [pc, #148]	; (8006910 <__pow5mult+0xa8>)
 800687a:	3a01      	subs	r2, #1
 800687c:	2300      	movs	r3, #0
 800687e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006882:	f7ff fe9b 	bl	80065bc <__multadd>
 8006886:	4607      	mov	r7, r0
 8006888:	10ad      	asrs	r5, r5, #2
 800688a:	d03d      	beq.n	8006908 <__pow5mult+0xa0>
 800688c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800688e:	b97c      	cbnz	r4, 80068b0 <__pow5mult+0x48>
 8006890:	2010      	movs	r0, #16
 8006892:	f7ff fe1b 	bl	80064cc <malloc>
 8006896:	4602      	mov	r2, r0
 8006898:	6270      	str	r0, [r6, #36]	; 0x24
 800689a:	b928      	cbnz	r0, 80068a8 <__pow5mult+0x40>
 800689c:	4b1d      	ldr	r3, [pc, #116]	; (8006914 <__pow5mult+0xac>)
 800689e:	481e      	ldr	r0, [pc, #120]	; (8006918 <__pow5mult+0xb0>)
 80068a0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80068a4:	f000 fc0e 	bl	80070c4 <__assert_func>
 80068a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80068ac:	6004      	str	r4, [r0, #0]
 80068ae:	60c4      	str	r4, [r0, #12]
 80068b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80068b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80068b8:	b94c      	cbnz	r4, 80068ce <__pow5mult+0x66>
 80068ba:	f240 2171 	movw	r1, #625	; 0x271
 80068be:	4630      	mov	r0, r6
 80068c0:	f7ff ff12 	bl	80066e8 <__i2b>
 80068c4:	2300      	movs	r3, #0
 80068c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80068ca:	4604      	mov	r4, r0
 80068cc:	6003      	str	r3, [r0, #0]
 80068ce:	f04f 0900 	mov.w	r9, #0
 80068d2:	07eb      	lsls	r3, r5, #31
 80068d4:	d50a      	bpl.n	80068ec <__pow5mult+0x84>
 80068d6:	4639      	mov	r1, r7
 80068d8:	4622      	mov	r2, r4
 80068da:	4630      	mov	r0, r6
 80068dc:	f7ff ff1a 	bl	8006714 <__multiply>
 80068e0:	4639      	mov	r1, r7
 80068e2:	4680      	mov	r8, r0
 80068e4:	4630      	mov	r0, r6
 80068e6:	f7ff fe47 	bl	8006578 <_Bfree>
 80068ea:	4647      	mov	r7, r8
 80068ec:	106d      	asrs	r5, r5, #1
 80068ee:	d00b      	beq.n	8006908 <__pow5mult+0xa0>
 80068f0:	6820      	ldr	r0, [r4, #0]
 80068f2:	b938      	cbnz	r0, 8006904 <__pow5mult+0x9c>
 80068f4:	4622      	mov	r2, r4
 80068f6:	4621      	mov	r1, r4
 80068f8:	4630      	mov	r0, r6
 80068fa:	f7ff ff0b 	bl	8006714 <__multiply>
 80068fe:	6020      	str	r0, [r4, #0]
 8006900:	f8c0 9000 	str.w	r9, [r0]
 8006904:	4604      	mov	r4, r0
 8006906:	e7e4      	b.n	80068d2 <__pow5mult+0x6a>
 8006908:	4638      	mov	r0, r7
 800690a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800690e:	bf00      	nop
 8006910:	08009728 	.word	0x08009728
 8006914:	08009555 	.word	0x08009555
 8006918:	080095d8 	.word	0x080095d8

0800691c <__lshift>:
 800691c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006920:	460c      	mov	r4, r1
 8006922:	6849      	ldr	r1, [r1, #4]
 8006924:	6923      	ldr	r3, [r4, #16]
 8006926:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800692a:	68a3      	ldr	r3, [r4, #8]
 800692c:	4607      	mov	r7, r0
 800692e:	4691      	mov	r9, r2
 8006930:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006934:	f108 0601 	add.w	r6, r8, #1
 8006938:	42b3      	cmp	r3, r6
 800693a:	db0b      	blt.n	8006954 <__lshift+0x38>
 800693c:	4638      	mov	r0, r7
 800693e:	f7ff fddb 	bl	80064f8 <_Balloc>
 8006942:	4605      	mov	r5, r0
 8006944:	b948      	cbnz	r0, 800695a <__lshift+0x3e>
 8006946:	4602      	mov	r2, r0
 8006948:	4b2a      	ldr	r3, [pc, #168]	; (80069f4 <__lshift+0xd8>)
 800694a:	482b      	ldr	r0, [pc, #172]	; (80069f8 <__lshift+0xdc>)
 800694c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006950:	f000 fbb8 	bl	80070c4 <__assert_func>
 8006954:	3101      	adds	r1, #1
 8006956:	005b      	lsls	r3, r3, #1
 8006958:	e7ee      	b.n	8006938 <__lshift+0x1c>
 800695a:	2300      	movs	r3, #0
 800695c:	f100 0114 	add.w	r1, r0, #20
 8006960:	f100 0210 	add.w	r2, r0, #16
 8006964:	4618      	mov	r0, r3
 8006966:	4553      	cmp	r3, sl
 8006968:	db37      	blt.n	80069da <__lshift+0xbe>
 800696a:	6920      	ldr	r0, [r4, #16]
 800696c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006970:	f104 0314 	add.w	r3, r4, #20
 8006974:	f019 091f 	ands.w	r9, r9, #31
 8006978:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800697c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006980:	d02f      	beq.n	80069e2 <__lshift+0xc6>
 8006982:	f1c9 0e20 	rsb	lr, r9, #32
 8006986:	468a      	mov	sl, r1
 8006988:	f04f 0c00 	mov.w	ip, #0
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	fa02 f209 	lsl.w	r2, r2, r9
 8006992:	ea42 020c 	orr.w	r2, r2, ip
 8006996:	f84a 2b04 	str.w	r2, [sl], #4
 800699a:	f853 2b04 	ldr.w	r2, [r3], #4
 800699e:	4298      	cmp	r0, r3
 80069a0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80069a4:	d8f2      	bhi.n	800698c <__lshift+0x70>
 80069a6:	1b03      	subs	r3, r0, r4
 80069a8:	3b15      	subs	r3, #21
 80069aa:	f023 0303 	bic.w	r3, r3, #3
 80069ae:	3304      	adds	r3, #4
 80069b0:	f104 0215 	add.w	r2, r4, #21
 80069b4:	4290      	cmp	r0, r2
 80069b6:	bf38      	it	cc
 80069b8:	2304      	movcc	r3, #4
 80069ba:	f841 c003 	str.w	ip, [r1, r3]
 80069be:	f1bc 0f00 	cmp.w	ip, #0
 80069c2:	d001      	beq.n	80069c8 <__lshift+0xac>
 80069c4:	f108 0602 	add.w	r6, r8, #2
 80069c8:	3e01      	subs	r6, #1
 80069ca:	4638      	mov	r0, r7
 80069cc:	612e      	str	r6, [r5, #16]
 80069ce:	4621      	mov	r1, r4
 80069d0:	f7ff fdd2 	bl	8006578 <_Bfree>
 80069d4:	4628      	mov	r0, r5
 80069d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069da:	f842 0f04 	str.w	r0, [r2, #4]!
 80069de:	3301      	adds	r3, #1
 80069e0:	e7c1      	b.n	8006966 <__lshift+0x4a>
 80069e2:	3904      	subs	r1, #4
 80069e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80069e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80069ec:	4298      	cmp	r0, r3
 80069ee:	d8f9      	bhi.n	80069e4 <__lshift+0xc8>
 80069f0:	e7ea      	b.n	80069c8 <__lshift+0xac>
 80069f2:	bf00      	nop
 80069f4:	080095c7 	.word	0x080095c7
 80069f8:	080095d8 	.word	0x080095d8

080069fc <__mcmp>:
 80069fc:	b530      	push	{r4, r5, lr}
 80069fe:	6902      	ldr	r2, [r0, #16]
 8006a00:	690c      	ldr	r4, [r1, #16]
 8006a02:	1b12      	subs	r2, r2, r4
 8006a04:	d10e      	bne.n	8006a24 <__mcmp+0x28>
 8006a06:	f100 0314 	add.w	r3, r0, #20
 8006a0a:	3114      	adds	r1, #20
 8006a0c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006a10:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006a14:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006a18:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006a1c:	42a5      	cmp	r5, r4
 8006a1e:	d003      	beq.n	8006a28 <__mcmp+0x2c>
 8006a20:	d305      	bcc.n	8006a2e <__mcmp+0x32>
 8006a22:	2201      	movs	r2, #1
 8006a24:	4610      	mov	r0, r2
 8006a26:	bd30      	pop	{r4, r5, pc}
 8006a28:	4283      	cmp	r3, r0
 8006a2a:	d3f3      	bcc.n	8006a14 <__mcmp+0x18>
 8006a2c:	e7fa      	b.n	8006a24 <__mcmp+0x28>
 8006a2e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a32:	e7f7      	b.n	8006a24 <__mcmp+0x28>

08006a34 <__mdiff>:
 8006a34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a38:	460c      	mov	r4, r1
 8006a3a:	4606      	mov	r6, r0
 8006a3c:	4611      	mov	r1, r2
 8006a3e:	4620      	mov	r0, r4
 8006a40:	4690      	mov	r8, r2
 8006a42:	f7ff ffdb 	bl	80069fc <__mcmp>
 8006a46:	1e05      	subs	r5, r0, #0
 8006a48:	d110      	bne.n	8006a6c <__mdiff+0x38>
 8006a4a:	4629      	mov	r1, r5
 8006a4c:	4630      	mov	r0, r6
 8006a4e:	f7ff fd53 	bl	80064f8 <_Balloc>
 8006a52:	b930      	cbnz	r0, 8006a62 <__mdiff+0x2e>
 8006a54:	4b3a      	ldr	r3, [pc, #232]	; (8006b40 <__mdiff+0x10c>)
 8006a56:	4602      	mov	r2, r0
 8006a58:	f240 2132 	movw	r1, #562	; 0x232
 8006a5c:	4839      	ldr	r0, [pc, #228]	; (8006b44 <__mdiff+0x110>)
 8006a5e:	f000 fb31 	bl	80070c4 <__assert_func>
 8006a62:	2301      	movs	r3, #1
 8006a64:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006a68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a6c:	bfa4      	itt	ge
 8006a6e:	4643      	movge	r3, r8
 8006a70:	46a0      	movge	r8, r4
 8006a72:	4630      	mov	r0, r6
 8006a74:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006a78:	bfa6      	itte	ge
 8006a7a:	461c      	movge	r4, r3
 8006a7c:	2500      	movge	r5, #0
 8006a7e:	2501      	movlt	r5, #1
 8006a80:	f7ff fd3a 	bl	80064f8 <_Balloc>
 8006a84:	b920      	cbnz	r0, 8006a90 <__mdiff+0x5c>
 8006a86:	4b2e      	ldr	r3, [pc, #184]	; (8006b40 <__mdiff+0x10c>)
 8006a88:	4602      	mov	r2, r0
 8006a8a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006a8e:	e7e5      	b.n	8006a5c <__mdiff+0x28>
 8006a90:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006a94:	6926      	ldr	r6, [r4, #16]
 8006a96:	60c5      	str	r5, [r0, #12]
 8006a98:	f104 0914 	add.w	r9, r4, #20
 8006a9c:	f108 0514 	add.w	r5, r8, #20
 8006aa0:	f100 0e14 	add.w	lr, r0, #20
 8006aa4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006aa8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006aac:	f108 0210 	add.w	r2, r8, #16
 8006ab0:	46f2      	mov	sl, lr
 8006ab2:	2100      	movs	r1, #0
 8006ab4:	f859 3b04 	ldr.w	r3, [r9], #4
 8006ab8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006abc:	fa1f f883 	uxth.w	r8, r3
 8006ac0:	fa11 f18b 	uxtah	r1, r1, fp
 8006ac4:	0c1b      	lsrs	r3, r3, #16
 8006ac6:	eba1 0808 	sub.w	r8, r1, r8
 8006aca:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006ace:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006ad2:	fa1f f888 	uxth.w	r8, r8
 8006ad6:	1419      	asrs	r1, r3, #16
 8006ad8:	454e      	cmp	r6, r9
 8006ada:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006ade:	f84a 3b04 	str.w	r3, [sl], #4
 8006ae2:	d8e7      	bhi.n	8006ab4 <__mdiff+0x80>
 8006ae4:	1b33      	subs	r3, r6, r4
 8006ae6:	3b15      	subs	r3, #21
 8006ae8:	f023 0303 	bic.w	r3, r3, #3
 8006aec:	3304      	adds	r3, #4
 8006aee:	3415      	adds	r4, #21
 8006af0:	42a6      	cmp	r6, r4
 8006af2:	bf38      	it	cc
 8006af4:	2304      	movcc	r3, #4
 8006af6:	441d      	add	r5, r3
 8006af8:	4473      	add	r3, lr
 8006afa:	469e      	mov	lr, r3
 8006afc:	462e      	mov	r6, r5
 8006afe:	4566      	cmp	r6, ip
 8006b00:	d30e      	bcc.n	8006b20 <__mdiff+0xec>
 8006b02:	f10c 0203 	add.w	r2, ip, #3
 8006b06:	1b52      	subs	r2, r2, r5
 8006b08:	f022 0203 	bic.w	r2, r2, #3
 8006b0c:	3d03      	subs	r5, #3
 8006b0e:	45ac      	cmp	ip, r5
 8006b10:	bf38      	it	cc
 8006b12:	2200      	movcc	r2, #0
 8006b14:	441a      	add	r2, r3
 8006b16:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006b1a:	b17b      	cbz	r3, 8006b3c <__mdiff+0x108>
 8006b1c:	6107      	str	r7, [r0, #16]
 8006b1e:	e7a3      	b.n	8006a68 <__mdiff+0x34>
 8006b20:	f856 8b04 	ldr.w	r8, [r6], #4
 8006b24:	fa11 f288 	uxtah	r2, r1, r8
 8006b28:	1414      	asrs	r4, r2, #16
 8006b2a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006b2e:	b292      	uxth	r2, r2
 8006b30:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006b34:	f84e 2b04 	str.w	r2, [lr], #4
 8006b38:	1421      	asrs	r1, r4, #16
 8006b3a:	e7e0      	b.n	8006afe <__mdiff+0xca>
 8006b3c:	3f01      	subs	r7, #1
 8006b3e:	e7ea      	b.n	8006b16 <__mdiff+0xe2>
 8006b40:	080095c7 	.word	0x080095c7
 8006b44:	080095d8 	.word	0x080095d8

08006b48 <__d2b>:
 8006b48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006b4c:	4689      	mov	r9, r1
 8006b4e:	2101      	movs	r1, #1
 8006b50:	ec57 6b10 	vmov	r6, r7, d0
 8006b54:	4690      	mov	r8, r2
 8006b56:	f7ff fccf 	bl	80064f8 <_Balloc>
 8006b5a:	4604      	mov	r4, r0
 8006b5c:	b930      	cbnz	r0, 8006b6c <__d2b+0x24>
 8006b5e:	4602      	mov	r2, r0
 8006b60:	4b25      	ldr	r3, [pc, #148]	; (8006bf8 <__d2b+0xb0>)
 8006b62:	4826      	ldr	r0, [pc, #152]	; (8006bfc <__d2b+0xb4>)
 8006b64:	f240 310a 	movw	r1, #778	; 0x30a
 8006b68:	f000 faac 	bl	80070c4 <__assert_func>
 8006b6c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006b70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006b74:	bb35      	cbnz	r5, 8006bc4 <__d2b+0x7c>
 8006b76:	2e00      	cmp	r6, #0
 8006b78:	9301      	str	r3, [sp, #4]
 8006b7a:	d028      	beq.n	8006bce <__d2b+0x86>
 8006b7c:	4668      	mov	r0, sp
 8006b7e:	9600      	str	r6, [sp, #0]
 8006b80:	f7ff fd82 	bl	8006688 <__lo0bits>
 8006b84:	9900      	ldr	r1, [sp, #0]
 8006b86:	b300      	cbz	r0, 8006bca <__d2b+0x82>
 8006b88:	9a01      	ldr	r2, [sp, #4]
 8006b8a:	f1c0 0320 	rsb	r3, r0, #32
 8006b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b92:	430b      	orrs	r3, r1
 8006b94:	40c2      	lsrs	r2, r0
 8006b96:	6163      	str	r3, [r4, #20]
 8006b98:	9201      	str	r2, [sp, #4]
 8006b9a:	9b01      	ldr	r3, [sp, #4]
 8006b9c:	61a3      	str	r3, [r4, #24]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	bf14      	ite	ne
 8006ba2:	2202      	movne	r2, #2
 8006ba4:	2201      	moveq	r2, #1
 8006ba6:	6122      	str	r2, [r4, #16]
 8006ba8:	b1d5      	cbz	r5, 8006be0 <__d2b+0x98>
 8006baa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006bae:	4405      	add	r5, r0
 8006bb0:	f8c9 5000 	str.w	r5, [r9]
 8006bb4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006bb8:	f8c8 0000 	str.w	r0, [r8]
 8006bbc:	4620      	mov	r0, r4
 8006bbe:	b003      	add	sp, #12
 8006bc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006bc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006bc8:	e7d5      	b.n	8006b76 <__d2b+0x2e>
 8006bca:	6161      	str	r1, [r4, #20]
 8006bcc:	e7e5      	b.n	8006b9a <__d2b+0x52>
 8006bce:	a801      	add	r0, sp, #4
 8006bd0:	f7ff fd5a 	bl	8006688 <__lo0bits>
 8006bd4:	9b01      	ldr	r3, [sp, #4]
 8006bd6:	6163      	str	r3, [r4, #20]
 8006bd8:	2201      	movs	r2, #1
 8006bda:	6122      	str	r2, [r4, #16]
 8006bdc:	3020      	adds	r0, #32
 8006bde:	e7e3      	b.n	8006ba8 <__d2b+0x60>
 8006be0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006be4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006be8:	f8c9 0000 	str.w	r0, [r9]
 8006bec:	6918      	ldr	r0, [r3, #16]
 8006bee:	f7ff fd2b 	bl	8006648 <__hi0bits>
 8006bf2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006bf6:	e7df      	b.n	8006bb8 <__d2b+0x70>
 8006bf8:	080095c7 	.word	0x080095c7
 8006bfc:	080095d8 	.word	0x080095d8

08006c00 <_calloc_r>:
 8006c00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006c02:	fba1 2402 	umull	r2, r4, r1, r2
 8006c06:	b94c      	cbnz	r4, 8006c1c <_calloc_r+0x1c>
 8006c08:	4611      	mov	r1, r2
 8006c0a:	9201      	str	r2, [sp, #4]
 8006c0c:	f000 f87a 	bl	8006d04 <_malloc_r>
 8006c10:	9a01      	ldr	r2, [sp, #4]
 8006c12:	4605      	mov	r5, r0
 8006c14:	b930      	cbnz	r0, 8006c24 <_calloc_r+0x24>
 8006c16:	4628      	mov	r0, r5
 8006c18:	b003      	add	sp, #12
 8006c1a:	bd30      	pop	{r4, r5, pc}
 8006c1c:	220c      	movs	r2, #12
 8006c1e:	6002      	str	r2, [r0, #0]
 8006c20:	2500      	movs	r5, #0
 8006c22:	e7f8      	b.n	8006c16 <_calloc_r+0x16>
 8006c24:	4621      	mov	r1, r4
 8006c26:	f7fe f93f 	bl	8004ea8 <memset>
 8006c2a:	e7f4      	b.n	8006c16 <_calloc_r+0x16>

08006c2c <_free_r>:
 8006c2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006c2e:	2900      	cmp	r1, #0
 8006c30:	d044      	beq.n	8006cbc <_free_r+0x90>
 8006c32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c36:	9001      	str	r0, [sp, #4]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	f1a1 0404 	sub.w	r4, r1, #4
 8006c3e:	bfb8      	it	lt
 8006c40:	18e4      	addlt	r4, r4, r3
 8006c42:	f000 fa9b 	bl	800717c <__malloc_lock>
 8006c46:	4a1e      	ldr	r2, [pc, #120]	; (8006cc0 <_free_r+0x94>)
 8006c48:	9801      	ldr	r0, [sp, #4]
 8006c4a:	6813      	ldr	r3, [r2, #0]
 8006c4c:	b933      	cbnz	r3, 8006c5c <_free_r+0x30>
 8006c4e:	6063      	str	r3, [r4, #4]
 8006c50:	6014      	str	r4, [r2, #0]
 8006c52:	b003      	add	sp, #12
 8006c54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006c58:	f000 ba96 	b.w	8007188 <__malloc_unlock>
 8006c5c:	42a3      	cmp	r3, r4
 8006c5e:	d908      	bls.n	8006c72 <_free_r+0x46>
 8006c60:	6825      	ldr	r5, [r4, #0]
 8006c62:	1961      	adds	r1, r4, r5
 8006c64:	428b      	cmp	r3, r1
 8006c66:	bf01      	itttt	eq
 8006c68:	6819      	ldreq	r1, [r3, #0]
 8006c6a:	685b      	ldreq	r3, [r3, #4]
 8006c6c:	1949      	addeq	r1, r1, r5
 8006c6e:	6021      	streq	r1, [r4, #0]
 8006c70:	e7ed      	b.n	8006c4e <_free_r+0x22>
 8006c72:	461a      	mov	r2, r3
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	b10b      	cbz	r3, 8006c7c <_free_r+0x50>
 8006c78:	42a3      	cmp	r3, r4
 8006c7a:	d9fa      	bls.n	8006c72 <_free_r+0x46>
 8006c7c:	6811      	ldr	r1, [r2, #0]
 8006c7e:	1855      	adds	r5, r2, r1
 8006c80:	42a5      	cmp	r5, r4
 8006c82:	d10b      	bne.n	8006c9c <_free_r+0x70>
 8006c84:	6824      	ldr	r4, [r4, #0]
 8006c86:	4421      	add	r1, r4
 8006c88:	1854      	adds	r4, r2, r1
 8006c8a:	42a3      	cmp	r3, r4
 8006c8c:	6011      	str	r1, [r2, #0]
 8006c8e:	d1e0      	bne.n	8006c52 <_free_r+0x26>
 8006c90:	681c      	ldr	r4, [r3, #0]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	6053      	str	r3, [r2, #4]
 8006c96:	4421      	add	r1, r4
 8006c98:	6011      	str	r1, [r2, #0]
 8006c9a:	e7da      	b.n	8006c52 <_free_r+0x26>
 8006c9c:	d902      	bls.n	8006ca4 <_free_r+0x78>
 8006c9e:	230c      	movs	r3, #12
 8006ca0:	6003      	str	r3, [r0, #0]
 8006ca2:	e7d6      	b.n	8006c52 <_free_r+0x26>
 8006ca4:	6825      	ldr	r5, [r4, #0]
 8006ca6:	1961      	adds	r1, r4, r5
 8006ca8:	428b      	cmp	r3, r1
 8006caa:	bf04      	itt	eq
 8006cac:	6819      	ldreq	r1, [r3, #0]
 8006cae:	685b      	ldreq	r3, [r3, #4]
 8006cb0:	6063      	str	r3, [r4, #4]
 8006cb2:	bf04      	itt	eq
 8006cb4:	1949      	addeq	r1, r1, r5
 8006cb6:	6021      	streq	r1, [r4, #0]
 8006cb8:	6054      	str	r4, [r2, #4]
 8006cba:	e7ca      	b.n	8006c52 <_free_r+0x26>
 8006cbc:	b003      	add	sp, #12
 8006cbe:	bd30      	pop	{r4, r5, pc}
 8006cc0:	200006f8 	.word	0x200006f8

08006cc4 <sbrk_aligned>:
 8006cc4:	b570      	push	{r4, r5, r6, lr}
 8006cc6:	4e0e      	ldr	r6, [pc, #56]	; (8006d00 <sbrk_aligned+0x3c>)
 8006cc8:	460c      	mov	r4, r1
 8006cca:	6831      	ldr	r1, [r6, #0]
 8006ccc:	4605      	mov	r5, r0
 8006cce:	b911      	cbnz	r1, 8006cd6 <sbrk_aligned+0x12>
 8006cd0:	f000 f9e8 	bl	80070a4 <_sbrk_r>
 8006cd4:	6030      	str	r0, [r6, #0]
 8006cd6:	4621      	mov	r1, r4
 8006cd8:	4628      	mov	r0, r5
 8006cda:	f000 f9e3 	bl	80070a4 <_sbrk_r>
 8006cde:	1c43      	adds	r3, r0, #1
 8006ce0:	d00a      	beq.n	8006cf8 <sbrk_aligned+0x34>
 8006ce2:	1cc4      	adds	r4, r0, #3
 8006ce4:	f024 0403 	bic.w	r4, r4, #3
 8006ce8:	42a0      	cmp	r0, r4
 8006cea:	d007      	beq.n	8006cfc <sbrk_aligned+0x38>
 8006cec:	1a21      	subs	r1, r4, r0
 8006cee:	4628      	mov	r0, r5
 8006cf0:	f000 f9d8 	bl	80070a4 <_sbrk_r>
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	d101      	bne.n	8006cfc <sbrk_aligned+0x38>
 8006cf8:	f04f 34ff 	mov.w	r4, #4294967295
 8006cfc:	4620      	mov	r0, r4
 8006cfe:	bd70      	pop	{r4, r5, r6, pc}
 8006d00:	200006fc 	.word	0x200006fc

08006d04 <_malloc_r>:
 8006d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d08:	1ccd      	adds	r5, r1, #3
 8006d0a:	f025 0503 	bic.w	r5, r5, #3
 8006d0e:	3508      	adds	r5, #8
 8006d10:	2d0c      	cmp	r5, #12
 8006d12:	bf38      	it	cc
 8006d14:	250c      	movcc	r5, #12
 8006d16:	2d00      	cmp	r5, #0
 8006d18:	4607      	mov	r7, r0
 8006d1a:	db01      	blt.n	8006d20 <_malloc_r+0x1c>
 8006d1c:	42a9      	cmp	r1, r5
 8006d1e:	d905      	bls.n	8006d2c <_malloc_r+0x28>
 8006d20:	230c      	movs	r3, #12
 8006d22:	603b      	str	r3, [r7, #0]
 8006d24:	2600      	movs	r6, #0
 8006d26:	4630      	mov	r0, r6
 8006d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d2c:	4e2e      	ldr	r6, [pc, #184]	; (8006de8 <_malloc_r+0xe4>)
 8006d2e:	f000 fa25 	bl	800717c <__malloc_lock>
 8006d32:	6833      	ldr	r3, [r6, #0]
 8006d34:	461c      	mov	r4, r3
 8006d36:	bb34      	cbnz	r4, 8006d86 <_malloc_r+0x82>
 8006d38:	4629      	mov	r1, r5
 8006d3a:	4638      	mov	r0, r7
 8006d3c:	f7ff ffc2 	bl	8006cc4 <sbrk_aligned>
 8006d40:	1c43      	adds	r3, r0, #1
 8006d42:	4604      	mov	r4, r0
 8006d44:	d14d      	bne.n	8006de2 <_malloc_r+0xde>
 8006d46:	6834      	ldr	r4, [r6, #0]
 8006d48:	4626      	mov	r6, r4
 8006d4a:	2e00      	cmp	r6, #0
 8006d4c:	d140      	bne.n	8006dd0 <_malloc_r+0xcc>
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	4631      	mov	r1, r6
 8006d52:	4638      	mov	r0, r7
 8006d54:	eb04 0803 	add.w	r8, r4, r3
 8006d58:	f000 f9a4 	bl	80070a4 <_sbrk_r>
 8006d5c:	4580      	cmp	r8, r0
 8006d5e:	d13a      	bne.n	8006dd6 <_malloc_r+0xd2>
 8006d60:	6821      	ldr	r1, [r4, #0]
 8006d62:	3503      	adds	r5, #3
 8006d64:	1a6d      	subs	r5, r5, r1
 8006d66:	f025 0503 	bic.w	r5, r5, #3
 8006d6a:	3508      	adds	r5, #8
 8006d6c:	2d0c      	cmp	r5, #12
 8006d6e:	bf38      	it	cc
 8006d70:	250c      	movcc	r5, #12
 8006d72:	4629      	mov	r1, r5
 8006d74:	4638      	mov	r0, r7
 8006d76:	f7ff ffa5 	bl	8006cc4 <sbrk_aligned>
 8006d7a:	3001      	adds	r0, #1
 8006d7c:	d02b      	beq.n	8006dd6 <_malloc_r+0xd2>
 8006d7e:	6823      	ldr	r3, [r4, #0]
 8006d80:	442b      	add	r3, r5
 8006d82:	6023      	str	r3, [r4, #0]
 8006d84:	e00e      	b.n	8006da4 <_malloc_r+0xa0>
 8006d86:	6822      	ldr	r2, [r4, #0]
 8006d88:	1b52      	subs	r2, r2, r5
 8006d8a:	d41e      	bmi.n	8006dca <_malloc_r+0xc6>
 8006d8c:	2a0b      	cmp	r2, #11
 8006d8e:	d916      	bls.n	8006dbe <_malloc_r+0xba>
 8006d90:	1961      	adds	r1, r4, r5
 8006d92:	42a3      	cmp	r3, r4
 8006d94:	6025      	str	r5, [r4, #0]
 8006d96:	bf18      	it	ne
 8006d98:	6059      	strne	r1, [r3, #4]
 8006d9a:	6863      	ldr	r3, [r4, #4]
 8006d9c:	bf08      	it	eq
 8006d9e:	6031      	streq	r1, [r6, #0]
 8006da0:	5162      	str	r2, [r4, r5]
 8006da2:	604b      	str	r3, [r1, #4]
 8006da4:	4638      	mov	r0, r7
 8006da6:	f104 060b 	add.w	r6, r4, #11
 8006daa:	f000 f9ed 	bl	8007188 <__malloc_unlock>
 8006dae:	f026 0607 	bic.w	r6, r6, #7
 8006db2:	1d23      	adds	r3, r4, #4
 8006db4:	1af2      	subs	r2, r6, r3
 8006db6:	d0b6      	beq.n	8006d26 <_malloc_r+0x22>
 8006db8:	1b9b      	subs	r3, r3, r6
 8006dba:	50a3      	str	r3, [r4, r2]
 8006dbc:	e7b3      	b.n	8006d26 <_malloc_r+0x22>
 8006dbe:	6862      	ldr	r2, [r4, #4]
 8006dc0:	42a3      	cmp	r3, r4
 8006dc2:	bf0c      	ite	eq
 8006dc4:	6032      	streq	r2, [r6, #0]
 8006dc6:	605a      	strne	r2, [r3, #4]
 8006dc8:	e7ec      	b.n	8006da4 <_malloc_r+0xa0>
 8006dca:	4623      	mov	r3, r4
 8006dcc:	6864      	ldr	r4, [r4, #4]
 8006dce:	e7b2      	b.n	8006d36 <_malloc_r+0x32>
 8006dd0:	4634      	mov	r4, r6
 8006dd2:	6876      	ldr	r6, [r6, #4]
 8006dd4:	e7b9      	b.n	8006d4a <_malloc_r+0x46>
 8006dd6:	230c      	movs	r3, #12
 8006dd8:	603b      	str	r3, [r7, #0]
 8006dda:	4638      	mov	r0, r7
 8006ddc:	f000 f9d4 	bl	8007188 <__malloc_unlock>
 8006de0:	e7a1      	b.n	8006d26 <_malloc_r+0x22>
 8006de2:	6025      	str	r5, [r4, #0]
 8006de4:	e7de      	b.n	8006da4 <_malloc_r+0xa0>
 8006de6:	bf00      	nop
 8006de8:	200006f8 	.word	0x200006f8

08006dec <__ssputs_r>:
 8006dec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006df0:	688e      	ldr	r6, [r1, #8]
 8006df2:	429e      	cmp	r6, r3
 8006df4:	4682      	mov	sl, r0
 8006df6:	460c      	mov	r4, r1
 8006df8:	4690      	mov	r8, r2
 8006dfa:	461f      	mov	r7, r3
 8006dfc:	d838      	bhi.n	8006e70 <__ssputs_r+0x84>
 8006dfe:	898a      	ldrh	r2, [r1, #12]
 8006e00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006e04:	d032      	beq.n	8006e6c <__ssputs_r+0x80>
 8006e06:	6825      	ldr	r5, [r4, #0]
 8006e08:	6909      	ldr	r1, [r1, #16]
 8006e0a:	eba5 0901 	sub.w	r9, r5, r1
 8006e0e:	6965      	ldr	r5, [r4, #20]
 8006e10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e18:	3301      	adds	r3, #1
 8006e1a:	444b      	add	r3, r9
 8006e1c:	106d      	asrs	r5, r5, #1
 8006e1e:	429d      	cmp	r5, r3
 8006e20:	bf38      	it	cc
 8006e22:	461d      	movcc	r5, r3
 8006e24:	0553      	lsls	r3, r2, #21
 8006e26:	d531      	bpl.n	8006e8c <__ssputs_r+0xa0>
 8006e28:	4629      	mov	r1, r5
 8006e2a:	f7ff ff6b 	bl	8006d04 <_malloc_r>
 8006e2e:	4606      	mov	r6, r0
 8006e30:	b950      	cbnz	r0, 8006e48 <__ssputs_r+0x5c>
 8006e32:	230c      	movs	r3, #12
 8006e34:	f8ca 3000 	str.w	r3, [sl]
 8006e38:	89a3      	ldrh	r3, [r4, #12]
 8006e3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e3e:	81a3      	strh	r3, [r4, #12]
 8006e40:	f04f 30ff 	mov.w	r0, #4294967295
 8006e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e48:	6921      	ldr	r1, [r4, #16]
 8006e4a:	464a      	mov	r2, r9
 8006e4c:	f7ff fb46 	bl	80064dc <memcpy>
 8006e50:	89a3      	ldrh	r3, [r4, #12]
 8006e52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006e56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e5a:	81a3      	strh	r3, [r4, #12]
 8006e5c:	6126      	str	r6, [r4, #16]
 8006e5e:	6165      	str	r5, [r4, #20]
 8006e60:	444e      	add	r6, r9
 8006e62:	eba5 0509 	sub.w	r5, r5, r9
 8006e66:	6026      	str	r6, [r4, #0]
 8006e68:	60a5      	str	r5, [r4, #8]
 8006e6a:	463e      	mov	r6, r7
 8006e6c:	42be      	cmp	r6, r7
 8006e6e:	d900      	bls.n	8006e72 <__ssputs_r+0x86>
 8006e70:	463e      	mov	r6, r7
 8006e72:	6820      	ldr	r0, [r4, #0]
 8006e74:	4632      	mov	r2, r6
 8006e76:	4641      	mov	r1, r8
 8006e78:	f000 f966 	bl	8007148 <memmove>
 8006e7c:	68a3      	ldr	r3, [r4, #8]
 8006e7e:	1b9b      	subs	r3, r3, r6
 8006e80:	60a3      	str	r3, [r4, #8]
 8006e82:	6823      	ldr	r3, [r4, #0]
 8006e84:	4433      	add	r3, r6
 8006e86:	6023      	str	r3, [r4, #0]
 8006e88:	2000      	movs	r0, #0
 8006e8a:	e7db      	b.n	8006e44 <__ssputs_r+0x58>
 8006e8c:	462a      	mov	r2, r5
 8006e8e:	f000 f981 	bl	8007194 <_realloc_r>
 8006e92:	4606      	mov	r6, r0
 8006e94:	2800      	cmp	r0, #0
 8006e96:	d1e1      	bne.n	8006e5c <__ssputs_r+0x70>
 8006e98:	6921      	ldr	r1, [r4, #16]
 8006e9a:	4650      	mov	r0, sl
 8006e9c:	f7ff fec6 	bl	8006c2c <_free_r>
 8006ea0:	e7c7      	b.n	8006e32 <__ssputs_r+0x46>
	...

08006ea4 <_svfiprintf_r>:
 8006ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea8:	4698      	mov	r8, r3
 8006eaa:	898b      	ldrh	r3, [r1, #12]
 8006eac:	061b      	lsls	r3, r3, #24
 8006eae:	b09d      	sub	sp, #116	; 0x74
 8006eb0:	4607      	mov	r7, r0
 8006eb2:	460d      	mov	r5, r1
 8006eb4:	4614      	mov	r4, r2
 8006eb6:	d50e      	bpl.n	8006ed6 <_svfiprintf_r+0x32>
 8006eb8:	690b      	ldr	r3, [r1, #16]
 8006eba:	b963      	cbnz	r3, 8006ed6 <_svfiprintf_r+0x32>
 8006ebc:	2140      	movs	r1, #64	; 0x40
 8006ebe:	f7ff ff21 	bl	8006d04 <_malloc_r>
 8006ec2:	6028      	str	r0, [r5, #0]
 8006ec4:	6128      	str	r0, [r5, #16]
 8006ec6:	b920      	cbnz	r0, 8006ed2 <_svfiprintf_r+0x2e>
 8006ec8:	230c      	movs	r3, #12
 8006eca:	603b      	str	r3, [r7, #0]
 8006ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8006ed0:	e0d1      	b.n	8007076 <_svfiprintf_r+0x1d2>
 8006ed2:	2340      	movs	r3, #64	; 0x40
 8006ed4:	616b      	str	r3, [r5, #20]
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	9309      	str	r3, [sp, #36]	; 0x24
 8006eda:	2320      	movs	r3, #32
 8006edc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ee0:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ee4:	2330      	movs	r3, #48	; 0x30
 8006ee6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007090 <_svfiprintf_r+0x1ec>
 8006eea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006eee:	f04f 0901 	mov.w	r9, #1
 8006ef2:	4623      	mov	r3, r4
 8006ef4:	469a      	mov	sl, r3
 8006ef6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006efa:	b10a      	cbz	r2, 8006f00 <_svfiprintf_r+0x5c>
 8006efc:	2a25      	cmp	r2, #37	; 0x25
 8006efe:	d1f9      	bne.n	8006ef4 <_svfiprintf_r+0x50>
 8006f00:	ebba 0b04 	subs.w	fp, sl, r4
 8006f04:	d00b      	beq.n	8006f1e <_svfiprintf_r+0x7a>
 8006f06:	465b      	mov	r3, fp
 8006f08:	4622      	mov	r2, r4
 8006f0a:	4629      	mov	r1, r5
 8006f0c:	4638      	mov	r0, r7
 8006f0e:	f7ff ff6d 	bl	8006dec <__ssputs_r>
 8006f12:	3001      	adds	r0, #1
 8006f14:	f000 80aa 	beq.w	800706c <_svfiprintf_r+0x1c8>
 8006f18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f1a:	445a      	add	r2, fp
 8006f1c:	9209      	str	r2, [sp, #36]	; 0x24
 8006f1e:	f89a 3000 	ldrb.w	r3, [sl]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	f000 80a2 	beq.w	800706c <_svfiprintf_r+0x1c8>
 8006f28:	2300      	movs	r3, #0
 8006f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8006f2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f32:	f10a 0a01 	add.w	sl, sl, #1
 8006f36:	9304      	str	r3, [sp, #16]
 8006f38:	9307      	str	r3, [sp, #28]
 8006f3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006f3e:	931a      	str	r3, [sp, #104]	; 0x68
 8006f40:	4654      	mov	r4, sl
 8006f42:	2205      	movs	r2, #5
 8006f44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f48:	4851      	ldr	r0, [pc, #324]	; (8007090 <_svfiprintf_r+0x1ec>)
 8006f4a:	f7f9 f951 	bl	80001f0 <memchr>
 8006f4e:	9a04      	ldr	r2, [sp, #16]
 8006f50:	b9d8      	cbnz	r0, 8006f8a <_svfiprintf_r+0xe6>
 8006f52:	06d0      	lsls	r0, r2, #27
 8006f54:	bf44      	itt	mi
 8006f56:	2320      	movmi	r3, #32
 8006f58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f5c:	0711      	lsls	r1, r2, #28
 8006f5e:	bf44      	itt	mi
 8006f60:	232b      	movmi	r3, #43	; 0x2b
 8006f62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f66:	f89a 3000 	ldrb.w	r3, [sl]
 8006f6a:	2b2a      	cmp	r3, #42	; 0x2a
 8006f6c:	d015      	beq.n	8006f9a <_svfiprintf_r+0xf6>
 8006f6e:	9a07      	ldr	r2, [sp, #28]
 8006f70:	4654      	mov	r4, sl
 8006f72:	2000      	movs	r0, #0
 8006f74:	f04f 0c0a 	mov.w	ip, #10
 8006f78:	4621      	mov	r1, r4
 8006f7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f7e:	3b30      	subs	r3, #48	; 0x30
 8006f80:	2b09      	cmp	r3, #9
 8006f82:	d94e      	bls.n	8007022 <_svfiprintf_r+0x17e>
 8006f84:	b1b0      	cbz	r0, 8006fb4 <_svfiprintf_r+0x110>
 8006f86:	9207      	str	r2, [sp, #28]
 8006f88:	e014      	b.n	8006fb4 <_svfiprintf_r+0x110>
 8006f8a:	eba0 0308 	sub.w	r3, r0, r8
 8006f8e:	fa09 f303 	lsl.w	r3, r9, r3
 8006f92:	4313      	orrs	r3, r2
 8006f94:	9304      	str	r3, [sp, #16]
 8006f96:	46a2      	mov	sl, r4
 8006f98:	e7d2      	b.n	8006f40 <_svfiprintf_r+0x9c>
 8006f9a:	9b03      	ldr	r3, [sp, #12]
 8006f9c:	1d19      	adds	r1, r3, #4
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	9103      	str	r1, [sp, #12]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	bfbb      	ittet	lt
 8006fa6:	425b      	neglt	r3, r3
 8006fa8:	f042 0202 	orrlt.w	r2, r2, #2
 8006fac:	9307      	strge	r3, [sp, #28]
 8006fae:	9307      	strlt	r3, [sp, #28]
 8006fb0:	bfb8      	it	lt
 8006fb2:	9204      	strlt	r2, [sp, #16]
 8006fb4:	7823      	ldrb	r3, [r4, #0]
 8006fb6:	2b2e      	cmp	r3, #46	; 0x2e
 8006fb8:	d10c      	bne.n	8006fd4 <_svfiprintf_r+0x130>
 8006fba:	7863      	ldrb	r3, [r4, #1]
 8006fbc:	2b2a      	cmp	r3, #42	; 0x2a
 8006fbe:	d135      	bne.n	800702c <_svfiprintf_r+0x188>
 8006fc0:	9b03      	ldr	r3, [sp, #12]
 8006fc2:	1d1a      	adds	r2, r3, #4
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	9203      	str	r2, [sp, #12]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	bfb8      	it	lt
 8006fcc:	f04f 33ff 	movlt.w	r3, #4294967295
 8006fd0:	3402      	adds	r4, #2
 8006fd2:	9305      	str	r3, [sp, #20]
 8006fd4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80070a0 <_svfiprintf_r+0x1fc>
 8006fd8:	7821      	ldrb	r1, [r4, #0]
 8006fda:	2203      	movs	r2, #3
 8006fdc:	4650      	mov	r0, sl
 8006fde:	f7f9 f907 	bl	80001f0 <memchr>
 8006fe2:	b140      	cbz	r0, 8006ff6 <_svfiprintf_r+0x152>
 8006fe4:	2340      	movs	r3, #64	; 0x40
 8006fe6:	eba0 000a 	sub.w	r0, r0, sl
 8006fea:	fa03 f000 	lsl.w	r0, r3, r0
 8006fee:	9b04      	ldr	r3, [sp, #16]
 8006ff0:	4303      	orrs	r3, r0
 8006ff2:	3401      	adds	r4, #1
 8006ff4:	9304      	str	r3, [sp, #16]
 8006ff6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ffa:	4826      	ldr	r0, [pc, #152]	; (8007094 <_svfiprintf_r+0x1f0>)
 8006ffc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007000:	2206      	movs	r2, #6
 8007002:	f7f9 f8f5 	bl	80001f0 <memchr>
 8007006:	2800      	cmp	r0, #0
 8007008:	d038      	beq.n	800707c <_svfiprintf_r+0x1d8>
 800700a:	4b23      	ldr	r3, [pc, #140]	; (8007098 <_svfiprintf_r+0x1f4>)
 800700c:	bb1b      	cbnz	r3, 8007056 <_svfiprintf_r+0x1b2>
 800700e:	9b03      	ldr	r3, [sp, #12]
 8007010:	3307      	adds	r3, #7
 8007012:	f023 0307 	bic.w	r3, r3, #7
 8007016:	3308      	adds	r3, #8
 8007018:	9303      	str	r3, [sp, #12]
 800701a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800701c:	4433      	add	r3, r6
 800701e:	9309      	str	r3, [sp, #36]	; 0x24
 8007020:	e767      	b.n	8006ef2 <_svfiprintf_r+0x4e>
 8007022:	fb0c 3202 	mla	r2, ip, r2, r3
 8007026:	460c      	mov	r4, r1
 8007028:	2001      	movs	r0, #1
 800702a:	e7a5      	b.n	8006f78 <_svfiprintf_r+0xd4>
 800702c:	2300      	movs	r3, #0
 800702e:	3401      	adds	r4, #1
 8007030:	9305      	str	r3, [sp, #20]
 8007032:	4619      	mov	r1, r3
 8007034:	f04f 0c0a 	mov.w	ip, #10
 8007038:	4620      	mov	r0, r4
 800703a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800703e:	3a30      	subs	r2, #48	; 0x30
 8007040:	2a09      	cmp	r2, #9
 8007042:	d903      	bls.n	800704c <_svfiprintf_r+0x1a8>
 8007044:	2b00      	cmp	r3, #0
 8007046:	d0c5      	beq.n	8006fd4 <_svfiprintf_r+0x130>
 8007048:	9105      	str	r1, [sp, #20]
 800704a:	e7c3      	b.n	8006fd4 <_svfiprintf_r+0x130>
 800704c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007050:	4604      	mov	r4, r0
 8007052:	2301      	movs	r3, #1
 8007054:	e7f0      	b.n	8007038 <_svfiprintf_r+0x194>
 8007056:	ab03      	add	r3, sp, #12
 8007058:	9300      	str	r3, [sp, #0]
 800705a:	462a      	mov	r2, r5
 800705c:	4b0f      	ldr	r3, [pc, #60]	; (800709c <_svfiprintf_r+0x1f8>)
 800705e:	a904      	add	r1, sp, #16
 8007060:	4638      	mov	r0, r7
 8007062:	f7fd ffc9 	bl	8004ff8 <_printf_float>
 8007066:	1c42      	adds	r2, r0, #1
 8007068:	4606      	mov	r6, r0
 800706a:	d1d6      	bne.n	800701a <_svfiprintf_r+0x176>
 800706c:	89ab      	ldrh	r3, [r5, #12]
 800706e:	065b      	lsls	r3, r3, #25
 8007070:	f53f af2c 	bmi.w	8006ecc <_svfiprintf_r+0x28>
 8007074:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007076:	b01d      	add	sp, #116	; 0x74
 8007078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800707c:	ab03      	add	r3, sp, #12
 800707e:	9300      	str	r3, [sp, #0]
 8007080:	462a      	mov	r2, r5
 8007082:	4b06      	ldr	r3, [pc, #24]	; (800709c <_svfiprintf_r+0x1f8>)
 8007084:	a904      	add	r1, sp, #16
 8007086:	4638      	mov	r0, r7
 8007088:	f7fe fa5a 	bl	8005540 <_printf_i>
 800708c:	e7eb      	b.n	8007066 <_svfiprintf_r+0x1c2>
 800708e:	bf00      	nop
 8007090:	08009734 	.word	0x08009734
 8007094:	0800973e 	.word	0x0800973e
 8007098:	08004ff9 	.word	0x08004ff9
 800709c:	08006ded 	.word	0x08006ded
 80070a0:	0800973a 	.word	0x0800973a

080070a4 <_sbrk_r>:
 80070a4:	b538      	push	{r3, r4, r5, lr}
 80070a6:	4d06      	ldr	r5, [pc, #24]	; (80070c0 <_sbrk_r+0x1c>)
 80070a8:	2300      	movs	r3, #0
 80070aa:	4604      	mov	r4, r0
 80070ac:	4608      	mov	r0, r1
 80070ae:	602b      	str	r3, [r5, #0]
 80070b0:	f001 febc 	bl	8008e2c <_sbrk>
 80070b4:	1c43      	adds	r3, r0, #1
 80070b6:	d102      	bne.n	80070be <_sbrk_r+0x1a>
 80070b8:	682b      	ldr	r3, [r5, #0]
 80070ba:	b103      	cbz	r3, 80070be <_sbrk_r+0x1a>
 80070bc:	6023      	str	r3, [r4, #0]
 80070be:	bd38      	pop	{r3, r4, r5, pc}
 80070c0:	20000700 	.word	0x20000700

080070c4 <__assert_func>:
 80070c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80070c6:	4614      	mov	r4, r2
 80070c8:	461a      	mov	r2, r3
 80070ca:	4b09      	ldr	r3, [pc, #36]	; (80070f0 <__assert_func+0x2c>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4605      	mov	r5, r0
 80070d0:	68d8      	ldr	r0, [r3, #12]
 80070d2:	b14c      	cbz	r4, 80070e8 <__assert_func+0x24>
 80070d4:	4b07      	ldr	r3, [pc, #28]	; (80070f4 <__assert_func+0x30>)
 80070d6:	9100      	str	r1, [sp, #0]
 80070d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80070dc:	4906      	ldr	r1, [pc, #24]	; (80070f8 <__assert_func+0x34>)
 80070de:	462b      	mov	r3, r5
 80070e0:	f000 f80e 	bl	8007100 <fiprintf>
 80070e4:	f000 faac 	bl	8007640 <abort>
 80070e8:	4b04      	ldr	r3, [pc, #16]	; (80070fc <__assert_func+0x38>)
 80070ea:	461c      	mov	r4, r3
 80070ec:	e7f3      	b.n	80070d6 <__assert_func+0x12>
 80070ee:	bf00      	nop
 80070f0:	20000394 	.word	0x20000394
 80070f4:	08009745 	.word	0x08009745
 80070f8:	08009752 	.word	0x08009752
 80070fc:	08009780 	.word	0x08009780

08007100 <fiprintf>:
 8007100:	b40e      	push	{r1, r2, r3}
 8007102:	b503      	push	{r0, r1, lr}
 8007104:	4601      	mov	r1, r0
 8007106:	ab03      	add	r3, sp, #12
 8007108:	4805      	ldr	r0, [pc, #20]	; (8007120 <fiprintf+0x20>)
 800710a:	f853 2b04 	ldr.w	r2, [r3], #4
 800710e:	6800      	ldr	r0, [r0, #0]
 8007110:	9301      	str	r3, [sp, #4]
 8007112:	f000 f897 	bl	8007244 <_vfiprintf_r>
 8007116:	b002      	add	sp, #8
 8007118:	f85d eb04 	ldr.w	lr, [sp], #4
 800711c:	b003      	add	sp, #12
 800711e:	4770      	bx	lr
 8007120:	20000394 	.word	0x20000394

08007124 <__ascii_mbtowc>:
 8007124:	b082      	sub	sp, #8
 8007126:	b901      	cbnz	r1, 800712a <__ascii_mbtowc+0x6>
 8007128:	a901      	add	r1, sp, #4
 800712a:	b142      	cbz	r2, 800713e <__ascii_mbtowc+0x1a>
 800712c:	b14b      	cbz	r3, 8007142 <__ascii_mbtowc+0x1e>
 800712e:	7813      	ldrb	r3, [r2, #0]
 8007130:	600b      	str	r3, [r1, #0]
 8007132:	7812      	ldrb	r2, [r2, #0]
 8007134:	1e10      	subs	r0, r2, #0
 8007136:	bf18      	it	ne
 8007138:	2001      	movne	r0, #1
 800713a:	b002      	add	sp, #8
 800713c:	4770      	bx	lr
 800713e:	4610      	mov	r0, r2
 8007140:	e7fb      	b.n	800713a <__ascii_mbtowc+0x16>
 8007142:	f06f 0001 	mvn.w	r0, #1
 8007146:	e7f8      	b.n	800713a <__ascii_mbtowc+0x16>

08007148 <memmove>:
 8007148:	4288      	cmp	r0, r1
 800714a:	b510      	push	{r4, lr}
 800714c:	eb01 0402 	add.w	r4, r1, r2
 8007150:	d902      	bls.n	8007158 <memmove+0x10>
 8007152:	4284      	cmp	r4, r0
 8007154:	4623      	mov	r3, r4
 8007156:	d807      	bhi.n	8007168 <memmove+0x20>
 8007158:	1e43      	subs	r3, r0, #1
 800715a:	42a1      	cmp	r1, r4
 800715c:	d008      	beq.n	8007170 <memmove+0x28>
 800715e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007162:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007166:	e7f8      	b.n	800715a <memmove+0x12>
 8007168:	4402      	add	r2, r0
 800716a:	4601      	mov	r1, r0
 800716c:	428a      	cmp	r2, r1
 800716e:	d100      	bne.n	8007172 <memmove+0x2a>
 8007170:	bd10      	pop	{r4, pc}
 8007172:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007176:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800717a:	e7f7      	b.n	800716c <memmove+0x24>

0800717c <__malloc_lock>:
 800717c:	4801      	ldr	r0, [pc, #4]	; (8007184 <__malloc_lock+0x8>)
 800717e:	f000 bc1f 	b.w	80079c0 <__retarget_lock_acquire_recursive>
 8007182:	bf00      	nop
 8007184:	20000704 	.word	0x20000704

08007188 <__malloc_unlock>:
 8007188:	4801      	ldr	r0, [pc, #4]	; (8007190 <__malloc_unlock+0x8>)
 800718a:	f000 bc1a 	b.w	80079c2 <__retarget_lock_release_recursive>
 800718e:	bf00      	nop
 8007190:	20000704 	.word	0x20000704

08007194 <_realloc_r>:
 8007194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007198:	4680      	mov	r8, r0
 800719a:	4614      	mov	r4, r2
 800719c:	460e      	mov	r6, r1
 800719e:	b921      	cbnz	r1, 80071aa <_realloc_r+0x16>
 80071a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071a4:	4611      	mov	r1, r2
 80071a6:	f7ff bdad 	b.w	8006d04 <_malloc_r>
 80071aa:	b92a      	cbnz	r2, 80071b8 <_realloc_r+0x24>
 80071ac:	f7ff fd3e 	bl	8006c2c <_free_r>
 80071b0:	4625      	mov	r5, r4
 80071b2:	4628      	mov	r0, r5
 80071b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071b8:	f000 fc6a 	bl	8007a90 <_malloc_usable_size_r>
 80071bc:	4284      	cmp	r4, r0
 80071be:	4607      	mov	r7, r0
 80071c0:	d802      	bhi.n	80071c8 <_realloc_r+0x34>
 80071c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80071c6:	d812      	bhi.n	80071ee <_realloc_r+0x5a>
 80071c8:	4621      	mov	r1, r4
 80071ca:	4640      	mov	r0, r8
 80071cc:	f7ff fd9a 	bl	8006d04 <_malloc_r>
 80071d0:	4605      	mov	r5, r0
 80071d2:	2800      	cmp	r0, #0
 80071d4:	d0ed      	beq.n	80071b2 <_realloc_r+0x1e>
 80071d6:	42bc      	cmp	r4, r7
 80071d8:	4622      	mov	r2, r4
 80071da:	4631      	mov	r1, r6
 80071dc:	bf28      	it	cs
 80071de:	463a      	movcs	r2, r7
 80071e0:	f7ff f97c 	bl	80064dc <memcpy>
 80071e4:	4631      	mov	r1, r6
 80071e6:	4640      	mov	r0, r8
 80071e8:	f7ff fd20 	bl	8006c2c <_free_r>
 80071ec:	e7e1      	b.n	80071b2 <_realloc_r+0x1e>
 80071ee:	4635      	mov	r5, r6
 80071f0:	e7df      	b.n	80071b2 <_realloc_r+0x1e>

080071f2 <__sfputc_r>:
 80071f2:	6893      	ldr	r3, [r2, #8]
 80071f4:	3b01      	subs	r3, #1
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	b410      	push	{r4}
 80071fa:	6093      	str	r3, [r2, #8]
 80071fc:	da08      	bge.n	8007210 <__sfputc_r+0x1e>
 80071fe:	6994      	ldr	r4, [r2, #24]
 8007200:	42a3      	cmp	r3, r4
 8007202:	db01      	blt.n	8007208 <__sfputc_r+0x16>
 8007204:	290a      	cmp	r1, #10
 8007206:	d103      	bne.n	8007210 <__sfputc_r+0x1e>
 8007208:	f85d 4b04 	ldr.w	r4, [sp], #4
 800720c:	f000 b94a 	b.w	80074a4 <__swbuf_r>
 8007210:	6813      	ldr	r3, [r2, #0]
 8007212:	1c58      	adds	r0, r3, #1
 8007214:	6010      	str	r0, [r2, #0]
 8007216:	7019      	strb	r1, [r3, #0]
 8007218:	4608      	mov	r0, r1
 800721a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800721e:	4770      	bx	lr

08007220 <__sfputs_r>:
 8007220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007222:	4606      	mov	r6, r0
 8007224:	460f      	mov	r7, r1
 8007226:	4614      	mov	r4, r2
 8007228:	18d5      	adds	r5, r2, r3
 800722a:	42ac      	cmp	r4, r5
 800722c:	d101      	bne.n	8007232 <__sfputs_r+0x12>
 800722e:	2000      	movs	r0, #0
 8007230:	e007      	b.n	8007242 <__sfputs_r+0x22>
 8007232:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007236:	463a      	mov	r2, r7
 8007238:	4630      	mov	r0, r6
 800723a:	f7ff ffda 	bl	80071f2 <__sfputc_r>
 800723e:	1c43      	adds	r3, r0, #1
 8007240:	d1f3      	bne.n	800722a <__sfputs_r+0xa>
 8007242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007244 <_vfiprintf_r>:
 8007244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007248:	460d      	mov	r5, r1
 800724a:	b09d      	sub	sp, #116	; 0x74
 800724c:	4614      	mov	r4, r2
 800724e:	4698      	mov	r8, r3
 8007250:	4606      	mov	r6, r0
 8007252:	b118      	cbz	r0, 800725c <_vfiprintf_r+0x18>
 8007254:	6983      	ldr	r3, [r0, #24]
 8007256:	b90b      	cbnz	r3, 800725c <_vfiprintf_r+0x18>
 8007258:	f000 fb14 	bl	8007884 <__sinit>
 800725c:	4b89      	ldr	r3, [pc, #548]	; (8007484 <_vfiprintf_r+0x240>)
 800725e:	429d      	cmp	r5, r3
 8007260:	d11b      	bne.n	800729a <_vfiprintf_r+0x56>
 8007262:	6875      	ldr	r5, [r6, #4]
 8007264:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007266:	07d9      	lsls	r1, r3, #31
 8007268:	d405      	bmi.n	8007276 <_vfiprintf_r+0x32>
 800726a:	89ab      	ldrh	r3, [r5, #12]
 800726c:	059a      	lsls	r2, r3, #22
 800726e:	d402      	bmi.n	8007276 <_vfiprintf_r+0x32>
 8007270:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007272:	f000 fba5 	bl	80079c0 <__retarget_lock_acquire_recursive>
 8007276:	89ab      	ldrh	r3, [r5, #12]
 8007278:	071b      	lsls	r3, r3, #28
 800727a:	d501      	bpl.n	8007280 <_vfiprintf_r+0x3c>
 800727c:	692b      	ldr	r3, [r5, #16]
 800727e:	b9eb      	cbnz	r3, 80072bc <_vfiprintf_r+0x78>
 8007280:	4629      	mov	r1, r5
 8007282:	4630      	mov	r0, r6
 8007284:	f000 f96e 	bl	8007564 <__swsetup_r>
 8007288:	b1c0      	cbz	r0, 80072bc <_vfiprintf_r+0x78>
 800728a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800728c:	07dc      	lsls	r4, r3, #31
 800728e:	d50e      	bpl.n	80072ae <_vfiprintf_r+0x6a>
 8007290:	f04f 30ff 	mov.w	r0, #4294967295
 8007294:	b01d      	add	sp, #116	; 0x74
 8007296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800729a:	4b7b      	ldr	r3, [pc, #492]	; (8007488 <_vfiprintf_r+0x244>)
 800729c:	429d      	cmp	r5, r3
 800729e:	d101      	bne.n	80072a4 <_vfiprintf_r+0x60>
 80072a0:	68b5      	ldr	r5, [r6, #8]
 80072a2:	e7df      	b.n	8007264 <_vfiprintf_r+0x20>
 80072a4:	4b79      	ldr	r3, [pc, #484]	; (800748c <_vfiprintf_r+0x248>)
 80072a6:	429d      	cmp	r5, r3
 80072a8:	bf08      	it	eq
 80072aa:	68f5      	ldreq	r5, [r6, #12]
 80072ac:	e7da      	b.n	8007264 <_vfiprintf_r+0x20>
 80072ae:	89ab      	ldrh	r3, [r5, #12]
 80072b0:	0598      	lsls	r0, r3, #22
 80072b2:	d4ed      	bmi.n	8007290 <_vfiprintf_r+0x4c>
 80072b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80072b6:	f000 fb84 	bl	80079c2 <__retarget_lock_release_recursive>
 80072ba:	e7e9      	b.n	8007290 <_vfiprintf_r+0x4c>
 80072bc:	2300      	movs	r3, #0
 80072be:	9309      	str	r3, [sp, #36]	; 0x24
 80072c0:	2320      	movs	r3, #32
 80072c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80072c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80072ca:	2330      	movs	r3, #48	; 0x30
 80072cc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007490 <_vfiprintf_r+0x24c>
 80072d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80072d4:	f04f 0901 	mov.w	r9, #1
 80072d8:	4623      	mov	r3, r4
 80072da:	469a      	mov	sl, r3
 80072dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072e0:	b10a      	cbz	r2, 80072e6 <_vfiprintf_r+0xa2>
 80072e2:	2a25      	cmp	r2, #37	; 0x25
 80072e4:	d1f9      	bne.n	80072da <_vfiprintf_r+0x96>
 80072e6:	ebba 0b04 	subs.w	fp, sl, r4
 80072ea:	d00b      	beq.n	8007304 <_vfiprintf_r+0xc0>
 80072ec:	465b      	mov	r3, fp
 80072ee:	4622      	mov	r2, r4
 80072f0:	4629      	mov	r1, r5
 80072f2:	4630      	mov	r0, r6
 80072f4:	f7ff ff94 	bl	8007220 <__sfputs_r>
 80072f8:	3001      	adds	r0, #1
 80072fa:	f000 80aa 	beq.w	8007452 <_vfiprintf_r+0x20e>
 80072fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007300:	445a      	add	r2, fp
 8007302:	9209      	str	r2, [sp, #36]	; 0x24
 8007304:	f89a 3000 	ldrb.w	r3, [sl]
 8007308:	2b00      	cmp	r3, #0
 800730a:	f000 80a2 	beq.w	8007452 <_vfiprintf_r+0x20e>
 800730e:	2300      	movs	r3, #0
 8007310:	f04f 32ff 	mov.w	r2, #4294967295
 8007314:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007318:	f10a 0a01 	add.w	sl, sl, #1
 800731c:	9304      	str	r3, [sp, #16]
 800731e:	9307      	str	r3, [sp, #28]
 8007320:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007324:	931a      	str	r3, [sp, #104]	; 0x68
 8007326:	4654      	mov	r4, sl
 8007328:	2205      	movs	r2, #5
 800732a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800732e:	4858      	ldr	r0, [pc, #352]	; (8007490 <_vfiprintf_r+0x24c>)
 8007330:	f7f8 ff5e 	bl	80001f0 <memchr>
 8007334:	9a04      	ldr	r2, [sp, #16]
 8007336:	b9d8      	cbnz	r0, 8007370 <_vfiprintf_r+0x12c>
 8007338:	06d1      	lsls	r1, r2, #27
 800733a:	bf44      	itt	mi
 800733c:	2320      	movmi	r3, #32
 800733e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007342:	0713      	lsls	r3, r2, #28
 8007344:	bf44      	itt	mi
 8007346:	232b      	movmi	r3, #43	; 0x2b
 8007348:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800734c:	f89a 3000 	ldrb.w	r3, [sl]
 8007350:	2b2a      	cmp	r3, #42	; 0x2a
 8007352:	d015      	beq.n	8007380 <_vfiprintf_r+0x13c>
 8007354:	9a07      	ldr	r2, [sp, #28]
 8007356:	4654      	mov	r4, sl
 8007358:	2000      	movs	r0, #0
 800735a:	f04f 0c0a 	mov.w	ip, #10
 800735e:	4621      	mov	r1, r4
 8007360:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007364:	3b30      	subs	r3, #48	; 0x30
 8007366:	2b09      	cmp	r3, #9
 8007368:	d94e      	bls.n	8007408 <_vfiprintf_r+0x1c4>
 800736a:	b1b0      	cbz	r0, 800739a <_vfiprintf_r+0x156>
 800736c:	9207      	str	r2, [sp, #28]
 800736e:	e014      	b.n	800739a <_vfiprintf_r+0x156>
 8007370:	eba0 0308 	sub.w	r3, r0, r8
 8007374:	fa09 f303 	lsl.w	r3, r9, r3
 8007378:	4313      	orrs	r3, r2
 800737a:	9304      	str	r3, [sp, #16]
 800737c:	46a2      	mov	sl, r4
 800737e:	e7d2      	b.n	8007326 <_vfiprintf_r+0xe2>
 8007380:	9b03      	ldr	r3, [sp, #12]
 8007382:	1d19      	adds	r1, r3, #4
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	9103      	str	r1, [sp, #12]
 8007388:	2b00      	cmp	r3, #0
 800738a:	bfbb      	ittet	lt
 800738c:	425b      	neglt	r3, r3
 800738e:	f042 0202 	orrlt.w	r2, r2, #2
 8007392:	9307      	strge	r3, [sp, #28]
 8007394:	9307      	strlt	r3, [sp, #28]
 8007396:	bfb8      	it	lt
 8007398:	9204      	strlt	r2, [sp, #16]
 800739a:	7823      	ldrb	r3, [r4, #0]
 800739c:	2b2e      	cmp	r3, #46	; 0x2e
 800739e:	d10c      	bne.n	80073ba <_vfiprintf_r+0x176>
 80073a0:	7863      	ldrb	r3, [r4, #1]
 80073a2:	2b2a      	cmp	r3, #42	; 0x2a
 80073a4:	d135      	bne.n	8007412 <_vfiprintf_r+0x1ce>
 80073a6:	9b03      	ldr	r3, [sp, #12]
 80073a8:	1d1a      	adds	r2, r3, #4
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	9203      	str	r2, [sp, #12]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	bfb8      	it	lt
 80073b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80073b6:	3402      	adds	r4, #2
 80073b8:	9305      	str	r3, [sp, #20]
 80073ba:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80074a0 <_vfiprintf_r+0x25c>
 80073be:	7821      	ldrb	r1, [r4, #0]
 80073c0:	2203      	movs	r2, #3
 80073c2:	4650      	mov	r0, sl
 80073c4:	f7f8 ff14 	bl	80001f0 <memchr>
 80073c8:	b140      	cbz	r0, 80073dc <_vfiprintf_r+0x198>
 80073ca:	2340      	movs	r3, #64	; 0x40
 80073cc:	eba0 000a 	sub.w	r0, r0, sl
 80073d0:	fa03 f000 	lsl.w	r0, r3, r0
 80073d4:	9b04      	ldr	r3, [sp, #16]
 80073d6:	4303      	orrs	r3, r0
 80073d8:	3401      	adds	r4, #1
 80073da:	9304      	str	r3, [sp, #16]
 80073dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073e0:	482c      	ldr	r0, [pc, #176]	; (8007494 <_vfiprintf_r+0x250>)
 80073e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80073e6:	2206      	movs	r2, #6
 80073e8:	f7f8 ff02 	bl	80001f0 <memchr>
 80073ec:	2800      	cmp	r0, #0
 80073ee:	d03f      	beq.n	8007470 <_vfiprintf_r+0x22c>
 80073f0:	4b29      	ldr	r3, [pc, #164]	; (8007498 <_vfiprintf_r+0x254>)
 80073f2:	bb1b      	cbnz	r3, 800743c <_vfiprintf_r+0x1f8>
 80073f4:	9b03      	ldr	r3, [sp, #12]
 80073f6:	3307      	adds	r3, #7
 80073f8:	f023 0307 	bic.w	r3, r3, #7
 80073fc:	3308      	adds	r3, #8
 80073fe:	9303      	str	r3, [sp, #12]
 8007400:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007402:	443b      	add	r3, r7
 8007404:	9309      	str	r3, [sp, #36]	; 0x24
 8007406:	e767      	b.n	80072d8 <_vfiprintf_r+0x94>
 8007408:	fb0c 3202 	mla	r2, ip, r2, r3
 800740c:	460c      	mov	r4, r1
 800740e:	2001      	movs	r0, #1
 8007410:	e7a5      	b.n	800735e <_vfiprintf_r+0x11a>
 8007412:	2300      	movs	r3, #0
 8007414:	3401      	adds	r4, #1
 8007416:	9305      	str	r3, [sp, #20]
 8007418:	4619      	mov	r1, r3
 800741a:	f04f 0c0a 	mov.w	ip, #10
 800741e:	4620      	mov	r0, r4
 8007420:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007424:	3a30      	subs	r2, #48	; 0x30
 8007426:	2a09      	cmp	r2, #9
 8007428:	d903      	bls.n	8007432 <_vfiprintf_r+0x1ee>
 800742a:	2b00      	cmp	r3, #0
 800742c:	d0c5      	beq.n	80073ba <_vfiprintf_r+0x176>
 800742e:	9105      	str	r1, [sp, #20]
 8007430:	e7c3      	b.n	80073ba <_vfiprintf_r+0x176>
 8007432:	fb0c 2101 	mla	r1, ip, r1, r2
 8007436:	4604      	mov	r4, r0
 8007438:	2301      	movs	r3, #1
 800743a:	e7f0      	b.n	800741e <_vfiprintf_r+0x1da>
 800743c:	ab03      	add	r3, sp, #12
 800743e:	9300      	str	r3, [sp, #0]
 8007440:	462a      	mov	r2, r5
 8007442:	4b16      	ldr	r3, [pc, #88]	; (800749c <_vfiprintf_r+0x258>)
 8007444:	a904      	add	r1, sp, #16
 8007446:	4630      	mov	r0, r6
 8007448:	f7fd fdd6 	bl	8004ff8 <_printf_float>
 800744c:	4607      	mov	r7, r0
 800744e:	1c78      	adds	r0, r7, #1
 8007450:	d1d6      	bne.n	8007400 <_vfiprintf_r+0x1bc>
 8007452:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007454:	07d9      	lsls	r1, r3, #31
 8007456:	d405      	bmi.n	8007464 <_vfiprintf_r+0x220>
 8007458:	89ab      	ldrh	r3, [r5, #12]
 800745a:	059a      	lsls	r2, r3, #22
 800745c:	d402      	bmi.n	8007464 <_vfiprintf_r+0x220>
 800745e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007460:	f000 faaf 	bl	80079c2 <__retarget_lock_release_recursive>
 8007464:	89ab      	ldrh	r3, [r5, #12]
 8007466:	065b      	lsls	r3, r3, #25
 8007468:	f53f af12 	bmi.w	8007290 <_vfiprintf_r+0x4c>
 800746c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800746e:	e711      	b.n	8007294 <_vfiprintf_r+0x50>
 8007470:	ab03      	add	r3, sp, #12
 8007472:	9300      	str	r3, [sp, #0]
 8007474:	462a      	mov	r2, r5
 8007476:	4b09      	ldr	r3, [pc, #36]	; (800749c <_vfiprintf_r+0x258>)
 8007478:	a904      	add	r1, sp, #16
 800747a:	4630      	mov	r0, r6
 800747c:	f7fe f860 	bl	8005540 <_printf_i>
 8007480:	e7e4      	b.n	800744c <_vfiprintf_r+0x208>
 8007482:	bf00      	nop
 8007484:	080098ac 	.word	0x080098ac
 8007488:	080098cc 	.word	0x080098cc
 800748c:	0800988c 	.word	0x0800988c
 8007490:	08009734 	.word	0x08009734
 8007494:	0800973e 	.word	0x0800973e
 8007498:	08004ff9 	.word	0x08004ff9
 800749c:	08007221 	.word	0x08007221
 80074a0:	0800973a 	.word	0x0800973a

080074a4 <__swbuf_r>:
 80074a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074a6:	460e      	mov	r6, r1
 80074a8:	4614      	mov	r4, r2
 80074aa:	4605      	mov	r5, r0
 80074ac:	b118      	cbz	r0, 80074b6 <__swbuf_r+0x12>
 80074ae:	6983      	ldr	r3, [r0, #24]
 80074b0:	b90b      	cbnz	r3, 80074b6 <__swbuf_r+0x12>
 80074b2:	f000 f9e7 	bl	8007884 <__sinit>
 80074b6:	4b21      	ldr	r3, [pc, #132]	; (800753c <__swbuf_r+0x98>)
 80074b8:	429c      	cmp	r4, r3
 80074ba:	d12b      	bne.n	8007514 <__swbuf_r+0x70>
 80074bc:	686c      	ldr	r4, [r5, #4]
 80074be:	69a3      	ldr	r3, [r4, #24]
 80074c0:	60a3      	str	r3, [r4, #8]
 80074c2:	89a3      	ldrh	r3, [r4, #12]
 80074c4:	071a      	lsls	r2, r3, #28
 80074c6:	d52f      	bpl.n	8007528 <__swbuf_r+0x84>
 80074c8:	6923      	ldr	r3, [r4, #16]
 80074ca:	b36b      	cbz	r3, 8007528 <__swbuf_r+0x84>
 80074cc:	6923      	ldr	r3, [r4, #16]
 80074ce:	6820      	ldr	r0, [r4, #0]
 80074d0:	1ac0      	subs	r0, r0, r3
 80074d2:	6963      	ldr	r3, [r4, #20]
 80074d4:	b2f6      	uxtb	r6, r6
 80074d6:	4283      	cmp	r3, r0
 80074d8:	4637      	mov	r7, r6
 80074da:	dc04      	bgt.n	80074e6 <__swbuf_r+0x42>
 80074dc:	4621      	mov	r1, r4
 80074de:	4628      	mov	r0, r5
 80074e0:	f000 f93c 	bl	800775c <_fflush_r>
 80074e4:	bb30      	cbnz	r0, 8007534 <__swbuf_r+0x90>
 80074e6:	68a3      	ldr	r3, [r4, #8]
 80074e8:	3b01      	subs	r3, #1
 80074ea:	60a3      	str	r3, [r4, #8]
 80074ec:	6823      	ldr	r3, [r4, #0]
 80074ee:	1c5a      	adds	r2, r3, #1
 80074f0:	6022      	str	r2, [r4, #0]
 80074f2:	701e      	strb	r6, [r3, #0]
 80074f4:	6963      	ldr	r3, [r4, #20]
 80074f6:	3001      	adds	r0, #1
 80074f8:	4283      	cmp	r3, r0
 80074fa:	d004      	beq.n	8007506 <__swbuf_r+0x62>
 80074fc:	89a3      	ldrh	r3, [r4, #12]
 80074fe:	07db      	lsls	r3, r3, #31
 8007500:	d506      	bpl.n	8007510 <__swbuf_r+0x6c>
 8007502:	2e0a      	cmp	r6, #10
 8007504:	d104      	bne.n	8007510 <__swbuf_r+0x6c>
 8007506:	4621      	mov	r1, r4
 8007508:	4628      	mov	r0, r5
 800750a:	f000 f927 	bl	800775c <_fflush_r>
 800750e:	b988      	cbnz	r0, 8007534 <__swbuf_r+0x90>
 8007510:	4638      	mov	r0, r7
 8007512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007514:	4b0a      	ldr	r3, [pc, #40]	; (8007540 <__swbuf_r+0x9c>)
 8007516:	429c      	cmp	r4, r3
 8007518:	d101      	bne.n	800751e <__swbuf_r+0x7a>
 800751a:	68ac      	ldr	r4, [r5, #8]
 800751c:	e7cf      	b.n	80074be <__swbuf_r+0x1a>
 800751e:	4b09      	ldr	r3, [pc, #36]	; (8007544 <__swbuf_r+0xa0>)
 8007520:	429c      	cmp	r4, r3
 8007522:	bf08      	it	eq
 8007524:	68ec      	ldreq	r4, [r5, #12]
 8007526:	e7ca      	b.n	80074be <__swbuf_r+0x1a>
 8007528:	4621      	mov	r1, r4
 800752a:	4628      	mov	r0, r5
 800752c:	f000 f81a 	bl	8007564 <__swsetup_r>
 8007530:	2800      	cmp	r0, #0
 8007532:	d0cb      	beq.n	80074cc <__swbuf_r+0x28>
 8007534:	f04f 37ff 	mov.w	r7, #4294967295
 8007538:	e7ea      	b.n	8007510 <__swbuf_r+0x6c>
 800753a:	bf00      	nop
 800753c:	080098ac 	.word	0x080098ac
 8007540:	080098cc 	.word	0x080098cc
 8007544:	0800988c 	.word	0x0800988c

08007548 <__ascii_wctomb>:
 8007548:	b149      	cbz	r1, 800755e <__ascii_wctomb+0x16>
 800754a:	2aff      	cmp	r2, #255	; 0xff
 800754c:	bf85      	ittet	hi
 800754e:	238a      	movhi	r3, #138	; 0x8a
 8007550:	6003      	strhi	r3, [r0, #0]
 8007552:	700a      	strbls	r2, [r1, #0]
 8007554:	f04f 30ff 	movhi.w	r0, #4294967295
 8007558:	bf98      	it	ls
 800755a:	2001      	movls	r0, #1
 800755c:	4770      	bx	lr
 800755e:	4608      	mov	r0, r1
 8007560:	4770      	bx	lr
	...

08007564 <__swsetup_r>:
 8007564:	4b32      	ldr	r3, [pc, #200]	; (8007630 <__swsetup_r+0xcc>)
 8007566:	b570      	push	{r4, r5, r6, lr}
 8007568:	681d      	ldr	r5, [r3, #0]
 800756a:	4606      	mov	r6, r0
 800756c:	460c      	mov	r4, r1
 800756e:	b125      	cbz	r5, 800757a <__swsetup_r+0x16>
 8007570:	69ab      	ldr	r3, [r5, #24]
 8007572:	b913      	cbnz	r3, 800757a <__swsetup_r+0x16>
 8007574:	4628      	mov	r0, r5
 8007576:	f000 f985 	bl	8007884 <__sinit>
 800757a:	4b2e      	ldr	r3, [pc, #184]	; (8007634 <__swsetup_r+0xd0>)
 800757c:	429c      	cmp	r4, r3
 800757e:	d10f      	bne.n	80075a0 <__swsetup_r+0x3c>
 8007580:	686c      	ldr	r4, [r5, #4]
 8007582:	89a3      	ldrh	r3, [r4, #12]
 8007584:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007588:	0719      	lsls	r1, r3, #28
 800758a:	d42c      	bmi.n	80075e6 <__swsetup_r+0x82>
 800758c:	06dd      	lsls	r5, r3, #27
 800758e:	d411      	bmi.n	80075b4 <__swsetup_r+0x50>
 8007590:	2309      	movs	r3, #9
 8007592:	6033      	str	r3, [r6, #0]
 8007594:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007598:	81a3      	strh	r3, [r4, #12]
 800759a:	f04f 30ff 	mov.w	r0, #4294967295
 800759e:	e03e      	b.n	800761e <__swsetup_r+0xba>
 80075a0:	4b25      	ldr	r3, [pc, #148]	; (8007638 <__swsetup_r+0xd4>)
 80075a2:	429c      	cmp	r4, r3
 80075a4:	d101      	bne.n	80075aa <__swsetup_r+0x46>
 80075a6:	68ac      	ldr	r4, [r5, #8]
 80075a8:	e7eb      	b.n	8007582 <__swsetup_r+0x1e>
 80075aa:	4b24      	ldr	r3, [pc, #144]	; (800763c <__swsetup_r+0xd8>)
 80075ac:	429c      	cmp	r4, r3
 80075ae:	bf08      	it	eq
 80075b0:	68ec      	ldreq	r4, [r5, #12]
 80075b2:	e7e6      	b.n	8007582 <__swsetup_r+0x1e>
 80075b4:	0758      	lsls	r0, r3, #29
 80075b6:	d512      	bpl.n	80075de <__swsetup_r+0x7a>
 80075b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80075ba:	b141      	cbz	r1, 80075ce <__swsetup_r+0x6a>
 80075bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80075c0:	4299      	cmp	r1, r3
 80075c2:	d002      	beq.n	80075ca <__swsetup_r+0x66>
 80075c4:	4630      	mov	r0, r6
 80075c6:	f7ff fb31 	bl	8006c2c <_free_r>
 80075ca:	2300      	movs	r3, #0
 80075cc:	6363      	str	r3, [r4, #52]	; 0x34
 80075ce:	89a3      	ldrh	r3, [r4, #12]
 80075d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80075d4:	81a3      	strh	r3, [r4, #12]
 80075d6:	2300      	movs	r3, #0
 80075d8:	6063      	str	r3, [r4, #4]
 80075da:	6923      	ldr	r3, [r4, #16]
 80075dc:	6023      	str	r3, [r4, #0]
 80075de:	89a3      	ldrh	r3, [r4, #12]
 80075e0:	f043 0308 	orr.w	r3, r3, #8
 80075e4:	81a3      	strh	r3, [r4, #12]
 80075e6:	6923      	ldr	r3, [r4, #16]
 80075e8:	b94b      	cbnz	r3, 80075fe <__swsetup_r+0x9a>
 80075ea:	89a3      	ldrh	r3, [r4, #12]
 80075ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80075f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075f4:	d003      	beq.n	80075fe <__swsetup_r+0x9a>
 80075f6:	4621      	mov	r1, r4
 80075f8:	4630      	mov	r0, r6
 80075fa:	f000 fa09 	bl	8007a10 <__smakebuf_r>
 80075fe:	89a0      	ldrh	r0, [r4, #12]
 8007600:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007604:	f010 0301 	ands.w	r3, r0, #1
 8007608:	d00a      	beq.n	8007620 <__swsetup_r+0xbc>
 800760a:	2300      	movs	r3, #0
 800760c:	60a3      	str	r3, [r4, #8]
 800760e:	6963      	ldr	r3, [r4, #20]
 8007610:	425b      	negs	r3, r3
 8007612:	61a3      	str	r3, [r4, #24]
 8007614:	6923      	ldr	r3, [r4, #16]
 8007616:	b943      	cbnz	r3, 800762a <__swsetup_r+0xc6>
 8007618:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800761c:	d1ba      	bne.n	8007594 <__swsetup_r+0x30>
 800761e:	bd70      	pop	{r4, r5, r6, pc}
 8007620:	0781      	lsls	r1, r0, #30
 8007622:	bf58      	it	pl
 8007624:	6963      	ldrpl	r3, [r4, #20]
 8007626:	60a3      	str	r3, [r4, #8]
 8007628:	e7f4      	b.n	8007614 <__swsetup_r+0xb0>
 800762a:	2000      	movs	r0, #0
 800762c:	e7f7      	b.n	800761e <__swsetup_r+0xba>
 800762e:	bf00      	nop
 8007630:	20000394 	.word	0x20000394
 8007634:	080098ac 	.word	0x080098ac
 8007638:	080098cc 	.word	0x080098cc
 800763c:	0800988c 	.word	0x0800988c

08007640 <abort>:
 8007640:	b508      	push	{r3, lr}
 8007642:	2006      	movs	r0, #6
 8007644:	f000 fa54 	bl	8007af0 <raise>
 8007648:	2001      	movs	r0, #1
 800764a:	f001 fc05 	bl	8008e58 <_exit>
	...

08007650 <__sflush_r>:
 8007650:	898a      	ldrh	r2, [r1, #12]
 8007652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007656:	4605      	mov	r5, r0
 8007658:	0710      	lsls	r0, r2, #28
 800765a:	460c      	mov	r4, r1
 800765c:	d458      	bmi.n	8007710 <__sflush_r+0xc0>
 800765e:	684b      	ldr	r3, [r1, #4]
 8007660:	2b00      	cmp	r3, #0
 8007662:	dc05      	bgt.n	8007670 <__sflush_r+0x20>
 8007664:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007666:	2b00      	cmp	r3, #0
 8007668:	dc02      	bgt.n	8007670 <__sflush_r+0x20>
 800766a:	2000      	movs	r0, #0
 800766c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007670:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007672:	2e00      	cmp	r6, #0
 8007674:	d0f9      	beq.n	800766a <__sflush_r+0x1a>
 8007676:	2300      	movs	r3, #0
 8007678:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800767c:	682f      	ldr	r7, [r5, #0]
 800767e:	602b      	str	r3, [r5, #0]
 8007680:	d032      	beq.n	80076e8 <__sflush_r+0x98>
 8007682:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007684:	89a3      	ldrh	r3, [r4, #12]
 8007686:	075a      	lsls	r2, r3, #29
 8007688:	d505      	bpl.n	8007696 <__sflush_r+0x46>
 800768a:	6863      	ldr	r3, [r4, #4]
 800768c:	1ac0      	subs	r0, r0, r3
 800768e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007690:	b10b      	cbz	r3, 8007696 <__sflush_r+0x46>
 8007692:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007694:	1ac0      	subs	r0, r0, r3
 8007696:	2300      	movs	r3, #0
 8007698:	4602      	mov	r2, r0
 800769a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800769c:	6a21      	ldr	r1, [r4, #32]
 800769e:	4628      	mov	r0, r5
 80076a0:	47b0      	blx	r6
 80076a2:	1c43      	adds	r3, r0, #1
 80076a4:	89a3      	ldrh	r3, [r4, #12]
 80076a6:	d106      	bne.n	80076b6 <__sflush_r+0x66>
 80076a8:	6829      	ldr	r1, [r5, #0]
 80076aa:	291d      	cmp	r1, #29
 80076ac:	d82c      	bhi.n	8007708 <__sflush_r+0xb8>
 80076ae:	4a2a      	ldr	r2, [pc, #168]	; (8007758 <__sflush_r+0x108>)
 80076b0:	40ca      	lsrs	r2, r1
 80076b2:	07d6      	lsls	r6, r2, #31
 80076b4:	d528      	bpl.n	8007708 <__sflush_r+0xb8>
 80076b6:	2200      	movs	r2, #0
 80076b8:	6062      	str	r2, [r4, #4]
 80076ba:	04d9      	lsls	r1, r3, #19
 80076bc:	6922      	ldr	r2, [r4, #16]
 80076be:	6022      	str	r2, [r4, #0]
 80076c0:	d504      	bpl.n	80076cc <__sflush_r+0x7c>
 80076c2:	1c42      	adds	r2, r0, #1
 80076c4:	d101      	bne.n	80076ca <__sflush_r+0x7a>
 80076c6:	682b      	ldr	r3, [r5, #0]
 80076c8:	b903      	cbnz	r3, 80076cc <__sflush_r+0x7c>
 80076ca:	6560      	str	r0, [r4, #84]	; 0x54
 80076cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80076ce:	602f      	str	r7, [r5, #0]
 80076d0:	2900      	cmp	r1, #0
 80076d2:	d0ca      	beq.n	800766a <__sflush_r+0x1a>
 80076d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80076d8:	4299      	cmp	r1, r3
 80076da:	d002      	beq.n	80076e2 <__sflush_r+0x92>
 80076dc:	4628      	mov	r0, r5
 80076de:	f7ff faa5 	bl	8006c2c <_free_r>
 80076e2:	2000      	movs	r0, #0
 80076e4:	6360      	str	r0, [r4, #52]	; 0x34
 80076e6:	e7c1      	b.n	800766c <__sflush_r+0x1c>
 80076e8:	6a21      	ldr	r1, [r4, #32]
 80076ea:	2301      	movs	r3, #1
 80076ec:	4628      	mov	r0, r5
 80076ee:	47b0      	blx	r6
 80076f0:	1c41      	adds	r1, r0, #1
 80076f2:	d1c7      	bne.n	8007684 <__sflush_r+0x34>
 80076f4:	682b      	ldr	r3, [r5, #0]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d0c4      	beq.n	8007684 <__sflush_r+0x34>
 80076fa:	2b1d      	cmp	r3, #29
 80076fc:	d001      	beq.n	8007702 <__sflush_r+0xb2>
 80076fe:	2b16      	cmp	r3, #22
 8007700:	d101      	bne.n	8007706 <__sflush_r+0xb6>
 8007702:	602f      	str	r7, [r5, #0]
 8007704:	e7b1      	b.n	800766a <__sflush_r+0x1a>
 8007706:	89a3      	ldrh	r3, [r4, #12]
 8007708:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800770c:	81a3      	strh	r3, [r4, #12]
 800770e:	e7ad      	b.n	800766c <__sflush_r+0x1c>
 8007710:	690f      	ldr	r7, [r1, #16]
 8007712:	2f00      	cmp	r7, #0
 8007714:	d0a9      	beq.n	800766a <__sflush_r+0x1a>
 8007716:	0793      	lsls	r3, r2, #30
 8007718:	680e      	ldr	r6, [r1, #0]
 800771a:	bf08      	it	eq
 800771c:	694b      	ldreq	r3, [r1, #20]
 800771e:	600f      	str	r7, [r1, #0]
 8007720:	bf18      	it	ne
 8007722:	2300      	movne	r3, #0
 8007724:	eba6 0807 	sub.w	r8, r6, r7
 8007728:	608b      	str	r3, [r1, #8]
 800772a:	f1b8 0f00 	cmp.w	r8, #0
 800772e:	dd9c      	ble.n	800766a <__sflush_r+0x1a>
 8007730:	6a21      	ldr	r1, [r4, #32]
 8007732:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007734:	4643      	mov	r3, r8
 8007736:	463a      	mov	r2, r7
 8007738:	4628      	mov	r0, r5
 800773a:	47b0      	blx	r6
 800773c:	2800      	cmp	r0, #0
 800773e:	dc06      	bgt.n	800774e <__sflush_r+0xfe>
 8007740:	89a3      	ldrh	r3, [r4, #12]
 8007742:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007746:	81a3      	strh	r3, [r4, #12]
 8007748:	f04f 30ff 	mov.w	r0, #4294967295
 800774c:	e78e      	b.n	800766c <__sflush_r+0x1c>
 800774e:	4407      	add	r7, r0
 8007750:	eba8 0800 	sub.w	r8, r8, r0
 8007754:	e7e9      	b.n	800772a <__sflush_r+0xda>
 8007756:	bf00      	nop
 8007758:	20400001 	.word	0x20400001

0800775c <_fflush_r>:
 800775c:	b538      	push	{r3, r4, r5, lr}
 800775e:	690b      	ldr	r3, [r1, #16]
 8007760:	4605      	mov	r5, r0
 8007762:	460c      	mov	r4, r1
 8007764:	b913      	cbnz	r3, 800776c <_fflush_r+0x10>
 8007766:	2500      	movs	r5, #0
 8007768:	4628      	mov	r0, r5
 800776a:	bd38      	pop	{r3, r4, r5, pc}
 800776c:	b118      	cbz	r0, 8007776 <_fflush_r+0x1a>
 800776e:	6983      	ldr	r3, [r0, #24]
 8007770:	b90b      	cbnz	r3, 8007776 <_fflush_r+0x1a>
 8007772:	f000 f887 	bl	8007884 <__sinit>
 8007776:	4b14      	ldr	r3, [pc, #80]	; (80077c8 <_fflush_r+0x6c>)
 8007778:	429c      	cmp	r4, r3
 800777a:	d11b      	bne.n	80077b4 <_fflush_r+0x58>
 800777c:	686c      	ldr	r4, [r5, #4]
 800777e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d0ef      	beq.n	8007766 <_fflush_r+0xa>
 8007786:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007788:	07d0      	lsls	r0, r2, #31
 800778a:	d404      	bmi.n	8007796 <_fflush_r+0x3a>
 800778c:	0599      	lsls	r1, r3, #22
 800778e:	d402      	bmi.n	8007796 <_fflush_r+0x3a>
 8007790:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007792:	f000 f915 	bl	80079c0 <__retarget_lock_acquire_recursive>
 8007796:	4628      	mov	r0, r5
 8007798:	4621      	mov	r1, r4
 800779a:	f7ff ff59 	bl	8007650 <__sflush_r>
 800779e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80077a0:	07da      	lsls	r2, r3, #31
 80077a2:	4605      	mov	r5, r0
 80077a4:	d4e0      	bmi.n	8007768 <_fflush_r+0xc>
 80077a6:	89a3      	ldrh	r3, [r4, #12]
 80077a8:	059b      	lsls	r3, r3, #22
 80077aa:	d4dd      	bmi.n	8007768 <_fflush_r+0xc>
 80077ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80077ae:	f000 f908 	bl	80079c2 <__retarget_lock_release_recursive>
 80077b2:	e7d9      	b.n	8007768 <_fflush_r+0xc>
 80077b4:	4b05      	ldr	r3, [pc, #20]	; (80077cc <_fflush_r+0x70>)
 80077b6:	429c      	cmp	r4, r3
 80077b8:	d101      	bne.n	80077be <_fflush_r+0x62>
 80077ba:	68ac      	ldr	r4, [r5, #8]
 80077bc:	e7df      	b.n	800777e <_fflush_r+0x22>
 80077be:	4b04      	ldr	r3, [pc, #16]	; (80077d0 <_fflush_r+0x74>)
 80077c0:	429c      	cmp	r4, r3
 80077c2:	bf08      	it	eq
 80077c4:	68ec      	ldreq	r4, [r5, #12]
 80077c6:	e7da      	b.n	800777e <_fflush_r+0x22>
 80077c8:	080098ac 	.word	0x080098ac
 80077cc:	080098cc 	.word	0x080098cc
 80077d0:	0800988c 	.word	0x0800988c

080077d4 <std>:
 80077d4:	2300      	movs	r3, #0
 80077d6:	b510      	push	{r4, lr}
 80077d8:	4604      	mov	r4, r0
 80077da:	e9c0 3300 	strd	r3, r3, [r0]
 80077de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80077e2:	6083      	str	r3, [r0, #8]
 80077e4:	8181      	strh	r1, [r0, #12]
 80077e6:	6643      	str	r3, [r0, #100]	; 0x64
 80077e8:	81c2      	strh	r2, [r0, #14]
 80077ea:	6183      	str	r3, [r0, #24]
 80077ec:	4619      	mov	r1, r3
 80077ee:	2208      	movs	r2, #8
 80077f0:	305c      	adds	r0, #92	; 0x5c
 80077f2:	f7fd fb59 	bl	8004ea8 <memset>
 80077f6:	4b05      	ldr	r3, [pc, #20]	; (800780c <std+0x38>)
 80077f8:	6263      	str	r3, [r4, #36]	; 0x24
 80077fa:	4b05      	ldr	r3, [pc, #20]	; (8007810 <std+0x3c>)
 80077fc:	62a3      	str	r3, [r4, #40]	; 0x28
 80077fe:	4b05      	ldr	r3, [pc, #20]	; (8007814 <std+0x40>)
 8007800:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007802:	4b05      	ldr	r3, [pc, #20]	; (8007818 <std+0x44>)
 8007804:	6224      	str	r4, [r4, #32]
 8007806:	6323      	str	r3, [r4, #48]	; 0x30
 8007808:	bd10      	pop	{r4, pc}
 800780a:	bf00      	nop
 800780c:	08007b29 	.word	0x08007b29
 8007810:	08007b4b 	.word	0x08007b4b
 8007814:	08007b83 	.word	0x08007b83
 8007818:	08007ba7 	.word	0x08007ba7

0800781c <_cleanup_r>:
 800781c:	4901      	ldr	r1, [pc, #4]	; (8007824 <_cleanup_r+0x8>)
 800781e:	f000 b8af 	b.w	8007980 <_fwalk_reent>
 8007822:	bf00      	nop
 8007824:	0800775d 	.word	0x0800775d

08007828 <__sfmoreglue>:
 8007828:	b570      	push	{r4, r5, r6, lr}
 800782a:	2268      	movs	r2, #104	; 0x68
 800782c:	1e4d      	subs	r5, r1, #1
 800782e:	4355      	muls	r5, r2
 8007830:	460e      	mov	r6, r1
 8007832:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007836:	f7ff fa65 	bl	8006d04 <_malloc_r>
 800783a:	4604      	mov	r4, r0
 800783c:	b140      	cbz	r0, 8007850 <__sfmoreglue+0x28>
 800783e:	2100      	movs	r1, #0
 8007840:	e9c0 1600 	strd	r1, r6, [r0]
 8007844:	300c      	adds	r0, #12
 8007846:	60a0      	str	r0, [r4, #8]
 8007848:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800784c:	f7fd fb2c 	bl	8004ea8 <memset>
 8007850:	4620      	mov	r0, r4
 8007852:	bd70      	pop	{r4, r5, r6, pc}

08007854 <__sfp_lock_acquire>:
 8007854:	4801      	ldr	r0, [pc, #4]	; (800785c <__sfp_lock_acquire+0x8>)
 8007856:	f000 b8b3 	b.w	80079c0 <__retarget_lock_acquire_recursive>
 800785a:	bf00      	nop
 800785c:	20000705 	.word	0x20000705

08007860 <__sfp_lock_release>:
 8007860:	4801      	ldr	r0, [pc, #4]	; (8007868 <__sfp_lock_release+0x8>)
 8007862:	f000 b8ae 	b.w	80079c2 <__retarget_lock_release_recursive>
 8007866:	bf00      	nop
 8007868:	20000705 	.word	0x20000705

0800786c <__sinit_lock_acquire>:
 800786c:	4801      	ldr	r0, [pc, #4]	; (8007874 <__sinit_lock_acquire+0x8>)
 800786e:	f000 b8a7 	b.w	80079c0 <__retarget_lock_acquire_recursive>
 8007872:	bf00      	nop
 8007874:	20000706 	.word	0x20000706

08007878 <__sinit_lock_release>:
 8007878:	4801      	ldr	r0, [pc, #4]	; (8007880 <__sinit_lock_release+0x8>)
 800787a:	f000 b8a2 	b.w	80079c2 <__retarget_lock_release_recursive>
 800787e:	bf00      	nop
 8007880:	20000706 	.word	0x20000706

08007884 <__sinit>:
 8007884:	b510      	push	{r4, lr}
 8007886:	4604      	mov	r4, r0
 8007888:	f7ff fff0 	bl	800786c <__sinit_lock_acquire>
 800788c:	69a3      	ldr	r3, [r4, #24]
 800788e:	b11b      	cbz	r3, 8007898 <__sinit+0x14>
 8007890:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007894:	f7ff bff0 	b.w	8007878 <__sinit_lock_release>
 8007898:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800789c:	6523      	str	r3, [r4, #80]	; 0x50
 800789e:	4b13      	ldr	r3, [pc, #76]	; (80078ec <__sinit+0x68>)
 80078a0:	4a13      	ldr	r2, [pc, #76]	; (80078f0 <__sinit+0x6c>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	62a2      	str	r2, [r4, #40]	; 0x28
 80078a6:	42a3      	cmp	r3, r4
 80078a8:	bf04      	itt	eq
 80078aa:	2301      	moveq	r3, #1
 80078ac:	61a3      	streq	r3, [r4, #24]
 80078ae:	4620      	mov	r0, r4
 80078b0:	f000 f820 	bl	80078f4 <__sfp>
 80078b4:	6060      	str	r0, [r4, #4]
 80078b6:	4620      	mov	r0, r4
 80078b8:	f000 f81c 	bl	80078f4 <__sfp>
 80078bc:	60a0      	str	r0, [r4, #8]
 80078be:	4620      	mov	r0, r4
 80078c0:	f000 f818 	bl	80078f4 <__sfp>
 80078c4:	2200      	movs	r2, #0
 80078c6:	60e0      	str	r0, [r4, #12]
 80078c8:	2104      	movs	r1, #4
 80078ca:	6860      	ldr	r0, [r4, #4]
 80078cc:	f7ff ff82 	bl	80077d4 <std>
 80078d0:	68a0      	ldr	r0, [r4, #8]
 80078d2:	2201      	movs	r2, #1
 80078d4:	2109      	movs	r1, #9
 80078d6:	f7ff ff7d 	bl	80077d4 <std>
 80078da:	68e0      	ldr	r0, [r4, #12]
 80078dc:	2202      	movs	r2, #2
 80078de:	2112      	movs	r1, #18
 80078e0:	f7ff ff78 	bl	80077d4 <std>
 80078e4:	2301      	movs	r3, #1
 80078e6:	61a3      	str	r3, [r4, #24]
 80078e8:	e7d2      	b.n	8007890 <__sinit+0xc>
 80078ea:	bf00      	nop
 80078ec:	08009510 	.word	0x08009510
 80078f0:	0800781d 	.word	0x0800781d

080078f4 <__sfp>:
 80078f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078f6:	4607      	mov	r7, r0
 80078f8:	f7ff ffac 	bl	8007854 <__sfp_lock_acquire>
 80078fc:	4b1e      	ldr	r3, [pc, #120]	; (8007978 <__sfp+0x84>)
 80078fe:	681e      	ldr	r6, [r3, #0]
 8007900:	69b3      	ldr	r3, [r6, #24]
 8007902:	b913      	cbnz	r3, 800790a <__sfp+0x16>
 8007904:	4630      	mov	r0, r6
 8007906:	f7ff ffbd 	bl	8007884 <__sinit>
 800790a:	3648      	adds	r6, #72	; 0x48
 800790c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007910:	3b01      	subs	r3, #1
 8007912:	d503      	bpl.n	800791c <__sfp+0x28>
 8007914:	6833      	ldr	r3, [r6, #0]
 8007916:	b30b      	cbz	r3, 800795c <__sfp+0x68>
 8007918:	6836      	ldr	r6, [r6, #0]
 800791a:	e7f7      	b.n	800790c <__sfp+0x18>
 800791c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007920:	b9d5      	cbnz	r5, 8007958 <__sfp+0x64>
 8007922:	4b16      	ldr	r3, [pc, #88]	; (800797c <__sfp+0x88>)
 8007924:	60e3      	str	r3, [r4, #12]
 8007926:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800792a:	6665      	str	r5, [r4, #100]	; 0x64
 800792c:	f000 f847 	bl	80079be <__retarget_lock_init_recursive>
 8007930:	f7ff ff96 	bl	8007860 <__sfp_lock_release>
 8007934:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007938:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800793c:	6025      	str	r5, [r4, #0]
 800793e:	61a5      	str	r5, [r4, #24]
 8007940:	2208      	movs	r2, #8
 8007942:	4629      	mov	r1, r5
 8007944:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007948:	f7fd faae 	bl	8004ea8 <memset>
 800794c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007950:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007954:	4620      	mov	r0, r4
 8007956:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007958:	3468      	adds	r4, #104	; 0x68
 800795a:	e7d9      	b.n	8007910 <__sfp+0x1c>
 800795c:	2104      	movs	r1, #4
 800795e:	4638      	mov	r0, r7
 8007960:	f7ff ff62 	bl	8007828 <__sfmoreglue>
 8007964:	4604      	mov	r4, r0
 8007966:	6030      	str	r0, [r6, #0]
 8007968:	2800      	cmp	r0, #0
 800796a:	d1d5      	bne.n	8007918 <__sfp+0x24>
 800796c:	f7ff ff78 	bl	8007860 <__sfp_lock_release>
 8007970:	230c      	movs	r3, #12
 8007972:	603b      	str	r3, [r7, #0]
 8007974:	e7ee      	b.n	8007954 <__sfp+0x60>
 8007976:	bf00      	nop
 8007978:	08009510 	.word	0x08009510
 800797c:	ffff0001 	.word	0xffff0001

08007980 <_fwalk_reent>:
 8007980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007984:	4606      	mov	r6, r0
 8007986:	4688      	mov	r8, r1
 8007988:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800798c:	2700      	movs	r7, #0
 800798e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007992:	f1b9 0901 	subs.w	r9, r9, #1
 8007996:	d505      	bpl.n	80079a4 <_fwalk_reent+0x24>
 8007998:	6824      	ldr	r4, [r4, #0]
 800799a:	2c00      	cmp	r4, #0
 800799c:	d1f7      	bne.n	800798e <_fwalk_reent+0xe>
 800799e:	4638      	mov	r0, r7
 80079a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079a4:	89ab      	ldrh	r3, [r5, #12]
 80079a6:	2b01      	cmp	r3, #1
 80079a8:	d907      	bls.n	80079ba <_fwalk_reent+0x3a>
 80079aa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80079ae:	3301      	adds	r3, #1
 80079b0:	d003      	beq.n	80079ba <_fwalk_reent+0x3a>
 80079b2:	4629      	mov	r1, r5
 80079b4:	4630      	mov	r0, r6
 80079b6:	47c0      	blx	r8
 80079b8:	4307      	orrs	r7, r0
 80079ba:	3568      	adds	r5, #104	; 0x68
 80079bc:	e7e9      	b.n	8007992 <_fwalk_reent+0x12>

080079be <__retarget_lock_init_recursive>:
 80079be:	4770      	bx	lr

080079c0 <__retarget_lock_acquire_recursive>:
 80079c0:	4770      	bx	lr

080079c2 <__retarget_lock_release_recursive>:
 80079c2:	4770      	bx	lr

080079c4 <__swhatbuf_r>:
 80079c4:	b570      	push	{r4, r5, r6, lr}
 80079c6:	460e      	mov	r6, r1
 80079c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079cc:	2900      	cmp	r1, #0
 80079ce:	b096      	sub	sp, #88	; 0x58
 80079d0:	4614      	mov	r4, r2
 80079d2:	461d      	mov	r5, r3
 80079d4:	da08      	bge.n	80079e8 <__swhatbuf_r+0x24>
 80079d6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80079da:	2200      	movs	r2, #0
 80079dc:	602a      	str	r2, [r5, #0]
 80079de:	061a      	lsls	r2, r3, #24
 80079e0:	d410      	bmi.n	8007a04 <__swhatbuf_r+0x40>
 80079e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079e6:	e00e      	b.n	8007a06 <__swhatbuf_r+0x42>
 80079e8:	466a      	mov	r2, sp
 80079ea:	f000 f903 	bl	8007bf4 <_fstat_r>
 80079ee:	2800      	cmp	r0, #0
 80079f0:	dbf1      	blt.n	80079d6 <__swhatbuf_r+0x12>
 80079f2:	9a01      	ldr	r2, [sp, #4]
 80079f4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80079f8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80079fc:	425a      	negs	r2, r3
 80079fe:	415a      	adcs	r2, r3
 8007a00:	602a      	str	r2, [r5, #0]
 8007a02:	e7ee      	b.n	80079e2 <__swhatbuf_r+0x1e>
 8007a04:	2340      	movs	r3, #64	; 0x40
 8007a06:	2000      	movs	r0, #0
 8007a08:	6023      	str	r3, [r4, #0]
 8007a0a:	b016      	add	sp, #88	; 0x58
 8007a0c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007a10 <__smakebuf_r>:
 8007a10:	898b      	ldrh	r3, [r1, #12]
 8007a12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007a14:	079d      	lsls	r5, r3, #30
 8007a16:	4606      	mov	r6, r0
 8007a18:	460c      	mov	r4, r1
 8007a1a:	d507      	bpl.n	8007a2c <__smakebuf_r+0x1c>
 8007a1c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007a20:	6023      	str	r3, [r4, #0]
 8007a22:	6123      	str	r3, [r4, #16]
 8007a24:	2301      	movs	r3, #1
 8007a26:	6163      	str	r3, [r4, #20]
 8007a28:	b002      	add	sp, #8
 8007a2a:	bd70      	pop	{r4, r5, r6, pc}
 8007a2c:	ab01      	add	r3, sp, #4
 8007a2e:	466a      	mov	r2, sp
 8007a30:	f7ff ffc8 	bl	80079c4 <__swhatbuf_r>
 8007a34:	9900      	ldr	r1, [sp, #0]
 8007a36:	4605      	mov	r5, r0
 8007a38:	4630      	mov	r0, r6
 8007a3a:	f7ff f963 	bl	8006d04 <_malloc_r>
 8007a3e:	b948      	cbnz	r0, 8007a54 <__smakebuf_r+0x44>
 8007a40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a44:	059a      	lsls	r2, r3, #22
 8007a46:	d4ef      	bmi.n	8007a28 <__smakebuf_r+0x18>
 8007a48:	f023 0303 	bic.w	r3, r3, #3
 8007a4c:	f043 0302 	orr.w	r3, r3, #2
 8007a50:	81a3      	strh	r3, [r4, #12]
 8007a52:	e7e3      	b.n	8007a1c <__smakebuf_r+0xc>
 8007a54:	4b0d      	ldr	r3, [pc, #52]	; (8007a8c <__smakebuf_r+0x7c>)
 8007a56:	62b3      	str	r3, [r6, #40]	; 0x28
 8007a58:	89a3      	ldrh	r3, [r4, #12]
 8007a5a:	6020      	str	r0, [r4, #0]
 8007a5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a60:	81a3      	strh	r3, [r4, #12]
 8007a62:	9b00      	ldr	r3, [sp, #0]
 8007a64:	6163      	str	r3, [r4, #20]
 8007a66:	9b01      	ldr	r3, [sp, #4]
 8007a68:	6120      	str	r0, [r4, #16]
 8007a6a:	b15b      	cbz	r3, 8007a84 <__smakebuf_r+0x74>
 8007a6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a70:	4630      	mov	r0, r6
 8007a72:	f000 f8d1 	bl	8007c18 <_isatty_r>
 8007a76:	b128      	cbz	r0, 8007a84 <__smakebuf_r+0x74>
 8007a78:	89a3      	ldrh	r3, [r4, #12]
 8007a7a:	f023 0303 	bic.w	r3, r3, #3
 8007a7e:	f043 0301 	orr.w	r3, r3, #1
 8007a82:	81a3      	strh	r3, [r4, #12]
 8007a84:	89a0      	ldrh	r0, [r4, #12]
 8007a86:	4305      	orrs	r5, r0
 8007a88:	81a5      	strh	r5, [r4, #12]
 8007a8a:	e7cd      	b.n	8007a28 <__smakebuf_r+0x18>
 8007a8c:	0800781d 	.word	0x0800781d

08007a90 <_malloc_usable_size_r>:
 8007a90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a94:	1f18      	subs	r0, r3, #4
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	bfbc      	itt	lt
 8007a9a:	580b      	ldrlt	r3, [r1, r0]
 8007a9c:	18c0      	addlt	r0, r0, r3
 8007a9e:	4770      	bx	lr

08007aa0 <_raise_r>:
 8007aa0:	291f      	cmp	r1, #31
 8007aa2:	b538      	push	{r3, r4, r5, lr}
 8007aa4:	4604      	mov	r4, r0
 8007aa6:	460d      	mov	r5, r1
 8007aa8:	d904      	bls.n	8007ab4 <_raise_r+0x14>
 8007aaa:	2316      	movs	r3, #22
 8007aac:	6003      	str	r3, [r0, #0]
 8007aae:	f04f 30ff 	mov.w	r0, #4294967295
 8007ab2:	bd38      	pop	{r3, r4, r5, pc}
 8007ab4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007ab6:	b112      	cbz	r2, 8007abe <_raise_r+0x1e>
 8007ab8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007abc:	b94b      	cbnz	r3, 8007ad2 <_raise_r+0x32>
 8007abe:	4620      	mov	r0, r4
 8007ac0:	f000 f830 	bl	8007b24 <_getpid_r>
 8007ac4:	462a      	mov	r2, r5
 8007ac6:	4601      	mov	r1, r0
 8007ac8:	4620      	mov	r0, r4
 8007aca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ace:	f000 b817 	b.w	8007b00 <_kill_r>
 8007ad2:	2b01      	cmp	r3, #1
 8007ad4:	d00a      	beq.n	8007aec <_raise_r+0x4c>
 8007ad6:	1c59      	adds	r1, r3, #1
 8007ad8:	d103      	bne.n	8007ae2 <_raise_r+0x42>
 8007ada:	2316      	movs	r3, #22
 8007adc:	6003      	str	r3, [r0, #0]
 8007ade:	2001      	movs	r0, #1
 8007ae0:	e7e7      	b.n	8007ab2 <_raise_r+0x12>
 8007ae2:	2400      	movs	r4, #0
 8007ae4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007ae8:	4628      	mov	r0, r5
 8007aea:	4798      	blx	r3
 8007aec:	2000      	movs	r0, #0
 8007aee:	e7e0      	b.n	8007ab2 <_raise_r+0x12>

08007af0 <raise>:
 8007af0:	4b02      	ldr	r3, [pc, #8]	; (8007afc <raise+0xc>)
 8007af2:	4601      	mov	r1, r0
 8007af4:	6818      	ldr	r0, [r3, #0]
 8007af6:	f7ff bfd3 	b.w	8007aa0 <_raise_r>
 8007afa:	bf00      	nop
 8007afc:	20000394 	.word	0x20000394

08007b00 <_kill_r>:
 8007b00:	b538      	push	{r3, r4, r5, lr}
 8007b02:	4d07      	ldr	r5, [pc, #28]	; (8007b20 <_kill_r+0x20>)
 8007b04:	2300      	movs	r3, #0
 8007b06:	4604      	mov	r4, r0
 8007b08:	4608      	mov	r0, r1
 8007b0a:	4611      	mov	r1, r2
 8007b0c:	602b      	str	r3, [r5, #0]
 8007b0e:	f001 f975 	bl	8008dfc <_kill>
 8007b12:	1c43      	adds	r3, r0, #1
 8007b14:	d102      	bne.n	8007b1c <_kill_r+0x1c>
 8007b16:	682b      	ldr	r3, [r5, #0]
 8007b18:	b103      	cbz	r3, 8007b1c <_kill_r+0x1c>
 8007b1a:	6023      	str	r3, [r4, #0]
 8007b1c:	bd38      	pop	{r3, r4, r5, pc}
 8007b1e:	bf00      	nop
 8007b20:	20000700 	.word	0x20000700

08007b24 <_getpid_r>:
 8007b24:	f001 b95a 	b.w	8008ddc <_getpid>

08007b28 <__sread>:
 8007b28:	b510      	push	{r4, lr}
 8007b2a:	460c      	mov	r4, r1
 8007b2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b30:	f000 f894 	bl	8007c5c <_read_r>
 8007b34:	2800      	cmp	r0, #0
 8007b36:	bfab      	itete	ge
 8007b38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007b3a:	89a3      	ldrhlt	r3, [r4, #12]
 8007b3c:	181b      	addge	r3, r3, r0
 8007b3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007b42:	bfac      	ite	ge
 8007b44:	6563      	strge	r3, [r4, #84]	; 0x54
 8007b46:	81a3      	strhlt	r3, [r4, #12]
 8007b48:	bd10      	pop	{r4, pc}

08007b4a <__swrite>:
 8007b4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b4e:	461f      	mov	r7, r3
 8007b50:	898b      	ldrh	r3, [r1, #12]
 8007b52:	05db      	lsls	r3, r3, #23
 8007b54:	4605      	mov	r5, r0
 8007b56:	460c      	mov	r4, r1
 8007b58:	4616      	mov	r6, r2
 8007b5a:	d505      	bpl.n	8007b68 <__swrite+0x1e>
 8007b5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b60:	2302      	movs	r3, #2
 8007b62:	2200      	movs	r2, #0
 8007b64:	f000 f868 	bl	8007c38 <_lseek_r>
 8007b68:	89a3      	ldrh	r3, [r4, #12]
 8007b6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b72:	81a3      	strh	r3, [r4, #12]
 8007b74:	4632      	mov	r2, r6
 8007b76:	463b      	mov	r3, r7
 8007b78:	4628      	mov	r0, r5
 8007b7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b7e:	f000 b817 	b.w	8007bb0 <_write_r>

08007b82 <__sseek>:
 8007b82:	b510      	push	{r4, lr}
 8007b84:	460c      	mov	r4, r1
 8007b86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b8a:	f000 f855 	bl	8007c38 <_lseek_r>
 8007b8e:	1c43      	adds	r3, r0, #1
 8007b90:	89a3      	ldrh	r3, [r4, #12]
 8007b92:	bf15      	itete	ne
 8007b94:	6560      	strne	r0, [r4, #84]	; 0x54
 8007b96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007b9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b9e:	81a3      	strheq	r3, [r4, #12]
 8007ba0:	bf18      	it	ne
 8007ba2:	81a3      	strhne	r3, [r4, #12]
 8007ba4:	bd10      	pop	{r4, pc}

08007ba6 <__sclose>:
 8007ba6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007baa:	f000 b813 	b.w	8007bd4 <_close_r>
	...

08007bb0 <_write_r>:
 8007bb0:	b538      	push	{r3, r4, r5, lr}
 8007bb2:	4d07      	ldr	r5, [pc, #28]	; (8007bd0 <_write_r+0x20>)
 8007bb4:	4604      	mov	r4, r0
 8007bb6:	4608      	mov	r0, r1
 8007bb8:	4611      	mov	r1, r2
 8007bba:	2200      	movs	r2, #0
 8007bbc:	602a      	str	r2, [r5, #0]
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	f001 f942 	bl	8008e48 <_write>
 8007bc4:	1c43      	adds	r3, r0, #1
 8007bc6:	d102      	bne.n	8007bce <_write_r+0x1e>
 8007bc8:	682b      	ldr	r3, [r5, #0]
 8007bca:	b103      	cbz	r3, 8007bce <_write_r+0x1e>
 8007bcc:	6023      	str	r3, [r4, #0]
 8007bce:	bd38      	pop	{r3, r4, r5, pc}
 8007bd0:	20000700 	.word	0x20000700

08007bd4 <_close_r>:
 8007bd4:	b538      	push	{r3, r4, r5, lr}
 8007bd6:	4d06      	ldr	r5, [pc, #24]	; (8007bf0 <_close_r+0x1c>)
 8007bd8:	2300      	movs	r3, #0
 8007bda:	4604      	mov	r4, r0
 8007bdc:	4608      	mov	r0, r1
 8007bde:	602b      	str	r3, [r5, #0]
 8007be0:	f001 f8ec 	bl	8008dbc <_close>
 8007be4:	1c43      	adds	r3, r0, #1
 8007be6:	d102      	bne.n	8007bee <_close_r+0x1a>
 8007be8:	682b      	ldr	r3, [r5, #0]
 8007bea:	b103      	cbz	r3, 8007bee <_close_r+0x1a>
 8007bec:	6023      	str	r3, [r4, #0]
 8007bee:	bd38      	pop	{r3, r4, r5, pc}
 8007bf0:	20000700 	.word	0x20000700

08007bf4 <_fstat_r>:
 8007bf4:	b538      	push	{r3, r4, r5, lr}
 8007bf6:	4d07      	ldr	r5, [pc, #28]	; (8007c14 <_fstat_r+0x20>)
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	4604      	mov	r4, r0
 8007bfc:	4608      	mov	r0, r1
 8007bfe:	4611      	mov	r1, r2
 8007c00:	602b      	str	r3, [r5, #0]
 8007c02:	f001 f8e3 	bl	8008dcc <_fstat>
 8007c06:	1c43      	adds	r3, r0, #1
 8007c08:	d102      	bne.n	8007c10 <_fstat_r+0x1c>
 8007c0a:	682b      	ldr	r3, [r5, #0]
 8007c0c:	b103      	cbz	r3, 8007c10 <_fstat_r+0x1c>
 8007c0e:	6023      	str	r3, [r4, #0]
 8007c10:	bd38      	pop	{r3, r4, r5, pc}
 8007c12:	bf00      	nop
 8007c14:	20000700 	.word	0x20000700

08007c18 <_isatty_r>:
 8007c18:	b538      	push	{r3, r4, r5, lr}
 8007c1a:	4d06      	ldr	r5, [pc, #24]	; (8007c34 <_isatty_r+0x1c>)
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	4604      	mov	r4, r0
 8007c20:	4608      	mov	r0, r1
 8007c22:	602b      	str	r3, [r5, #0]
 8007c24:	f001 f8e2 	bl	8008dec <_isatty>
 8007c28:	1c43      	adds	r3, r0, #1
 8007c2a:	d102      	bne.n	8007c32 <_isatty_r+0x1a>
 8007c2c:	682b      	ldr	r3, [r5, #0]
 8007c2e:	b103      	cbz	r3, 8007c32 <_isatty_r+0x1a>
 8007c30:	6023      	str	r3, [r4, #0]
 8007c32:	bd38      	pop	{r3, r4, r5, pc}
 8007c34:	20000700 	.word	0x20000700

08007c38 <_lseek_r>:
 8007c38:	b538      	push	{r3, r4, r5, lr}
 8007c3a:	4d07      	ldr	r5, [pc, #28]	; (8007c58 <_lseek_r+0x20>)
 8007c3c:	4604      	mov	r4, r0
 8007c3e:	4608      	mov	r0, r1
 8007c40:	4611      	mov	r1, r2
 8007c42:	2200      	movs	r2, #0
 8007c44:	602a      	str	r2, [r5, #0]
 8007c46:	461a      	mov	r2, r3
 8007c48:	f001 f8e0 	bl	8008e0c <_lseek>
 8007c4c:	1c43      	adds	r3, r0, #1
 8007c4e:	d102      	bne.n	8007c56 <_lseek_r+0x1e>
 8007c50:	682b      	ldr	r3, [r5, #0]
 8007c52:	b103      	cbz	r3, 8007c56 <_lseek_r+0x1e>
 8007c54:	6023      	str	r3, [r4, #0]
 8007c56:	bd38      	pop	{r3, r4, r5, pc}
 8007c58:	20000700 	.word	0x20000700

08007c5c <_read_r>:
 8007c5c:	b538      	push	{r3, r4, r5, lr}
 8007c5e:	4d07      	ldr	r5, [pc, #28]	; (8007c7c <_read_r+0x20>)
 8007c60:	4604      	mov	r4, r0
 8007c62:	4608      	mov	r0, r1
 8007c64:	4611      	mov	r1, r2
 8007c66:	2200      	movs	r2, #0
 8007c68:	602a      	str	r2, [r5, #0]
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	f001 f8d6 	bl	8008e1c <_read>
 8007c70:	1c43      	adds	r3, r0, #1
 8007c72:	d102      	bne.n	8007c7a <_read_r+0x1e>
 8007c74:	682b      	ldr	r3, [r5, #0]
 8007c76:	b103      	cbz	r3, 8007c7a <_read_r+0x1e>
 8007c78:	6023      	str	r3, [r4, #0]
 8007c7a:	bd38      	pop	{r3, r4, r5, pc}
 8007c7c:	20000700 	.word	0x20000700

08007c80 <cos>:
 8007c80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007c82:	ec53 2b10 	vmov	r2, r3, d0
 8007c86:	4826      	ldr	r0, [pc, #152]	; (8007d20 <cos+0xa0>)
 8007c88:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007c8c:	4281      	cmp	r1, r0
 8007c8e:	dc06      	bgt.n	8007c9e <cos+0x1e>
 8007c90:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8007d18 <cos+0x98>
 8007c94:	b005      	add	sp, #20
 8007c96:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c9a:	f000 baa9 	b.w	80081f0 <__kernel_cos>
 8007c9e:	4821      	ldr	r0, [pc, #132]	; (8007d24 <cos+0xa4>)
 8007ca0:	4281      	cmp	r1, r0
 8007ca2:	dd09      	ble.n	8007cb8 <cos+0x38>
 8007ca4:	ee10 0a10 	vmov	r0, s0
 8007ca8:	4619      	mov	r1, r3
 8007caa:	f7f8 faf5 	bl	8000298 <__aeabi_dsub>
 8007cae:	ec41 0b10 	vmov	d0, r0, r1
 8007cb2:	b005      	add	sp, #20
 8007cb4:	f85d fb04 	ldr.w	pc, [sp], #4
 8007cb8:	4668      	mov	r0, sp
 8007cba:	f000 f88d 	bl	8007dd8 <__ieee754_rem_pio2>
 8007cbe:	f000 0003 	and.w	r0, r0, #3
 8007cc2:	2801      	cmp	r0, #1
 8007cc4:	d00b      	beq.n	8007cde <cos+0x5e>
 8007cc6:	2802      	cmp	r0, #2
 8007cc8:	d016      	beq.n	8007cf8 <cos+0x78>
 8007cca:	b9e0      	cbnz	r0, 8007d06 <cos+0x86>
 8007ccc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007cd0:	ed9d 0b00 	vldr	d0, [sp]
 8007cd4:	f000 fa8c 	bl	80081f0 <__kernel_cos>
 8007cd8:	ec51 0b10 	vmov	r0, r1, d0
 8007cdc:	e7e7      	b.n	8007cae <cos+0x2e>
 8007cde:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007ce2:	ed9d 0b00 	vldr	d0, [sp]
 8007ce6:	f000 fe9b 	bl	8008a20 <__kernel_sin>
 8007cea:	ec53 2b10 	vmov	r2, r3, d0
 8007cee:	ee10 0a10 	vmov	r0, s0
 8007cf2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007cf6:	e7da      	b.n	8007cae <cos+0x2e>
 8007cf8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007cfc:	ed9d 0b00 	vldr	d0, [sp]
 8007d00:	f000 fa76 	bl	80081f0 <__kernel_cos>
 8007d04:	e7f1      	b.n	8007cea <cos+0x6a>
 8007d06:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007d0a:	ed9d 0b00 	vldr	d0, [sp]
 8007d0e:	2001      	movs	r0, #1
 8007d10:	f000 fe86 	bl	8008a20 <__kernel_sin>
 8007d14:	e7e0      	b.n	8007cd8 <cos+0x58>
 8007d16:	bf00      	nop
	...
 8007d20:	3fe921fb 	.word	0x3fe921fb
 8007d24:	7fefffff 	.word	0x7fefffff

08007d28 <sin>:
 8007d28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d2a:	ec53 2b10 	vmov	r2, r3, d0
 8007d2e:	4828      	ldr	r0, [pc, #160]	; (8007dd0 <sin+0xa8>)
 8007d30:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007d34:	4281      	cmp	r1, r0
 8007d36:	dc07      	bgt.n	8007d48 <sin+0x20>
 8007d38:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8007dc8 <sin+0xa0>
 8007d3c:	2000      	movs	r0, #0
 8007d3e:	b005      	add	sp, #20
 8007d40:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d44:	f000 be6c 	b.w	8008a20 <__kernel_sin>
 8007d48:	4822      	ldr	r0, [pc, #136]	; (8007dd4 <sin+0xac>)
 8007d4a:	4281      	cmp	r1, r0
 8007d4c:	dd09      	ble.n	8007d62 <sin+0x3a>
 8007d4e:	ee10 0a10 	vmov	r0, s0
 8007d52:	4619      	mov	r1, r3
 8007d54:	f7f8 faa0 	bl	8000298 <__aeabi_dsub>
 8007d58:	ec41 0b10 	vmov	d0, r0, r1
 8007d5c:	b005      	add	sp, #20
 8007d5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8007d62:	4668      	mov	r0, sp
 8007d64:	f000 f838 	bl	8007dd8 <__ieee754_rem_pio2>
 8007d68:	f000 0003 	and.w	r0, r0, #3
 8007d6c:	2801      	cmp	r0, #1
 8007d6e:	d00c      	beq.n	8007d8a <sin+0x62>
 8007d70:	2802      	cmp	r0, #2
 8007d72:	d011      	beq.n	8007d98 <sin+0x70>
 8007d74:	b9f0      	cbnz	r0, 8007db4 <sin+0x8c>
 8007d76:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007d7a:	ed9d 0b00 	vldr	d0, [sp]
 8007d7e:	2001      	movs	r0, #1
 8007d80:	f000 fe4e 	bl	8008a20 <__kernel_sin>
 8007d84:	ec51 0b10 	vmov	r0, r1, d0
 8007d88:	e7e6      	b.n	8007d58 <sin+0x30>
 8007d8a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007d8e:	ed9d 0b00 	vldr	d0, [sp]
 8007d92:	f000 fa2d 	bl	80081f0 <__kernel_cos>
 8007d96:	e7f5      	b.n	8007d84 <sin+0x5c>
 8007d98:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007d9c:	ed9d 0b00 	vldr	d0, [sp]
 8007da0:	2001      	movs	r0, #1
 8007da2:	f000 fe3d 	bl	8008a20 <__kernel_sin>
 8007da6:	ec53 2b10 	vmov	r2, r3, d0
 8007daa:	ee10 0a10 	vmov	r0, s0
 8007dae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007db2:	e7d1      	b.n	8007d58 <sin+0x30>
 8007db4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007db8:	ed9d 0b00 	vldr	d0, [sp]
 8007dbc:	f000 fa18 	bl	80081f0 <__kernel_cos>
 8007dc0:	e7f1      	b.n	8007da6 <sin+0x7e>
 8007dc2:	bf00      	nop
 8007dc4:	f3af 8000 	nop.w
	...
 8007dd0:	3fe921fb 	.word	0x3fe921fb
 8007dd4:	7fefffff 	.word	0x7fefffff

08007dd8 <__ieee754_rem_pio2>:
 8007dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ddc:	ed2d 8b02 	vpush	{d8}
 8007de0:	ec55 4b10 	vmov	r4, r5, d0
 8007de4:	4bca      	ldr	r3, [pc, #808]	; (8008110 <__ieee754_rem_pio2+0x338>)
 8007de6:	b08b      	sub	sp, #44	; 0x2c
 8007de8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8007dec:	4598      	cmp	r8, r3
 8007dee:	4682      	mov	sl, r0
 8007df0:	9502      	str	r5, [sp, #8]
 8007df2:	dc08      	bgt.n	8007e06 <__ieee754_rem_pio2+0x2e>
 8007df4:	2200      	movs	r2, #0
 8007df6:	2300      	movs	r3, #0
 8007df8:	ed80 0b00 	vstr	d0, [r0]
 8007dfc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007e00:	f04f 0b00 	mov.w	fp, #0
 8007e04:	e028      	b.n	8007e58 <__ieee754_rem_pio2+0x80>
 8007e06:	4bc3      	ldr	r3, [pc, #780]	; (8008114 <__ieee754_rem_pio2+0x33c>)
 8007e08:	4598      	cmp	r8, r3
 8007e0a:	dc78      	bgt.n	8007efe <__ieee754_rem_pio2+0x126>
 8007e0c:	9b02      	ldr	r3, [sp, #8]
 8007e0e:	4ec2      	ldr	r6, [pc, #776]	; (8008118 <__ieee754_rem_pio2+0x340>)
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	ee10 0a10 	vmov	r0, s0
 8007e16:	a3b0      	add	r3, pc, #704	; (adr r3, 80080d8 <__ieee754_rem_pio2+0x300>)
 8007e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1c:	4629      	mov	r1, r5
 8007e1e:	dd39      	ble.n	8007e94 <__ieee754_rem_pio2+0xbc>
 8007e20:	f7f8 fa3a 	bl	8000298 <__aeabi_dsub>
 8007e24:	45b0      	cmp	r8, r6
 8007e26:	4604      	mov	r4, r0
 8007e28:	460d      	mov	r5, r1
 8007e2a:	d01b      	beq.n	8007e64 <__ieee754_rem_pio2+0x8c>
 8007e2c:	a3ac      	add	r3, pc, #688	; (adr r3, 80080e0 <__ieee754_rem_pio2+0x308>)
 8007e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e32:	f7f8 fa31 	bl	8000298 <__aeabi_dsub>
 8007e36:	4602      	mov	r2, r0
 8007e38:	460b      	mov	r3, r1
 8007e3a:	e9ca 2300 	strd	r2, r3, [sl]
 8007e3e:	4620      	mov	r0, r4
 8007e40:	4629      	mov	r1, r5
 8007e42:	f7f8 fa29 	bl	8000298 <__aeabi_dsub>
 8007e46:	a3a6      	add	r3, pc, #664	; (adr r3, 80080e0 <__ieee754_rem_pio2+0x308>)
 8007e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e4c:	f7f8 fa24 	bl	8000298 <__aeabi_dsub>
 8007e50:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007e54:	f04f 0b01 	mov.w	fp, #1
 8007e58:	4658      	mov	r0, fp
 8007e5a:	b00b      	add	sp, #44	; 0x2c
 8007e5c:	ecbd 8b02 	vpop	{d8}
 8007e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e64:	a3a0      	add	r3, pc, #640	; (adr r3, 80080e8 <__ieee754_rem_pio2+0x310>)
 8007e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6a:	f7f8 fa15 	bl	8000298 <__aeabi_dsub>
 8007e6e:	a3a0      	add	r3, pc, #640	; (adr r3, 80080f0 <__ieee754_rem_pio2+0x318>)
 8007e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e74:	4604      	mov	r4, r0
 8007e76:	460d      	mov	r5, r1
 8007e78:	f7f8 fa0e 	bl	8000298 <__aeabi_dsub>
 8007e7c:	4602      	mov	r2, r0
 8007e7e:	460b      	mov	r3, r1
 8007e80:	e9ca 2300 	strd	r2, r3, [sl]
 8007e84:	4620      	mov	r0, r4
 8007e86:	4629      	mov	r1, r5
 8007e88:	f7f8 fa06 	bl	8000298 <__aeabi_dsub>
 8007e8c:	a398      	add	r3, pc, #608	; (adr r3, 80080f0 <__ieee754_rem_pio2+0x318>)
 8007e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e92:	e7db      	b.n	8007e4c <__ieee754_rem_pio2+0x74>
 8007e94:	f7f8 fa02 	bl	800029c <__adddf3>
 8007e98:	45b0      	cmp	r8, r6
 8007e9a:	4604      	mov	r4, r0
 8007e9c:	460d      	mov	r5, r1
 8007e9e:	d016      	beq.n	8007ece <__ieee754_rem_pio2+0xf6>
 8007ea0:	a38f      	add	r3, pc, #572	; (adr r3, 80080e0 <__ieee754_rem_pio2+0x308>)
 8007ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea6:	f7f8 f9f9 	bl	800029c <__adddf3>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	460b      	mov	r3, r1
 8007eae:	e9ca 2300 	strd	r2, r3, [sl]
 8007eb2:	4620      	mov	r0, r4
 8007eb4:	4629      	mov	r1, r5
 8007eb6:	f7f8 f9ef 	bl	8000298 <__aeabi_dsub>
 8007eba:	a389      	add	r3, pc, #548	; (adr r3, 80080e0 <__ieee754_rem_pio2+0x308>)
 8007ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec0:	f7f8 f9ec 	bl	800029c <__adddf3>
 8007ec4:	f04f 3bff 	mov.w	fp, #4294967295
 8007ec8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007ecc:	e7c4      	b.n	8007e58 <__ieee754_rem_pio2+0x80>
 8007ece:	a386      	add	r3, pc, #536	; (adr r3, 80080e8 <__ieee754_rem_pio2+0x310>)
 8007ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed4:	f7f8 f9e2 	bl	800029c <__adddf3>
 8007ed8:	a385      	add	r3, pc, #532	; (adr r3, 80080f0 <__ieee754_rem_pio2+0x318>)
 8007eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ede:	4604      	mov	r4, r0
 8007ee0:	460d      	mov	r5, r1
 8007ee2:	f7f8 f9db 	bl	800029c <__adddf3>
 8007ee6:	4602      	mov	r2, r0
 8007ee8:	460b      	mov	r3, r1
 8007eea:	e9ca 2300 	strd	r2, r3, [sl]
 8007eee:	4620      	mov	r0, r4
 8007ef0:	4629      	mov	r1, r5
 8007ef2:	f7f8 f9d1 	bl	8000298 <__aeabi_dsub>
 8007ef6:	a37e      	add	r3, pc, #504	; (adr r3, 80080f0 <__ieee754_rem_pio2+0x318>)
 8007ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efc:	e7e0      	b.n	8007ec0 <__ieee754_rem_pio2+0xe8>
 8007efe:	4b87      	ldr	r3, [pc, #540]	; (800811c <__ieee754_rem_pio2+0x344>)
 8007f00:	4598      	cmp	r8, r3
 8007f02:	f300 80d9 	bgt.w	80080b8 <__ieee754_rem_pio2+0x2e0>
 8007f06:	f000 fe49 	bl	8008b9c <fabs>
 8007f0a:	ec55 4b10 	vmov	r4, r5, d0
 8007f0e:	ee10 0a10 	vmov	r0, s0
 8007f12:	a379      	add	r3, pc, #484	; (adr r3, 80080f8 <__ieee754_rem_pio2+0x320>)
 8007f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f18:	4629      	mov	r1, r5
 8007f1a:	f7f8 fb75 	bl	8000608 <__aeabi_dmul>
 8007f1e:	4b80      	ldr	r3, [pc, #512]	; (8008120 <__ieee754_rem_pio2+0x348>)
 8007f20:	2200      	movs	r2, #0
 8007f22:	f7f8 f9bb 	bl	800029c <__adddf3>
 8007f26:	f7f8 fe1f 	bl	8000b68 <__aeabi_d2iz>
 8007f2a:	4683      	mov	fp, r0
 8007f2c:	f7f8 fb02 	bl	8000534 <__aeabi_i2d>
 8007f30:	4602      	mov	r2, r0
 8007f32:	460b      	mov	r3, r1
 8007f34:	ec43 2b18 	vmov	d8, r2, r3
 8007f38:	a367      	add	r3, pc, #412	; (adr r3, 80080d8 <__ieee754_rem_pio2+0x300>)
 8007f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f3e:	f7f8 fb63 	bl	8000608 <__aeabi_dmul>
 8007f42:	4602      	mov	r2, r0
 8007f44:	460b      	mov	r3, r1
 8007f46:	4620      	mov	r0, r4
 8007f48:	4629      	mov	r1, r5
 8007f4a:	f7f8 f9a5 	bl	8000298 <__aeabi_dsub>
 8007f4e:	a364      	add	r3, pc, #400	; (adr r3, 80080e0 <__ieee754_rem_pio2+0x308>)
 8007f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f54:	4606      	mov	r6, r0
 8007f56:	460f      	mov	r7, r1
 8007f58:	ec51 0b18 	vmov	r0, r1, d8
 8007f5c:	f7f8 fb54 	bl	8000608 <__aeabi_dmul>
 8007f60:	f1bb 0f1f 	cmp.w	fp, #31
 8007f64:	4604      	mov	r4, r0
 8007f66:	460d      	mov	r5, r1
 8007f68:	dc0d      	bgt.n	8007f86 <__ieee754_rem_pio2+0x1ae>
 8007f6a:	4b6e      	ldr	r3, [pc, #440]	; (8008124 <__ieee754_rem_pio2+0x34c>)
 8007f6c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8007f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f74:	4543      	cmp	r3, r8
 8007f76:	d006      	beq.n	8007f86 <__ieee754_rem_pio2+0x1ae>
 8007f78:	4622      	mov	r2, r4
 8007f7a:	462b      	mov	r3, r5
 8007f7c:	4630      	mov	r0, r6
 8007f7e:	4639      	mov	r1, r7
 8007f80:	f7f8 f98a 	bl	8000298 <__aeabi_dsub>
 8007f84:	e00f      	b.n	8007fa6 <__ieee754_rem_pio2+0x1ce>
 8007f86:	462b      	mov	r3, r5
 8007f88:	4622      	mov	r2, r4
 8007f8a:	4630      	mov	r0, r6
 8007f8c:	4639      	mov	r1, r7
 8007f8e:	f7f8 f983 	bl	8000298 <__aeabi_dsub>
 8007f92:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007f96:	9303      	str	r3, [sp, #12]
 8007f98:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007f9c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8007fa0:	f1b8 0f10 	cmp.w	r8, #16
 8007fa4:	dc02      	bgt.n	8007fac <__ieee754_rem_pio2+0x1d4>
 8007fa6:	e9ca 0100 	strd	r0, r1, [sl]
 8007faa:	e039      	b.n	8008020 <__ieee754_rem_pio2+0x248>
 8007fac:	a34e      	add	r3, pc, #312	; (adr r3, 80080e8 <__ieee754_rem_pio2+0x310>)
 8007fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb2:	ec51 0b18 	vmov	r0, r1, d8
 8007fb6:	f7f8 fb27 	bl	8000608 <__aeabi_dmul>
 8007fba:	4604      	mov	r4, r0
 8007fbc:	460d      	mov	r5, r1
 8007fbe:	4602      	mov	r2, r0
 8007fc0:	460b      	mov	r3, r1
 8007fc2:	4630      	mov	r0, r6
 8007fc4:	4639      	mov	r1, r7
 8007fc6:	f7f8 f967 	bl	8000298 <__aeabi_dsub>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	460b      	mov	r3, r1
 8007fce:	4680      	mov	r8, r0
 8007fd0:	4689      	mov	r9, r1
 8007fd2:	4630      	mov	r0, r6
 8007fd4:	4639      	mov	r1, r7
 8007fd6:	f7f8 f95f 	bl	8000298 <__aeabi_dsub>
 8007fda:	4622      	mov	r2, r4
 8007fdc:	462b      	mov	r3, r5
 8007fde:	f7f8 f95b 	bl	8000298 <__aeabi_dsub>
 8007fe2:	a343      	add	r3, pc, #268	; (adr r3, 80080f0 <__ieee754_rem_pio2+0x318>)
 8007fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe8:	4604      	mov	r4, r0
 8007fea:	460d      	mov	r5, r1
 8007fec:	ec51 0b18 	vmov	r0, r1, d8
 8007ff0:	f7f8 fb0a 	bl	8000608 <__aeabi_dmul>
 8007ff4:	4622      	mov	r2, r4
 8007ff6:	462b      	mov	r3, r5
 8007ff8:	f7f8 f94e 	bl	8000298 <__aeabi_dsub>
 8007ffc:	4602      	mov	r2, r0
 8007ffe:	460b      	mov	r3, r1
 8008000:	4604      	mov	r4, r0
 8008002:	460d      	mov	r5, r1
 8008004:	4640      	mov	r0, r8
 8008006:	4649      	mov	r1, r9
 8008008:	f7f8 f946 	bl	8000298 <__aeabi_dsub>
 800800c:	9a03      	ldr	r2, [sp, #12]
 800800e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008012:	1ad3      	subs	r3, r2, r3
 8008014:	2b31      	cmp	r3, #49	; 0x31
 8008016:	dc24      	bgt.n	8008062 <__ieee754_rem_pio2+0x28a>
 8008018:	e9ca 0100 	strd	r0, r1, [sl]
 800801c:	4646      	mov	r6, r8
 800801e:	464f      	mov	r7, r9
 8008020:	e9da 8900 	ldrd	r8, r9, [sl]
 8008024:	4630      	mov	r0, r6
 8008026:	4642      	mov	r2, r8
 8008028:	464b      	mov	r3, r9
 800802a:	4639      	mov	r1, r7
 800802c:	f7f8 f934 	bl	8000298 <__aeabi_dsub>
 8008030:	462b      	mov	r3, r5
 8008032:	4622      	mov	r2, r4
 8008034:	f7f8 f930 	bl	8000298 <__aeabi_dsub>
 8008038:	9b02      	ldr	r3, [sp, #8]
 800803a:	2b00      	cmp	r3, #0
 800803c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008040:	f6bf af0a 	bge.w	8007e58 <__ieee754_rem_pio2+0x80>
 8008044:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008048:	f8ca 3004 	str.w	r3, [sl, #4]
 800804c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008050:	f8ca 8000 	str.w	r8, [sl]
 8008054:	f8ca 0008 	str.w	r0, [sl, #8]
 8008058:	f8ca 300c 	str.w	r3, [sl, #12]
 800805c:	f1cb 0b00 	rsb	fp, fp, #0
 8008060:	e6fa      	b.n	8007e58 <__ieee754_rem_pio2+0x80>
 8008062:	a327      	add	r3, pc, #156	; (adr r3, 8008100 <__ieee754_rem_pio2+0x328>)
 8008064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008068:	ec51 0b18 	vmov	r0, r1, d8
 800806c:	f7f8 facc 	bl	8000608 <__aeabi_dmul>
 8008070:	4604      	mov	r4, r0
 8008072:	460d      	mov	r5, r1
 8008074:	4602      	mov	r2, r0
 8008076:	460b      	mov	r3, r1
 8008078:	4640      	mov	r0, r8
 800807a:	4649      	mov	r1, r9
 800807c:	f7f8 f90c 	bl	8000298 <__aeabi_dsub>
 8008080:	4602      	mov	r2, r0
 8008082:	460b      	mov	r3, r1
 8008084:	4606      	mov	r6, r0
 8008086:	460f      	mov	r7, r1
 8008088:	4640      	mov	r0, r8
 800808a:	4649      	mov	r1, r9
 800808c:	f7f8 f904 	bl	8000298 <__aeabi_dsub>
 8008090:	4622      	mov	r2, r4
 8008092:	462b      	mov	r3, r5
 8008094:	f7f8 f900 	bl	8000298 <__aeabi_dsub>
 8008098:	a31b      	add	r3, pc, #108	; (adr r3, 8008108 <__ieee754_rem_pio2+0x330>)
 800809a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809e:	4604      	mov	r4, r0
 80080a0:	460d      	mov	r5, r1
 80080a2:	ec51 0b18 	vmov	r0, r1, d8
 80080a6:	f7f8 faaf 	bl	8000608 <__aeabi_dmul>
 80080aa:	4622      	mov	r2, r4
 80080ac:	462b      	mov	r3, r5
 80080ae:	f7f8 f8f3 	bl	8000298 <__aeabi_dsub>
 80080b2:	4604      	mov	r4, r0
 80080b4:	460d      	mov	r5, r1
 80080b6:	e75f      	b.n	8007f78 <__ieee754_rem_pio2+0x1a0>
 80080b8:	4b1b      	ldr	r3, [pc, #108]	; (8008128 <__ieee754_rem_pio2+0x350>)
 80080ba:	4598      	cmp	r8, r3
 80080bc:	dd36      	ble.n	800812c <__ieee754_rem_pio2+0x354>
 80080be:	ee10 2a10 	vmov	r2, s0
 80080c2:	462b      	mov	r3, r5
 80080c4:	4620      	mov	r0, r4
 80080c6:	4629      	mov	r1, r5
 80080c8:	f7f8 f8e6 	bl	8000298 <__aeabi_dsub>
 80080cc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80080d0:	e9ca 0100 	strd	r0, r1, [sl]
 80080d4:	e694      	b.n	8007e00 <__ieee754_rem_pio2+0x28>
 80080d6:	bf00      	nop
 80080d8:	54400000 	.word	0x54400000
 80080dc:	3ff921fb 	.word	0x3ff921fb
 80080e0:	1a626331 	.word	0x1a626331
 80080e4:	3dd0b461 	.word	0x3dd0b461
 80080e8:	1a600000 	.word	0x1a600000
 80080ec:	3dd0b461 	.word	0x3dd0b461
 80080f0:	2e037073 	.word	0x2e037073
 80080f4:	3ba3198a 	.word	0x3ba3198a
 80080f8:	6dc9c883 	.word	0x6dc9c883
 80080fc:	3fe45f30 	.word	0x3fe45f30
 8008100:	2e000000 	.word	0x2e000000
 8008104:	3ba3198a 	.word	0x3ba3198a
 8008108:	252049c1 	.word	0x252049c1
 800810c:	397b839a 	.word	0x397b839a
 8008110:	3fe921fb 	.word	0x3fe921fb
 8008114:	4002d97b 	.word	0x4002d97b
 8008118:	3ff921fb 	.word	0x3ff921fb
 800811c:	413921fb 	.word	0x413921fb
 8008120:	3fe00000 	.word	0x3fe00000
 8008124:	080098ec 	.word	0x080098ec
 8008128:	7fefffff 	.word	0x7fefffff
 800812c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8008130:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8008134:	ee10 0a10 	vmov	r0, s0
 8008138:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800813c:	ee10 6a10 	vmov	r6, s0
 8008140:	460f      	mov	r7, r1
 8008142:	f7f8 fd11 	bl	8000b68 <__aeabi_d2iz>
 8008146:	f7f8 f9f5 	bl	8000534 <__aeabi_i2d>
 800814a:	4602      	mov	r2, r0
 800814c:	460b      	mov	r3, r1
 800814e:	4630      	mov	r0, r6
 8008150:	4639      	mov	r1, r7
 8008152:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008156:	f7f8 f89f 	bl	8000298 <__aeabi_dsub>
 800815a:	4b23      	ldr	r3, [pc, #140]	; (80081e8 <__ieee754_rem_pio2+0x410>)
 800815c:	2200      	movs	r2, #0
 800815e:	f7f8 fa53 	bl	8000608 <__aeabi_dmul>
 8008162:	460f      	mov	r7, r1
 8008164:	4606      	mov	r6, r0
 8008166:	f7f8 fcff 	bl	8000b68 <__aeabi_d2iz>
 800816a:	f7f8 f9e3 	bl	8000534 <__aeabi_i2d>
 800816e:	4602      	mov	r2, r0
 8008170:	460b      	mov	r3, r1
 8008172:	4630      	mov	r0, r6
 8008174:	4639      	mov	r1, r7
 8008176:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800817a:	f7f8 f88d 	bl	8000298 <__aeabi_dsub>
 800817e:	4b1a      	ldr	r3, [pc, #104]	; (80081e8 <__ieee754_rem_pio2+0x410>)
 8008180:	2200      	movs	r2, #0
 8008182:	f7f8 fa41 	bl	8000608 <__aeabi_dmul>
 8008186:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800818a:	ad04      	add	r5, sp, #16
 800818c:	f04f 0803 	mov.w	r8, #3
 8008190:	46a9      	mov	r9, r5
 8008192:	2600      	movs	r6, #0
 8008194:	2700      	movs	r7, #0
 8008196:	4632      	mov	r2, r6
 8008198:	463b      	mov	r3, r7
 800819a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800819e:	46c3      	mov	fp, r8
 80081a0:	3d08      	subs	r5, #8
 80081a2:	f108 38ff 	add.w	r8, r8, #4294967295
 80081a6:	f7f8 fc97 	bl	8000ad8 <__aeabi_dcmpeq>
 80081aa:	2800      	cmp	r0, #0
 80081ac:	d1f3      	bne.n	8008196 <__ieee754_rem_pio2+0x3be>
 80081ae:	4b0f      	ldr	r3, [pc, #60]	; (80081ec <__ieee754_rem_pio2+0x414>)
 80081b0:	9301      	str	r3, [sp, #4]
 80081b2:	2302      	movs	r3, #2
 80081b4:	9300      	str	r3, [sp, #0]
 80081b6:	4622      	mov	r2, r4
 80081b8:	465b      	mov	r3, fp
 80081ba:	4651      	mov	r1, sl
 80081bc:	4648      	mov	r0, r9
 80081be:	f000 f8df 	bl	8008380 <__kernel_rem_pio2>
 80081c2:	9b02      	ldr	r3, [sp, #8]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	4683      	mov	fp, r0
 80081c8:	f6bf ae46 	bge.w	8007e58 <__ieee754_rem_pio2+0x80>
 80081cc:	e9da 2100 	ldrd	r2, r1, [sl]
 80081d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80081d4:	e9ca 2300 	strd	r2, r3, [sl]
 80081d8:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80081dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80081e0:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80081e4:	e73a      	b.n	800805c <__ieee754_rem_pio2+0x284>
 80081e6:	bf00      	nop
 80081e8:	41700000 	.word	0x41700000
 80081ec:	0800996c 	.word	0x0800996c

080081f0 <__kernel_cos>:
 80081f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081f4:	ec57 6b10 	vmov	r6, r7, d0
 80081f8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80081fc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8008200:	ed8d 1b00 	vstr	d1, [sp]
 8008204:	da07      	bge.n	8008216 <__kernel_cos+0x26>
 8008206:	ee10 0a10 	vmov	r0, s0
 800820a:	4639      	mov	r1, r7
 800820c:	f7f8 fcac 	bl	8000b68 <__aeabi_d2iz>
 8008210:	2800      	cmp	r0, #0
 8008212:	f000 8088 	beq.w	8008326 <__kernel_cos+0x136>
 8008216:	4632      	mov	r2, r6
 8008218:	463b      	mov	r3, r7
 800821a:	4630      	mov	r0, r6
 800821c:	4639      	mov	r1, r7
 800821e:	f7f8 f9f3 	bl	8000608 <__aeabi_dmul>
 8008222:	4b51      	ldr	r3, [pc, #324]	; (8008368 <__kernel_cos+0x178>)
 8008224:	2200      	movs	r2, #0
 8008226:	4604      	mov	r4, r0
 8008228:	460d      	mov	r5, r1
 800822a:	f7f8 f9ed 	bl	8000608 <__aeabi_dmul>
 800822e:	a340      	add	r3, pc, #256	; (adr r3, 8008330 <__kernel_cos+0x140>)
 8008230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008234:	4682      	mov	sl, r0
 8008236:	468b      	mov	fp, r1
 8008238:	4620      	mov	r0, r4
 800823a:	4629      	mov	r1, r5
 800823c:	f7f8 f9e4 	bl	8000608 <__aeabi_dmul>
 8008240:	a33d      	add	r3, pc, #244	; (adr r3, 8008338 <__kernel_cos+0x148>)
 8008242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008246:	f7f8 f829 	bl	800029c <__adddf3>
 800824a:	4622      	mov	r2, r4
 800824c:	462b      	mov	r3, r5
 800824e:	f7f8 f9db 	bl	8000608 <__aeabi_dmul>
 8008252:	a33b      	add	r3, pc, #236	; (adr r3, 8008340 <__kernel_cos+0x150>)
 8008254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008258:	f7f8 f81e 	bl	8000298 <__aeabi_dsub>
 800825c:	4622      	mov	r2, r4
 800825e:	462b      	mov	r3, r5
 8008260:	f7f8 f9d2 	bl	8000608 <__aeabi_dmul>
 8008264:	a338      	add	r3, pc, #224	; (adr r3, 8008348 <__kernel_cos+0x158>)
 8008266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800826a:	f7f8 f817 	bl	800029c <__adddf3>
 800826e:	4622      	mov	r2, r4
 8008270:	462b      	mov	r3, r5
 8008272:	f7f8 f9c9 	bl	8000608 <__aeabi_dmul>
 8008276:	a336      	add	r3, pc, #216	; (adr r3, 8008350 <__kernel_cos+0x160>)
 8008278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800827c:	f7f8 f80c 	bl	8000298 <__aeabi_dsub>
 8008280:	4622      	mov	r2, r4
 8008282:	462b      	mov	r3, r5
 8008284:	f7f8 f9c0 	bl	8000608 <__aeabi_dmul>
 8008288:	a333      	add	r3, pc, #204	; (adr r3, 8008358 <__kernel_cos+0x168>)
 800828a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800828e:	f7f8 f805 	bl	800029c <__adddf3>
 8008292:	4622      	mov	r2, r4
 8008294:	462b      	mov	r3, r5
 8008296:	f7f8 f9b7 	bl	8000608 <__aeabi_dmul>
 800829a:	4622      	mov	r2, r4
 800829c:	462b      	mov	r3, r5
 800829e:	f7f8 f9b3 	bl	8000608 <__aeabi_dmul>
 80082a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082a6:	4604      	mov	r4, r0
 80082a8:	460d      	mov	r5, r1
 80082aa:	4630      	mov	r0, r6
 80082ac:	4639      	mov	r1, r7
 80082ae:	f7f8 f9ab 	bl	8000608 <__aeabi_dmul>
 80082b2:	460b      	mov	r3, r1
 80082b4:	4602      	mov	r2, r0
 80082b6:	4629      	mov	r1, r5
 80082b8:	4620      	mov	r0, r4
 80082ba:	f7f7 ffed 	bl	8000298 <__aeabi_dsub>
 80082be:	4b2b      	ldr	r3, [pc, #172]	; (800836c <__kernel_cos+0x17c>)
 80082c0:	4598      	cmp	r8, r3
 80082c2:	4606      	mov	r6, r0
 80082c4:	460f      	mov	r7, r1
 80082c6:	dc10      	bgt.n	80082ea <__kernel_cos+0xfa>
 80082c8:	4602      	mov	r2, r0
 80082ca:	460b      	mov	r3, r1
 80082cc:	4650      	mov	r0, sl
 80082ce:	4659      	mov	r1, fp
 80082d0:	f7f7 ffe2 	bl	8000298 <__aeabi_dsub>
 80082d4:	460b      	mov	r3, r1
 80082d6:	4926      	ldr	r1, [pc, #152]	; (8008370 <__kernel_cos+0x180>)
 80082d8:	4602      	mov	r2, r0
 80082da:	2000      	movs	r0, #0
 80082dc:	f7f7 ffdc 	bl	8000298 <__aeabi_dsub>
 80082e0:	ec41 0b10 	vmov	d0, r0, r1
 80082e4:	b003      	add	sp, #12
 80082e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ea:	4b22      	ldr	r3, [pc, #136]	; (8008374 <__kernel_cos+0x184>)
 80082ec:	4920      	ldr	r1, [pc, #128]	; (8008370 <__kernel_cos+0x180>)
 80082ee:	4598      	cmp	r8, r3
 80082f0:	bfcc      	ite	gt
 80082f2:	4d21      	ldrgt	r5, [pc, #132]	; (8008378 <__kernel_cos+0x188>)
 80082f4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80082f8:	2400      	movs	r4, #0
 80082fa:	4622      	mov	r2, r4
 80082fc:	462b      	mov	r3, r5
 80082fe:	2000      	movs	r0, #0
 8008300:	f7f7 ffca 	bl	8000298 <__aeabi_dsub>
 8008304:	4622      	mov	r2, r4
 8008306:	4680      	mov	r8, r0
 8008308:	4689      	mov	r9, r1
 800830a:	462b      	mov	r3, r5
 800830c:	4650      	mov	r0, sl
 800830e:	4659      	mov	r1, fp
 8008310:	f7f7 ffc2 	bl	8000298 <__aeabi_dsub>
 8008314:	4632      	mov	r2, r6
 8008316:	463b      	mov	r3, r7
 8008318:	f7f7 ffbe 	bl	8000298 <__aeabi_dsub>
 800831c:	4602      	mov	r2, r0
 800831e:	460b      	mov	r3, r1
 8008320:	4640      	mov	r0, r8
 8008322:	4649      	mov	r1, r9
 8008324:	e7da      	b.n	80082dc <__kernel_cos+0xec>
 8008326:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8008360 <__kernel_cos+0x170>
 800832a:	e7db      	b.n	80082e4 <__kernel_cos+0xf4>
 800832c:	f3af 8000 	nop.w
 8008330:	be8838d4 	.word	0xbe8838d4
 8008334:	bda8fae9 	.word	0xbda8fae9
 8008338:	bdb4b1c4 	.word	0xbdb4b1c4
 800833c:	3e21ee9e 	.word	0x3e21ee9e
 8008340:	809c52ad 	.word	0x809c52ad
 8008344:	3e927e4f 	.word	0x3e927e4f
 8008348:	19cb1590 	.word	0x19cb1590
 800834c:	3efa01a0 	.word	0x3efa01a0
 8008350:	16c15177 	.word	0x16c15177
 8008354:	3f56c16c 	.word	0x3f56c16c
 8008358:	5555554c 	.word	0x5555554c
 800835c:	3fa55555 	.word	0x3fa55555
 8008360:	00000000 	.word	0x00000000
 8008364:	3ff00000 	.word	0x3ff00000
 8008368:	3fe00000 	.word	0x3fe00000
 800836c:	3fd33332 	.word	0x3fd33332
 8008370:	3ff00000 	.word	0x3ff00000
 8008374:	3fe90000 	.word	0x3fe90000
 8008378:	3fd20000 	.word	0x3fd20000
 800837c:	00000000 	.word	0x00000000

08008380 <__kernel_rem_pio2>:
 8008380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008384:	ed2d 8b02 	vpush	{d8}
 8008388:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800838c:	f112 0f14 	cmn.w	r2, #20
 8008390:	9308      	str	r3, [sp, #32]
 8008392:	9101      	str	r1, [sp, #4]
 8008394:	4bc4      	ldr	r3, [pc, #784]	; (80086a8 <__kernel_rem_pio2+0x328>)
 8008396:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8008398:	900b      	str	r0, [sp, #44]	; 0x2c
 800839a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800839e:	9302      	str	r3, [sp, #8]
 80083a0:	9b08      	ldr	r3, [sp, #32]
 80083a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80083a6:	bfa8      	it	ge
 80083a8:	1ed4      	subge	r4, r2, #3
 80083aa:	9306      	str	r3, [sp, #24]
 80083ac:	bfb2      	itee	lt
 80083ae:	2400      	movlt	r4, #0
 80083b0:	2318      	movge	r3, #24
 80083b2:	fb94 f4f3 	sdivge	r4, r4, r3
 80083b6:	f06f 0317 	mvn.w	r3, #23
 80083ba:	fb04 3303 	mla	r3, r4, r3, r3
 80083be:	eb03 0a02 	add.w	sl, r3, r2
 80083c2:	9b02      	ldr	r3, [sp, #8]
 80083c4:	9a06      	ldr	r2, [sp, #24]
 80083c6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8008698 <__kernel_rem_pio2+0x318>
 80083ca:	eb03 0802 	add.w	r8, r3, r2
 80083ce:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80083d0:	1aa7      	subs	r7, r4, r2
 80083d2:	ae22      	add	r6, sp, #136	; 0x88
 80083d4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80083d8:	2500      	movs	r5, #0
 80083da:	4545      	cmp	r5, r8
 80083dc:	dd13      	ble.n	8008406 <__kernel_rem_pio2+0x86>
 80083de:	9b08      	ldr	r3, [sp, #32]
 80083e0:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8008698 <__kernel_rem_pio2+0x318>
 80083e4:	aa22      	add	r2, sp, #136	; 0x88
 80083e6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80083ea:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80083ee:	f04f 0800 	mov.w	r8, #0
 80083f2:	9b02      	ldr	r3, [sp, #8]
 80083f4:	4598      	cmp	r8, r3
 80083f6:	dc2f      	bgt.n	8008458 <__kernel_rem_pio2+0xd8>
 80083f8:	ed8d 8b04 	vstr	d8, [sp, #16]
 80083fc:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8008400:	462f      	mov	r7, r5
 8008402:	2600      	movs	r6, #0
 8008404:	e01b      	b.n	800843e <__kernel_rem_pio2+0xbe>
 8008406:	42ef      	cmn	r7, r5
 8008408:	d407      	bmi.n	800841a <__kernel_rem_pio2+0x9a>
 800840a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800840e:	f7f8 f891 	bl	8000534 <__aeabi_i2d>
 8008412:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008416:	3501      	adds	r5, #1
 8008418:	e7df      	b.n	80083da <__kernel_rem_pio2+0x5a>
 800841a:	ec51 0b18 	vmov	r0, r1, d8
 800841e:	e7f8      	b.n	8008412 <__kernel_rem_pio2+0x92>
 8008420:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008424:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008428:	f7f8 f8ee 	bl	8000608 <__aeabi_dmul>
 800842c:	4602      	mov	r2, r0
 800842e:	460b      	mov	r3, r1
 8008430:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008434:	f7f7 ff32 	bl	800029c <__adddf3>
 8008438:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800843c:	3601      	adds	r6, #1
 800843e:	9b06      	ldr	r3, [sp, #24]
 8008440:	429e      	cmp	r6, r3
 8008442:	f1a7 0708 	sub.w	r7, r7, #8
 8008446:	ddeb      	ble.n	8008420 <__kernel_rem_pio2+0xa0>
 8008448:	ed9d 7b04 	vldr	d7, [sp, #16]
 800844c:	f108 0801 	add.w	r8, r8, #1
 8008450:	ecab 7b02 	vstmia	fp!, {d7}
 8008454:	3508      	adds	r5, #8
 8008456:	e7cc      	b.n	80083f2 <__kernel_rem_pio2+0x72>
 8008458:	9b02      	ldr	r3, [sp, #8]
 800845a:	aa0e      	add	r2, sp, #56	; 0x38
 800845c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008460:	930d      	str	r3, [sp, #52]	; 0x34
 8008462:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8008464:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008468:	9c02      	ldr	r4, [sp, #8]
 800846a:	930c      	str	r3, [sp, #48]	; 0x30
 800846c:	00e3      	lsls	r3, r4, #3
 800846e:	930a      	str	r3, [sp, #40]	; 0x28
 8008470:	ab9a      	add	r3, sp, #616	; 0x268
 8008472:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008476:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800847a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800847e:	ab72      	add	r3, sp, #456	; 0x1c8
 8008480:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8008484:	46c3      	mov	fp, r8
 8008486:	46a1      	mov	r9, r4
 8008488:	f1b9 0f00 	cmp.w	r9, #0
 800848c:	f1a5 0508 	sub.w	r5, r5, #8
 8008490:	dc77      	bgt.n	8008582 <__kernel_rem_pio2+0x202>
 8008492:	ec47 6b10 	vmov	d0, r6, r7
 8008496:	4650      	mov	r0, sl
 8008498:	f000 fc0a 	bl	8008cb0 <scalbn>
 800849c:	ec57 6b10 	vmov	r6, r7, d0
 80084a0:	2200      	movs	r2, #0
 80084a2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80084a6:	ee10 0a10 	vmov	r0, s0
 80084aa:	4639      	mov	r1, r7
 80084ac:	f7f8 f8ac 	bl	8000608 <__aeabi_dmul>
 80084b0:	ec41 0b10 	vmov	d0, r0, r1
 80084b4:	f000 fb7c 	bl	8008bb0 <floor>
 80084b8:	4b7c      	ldr	r3, [pc, #496]	; (80086ac <__kernel_rem_pio2+0x32c>)
 80084ba:	ec51 0b10 	vmov	r0, r1, d0
 80084be:	2200      	movs	r2, #0
 80084c0:	f7f8 f8a2 	bl	8000608 <__aeabi_dmul>
 80084c4:	4602      	mov	r2, r0
 80084c6:	460b      	mov	r3, r1
 80084c8:	4630      	mov	r0, r6
 80084ca:	4639      	mov	r1, r7
 80084cc:	f7f7 fee4 	bl	8000298 <__aeabi_dsub>
 80084d0:	460f      	mov	r7, r1
 80084d2:	4606      	mov	r6, r0
 80084d4:	f7f8 fb48 	bl	8000b68 <__aeabi_d2iz>
 80084d8:	9004      	str	r0, [sp, #16]
 80084da:	f7f8 f82b 	bl	8000534 <__aeabi_i2d>
 80084de:	4602      	mov	r2, r0
 80084e0:	460b      	mov	r3, r1
 80084e2:	4630      	mov	r0, r6
 80084e4:	4639      	mov	r1, r7
 80084e6:	f7f7 fed7 	bl	8000298 <__aeabi_dsub>
 80084ea:	f1ba 0f00 	cmp.w	sl, #0
 80084ee:	4606      	mov	r6, r0
 80084f0:	460f      	mov	r7, r1
 80084f2:	dd6d      	ble.n	80085d0 <__kernel_rem_pio2+0x250>
 80084f4:	1e62      	subs	r2, r4, #1
 80084f6:	ab0e      	add	r3, sp, #56	; 0x38
 80084f8:	9d04      	ldr	r5, [sp, #16]
 80084fa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80084fe:	f1ca 0118 	rsb	r1, sl, #24
 8008502:	fa40 f301 	asr.w	r3, r0, r1
 8008506:	441d      	add	r5, r3
 8008508:	408b      	lsls	r3, r1
 800850a:	1ac0      	subs	r0, r0, r3
 800850c:	ab0e      	add	r3, sp, #56	; 0x38
 800850e:	9504      	str	r5, [sp, #16]
 8008510:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8008514:	f1ca 0317 	rsb	r3, sl, #23
 8008518:	fa40 fb03 	asr.w	fp, r0, r3
 800851c:	f1bb 0f00 	cmp.w	fp, #0
 8008520:	dd65      	ble.n	80085ee <__kernel_rem_pio2+0x26e>
 8008522:	9b04      	ldr	r3, [sp, #16]
 8008524:	2200      	movs	r2, #0
 8008526:	3301      	adds	r3, #1
 8008528:	9304      	str	r3, [sp, #16]
 800852a:	4615      	mov	r5, r2
 800852c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8008530:	4294      	cmp	r4, r2
 8008532:	f300 809c 	bgt.w	800866e <__kernel_rem_pio2+0x2ee>
 8008536:	f1ba 0f00 	cmp.w	sl, #0
 800853a:	dd07      	ble.n	800854c <__kernel_rem_pio2+0x1cc>
 800853c:	f1ba 0f01 	cmp.w	sl, #1
 8008540:	f000 80c0 	beq.w	80086c4 <__kernel_rem_pio2+0x344>
 8008544:	f1ba 0f02 	cmp.w	sl, #2
 8008548:	f000 80c6 	beq.w	80086d8 <__kernel_rem_pio2+0x358>
 800854c:	f1bb 0f02 	cmp.w	fp, #2
 8008550:	d14d      	bne.n	80085ee <__kernel_rem_pio2+0x26e>
 8008552:	4632      	mov	r2, r6
 8008554:	463b      	mov	r3, r7
 8008556:	4956      	ldr	r1, [pc, #344]	; (80086b0 <__kernel_rem_pio2+0x330>)
 8008558:	2000      	movs	r0, #0
 800855a:	f7f7 fe9d 	bl	8000298 <__aeabi_dsub>
 800855e:	4606      	mov	r6, r0
 8008560:	460f      	mov	r7, r1
 8008562:	2d00      	cmp	r5, #0
 8008564:	d043      	beq.n	80085ee <__kernel_rem_pio2+0x26e>
 8008566:	4650      	mov	r0, sl
 8008568:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 80086a0 <__kernel_rem_pio2+0x320>
 800856c:	f000 fba0 	bl	8008cb0 <scalbn>
 8008570:	4630      	mov	r0, r6
 8008572:	4639      	mov	r1, r7
 8008574:	ec53 2b10 	vmov	r2, r3, d0
 8008578:	f7f7 fe8e 	bl	8000298 <__aeabi_dsub>
 800857c:	4606      	mov	r6, r0
 800857e:	460f      	mov	r7, r1
 8008580:	e035      	b.n	80085ee <__kernel_rem_pio2+0x26e>
 8008582:	4b4c      	ldr	r3, [pc, #304]	; (80086b4 <__kernel_rem_pio2+0x334>)
 8008584:	2200      	movs	r2, #0
 8008586:	4630      	mov	r0, r6
 8008588:	4639      	mov	r1, r7
 800858a:	f7f8 f83d 	bl	8000608 <__aeabi_dmul>
 800858e:	f7f8 faeb 	bl	8000b68 <__aeabi_d2iz>
 8008592:	f7f7 ffcf 	bl	8000534 <__aeabi_i2d>
 8008596:	4602      	mov	r2, r0
 8008598:	460b      	mov	r3, r1
 800859a:	ec43 2b18 	vmov	d8, r2, r3
 800859e:	4b46      	ldr	r3, [pc, #280]	; (80086b8 <__kernel_rem_pio2+0x338>)
 80085a0:	2200      	movs	r2, #0
 80085a2:	f7f8 f831 	bl	8000608 <__aeabi_dmul>
 80085a6:	4602      	mov	r2, r0
 80085a8:	460b      	mov	r3, r1
 80085aa:	4630      	mov	r0, r6
 80085ac:	4639      	mov	r1, r7
 80085ae:	f7f7 fe73 	bl	8000298 <__aeabi_dsub>
 80085b2:	f7f8 fad9 	bl	8000b68 <__aeabi_d2iz>
 80085b6:	e9d5 2300 	ldrd	r2, r3, [r5]
 80085ba:	f84b 0b04 	str.w	r0, [fp], #4
 80085be:	ec51 0b18 	vmov	r0, r1, d8
 80085c2:	f7f7 fe6b 	bl	800029c <__adddf3>
 80085c6:	f109 39ff 	add.w	r9, r9, #4294967295
 80085ca:	4606      	mov	r6, r0
 80085cc:	460f      	mov	r7, r1
 80085ce:	e75b      	b.n	8008488 <__kernel_rem_pio2+0x108>
 80085d0:	d106      	bne.n	80085e0 <__kernel_rem_pio2+0x260>
 80085d2:	1e63      	subs	r3, r4, #1
 80085d4:	aa0e      	add	r2, sp, #56	; 0x38
 80085d6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80085da:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80085de:	e79d      	b.n	800851c <__kernel_rem_pio2+0x19c>
 80085e0:	4b36      	ldr	r3, [pc, #216]	; (80086bc <__kernel_rem_pio2+0x33c>)
 80085e2:	2200      	movs	r2, #0
 80085e4:	f7f8 fa96 	bl	8000b14 <__aeabi_dcmpge>
 80085e8:	2800      	cmp	r0, #0
 80085ea:	d13d      	bne.n	8008668 <__kernel_rem_pio2+0x2e8>
 80085ec:	4683      	mov	fp, r0
 80085ee:	2200      	movs	r2, #0
 80085f0:	2300      	movs	r3, #0
 80085f2:	4630      	mov	r0, r6
 80085f4:	4639      	mov	r1, r7
 80085f6:	f7f8 fa6f 	bl	8000ad8 <__aeabi_dcmpeq>
 80085fa:	2800      	cmp	r0, #0
 80085fc:	f000 80c0 	beq.w	8008780 <__kernel_rem_pio2+0x400>
 8008600:	1e65      	subs	r5, r4, #1
 8008602:	462b      	mov	r3, r5
 8008604:	2200      	movs	r2, #0
 8008606:	9902      	ldr	r1, [sp, #8]
 8008608:	428b      	cmp	r3, r1
 800860a:	da6c      	bge.n	80086e6 <__kernel_rem_pio2+0x366>
 800860c:	2a00      	cmp	r2, #0
 800860e:	f000 8089 	beq.w	8008724 <__kernel_rem_pio2+0x3a4>
 8008612:	ab0e      	add	r3, sp, #56	; 0x38
 8008614:	f1aa 0a18 	sub.w	sl, sl, #24
 8008618:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800861c:	2b00      	cmp	r3, #0
 800861e:	f000 80ad 	beq.w	800877c <__kernel_rem_pio2+0x3fc>
 8008622:	4650      	mov	r0, sl
 8008624:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80086a0 <__kernel_rem_pio2+0x320>
 8008628:	f000 fb42 	bl	8008cb0 <scalbn>
 800862c:	ab9a      	add	r3, sp, #616	; 0x268
 800862e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008632:	ec57 6b10 	vmov	r6, r7, d0
 8008636:	00ec      	lsls	r4, r5, #3
 8008638:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800863c:	46aa      	mov	sl, r5
 800863e:	f1ba 0f00 	cmp.w	sl, #0
 8008642:	f280 80d6 	bge.w	80087f2 <__kernel_rem_pio2+0x472>
 8008646:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8008698 <__kernel_rem_pio2+0x318>
 800864a:	462e      	mov	r6, r5
 800864c:	2e00      	cmp	r6, #0
 800864e:	f2c0 8104 	blt.w	800885a <__kernel_rem_pio2+0x4da>
 8008652:	ab72      	add	r3, sp, #456	; 0x1c8
 8008654:	ed8d 8b06 	vstr	d8, [sp, #24]
 8008658:	f8df a064 	ldr.w	sl, [pc, #100]	; 80086c0 <__kernel_rem_pio2+0x340>
 800865c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8008660:	f04f 0800 	mov.w	r8, #0
 8008664:	1baf      	subs	r7, r5, r6
 8008666:	e0ea      	b.n	800883e <__kernel_rem_pio2+0x4be>
 8008668:	f04f 0b02 	mov.w	fp, #2
 800866c:	e759      	b.n	8008522 <__kernel_rem_pio2+0x1a2>
 800866e:	f8d8 3000 	ldr.w	r3, [r8]
 8008672:	b955      	cbnz	r5, 800868a <__kernel_rem_pio2+0x30a>
 8008674:	b123      	cbz	r3, 8008680 <__kernel_rem_pio2+0x300>
 8008676:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800867a:	f8c8 3000 	str.w	r3, [r8]
 800867e:	2301      	movs	r3, #1
 8008680:	3201      	adds	r2, #1
 8008682:	f108 0804 	add.w	r8, r8, #4
 8008686:	461d      	mov	r5, r3
 8008688:	e752      	b.n	8008530 <__kernel_rem_pio2+0x1b0>
 800868a:	1acb      	subs	r3, r1, r3
 800868c:	f8c8 3000 	str.w	r3, [r8]
 8008690:	462b      	mov	r3, r5
 8008692:	e7f5      	b.n	8008680 <__kernel_rem_pio2+0x300>
 8008694:	f3af 8000 	nop.w
	...
 80086a4:	3ff00000 	.word	0x3ff00000
 80086a8:	08009ab8 	.word	0x08009ab8
 80086ac:	40200000 	.word	0x40200000
 80086b0:	3ff00000 	.word	0x3ff00000
 80086b4:	3e700000 	.word	0x3e700000
 80086b8:	41700000 	.word	0x41700000
 80086bc:	3fe00000 	.word	0x3fe00000
 80086c0:	08009a78 	.word	0x08009a78
 80086c4:	1e62      	subs	r2, r4, #1
 80086c6:	ab0e      	add	r3, sp, #56	; 0x38
 80086c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086cc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80086d0:	a90e      	add	r1, sp, #56	; 0x38
 80086d2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80086d6:	e739      	b.n	800854c <__kernel_rem_pio2+0x1cc>
 80086d8:	1e62      	subs	r2, r4, #1
 80086da:	ab0e      	add	r3, sp, #56	; 0x38
 80086dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086e0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80086e4:	e7f4      	b.n	80086d0 <__kernel_rem_pio2+0x350>
 80086e6:	a90e      	add	r1, sp, #56	; 0x38
 80086e8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80086ec:	3b01      	subs	r3, #1
 80086ee:	430a      	orrs	r2, r1
 80086f0:	e789      	b.n	8008606 <__kernel_rem_pio2+0x286>
 80086f2:	3301      	adds	r3, #1
 80086f4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80086f8:	2900      	cmp	r1, #0
 80086fa:	d0fa      	beq.n	80086f2 <__kernel_rem_pio2+0x372>
 80086fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086fe:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8008702:	446a      	add	r2, sp
 8008704:	3a98      	subs	r2, #152	; 0x98
 8008706:	920a      	str	r2, [sp, #40]	; 0x28
 8008708:	9a08      	ldr	r2, [sp, #32]
 800870a:	18e3      	adds	r3, r4, r3
 800870c:	18a5      	adds	r5, r4, r2
 800870e:	aa22      	add	r2, sp, #136	; 0x88
 8008710:	f104 0801 	add.w	r8, r4, #1
 8008714:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8008718:	9304      	str	r3, [sp, #16]
 800871a:	9b04      	ldr	r3, [sp, #16]
 800871c:	4543      	cmp	r3, r8
 800871e:	da04      	bge.n	800872a <__kernel_rem_pio2+0x3aa>
 8008720:	461c      	mov	r4, r3
 8008722:	e6a3      	b.n	800846c <__kernel_rem_pio2+0xec>
 8008724:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008726:	2301      	movs	r3, #1
 8008728:	e7e4      	b.n	80086f4 <__kernel_rem_pio2+0x374>
 800872a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800872c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8008730:	f7f7 ff00 	bl	8000534 <__aeabi_i2d>
 8008734:	e8e5 0102 	strd	r0, r1, [r5], #8
 8008738:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800873a:	46ab      	mov	fp, r5
 800873c:	461c      	mov	r4, r3
 800873e:	f04f 0900 	mov.w	r9, #0
 8008742:	2600      	movs	r6, #0
 8008744:	2700      	movs	r7, #0
 8008746:	9b06      	ldr	r3, [sp, #24]
 8008748:	4599      	cmp	r9, r3
 800874a:	dd06      	ble.n	800875a <__kernel_rem_pio2+0x3da>
 800874c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800874e:	e8e3 6702 	strd	r6, r7, [r3], #8
 8008752:	f108 0801 	add.w	r8, r8, #1
 8008756:	930a      	str	r3, [sp, #40]	; 0x28
 8008758:	e7df      	b.n	800871a <__kernel_rem_pio2+0x39a>
 800875a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800875e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8008762:	f7f7 ff51 	bl	8000608 <__aeabi_dmul>
 8008766:	4602      	mov	r2, r0
 8008768:	460b      	mov	r3, r1
 800876a:	4630      	mov	r0, r6
 800876c:	4639      	mov	r1, r7
 800876e:	f7f7 fd95 	bl	800029c <__adddf3>
 8008772:	f109 0901 	add.w	r9, r9, #1
 8008776:	4606      	mov	r6, r0
 8008778:	460f      	mov	r7, r1
 800877a:	e7e4      	b.n	8008746 <__kernel_rem_pio2+0x3c6>
 800877c:	3d01      	subs	r5, #1
 800877e:	e748      	b.n	8008612 <__kernel_rem_pio2+0x292>
 8008780:	ec47 6b10 	vmov	d0, r6, r7
 8008784:	f1ca 0000 	rsb	r0, sl, #0
 8008788:	f000 fa92 	bl	8008cb0 <scalbn>
 800878c:	ec57 6b10 	vmov	r6, r7, d0
 8008790:	4ba0      	ldr	r3, [pc, #640]	; (8008a14 <__kernel_rem_pio2+0x694>)
 8008792:	ee10 0a10 	vmov	r0, s0
 8008796:	2200      	movs	r2, #0
 8008798:	4639      	mov	r1, r7
 800879a:	f7f8 f9bb 	bl	8000b14 <__aeabi_dcmpge>
 800879e:	b1f8      	cbz	r0, 80087e0 <__kernel_rem_pio2+0x460>
 80087a0:	4b9d      	ldr	r3, [pc, #628]	; (8008a18 <__kernel_rem_pio2+0x698>)
 80087a2:	2200      	movs	r2, #0
 80087a4:	4630      	mov	r0, r6
 80087a6:	4639      	mov	r1, r7
 80087a8:	f7f7 ff2e 	bl	8000608 <__aeabi_dmul>
 80087ac:	f7f8 f9dc 	bl	8000b68 <__aeabi_d2iz>
 80087b0:	4680      	mov	r8, r0
 80087b2:	f7f7 febf 	bl	8000534 <__aeabi_i2d>
 80087b6:	4b97      	ldr	r3, [pc, #604]	; (8008a14 <__kernel_rem_pio2+0x694>)
 80087b8:	2200      	movs	r2, #0
 80087ba:	f7f7 ff25 	bl	8000608 <__aeabi_dmul>
 80087be:	460b      	mov	r3, r1
 80087c0:	4602      	mov	r2, r0
 80087c2:	4639      	mov	r1, r7
 80087c4:	4630      	mov	r0, r6
 80087c6:	f7f7 fd67 	bl	8000298 <__aeabi_dsub>
 80087ca:	f7f8 f9cd 	bl	8000b68 <__aeabi_d2iz>
 80087ce:	1c65      	adds	r5, r4, #1
 80087d0:	ab0e      	add	r3, sp, #56	; 0x38
 80087d2:	f10a 0a18 	add.w	sl, sl, #24
 80087d6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80087da:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80087de:	e720      	b.n	8008622 <__kernel_rem_pio2+0x2a2>
 80087e0:	4630      	mov	r0, r6
 80087e2:	4639      	mov	r1, r7
 80087e4:	f7f8 f9c0 	bl	8000b68 <__aeabi_d2iz>
 80087e8:	ab0e      	add	r3, sp, #56	; 0x38
 80087ea:	4625      	mov	r5, r4
 80087ec:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80087f0:	e717      	b.n	8008622 <__kernel_rem_pio2+0x2a2>
 80087f2:	ab0e      	add	r3, sp, #56	; 0x38
 80087f4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80087f8:	f7f7 fe9c 	bl	8000534 <__aeabi_i2d>
 80087fc:	4632      	mov	r2, r6
 80087fe:	463b      	mov	r3, r7
 8008800:	f7f7 ff02 	bl	8000608 <__aeabi_dmul>
 8008804:	4b84      	ldr	r3, [pc, #528]	; (8008a18 <__kernel_rem_pio2+0x698>)
 8008806:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800880a:	2200      	movs	r2, #0
 800880c:	4630      	mov	r0, r6
 800880e:	4639      	mov	r1, r7
 8008810:	f7f7 fefa 	bl	8000608 <__aeabi_dmul>
 8008814:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008818:	4606      	mov	r6, r0
 800881a:	460f      	mov	r7, r1
 800881c:	e70f      	b.n	800863e <__kernel_rem_pio2+0x2be>
 800881e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8008822:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8008826:	f7f7 feef 	bl	8000608 <__aeabi_dmul>
 800882a:	4602      	mov	r2, r0
 800882c:	460b      	mov	r3, r1
 800882e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008832:	f7f7 fd33 	bl	800029c <__adddf3>
 8008836:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800883a:	f108 0801 	add.w	r8, r8, #1
 800883e:	9b02      	ldr	r3, [sp, #8]
 8008840:	4598      	cmp	r8, r3
 8008842:	dc01      	bgt.n	8008848 <__kernel_rem_pio2+0x4c8>
 8008844:	45b8      	cmp	r8, r7
 8008846:	ddea      	ble.n	800881e <__kernel_rem_pio2+0x49e>
 8008848:	ed9d 7b06 	vldr	d7, [sp, #24]
 800884c:	ab4a      	add	r3, sp, #296	; 0x128
 800884e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008852:	ed87 7b00 	vstr	d7, [r7]
 8008856:	3e01      	subs	r6, #1
 8008858:	e6f8      	b.n	800864c <__kernel_rem_pio2+0x2cc>
 800885a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800885c:	2b02      	cmp	r3, #2
 800885e:	dc0b      	bgt.n	8008878 <__kernel_rem_pio2+0x4f8>
 8008860:	2b00      	cmp	r3, #0
 8008862:	dc35      	bgt.n	80088d0 <__kernel_rem_pio2+0x550>
 8008864:	d059      	beq.n	800891a <__kernel_rem_pio2+0x59a>
 8008866:	9b04      	ldr	r3, [sp, #16]
 8008868:	f003 0007 	and.w	r0, r3, #7
 800886c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8008870:	ecbd 8b02 	vpop	{d8}
 8008874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008878:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800887a:	2b03      	cmp	r3, #3
 800887c:	d1f3      	bne.n	8008866 <__kernel_rem_pio2+0x4e6>
 800887e:	ab4a      	add	r3, sp, #296	; 0x128
 8008880:	4423      	add	r3, r4
 8008882:	9306      	str	r3, [sp, #24]
 8008884:	461c      	mov	r4, r3
 8008886:	469a      	mov	sl, r3
 8008888:	9502      	str	r5, [sp, #8]
 800888a:	9b02      	ldr	r3, [sp, #8]
 800888c:	2b00      	cmp	r3, #0
 800888e:	f1aa 0a08 	sub.w	sl, sl, #8
 8008892:	dc6b      	bgt.n	800896c <__kernel_rem_pio2+0x5ec>
 8008894:	46aa      	mov	sl, r5
 8008896:	f1ba 0f01 	cmp.w	sl, #1
 800889a:	f1a4 0408 	sub.w	r4, r4, #8
 800889e:	f300 8085 	bgt.w	80089ac <__kernel_rem_pio2+0x62c>
 80088a2:	9c06      	ldr	r4, [sp, #24]
 80088a4:	2000      	movs	r0, #0
 80088a6:	3408      	adds	r4, #8
 80088a8:	2100      	movs	r1, #0
 80088aa:	2d01      	cmp	r5, #1
 80088ac:	f300 809d 	bgt.w	80089ea <__kernel_rem_pio2+0x66a>
 80088b0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80088b4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 80088b8:	f1bb 0f00 	cmp.w	fp, #0
 80088bc:	f040 809b 	bne.w	80089f6 <__kernel_rem_pio2+0x676>
 80088c0:	9b01      	ldr	r3, [sp, #4]
 80088c2:	e9c3 5600 	strd	r5, r6, [r3]
 80088c6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80088ca:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80088ce:	e7ca      	b.n	8008866 <__kernel_rem_pio2+0x4e6>
 80088d0:	3408      	adds	r4, #8
 80088d2:	ab4a      	add	r3, sp, #296	; 0x128
 80088d4:	441c      	add	r4, r3
 80088d6:	462e      	mov	r6, r5
 80088d8:	2000      	movs	r0, #0
 80088da:	2100      	movs	r1, #0
 80088dc:	2e00      	cmp	r6, #0
 80088de:	da36      	bge.n	800894e <__kernel_rem_pio2+0x5ce>
 80088e0:	f1bb 0f00 	cmp.w	fp, #0
 80088e4:	d039      	beq.n	800895a <__kernel_rem_pio2+0x5da>
 80088e6:	4602      	mov	r2, r0
 80088e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80088ec:	9c01      	ldr	r4, [sp, #4]
 80088ee:	e9c4 2300 	strd	r2, r3, [r4]
 80088f2:	4602      	mov	r2, r0
 80088f4:	460b      	mov	r3, r1
 80088f6:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80088fa:	f7f7 fccd 	bl	8000298 <__aeabi_dsub>
 80088fe:	ae4c      	add	r6, sp, #304	; 0x130
 8008900:	2401      	movs	r4, #1
 8008902:	42a5      	cmp	r5, r4
 8008904:	da2c      	bge.n	8008960 <__kernel_rem_pio2+0x5e0>
 8008906:	f1bb 0f00 	cmp.w	fp, #0
 800890a:	d002      	beq.n	8008912 <__kernel_rem_pio2+0x592>
 800890c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008910:	4619      	mov	r1, r3
 8008912:	9b01      	ldr	r3, [sp, #4]
 8008914:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008918:	e7a5      	b.n	8008866 <__kernel_rem_pio2+0x4e6>
 800891a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800891e:	eb0d 0403 	add.w	r4, sp, r3
 8008922:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8008926:	2000      	movs	r0, #0
 8008928:	2100      	movs	r1, #0
 800892a:	2d00      	cmp	r5, #0
 800892c:	da09      	bge.n	8008942 <__kernel_rem_pio2+0x5c2>
 800892e:	f1bb 0f00 	cmp.w	fp, #0
 8008932:	d002      	beq.n	800893a <__kernel_rem_pio2+0x5ba>
 8008934:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008938:	4619      	mov	r1, r3
 800893a:	9b01      	ldr	r3, [sp, #4]
 800893c:	e9c3 0100 	strd	r0, r1, [r3]
 8008940:	e791      	b.n	8008866 <__kernel_rem_pio2+0x4e6>
 8008942:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008946:	f7f7 fca9 	bl	800029c <__adddf3>
 800894a:	3d01      	subs	r5, #1
 800894c:	e7ed      	b.n	800892a <__kernel_rem_pio2+0x5aa>
 800894e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008952:	f7f7 fca3 	bl	800029c <__adddf3>
 8008956:	3e01      	subs	r6, #1
 8008958:	e7c0      	b.n	80088dc <__kernel_rem_pio2+0x55c>
 800895a:	4602      	mov	r2, r0
 800895c:	460b      	mov	r3, r1
 800895e:	e7c5      	b.n	80088ec <__kernel_rem_pio2+0x56c>
 8008960:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8008964:	f7f7 fc9a 	bl	800029c <__adddf3>
 8008968:	3401      	adds	r4, #1
 800896a:	e7ca      	b.n	8008902 <__kernel_rem_pio2+0x582>
 800896c:	e9da 8900 	ldrd	r8, r9, [sl]
 8008970:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8008974:	9b02      	ldr	r3, [sp, #8]
 8008976:	3b01      	subs	r3, #1
 8008978:	9302      	str	r3, [sp, #8]
 800897a:	4632      	mov	r2, r6
 800897c:	463b      	mov	r3, r7
 800897e:	4640      	mov	r0, r8
 8008980:	4649      	mov	r1, r9
 8008982:	f7f7 fc8b 	bl	800029c <__adddf3>
 8008986:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800898a:	4602      	mov	r2, r0
 800898c:	460b      	mov	r3, r1
 800898e:	4640      	mov	r0, r8
 8008990:	4649      	mov	r1, r9
 8008992:	f7f7 fc81 	bl	8000298 <__aeabi_dsub>
 8008996:	4632      	mov	r2, r6
 8008998:	463b      	mov	r3, r7
 800899a:	f7f7 fc7f 	bl	800029c <__adddf3>
 800899e:	ed9d 7b08 	vldr	d7, [sp, #32]
 80089a2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80089a6:	ed8a 7b00 	vstr	d7, [sl]
 80089aa:	e76e      	b.n	800888a <__kernel_rem_pio2+0x50a>
 80089ac:	e9d4 8900 	ldrd	r8, r9, [r4]
 80089b0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80089b4:	4640      	mov	r0, r8
 80089b6:	4632      	mov	r2, r6
 80089b8:	463b      	mov	r3, r7
 80089ba:	4649      	mov	r1, r9
 80089bc:	f7f7 fc6e 	bl	800029c <__adddf3>
 80089c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089c4:	4602      	mov	r2, r0
 80089c6:	460b      	mov	r3, r1
 80089c8:	4640      	mov	r0, r8
 80089ca:	4649      	mov	r1, r9
 80089cc:	f7f7 fc64 	bl	8000298 <__aeabi_dsub>
 80089d0:	4632      	mov	r2, r6
 80089d2:	463b      	mov	r3, r7
 80089d4:	f7f7 fc62 	bl	800029c <__adddf3>
 80089d8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80089dc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80089e0:	ed84 7b00 	vstr	d7, [r4]
 80089e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80089e8:	e755      	b.n	8008896 <__kernel_rem_pio2+0x516>
 80089ea:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80089ee:	f7f7 fc55 	bl	800029c <__adddf3>
 80089f2:	3d01      	subs	r5, #1
 80089f4:	e759      	b.n	80088aa <__kernel_rem_pio2+0x52a>
 80089f6:	9b01      	ldr	r3, [sp, #4]
 80089f8:	9a01      	ldr	r2, [sp, #4]
 80089fa:	601d      	str	r5, [r3, #0]
 80089fc:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8008a00:	605c      	str	r4, [r3, #4]
 8008a02:	609f      	str	r7, [r3, #8]
 8008a04:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8008a08:	60d3      	str	r3, [r2, #12]
 8008a0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008a0e:	6110      	str	r0, [r2, #16]
 8008a10:	6153      	str	r3, [r2, #20]
 8008a12:	e728      	b.n	8008866 <__kernel_rem_pio2+0x4e6>
 8008a14:	41700000 	.word	0x41700000
 8008a18:	3e700000 	.word	0x3e700000
 8008a1c:	00000000 	.word	0x00000000

08008a20 <__kernel_sin>:
 8008a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a24:	ed2d 8b04 	vpush	{d8-d9}
 8008a28:	eeb0 8a41 	vmov.f32	s16, s2
 8008a2c:	eef0 8a61 	vmov.f32	s17, s3
 8008a30:	ec55 4b10 	vmov	r4, r5, d0
 8008a34:	b083      	sub	sp, #12
 8008a36:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008a3a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8008a3e:	9001      	str	r0, [sp, #4]
 8008a40:	da06      	bge.n	8008a50 <__kernel_sin+0x30>
 8008a42:	ee10 0a10 	vmov	r0, s0
 8008a46:	4629      	mov	r1, r5
 8008a48:	f7f8 f88e 	bl	8000b68 <__aeabi_d2iz>
 8008a4c:	2800      	cmp	r0, #0
 8008a4e:	d051      	beq.n	8008af4 <__kernel_sin+0xd4>
 8008a50:	4622      	mov	r2, r4
 8008a52:	462b      	mov	r3, r5
 8008a54:	4620      	mov	r0, r4
 8008a56:	4629      	mov	r1, r5
 8008a58:	f7f7 fdd6 	bl	8000608 <__aeabi_dmul>
 8008a5c:	4682      	mov	sl, r0
 8008a5e:	468b      	mov	fp, r1
 8008a60:	4602      	mov	r2, r0
 8008a62:	460b      	mov	r3, r1
 8008a64:	4620      	mov	r0, r4
 8008a66:	4629      	mov	r1, r5
 8008a68:	f7f7 fdce 	bl	8000608 <__aeabi_dmul>
 8008a6c:	a341      	add	r3, pc, #260	; (adr r3, 8008b74 <__kernel_sin+0x154>)
 8008a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a72:	4680      	mov	r8, r0
 8008a74:	4689      	mov	r9, r1
 8008a76:	4650      	mov	r0, sl
 8008a78:	4659      	mov	r1, fp
 8008a7a:	f7f7 fdc5 	bl	8000608 <__aeabi_dmul>
 8008a7e:	a33f      	add	r3, pc, #252	; (adr r3, 8008b7c <__kernel_sin+0x15c>)
 8008a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a84:	f7f7 fc08 	bl	8000298 <__aeabi_dsub>
 8008a88:	4652      	mov	r2, sl
 8008a8a:	465b      	mov	r3, fp
 8008a8c:	f7f7 fdbc 	bl	8000608 <__aeabi_dmul>
 8008a90:	a33c      	add	r3, pc, #240	; (adr r3, 8008b84 <__kernel_sin+0x164>)
 8008a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a96:	f7f7 fc01 	bl	800029c <__adddf3>
 8008a9a:	4652      	mov	r2, sl
 8008a9c:	465b      	mov	r3, fp
 8008a9e:	f7f7 fdb3 	bl	8000608 <__aeabi_dmul>
 8008aa2:	a33a      	add	r3, pc, #232	; (adr r3, 8008b8c <__kernel_sin+0x16c>)
 8008aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa8:	f7f7 fbf6 	bl	8000298 <__aeabi_dsub>
 8008aac:	4652      	mov	r2, sl
 8008aae:	465b      	mov	r3, fp
 8008ab0:	f7f7 fdaa 	bl	8000608 <__aeabi_dmul>
 8008ab4:	a337      	add	r3, pc, #220	; (adr r3, 8008b94 <__kernel_sin+0x174>)
 8008ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aba:	f7f7 fbef 	bl	800029c <__adddf3>
 8008abe:	9b01      	ldr	r3, [sp, #4]
 8008ac0:	4606      	mov	r6, r0
 8008ac2:	460f      	mov	r7, r1
 8008ac4:	b9eb      	cbnz	r3, 8008b02 <__kernel_sin+0xe2>
 8008ac6:	4602      	mov	r2, r0
 8008ac8:	460b      	mov	r3, r1
 8008aca:	4650      	mov	r0, sl
 8008acc:	4659      	mov	r1, fp
 8008ace:	f7f7 fd9b 	bl	8000608 <__aeabi_dmul>
 8008ad2:	a325      	add	r3, pc, #148	; (adr r3, 8008b68 <__kernel_sin+0x148>)
 8008ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad8:	f7f7 fbde 	bl	8000298 <__aeabi_dsub>
 8008adc:	4642      	mov	r2, r8
 8008ade:	464b      	mov	r3, r9
 8008ae0:	f7f7 fd92 	bl	8000608 <__aeabi_dmul>
 8008ae4:	4602      	mov	r2, r0
 8008ae6:	460b      	mov	r3, r1
 8008ae8:	4620      	mov	r0, r4
 8008aea:	4629      	mov	r1, r5
 8008aec:	f7f7 fbd6 	bl	800029c <__adddf3>
 8008af0:	4604      	mov	r4, r0
 8008af2:	460d      	mov	r5, r1
 8008af4:	ec45 4b10 	vmov	d0, r4, r5
 8008af8:	b003      	add	sp, #12
 8008afa:	ecbd 8b04 	vpop	{d8-d9}
 8008afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b02:	4b1b      	ldr	r3, [pc, #108]	; (8008b70 <__kernel_sin+0x150>)
 8008b04:	ec51 0b18 	vmov	r0, r1, d8
 8008b08:	2200      	movs	r2, #0
 8008b0a:	f7f7 fd7d 	bl	8000608 <__aeabi_dmul>
 8008b0e:	4632      	mov	r2, r6
 8008b10:	ec41 0b19 	vmov	d9, r0, r1
 8008b14:	463b      	mov	r3, r7
 8008b16:	4640      	mov	r0, r8
 8008b18:	4649      	mov	r1, r9
 8008b1a:	f7f7 fd75 	bl	8000608 <__aeabi_dmul>
 8008b1e:	4602      	mov	r2, r0
 8008b20:	460b      	mov	r3, r1
 8008b22:	ec51 0b19 	vmov	r0, r1, d9
 8008b26:	f7f7 fbb7 	bl	8000298 <__aeabi_dsub>
 8008b2a:	4652      	mov	r2, sl
 8008b2c:	465b      	mov	r3, fp
 8008b2e:	f7f7 fd6b 	bl	8000608 <__aeabi_dmul>
 8008b32:	ec53 2b18 	vmov	r2, r3, d8
 8008b36:	f7f7 fbaf 	bl	8000298 <__aeabi_dsub>
 8008b3a:	a30b      	add	r3, pc, #44	; (adr r3, 8008b68 <__kernel_sin+0x148>)
 8008b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b40:	4606      	mov	r6, r0
 8008b42:	460f      	mov	r7, r1
 8008b44:	4640      	mov	r0, r8
 8008b46:	4649      	mov	r1, r9
 8008b48:	f7f7 fd5e 	bl	8000608 <__aeabi_dmul>
 8008b4c:	4602      	mov	r2, r0
 8008b4e:	460b      	mov	r3, r1
 8008b50:	4630      	mov	r0, r6
 8008b52:	4639      	mov	r1, r7
 8008b54:	f7f7 fba2 	bl	800029c <__adddf3>
 8008b58:	4602      	mov	r2, r0
 8008b5a:	460b      	mov	r3, r1
 8008b5c:	4620      	mov	r0, r4
 8008b5e:	4629      	mov	r1, r5
 8008b60:	f7f7 fb9a 	bl	8000298 <__aeabi_dsub>
 8008b64:	e7c4      	b.n	8008af0 <__kernel_sin+0xd0>
 8008b66:	bf00      	nop
 8008b68:	55555549 	.word	0x55555549
 8008b6c:	3fc55555 	.word	0x3fc55555
 8008b70:	3fe00000 	.word	0x3fe00000
 8008b74:	5acfd57c 	.word	0x5acfd57c
 8008b78:	3de5d93a 	.word	0x3de5d93a
 8008b7c:	8a2b9ceb 	.word	0x8a2b9ceb
 8008b80:	3e5ae5e6 	.word	0x3e5ae5e6
 8008b84:	57b1fe7d 	.word	0x57b1fe7d
 8008b88:	3ec71de3 	.word	0x3ec71de3
 8008b8c:	19c161d5 	.word	0x19c161d5
 8008b90:	3f2a01a0 	.word	0x3f2a01a0
 8008b94:	1110f8a6 	.word	0x1110f8a6
 8008b98:	3f811111 	.word	0x3f811111

08008b9c <fabs>:
 8008b9c:	ec51 0b10 	vmov	r0, r1, d0
 8008ba0:	ee10 2a10 	vmov	r2, s0
 8008ba4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008ba8:	ec43 2b10 	vmov	d0, r2, r3
 8008bac:	4770      	bx	lr
	...

08008bb0 <floor>:
 8008bb0:	ec51 0b10 	vmov	r0, r1, d0
 8008bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8008bbc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8008bc0:	2e13      	cmp	r6, #19
 8008bc2:	ee10 5a10 	vmov	r5, s0
 8008bc6:	ee10 8a10 	vmov	r8, s0
 8008bca:	460c      	mov	r4, r1
 8008bcc:	dc32      	bgt.n	8008c34 <floor+0x84>
 8008bce:	2e00      	cmp	r6, #0
 8008bd0:	da14      	bge.n	8008bfc <floor+0x4c>
 8008bd2:	a333      	add	r3, pc, #204	; (adr r3, 8008ca0 <floor+0xf0>)
 8008bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd8:	f7f7 fb60 	bl	800029c <__adddf3>
 8008bdc:	2200      	movs	r2, #0
 8008bde:	2300      	movs	r3, #0
 8008be0:	f7f7 ffa2 	bl	8000b28 <__aeabi_dcmpgt>
 8008be4:	b138      	cbz	r0, 8008bf6 <floor+0x46>
 8008be6:	2c00      	cmp	r4, #0
 8008be8:	da57      	bge.n	8008c9a <floor+0xea>
 8008bea:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8008bee:	431d      	orrs	r5, r3
 8008bf0:	d001      	beq.n	8008bf6 <floor+0x46>
 8008bf2:	4c2d      	ldr	r4, [pc, #180]	; (8008ca8 <floor+0xf8>)
 8008bf4:	2500      	movs	r5, #0
 8008bf6:	4621      	mov	r1, r4
 8008bf8:	4628      	mov	r0, r5
 8008bfa:	e025      	b.n	8008c48 <floor+0x98>
 8008bfc:	4f2b      	ldr	r7, [pc, #172]	; (8008cac <floor+0xfc>)
 8008bfe:	4137      	asrs	r7, r6
 8008c00:	ea01 0307 	and.w	r3, r1, r7
 8008c04:	4303      	orrs	r3, r0
 8008c06:	d01f      	beq.n	8008c48 <floor+0x98>
 8008c08:	a325      	add	r3, pc, #148	; (adr r3, 8008ca0 <floor+0xf0>)
 8008c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c0e:	f7f7 fb45 	bl	800029c <__adddf3>
 8008c12:	2200      	movs	r2, #0
 8008c14:	2300      	movs	r3, #0
 8008c16:	f7f7 ff87 	bl	8000b28 <__aeabi_dcmpgt>
 8008c1a:	2800      	cmp	r0, #0
 8008c1c:	d0eb      	beq.n	8008bf6 <floor+0x46>
 8008c1e:	2c00      	cmp	r4, #0
 8008c20:	bfbe      	ittt	lt
 8008c22:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008c26:	fa43 f606 	asrlt.w	r6, r3, r6
 8008c2a:	19a4      	addlt	r4, r4, r6
 8008c2c:	ea24 0407 	bic.w	r4, r4, r7
 8008c30:	2500      	movs	r5, #0
 8008c32:	e7e0      	b.n	8008bf6 <floor+0x46>
 8008c34:	2e33      	cmp	r6, #51	; 0x33
 8008c36:	dd0b      	ble.n	8008c50 <floor+0xa0>
 8008c38:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008c3c:	d104      	bne.n	8008c48 <floor+0x98>
 8008c3e:	ee10 2a10 	vmov	r2, s0
 8008c42:	460b      	mov	r3, r1
 8008c44:	f7f7 fb2a 	bl	800029c <__adddf3>
 8008c48:	ec41 0b10 	vmov	d0, r0, r1
 8008c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c50:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8008c54:	f04f 33ff 	mov.w	r3, #4294967295
 8008c58:	fa23 f707 	lsr.w	r7, r3, r7
 8008c5c:	4207      	tst	r7, r0
 8008c5e:	d0f3      	beq.n	8008c48 <floor+0x98>
 8008c60:	a30f      	add	r3, pc, #60	; (adr r3, 8008ca0 <floor+0xf0>)
 8008c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c66:	f7f7 fb19 	bl	800029c <__adddf3>
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	f7f7 ff5b 	bl	8000b28 <__aeabi_dcmpgt>
 8008c72:	2800      	cmp	r0, #0
 8008c74:	d0bf      	beq.n	8008bf6 <floor+0x46>
 8008c76:	2c00      	cmp	r4, #0
 8008c78:	da02      	bge.n	8008c80 <floor+0xd0>
 8008c7a:	2e14      	cmp	r6, #20
 8008c7c:	d103      	bne.n	8008c86 <floor+0xd6>
 8008c7e:	3401      	adds	r4, #1
 8008c80:	ea25 0507 	bic.w	r5, r5, r7
 8008c84:	e7b7      	b.n	8008bf6 <floor+0x46>
 8008c86:	2301      	movs	r3, #1
 8008c88:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008c8c:	fa03 f606 	lsl.w	r6, r3, r6
 8008c90:	4435      	add	r5, r6
 8008c92:	4545      	cmp	r5, r8
 8008c94:	bf38      	it	cc
 8008c96:	18e4      	addcc	r4, r4, r3
 8008c98:	e7f2      	b.n	8008c80 <floor+0xd0>
 8008c9a:	2500      	movs	r5, #0
 8008c9c:	462c      	mov	r4, r5
 8008c9e:	e7aa      	b.n	8008bf6 <floor+0x46>
 8008ca0:	8800759c 	.word	0x8800759c
 8008ca4:	7e37e43c 	.word	0x7e37e43c
 8008ca8:	bff00000 	.word	0xbff00000
 8008cac:	000fffff 	.word	0x000fffff

08008cb0 <scalbn>:
 8008cb0:	b570      	push	{r4, r5, r6, lr}
 8008cb2:	ec55 4b10 	vmov	r4, r5, d0
 8008cb6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008cba:	4606      	mov	r6, r0
 8008cbc:	462b      	mov	r3, r5
 8008cbe:	b99a      	cbnz	r2, 8008ce8 <scalbn+0x38>
 8008cc0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008cc4:	4323      	orrs	r3, r4
 8008cc6:	d036      	beq.n	8008d36 <scalbn+0x86>
 8008cc8:	4b39      	ldr	r3, [pc, #228]	; (8008db0 <scalbn+0x100>)
 8008cca:	4629      	mov	r1, r5
 8008ccc:	ee10 0a10 	vmov	r0, s0
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	f7f7 fc99 	bl	8000608 <__aeabi_dmul>
 8008cd6:	4b37      	ldr	r3, [pc, #220]	; (8008db4 <scalbn+0x104>)
 8008cd8:	429e      	cmp	r6, r3
 8008cda:	4604      	mov	r4, r0
 8008cdc:	460d      	mov	r5, r1
 8008cde:	da10      	bge.n	8008d02 <scalbn+0x52>
 8008ce0:	a32b      	add	r3, pc, #172	; (adr r3, 8008d90 <scalbn+0xe0>)
 8008ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ce6:	e03a      	b.n	8008d5e <scalbn+0xae>
 8008ce8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008cec:	428a      	cmp	r2, r1
 8008cee:	d10c      	bne.n	8008d0a <scalbn+0x5a>
 8008cf0:	ee10 2a10 	vmov	r2, s0
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	4629      	mov	r1, r5
 8008cf8:	f7f7 fad0 	bl	800029c <__adddf3>
 8008cfc:	4604      	mov	r4, r0
 8008cfe:	460d      	mov	r5, r1
 8008d00:	e019      	b.n	8008d36 <scalbn+0x86>
 8008d02:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008d06:	460b      	mov	r3, r1
 8008d08:	3a36      	subs	r2, #54	; 0x36
 8008d0a:	4432      	add	r2, r6
 8008d0c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008d10:	428a      	cmp	r2, r1
 8008d12:	dd08      	ble.n	8008d26 <scalbn+0x76>
 8008d14:	2d00      	cmp	r5, #0
 8008d16:	a120      	add	r1, pc, #128	; (adr r1, 8008d98 <scalbn+0xe8>)
 8008d18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d1c:	da1c      	bge.n	8008d58 <scalbn+0xa8>
 8008d1e:	a120      	add	r1, pc, #128	; (adr r1, 8008da0 <scalbn+0xf0>)
 8008d20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d24:	e018      	b.n	8008d58 <scalbn+0xa8>
 8008d26:	2a00      	cmp	r2, #0
 8008d28:	dd08      	ble.n	8008d3c <scalbn+0x8c>
 8008d2a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008d2e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008d32:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008d36:	ec45 4b10 	vmov	d0, r4, r5
 8008d3a:	bd70      	pop	{r4, r5, r6, pc}
 8008d3c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008d40:	da19      	bge.n	8008d76 <scalbn+0xc6>
 8008d42:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008d46:	429e      	cmp	r6, r3
 8008d48:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8008d4c:	dd0a      	ble.n	8008d64 <scalbn+0xb4>
 8008d4e:	a112      	add	r1, pc, #72	; (adr r1, 8008d98 <scalbn+0xe8>)
 8008d50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d1e2      	bne.n	8008d1e <scalbn+0x6e>
 8008d58:	a30f      	add	r3, pc, #60	; (adr r3, 8008d98 <scalbn+0xe8>)
 8008d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d5e:	f7f7 fc53 	bl	8000608 <__aeabi_dmul>
 8008d62:	e7cb      	b.n	8008cfc <scalbn+0x4c>
 8008d64:	a10a      	add	r1, pc, #40	; (adr r1, 8008d90 <scalbn+0xe0>)
 8008d66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d0b8      	beq.n	8008ce0 <scalbn+0x30>
 8008d6e:	a10e      	add	r1, pc, #56	; (adr r1, 8008da8 <scalbn+0xf8>)
 8008d70:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d74:	e7b4      	b.n	8008ce0 <scalbn+0x30>
 8008d76:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008d7a:	3236      	adds	r2, #54	; 0x36
 8008d7c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008d80:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008d84:	4620      	mov	r0, r4
 8008d86:	4b0c      	ldr	r3, [pc, #48]	; (8008db8 <scalbn+0x108>)
 8008d88:	2200      	movs	r2, #0
 8008d8a:	e7e8      	b.n	8008d5e <scalbn+0xae>
 8008d8c:	f3af 8000 	nop.w
 8008d90:	c2f8f359 	.word	0xc2f8f359
 8008d94:	01a56e1f 	.word	0x01a56e1f
 8008d98:	8800759c 	.word	0x8800759c
 8008d9c:	7e37e43c 	.word	0x7e37e43c
 8008da0:	8800759c 	.word	0x8800759c
 8008da4:	fe37e43c 	.word	0xfe37e43c
 8008da8:	c2f8f359 	.word	0xc2f8f359
 8008dac:	81a56e1f 	.word	0x81a56e1f
 8008db0:	43500000 	.word	0x43500000
 8008db4:	ffff3cb0 	.word	0xffff3cb0
 8008db8:	3c900000 	.word	0x3c900000

08008dbc <_close>:
 8008dbc:	4b02      	ldr	r3, [pc, #8]	; (8008dc8 <_close+0xc>)
 8008dbe:	2258      	movs	r2, #88	; 0x58
 8008dc0:	601a      	str	r2, [r3, #0]
 8008dc2:	f04f 30ff 	mov.w	r0, #4294967295
 8008dc6:	4770      	bx	lr
 8008dc8:	20000700 	.word	0x20000700

08008dcc <_fstat>:
 8008dcc:	4b02      	ldr	r3, [pc, #8]	; (8008dd8 <_fstat+0xc>)
 8008dce:	2258      	movs	r2, #88	; 0x58
 8008dd0:	601a      	str	r2, [r3, #0]
 8008dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8008dd6:	4770      	bx	lr
 8008dd8:	20000700 	.word	0x20000700

08008ddc <_getpid>:
 8008ddc:	4b02      	ldr	r3, [pc, #8]	; (8008de8 <_getpid+0xc>)
 8008dde:	2258      	movs	r2, #88	; 0x58
 8008de0:	601a      	str	r2, [r3, #0]
 8008de2:	f04f 30ff 	mov.w	r0, #4294967295
 8008de6:	4770      	bx	lr
 8008de8:	20000700 	.word	0x20000700

08008dec <_isatty>:
 8008dec:	4b02      	ldr	r3, [pc, #8]	; (8008df8 <_isatty+0xc>)
 8008dee:	2258      	movs	r2, #88	; 0x58
 8008df0:	601a      	str	r2, [r3, #0]
 8008df2:	2000      	movs	r0, #0
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop
 8008df8:	20000700 	.word	0x20000700

08008dfc <_kill>:
 8008dfc:	4b02      	ldr	r3, [pc, #8]	; (8008e08 <_kill+0xc>)
 8008dfe:	2258      	movs	r2, #88	; 0x58
 8008e00:	601a      	str	r2, [r3, #0]
 8008e02:	f04f 30ff 	mov.w	r0, #4294967295
 8008e06:	4770      	bx	lr
 8008e08:	20000700 	.word	0x20000700

08008e0c <_lseek>:
 8008e0c:	4b02      	ldr	r3, [pc, #8]	; (8008e18 <_lseek+0xc>)
 8008e0e:	2258      	movs	r2, #88	; 0x58
 8008e10:	601a      	str	r2, [r3, #0]
 8008e12:	f04f 30ff 	mov.w	r0, #4294967295
 8008e16:	4770      	bx	lr
 8008e18:	20000700 	.word	0x20000700

08008e1c <_read>:
 8008e1c:	4b02      	ldr	r3, [pc, #8]	; (8008e28 <_read+0xc>)
 8008e1e:	2258      	movs	r2, #88	; 0x58
 8008e20:	601a      	str	r2, [r3, #0]
 8008e22:	f04f 30ff 	mov.w	r0, #4294967295
 8008e26:	4770      	bx	lr
 8008e28:	20000700 	.word	0x20000700

08008e2c <_sbrk>:
 8008e2c:	4a04      	ldr	r2, [pc, #16]	; (8008e40 <_sbrk+0x14>)
 8008e2e:	6811      	ldr	r1, [r2, #0]
 8008e30:	4603      	mov	r3, r0
 8008e32:	b909      	cbnz	r1, 8008e38 <_sbrk+0xc>
 8008e34:	4903      	ldr	r1, [pc, #12]	; (8008e44 <_sbrk+0x18>)
 8008e36:	6011      	str	r1, [r2, #0]
 8008e38:	6810      	ldr	r0, [r2, #0]
 8008e3a:	4403      	add	r3, r0
 8008e3c:	6013      	str	r3, [r2, #0]
 8008e3e:	4770      	bx	lr
 8008e40:	20000708 	.word	0x20000708
 8008e44:	20000710 	.word	0x20000710

08008e48 <_write>:
 8008e48:	4b02      	ldr	r3, [pc, #8]	; (8008e54 <_write+0xc>)
 8008e4a:	2258      	movs	r2, #88	; 0x58
 8008e4c:	601a      	str	r2, [r3, #0]
 8008e4e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e52:	4770      	bx	lr
 8008e54:	20000700 	.word	0x20000700

08008e58 <_exit>:
 8008e58:	e7fe      	b.n	8008e58 <_exit>
	...

08008e5c <_init>:
 8008e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e5e:	bf00      	nop
 8008e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e62:	bc08      	pop	{r3}
 8008e64:	469e      	mov	lr, r3
 8008e66:	4770      	bx	lr

08008e68 <_fini>:
 8008e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e6a:	bf00      	nop
 8008e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e6e:	bc08      	pop	{r3}
 8008e70:	469e      	mov	lr, r3
 8008e72:	4770      	bx	lr
