/*
   Copyright (c) 2015 Broadcom Corporation
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard

    Unless you and Broadcom execute a separate written software license
    agreement governing use of this software, this software is licensed
    to you under the terms of the GNU General Public License version 2
    (the "GPL"), available at http://www.broadcom.com/licenses/GPLv2.php,
    with the following added to such license:

       As a special exception, the copyright holders of this software give
       you permission to link this software with independent modules, and
       to copy and distribute the resulting executable under terms of your
       choice, provided that you also meet, for each linked independent
       module, the terms and conditions of the license of that module.
       An independent module is a module which is not derived from this
       software.  The special exception does not apply to any modifications
       of the software.

    Not withstanding the above, under no circumstances may you combine
    this software in any way with any other Broadcom software provided
    under a license other than the GPL, without Broadcom's express prior
    written consent.

:>
*/

#ifndef __AG_H_
#define __AG_H_

#include "ru.h"

/******************************************************************************
 *  Fields
 ******************************************************************************/
extern const ru_field_rec TOP_SCRATCH_ATCH_SCRATCH_FIELD;
#define TOP_SCRATCH_ATCH_SCRATCH_FIELD_MASK  0x00000000ffffffff
#define TOP_SCRATCH_ATCH_SCRATCH_FIELD_WIDTH 32
#define TOP_SCRATCH_ATCH_SCRATCH_FIELD_SHIFT 0

extern const ru_field_rec TOP_RESET_T_RESERVED0_FIELD;
#define TOP_RESET_T_RESERVED0_FIELD_MASK  0x00000000fffffffe
#define TOP_RESET_T_RESERVED0_FIELD_WIDTH 31
#define TOP_RESET_T_RESERVED0_FIELD_SHIFT 1

extern const ru_field_rec TOP_RESET_T_CFG_PCS_RESET_N_FIELD;
#define TOP_RESET_T_CFG_PCS_RESET_N_FIELD_MASK  0x0000000000000001
#define TOP_RESET_T_CFG_PCS_RESET_N_FIELD_WIDTH 1
#define TOP_RESET_T_CFG_PCS_RESET_N_FIELD_SHIFT 0

extern const ru_field_rec GPON_GEARBOX_0_RESERVED0_FIELD;
#define GPON_GEARBOX_0_RESERVED0_FIELD_MASK  0x0000000080000000
#define GPON_GEARBOX_0_RESERVED0_FIELD_WIDTH 1
#define GPON_GEARBOX_0_RESERVED0_FIELD_SHIFT 31

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PTG_STATUS2_SEL_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PTG_STATUS2_SEL_FIELD_MASK  0x0000000040000000
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PTG_STATUS2_SEL_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PTG_STATUS2_SEL_FIELD_SHIFT 30

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PTG_STATUS1_SEL_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PTG_STATUS1_SEL_FIELD_MASK  0x0000000020000000
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PTG_STATUS1_SEL_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PTG_STATUS1_SEL_FIELD_SHIFT 29

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_STATUS_SEL_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_STATUS_SEL_FIELD_MASK  0x0000000010000000
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_STATUS_SEL_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_STATUS_SEL_FIELD_SHIFT 28

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TXLBE_BIT_ORDER_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TXLBE_BIT_ORDER_FIELD_MASK  0x0000000008000000
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TXLBE_BIT_ORDER_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TXLBE_BIT_ORDER_FIELD_SHIFT 27

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_RX_16BIT_ORDER_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_RX_16BIT_ORDER_FIELD_MASK  0x0000000004000000
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_RX_16BIT_ORDER_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_RX_16BIT_ORDER_FIELD_SHIFT 26

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_8BIT_ORDER_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_8BIT_ORDER_FIELD_MASK  0x0000000002000000
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_8BIT_ORDER_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_8BIT_ORDER_FIELD_SHIFT 25

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_16BIT_ORDER_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_16BIT_ORDER_FIELD_MASK  0x0000000001000000
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_16BIT_ORDER_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_16BIT_ORDER_FIELD_SHIFT 24

extern const ru_field_rec GPON_GEARBOX_0_RESERVED1_FIELD;
#define GPON_GEARBOX_0_RESERVED1_FIELD_MASK  0x0000000000e00000
#define GPON_GEARBOX_0_RESERVED1_FIELD_WIDTH 3
#define GPON_GEARBOX_0_RESERVED1_FIELD_SHIFT 21

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_POINTER_DISTANCE_MIN_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_POINTER_DISTANCE_MIN_FIELD_MASK  0x00000000001f0000
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_POINTER_DISTANCE_MIN_FIELD_WIDTH 5
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_POINTER_DISTANCE_MIN_FIELD_SHIFT 16

extern const ru_field_rec GPON_GEARBOX_0_RESERVED2_FIELD;
#define GPON_GEARBOX_0_RESERVED2_FIELD_MASK  0x000000000000c000
#define GPON_GEARBOX_0_RESERVED2_FIELD_WIDTH 2
#define GPON_GEARBOX_0_RESERVED2_FIELD_SHIFT 14

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_0_FIFO_CFG_0_ASYM_LOOPBACK_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_0_FIFO_CFG_0_ASYM_LOOPBACK_FIELD_MASK  0x0000000000002000
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_0_FIFO_CFG_0_ASYM_LOOPBACK_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_0_FIFO_CFG_0_ASYM_LOOPBACK_FIELD_SHIFT 13

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_POINTER_DISTANCE_MAX_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_POINTER_DISTANCE_MAX_FIELD_MASK  0x0000000000001f00
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_POINTER_DISTANCE_MAX_FIELD_WIDTH 5
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_POINTER_DISTANCE_MAX_FIELD_SHIFT 8

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_BIT_INV_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_BIT_INV_FIELD_MASK  0x0000000000000080
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_BIT_INV_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_BIT_INV_FIELD_SHIFT 7

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_WR_PTR_DLY_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_WR_PTR_DLY_FIELD_MASK  0x0000000000000040
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_WR_PTR_DLY_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_WR_PTR_DLY_FIELD_SHIFT 6

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_WR_PTR_ADV_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_WR_PTR_ADV_FIELD_MASK  0x0000000000000020
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_WR_PTR_ADV_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_TX_WR_PTR_ADV_FIELD_SHIFT 5

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_CLEAR_TXFIFO_COLLISION_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_CLEAR_TXFIFO_COLLISION_FIELD_MASK  0x0000000000000010
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_CLEAR_TXFIFO_COLLISION_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_CLEAR_TXFIFO_COLLISION_FIELD_SHIFT 4

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_LOOPBACK_RX_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_LOOPBACK_RX_FIELD_MASK  0x0000000000000008
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_LOOPBACK_RX_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_LOOPBACK_RX_FIELD_SHIFT 3

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_CLEAR_TXFIFO_DRIFTED_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_CLEAR_TXFIFO_DRIFTED_FIELD_MASK  0x0000000000000004
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_CLEAR_TXFIFO_DRIFTED_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_0_CLEAR_TXFIFO_DRIFTED_FIELD_SHIFT 2

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_SW_RESET_TXFIFO_RESET_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_SW_RESET_TXFIFO_RESET_FIELD_MASK  0x0000000000000002
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_SW_RESET_TXFIFO_RESET_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_SW_RESET_TXFIFO_RESET_FIELD_SHIFT 1

extern const ru_field_rec GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_SW_RESET_TXPG_RESET_FIELD;
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_SW_RESET_TXPG_RESET_FIELD_MASK  0x0000000000000001
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_SW_RESET_TXPG_RESET_FIELD_WIDTH 1
#define GPON_GEARBOX_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_SW_RESET_TXPG_RESET_FIELD_SHIFT 0

extern const ru_field_rec GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_FILLER_FIELD;
#define GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_FILLER_FIELD_MASK  0x00000000ff000000
#define GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_FILLER_FIELD_WIDTH 8
#define GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_FILLER_FIELD_SHIFT 24

extern const ru_field_rec GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_PAYLOAD_FIELD;
#define GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_PAYLOAD_FIELD_MASK  0x0000000000ff0000
#define GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_PAYLOAD_FIELD_WIDTH 8
#define GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_PAYLOAD_FIELD_SHIFT 16

extern const ru_field_rec GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_HEADER_FIELD;
#define GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_HEADER_FIELD_MASK  0x000000000000ff00
#define GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_HEADER_FIELD_WIDTH 8
#define GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_HEADER_FIELD_SHIFT 8

extern const ru_field_rec GPON_PATTERN_CFG1_RESERVED0_FIELD;
#define GPON_PATTERN_CFG1_RESERVED0_FIELD_MASK  0x00000000000000f8
#define GPON_PATTERN_CFG1_RESERVED0_FIELD_WIDTH 5
#define GPON_PATTERN_CFG1_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_PG_MODE_FIELD;
#define GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_PG_MODE_FIELD_MASK  0x0000000000000007
#define GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_PG_MODE_FIELD_WIDTH 3
#define GPON_PATTERN_CFG1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG1_PG_MODE_FIELD_SHIFT 0

extern const ru_field_rec GPON_PATTERN_CFG2_RESERVED0_FIELD;
#define GPON_PATTERN_CFG2_RESERVED0_FIELD_MASK  0x00000000ffff0000
#define GPON_PATTERN_CFG2_RESERVED0_FIELD_WIDTH 16
#define GPON_PATTERN_CFG2_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec GPON_PATTERN_CFG2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG2_GAP_SIZE_FIELD;
#define GPON_PATTERN_CFG2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG2_GAP_SIZE_FIELD_MASK  0x000000000000ff00
#define GPON_PATTERN_CFG2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG2_GAP_SIZE_FIELD_WIDTH 8
#define GPON_PATTERN_CFG2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG2_GAP_SIZE_FIELD_SHIFT 8

extern const ru_field_rec GPON_PATTERN_CFG2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG2_BURST_SIZE_FIELD;
#define GPON_PATTERN_CFG2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG2_BURST_SIZE_FIELD_MASK  0x00000000000000ff
#define GPON_PATTERN_CFG2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG2_BURST_SIZE_FIELD_WIDTH 8
#define GPON_PATTERN_CFG2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_PATTERN_CFG2_BURST_SIZE_FIELD_SHIFT 0

extern const ru_field_rec GPON_GEARBOX_2_RESERVED0_FIELD;
#define GPON_GEARBOX_2_RESERVED0_FIELD_MASK  0x00000000f0000000
#define GPON_GEARBOX_2_RESERVED0_FIELD_WIDTH 4
#define GPON_GEARBOX_2_RESERVED0_FIELD_SHIFT 28

extern const ru_field_rec GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_CONFIG_BURST_DELAY_CYC_FIELD;
#define GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_CONFIG_BURST_DELAY_CYC_FIELD_MASK  0x000000000f000000
#define GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_CONFIG_BURST_DELAY_CYC_FIELD_WIDTH 4
#define GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_CONFIG_BURST_DELAY_CYC_FIELD_SHIFT 24

extern const ru_field_rec GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_TX_VLD_DELAY_CYC_FIELD;
#define GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_TX_VLD_DELAY_CYC_FIELD_MASK  0x0000000000e00000
#define GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_TX_VLD_DELAY_CYC_FIELD_WIDTH 3
#define GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_TX_VLD_DELAY_CYC_FIELD_SHIFT 21

extern const ru_field_rec GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_1_TX_WR_POINTER_FIELD;
#define GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_1_TX_WR_POINTER_FIELD_MASK  0x00000000001f0000
#define GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_1_TX_WR_POINTER_FIELD_WIDTH 5
#define GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_1_TX_WR_POINTER_FIELD_SHIFT 16

extern const ru_field_rec GPON_GEARBOX_2_RESERVED1_FIELD;
#define GPON_GEARBOX_2_RESERVED1_FIELD_MASK  0x000000000000e000
#define GPON_GEARBOX_2_RESERVED1_FIELD_WIDTH 3
#define GPON_GEARBOX_2_RESERVED1_FIELD_SHIFT 13

extern const ru_field_rec GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_1_TX_RD_POINTER_FIELD;
#define GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_1_TX_RD_POINTER_FIELD_MASK  0x0000000000001f00
#define GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_1_TX_RD_POINTER_FIELD_WIDTH 5
#define GPON_GEARBOX_2_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_FIFO_CFG_1_TX_RD_POINTER_FIELD_SHIFT 8

extern const ru_field_rec EARLY_TXEN_TXEN_RESERVED0_FIELD;
#define EARLY_TXEN_TXEN_RESERVED0_FIELD_MASK  0x00000000f8000000
#define EARLY_TXEN_TXEN_RESERVED0_FIELD_WIDTH 5
#define EARLY_TXEN_TXEN_RESERVED0_FIELD_SHIFT 27

extern const ru_field_rec EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_EARLY_TXEN_BYPASS_FIELD;
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_EARLY_TXEN_BYPASS_FIELD_MASK  0x0000000004000000
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_EARLY_TXEN_BYPASS_FIELD_WIDTH 1
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_EARLY_TXEN_BYPASS_FIELD_SHIFT 26

extern const ru_field_rec EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_INPUT_TXEN_POLARITY_FIELD;
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_INPUT_TXEN_POLARITY_FIELD_MASK  0x0000000002000000
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_INPUT_TXEN_POLARITY_FIELD_WIDTH 1
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_INPUT_TXEN_POLARITY_FIELD_SHIFT 25

extern const ru_field_rec EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_OUTPUT_TXEN_POLARITY_FIELD;
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_OUTPUT_TXEN_POLARITY_FIELD_MASK  0x0000000001000000
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_OUTPUT_TXEN_POLARITY_FIELD_WIDTH 1
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_OUTPUT_TXEN_POLARITY_FIELD_SHIFT 24

extern const ru_field_rec EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_TOFF_TIME_FIELD;
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_TOFF_TIME_FIELD_MASK  0x0000000000ff0000
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_TOFF_TIME_FIELD_WIDTH 8
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_TOFF_TIME_FIELD_SHIFT 16

extern const ru_field_rec EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_SETUP_TIME_FIELD;
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_SETUP_TIME_FIELD_MASK  0x000000000000ff00
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_SETUP_TIME_FIELD_WIDTH 8
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_SETUP_TIME_FIELD_SHIFT 8

extern const ru_field_rec EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_HOLD_TIME_FIELD;
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_HOLD_TIME_FIELD_MASK  0x00000000000000ff
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_HOLD_TIME_FIELD_WIDTH 8
#define EARLY_TXEN_TXEN_CR_XGWAN_TOP_WAN_MISC_EARLY_TXEN_CFG_HOLD_TIME_FIELD_SHIFT 0

extern const ru_field_rec RESCAL_AL_CFG_RESERVED0_FIELD;
#define RESCAL_AL_CFG_RESERVED0_FIELD_MASK  0x00000000ffff0000
#define RESCAL_AL_CFG_RESERVED0_FIELD_WIDTH 16
#define RESCAL_AL_CFG_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec RESCAL_AL_CFG_CFG_WAN_RESCAL_RSTB_FIELD;
#define RESCAL_AL_CFG_CFG_WAN_RESCAL_RSTB_FIELD_MASK  0x0000000000008000
#define RESCAL_AL_CFG_CFG_WAN_RESCAL_RSTB_FIELD_WIDTH 1
#define RESCAL_AL_CFG_CFG_WAN_RESCAL_RSTB_FIELD_SHIFT 15

extern const ru_field_rec RESCAL_AL_CFG_CFG_WAN_RESCAL_DIAG_ON_FIELD;
#define RESCAL_AL_CFG_CFG_WAN_RESCAL_DIAG_ON_FIELD_MASK  0x0000000000004000
#define RESCAL_AL_CFG_CFG_WAN_RESCAL_DIAG_ON_FIELD_WIDTH 1
#define RESCAL_AL_CFG_CFG_WAN_RESCAL_DIAG_ON_FIELD_SHIFT 14

extern const ru_field_rec RESCAL_AL_CFG_CFG_WAN_RESCAL_PWRDN_FIELD;
#define RESCAL_AL_CFG_CFG_WAN_RESCAL_PWRDN_FIELD_MASK  0x0000000000002000
#define RESCAL_AL_CFG_CFG_WAN_RESCAL_PWRDN_FIELD_WIDTH 1
#define RESCAL_AL_CFG_CFG_WAN_RESCAL_PWRDN_FIELD_SHIFT 13

extern const ru_field_rec RESCAL_AL_CFG_CFG_WAN_RESCAL_CTRL_FIELD;
#define RESCAL_AL_CFG_CFG_WAN_RESCAL_CTRL_FIELD_MASK  0x0000000000001fff
#define RESCAL_AL_CFG_CFG_WAN_RESCAL_CTRL_FIELD_WIDTH 13
#define RESCAL_AL_CFG_CFG_WAN_RESCAL_CTRL_FIELD_SHIFT 0

extern const ru_field_rec RESCAL_AL_STATUS_0_RESERVED0_FIELD;
#define RESCAL_AL_STATUS_0_RESERVED0_FIELD_MASK  0x00000000f8000000
#define RESCAL_AL_STATUS_0_RESERVED0_FIELD_WIDTH 5
#define RESCAL_AL_STATUS_0_RESERVED0_FIELD_SHIFT 27

extern const ru_field_rec RESCAL_AL_STATUS_0_WAN_RESCAL_DONE_FIELD;
#define RESCAL_AL_STATUS_0_WAN_RESCAL_DONE_FIELD_MASK  0x0000000004000000
#define RESCAL_AL_STATUS_0_WAN_RESCAL_DONE_FIELD_WIDTH 1
#define RESCAL_AL_STATUS_0_WAN_RESCAL_DONE_FIELD_SHIFT 26

extern const ru_field_rec RESCAL_AL_STATUS_0_WAN_RESCAL_PON_FIELD;
#define RESCAL_AL_STATUS_0_WAN_RESCAL_PON_FIELD_MASK  0x0000000003c00000
#define RESCAL_AL_STATUS_0_WAN_RESCAL_PON_FIELD_WIDTH 4
#define RESCAL_AL_STATUS_0_WAN_RESCAL_PON_FIELD_SHIFT 22

extern const ru_field_rec RESCAL_AL_STATUS_0_WAN_RESCAL_PREV_COMP_CNT_FIELD;
#define RESCAL_AL_STATUS_0_WAN_RESCAL_PREV_COMP_CNT_FIELD_MASK  0x00000000003c0000
#define RESCAL_AL_STATUS_0_WAN_RESCAL_PREV_COMP_CNT_FIELD_WIDTH 4
#define RESCAL_AL_STATUS_0_WAN_RESCAL_PREV_COMP_CNT_FIELD_SHIFT 18

extern const ru_field_rec RESCAL_AL_STATUS_0_WAN_RESCAL_CTRL_DFS_FIELD;
#define RESCAL_AL_STATUS_0_WAN_RESCAL_CTRL_DFS_FIELD_MASK  0x000000000003ffe0
#define RESCAL_AL_STATUS_0_WAN_RESCAL_CTRL_DFS_FIELD_WIDTH 13
#define RESCAL_AL_STATUS_0_WAN_RESCAL_CTRL_DFS_FIELD_SHIFT 5

extern const ru_field_rec RESCAL_AL_STATUS_0_WAN_RESCAL_STATE_FIELD;
#define RESCAL_AL_STATUS_0_WAN_RESCAL_STATE_FIELD_MASK  0x000000000000001c
#define RESCAL_AL_STATUS_0_WAN_RESCAL_STATE_FIELD_WIDTH 3
#define RESCAL_AL_STATUS_0_WAN_RESCAL_STATE_FIELD_SHIFT 2

extern const ru_field_rec RESCAL_AL_STATUS_0_WAN_RESCAL_COMP_FIELD;
#define RESCAL_AL_STATUS_0_WAN_RESCAL_COMP_FIELD_MASK  0x0000000000000002
#define RESCAL_AL_STATUS_0_WAN_RESCAL_COMP_FIELD_WIDTH 1
#define RESCAL_AL_STATUS_0_WAN_RESCAL_COMP_FIELD_SHIFT 1

extern const ru_field_rec RESCAL_AL_STATUS_0_WAN_RESCAL_VALID_FIELD;
#define RESCAL_AL_STATUS_0_WAN_RESCAL_VALID_FIELD_MASK  0x0000000000000001
#define RESCAL_AL_STATUS_0_WAN_RESCAL_VALID_FIELD_WIDTH 1
#define RESCAL_AL_STATUS_0_WAN_RESCAL_VALID_FIELD_SHIFT 0

extern const ru_field_rec RESCAL_AL_STATUS_1_RESERVED0_FIELD;
#define RESCAL_AL_STATUS_1_RESERVED0_FIELD_MASK  0x00000000ffffffc0
#define RESCAL_AL_STATUS_1_RESERVED0_FIELD_WIDTH 26
#define RESCAL_AL_STATUS_1_RESERVED0_FIELD_SHIFT 6

extern const ru_field_rec RESCAL_AL_STATUS_1_WAN_RESCAL_CURR_COMP_CNT_FIELD;
#define RESCAL_AL_STATUS_1_WAN_RESCAL_CURR_COMP_CNT_FIELD_MASK  0x000000000000003f
#define RESCAL_AL_STATUS_1_WAN_RESCAL_CURR_COMP_CNT_FIELD_WIDTH 6
#define RESCAL_AL_STATUS_1_WAN_RESCAL_CURR_COMP_CNT_FIELD_SHIFT 0

extern const ru_field_rec MISC_0_CR_XGWAN_TOP_WAN_MISC_PMD_LANE_MODE_FIELD;
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_PMD_LANE_MODE_FIELD_MASK  0x00000000ffff0000
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_PMD_LANE_MODE_FIELD_WIDTH 16
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_PMD_LANE_MODE_FIELD_SHIFT 16

extern const ru_field_rec MISC_0_RESERVED0_FIELD;
#define MISC_0_RESERVED0_FIELD_MASK  0x000000000000e000
#define MISC_0_RESERVED0_FIELD_WIDTH 3
#define MISC_0_RESERVED0_FIELD_SHIFT 13

extern const ru_field_rec MISC_0_CR_XGWAN_TOP_WAN_MISC_EPON_GBOX_AE_2P5_FULL_RATE_MODE_FIELD;
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_EPON_GBOX_AE_2P5_FULL_RATE_MODE_FIELD_MASK  0x0000000000001000
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_EPON_GBOX_AE_2P5_FULL_RATE_MODE_FIELD_WIDTH 1
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_EPON_GBOX_AE_2P5_FULL_RATE_MODE_FIELD_SHIFT 12

extern const ru_field_rec MISC_0_CR_XGWAN_TOP_WAN_MISC_EPON_GBOX_PON_RX_WIDTH_MODE_FIELD;
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_EPON_GBOX_PON_RX_WIDTH_MODE_FIELD_MASK  0x0000000000000800
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_EPON_GBOX_PON_RX_WIDTH_MODE_FIELD_WIDTH 1
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_EPON_GBOX_PON_RX_WIDTH_MODE_FIELD_SHIFT 11

extern const ru_field_rec MISC_0_CR_XGWAN_TOP_WAN_MISC_ONU2G_PHYA_FIELD;
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_ONU2G_PHYA_FIELD_MASK  0x00000000000007c0
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_ONU2G_PHYA_FIELD_WIDTH 5
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_ONU2G_PHYA_FIELD_SHIFT 6

extern const ru_field_rec MISC_0_EPON_TX_FIFO_OFF_LD_FIELD;
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_EPON_TX_FIFO_OFF_LD_FIELD_MASK  0x0000000000000020
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_EPON_TX_FIFO_OFF_LD_FIELD_WIDTH 1
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_EPON_TX_FIFO_OFF_LD_FIELD_SHIFT 5

extern const ru_field_rec MISC_0_CR_XGWAN_TOP_WAN_MISC_MDIO_FAST_MODE_FIELD;
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_MDIO_FAST_MODE_FIELD_MASK  0x0000000000000010
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_MDIO_FAST_MODE_FIELD_WIDTH 1
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_MDIO_FAST_MODE_FIELD_SHIFT 4

extern const ru_field_rec MISC_0_CR_XGWAN_TOP_WAN_MISC_MDIO_MODE_FIELD;
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_MDIO_MODE_FIELD_MASK  0x0000000000000008
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_MDIO_MODE_FIELD_WIDTH 1
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_MDIO_MODE_FIELD_SHIFT 3

extern const ru_field_rec MISC_0_CR_XGWAN_TOP_WAN_MISC_REFOUT_EN_FIELD;
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_REFOUT_EN_FIELD_MASK  0x0000000000000004
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_REFOUT_EN_FIELD_WIDTH 1
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_REFOUT_EN_FIELD_SHIFT 2

extern const ru_field_rec MISC_0_CR_XGWAN_TOP_WAN_MISC_REFIN_EN_FIELD;
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_REFIN_EN_FIELD_MASK  0x0000000000000002
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_REFIN_EN_FIELD_WIDTH 1
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_REFIN_EN_FIELD_SHIFT 1

extern const ru_field_rec MISC_0_CR_XGWAN_TOP_WAN_MISC_ONU2G_PMD_STATUS_SEL_FIELD;
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_ONU2G_PMD_STATUS_SEL_FIELD_MASK  0x0000000000000001
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_ONU2G_PMD_STATUS_SEL_FIELD_WIDTH 1
#define MISC_0_CR_XGWAN_TOP_WAN_MISC_ONU2G_PMD_STATUS_SEL_FIELD_SHIFT 0

extern const ru_field_rec MISC_1_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_1_MODE_FIELD;
#define MISC_1_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_1_MODE_FIELD_MASK  0x00000000ffff0000
#define MISC_1_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_1_MODE_FIELD_WIDTH 16
#define MISC_1_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_1_MODE_FIELD_SHIFT 16

extern const ru_field_rec MISC_1_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_0_MODE_FIELD;
#define MISC_1_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_0_MODE_FIELD_MASK  0x000000000000ffff
#define MISC_1_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_0_MODE_FIELD_WIDTH 16
#define MISC_1_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_0_MODE_FIELD_SHIFT 0

extern const ru_field_rec MISC_2_RESERVED0_FIELD;
#define MISC_2_RESERVED0_FIELD_MASK  0x0000000080000000
#define MISC_2_RESERVED0_FIELD_WIDTH 1
#define MISC_2_RESERVED0_FIELD_SHIFT 31

extern const ru_field_rec MISC_2_CFG_APM_MUX_SEL_1_FIELD;
#define MISC_2_CFG_APM_MUX_SEL_1_FIELD_MASK  0x0000000040000000
#define MISC_2_CFG_APM_MUX_SEL_1_FIELD_WIDTH 1
#define MISC_2_CFG_APM_MUX_SEL_1_FIELD_SHIFT 30

extern const ru_field_rec MISC_2_CFG_APM_MUX_SEL_0_FIELD;
#define MISC_2_CFG_APM_MUX_SEL_0_FIELD_MASK  0x0000000020000000
#define MISC_2_CFG_APM_MUX_SEL_0_FIELD_WIDTH 1
#define MISC_2_CFG_APM_MUX_SEL_0_FIELD_SHIFT 29

extern const ru_field_rec MISC_2_CFGNGPONRXCLK_FIELD;
#define MISC_2_CFGNGPONRXCLK_FIELD_MASK  0x0000000018000000
#define MISC_2_CFGNGPONRXCLK_FIELD_WIDTH 2
#define MISC_2_CFGNGPONRXCLK_FIELD_SHIFT 27

extern const ru_field_rec MISC_2_CFGNGPONTXCLK_FIELD;
#define MISC_2_CFGNGPONTXCLK_FIELD_MASK  0x0000000006000000
#define MISC_2_CFGNGPONTXCLK_FIELD_WIDTH 2
#define MISC_2_CFGNGPONTXCLK_FIELD_SHIFT 25

extern const ru_field_rec MISC_2_CFGACTIVEETHERNET2P5_FIELD;
#define MISC_2_CFGACTIVEETHERNET2P5_FIELD_MASK  0x0000000001000000
#define MISC_2_CFGACTIVEETHERNET2P5_FIELD_WIDTH 1
#define MISC_2_CFGACTIVEETHERNET2P5_FIELD_SHIFT 24

extern const ru_field_rec MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_RX_OSR_MODE_FIELD;
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_RX_OSR_MODE_FIELD_MASK  0x0000000000f00000
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_RX_OSR_MODE_FIELD_WIDTH 4
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_RX_OSR_MODE_FIELD_SHIFT 20

extern const ru_field_rec MISC_2_RESERVED1_FIELD;
#define MISC_2_RESERVED1_FIELD_MASK  0x00000000000c0000
#define MISC_2_RESERVED1_FIELD_WIDTH 2
#define MISC_2_RESERVED1_FIELD_SHIFT 18

extern const ru_field_rec MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_TX_MODE_FIELD;
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_TX_MODE_FIELD_MASK  0x0000000000030000
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_TX_MODE_FIELD_WIDTH 2
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_TX_MODE_FIELD_SHIFT 16

extern const ru_field_rec MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_TX_OSR_MODE_FIELD;
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_TX_OSR_MODE_FIELD_MASK  0x000000000000f000
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_TX_OSR_MODE_FIELD_WIDTH 4
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_TX_OSR_MODE_FIELD_SHIFT 12

extern const ru_field_rec MISC_2_RESERVED2_FIELD;
#define MISC_2_RESERVED2_FIELD_MASK  0x0000000000000c00
#define MISC_2_RESERVED2_FIELD_WIDTH 2
#define MISC_2_RESERVED2_FIELD_SHIFT 10

extern const ru_field_rec MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_TX_DISABLE_FIELD;
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_TX_DISABLE_FIELD_MASK  0x0000000000000200
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_TX_DISABLE_FIELD_WIDTH 1
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_TX_DISABLE_FIELD_SHIFT 9

extern const ru_field_rec MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_RX_H_PWRDN_FIELD;
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_RX_H_PWRDN_FIELD_MASK  0x0000000000000100
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_RX_H_PWRDN_FIELD_WIDTH 1
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_RX_H_PWRDN_FIELD_SHIFT 8

extern const ru_field_rec MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_TX_H_PWRDN_FIELD;
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_TX_H_PWRDN_FIELD_MASK  0x0000000000000080
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_TX_H_PWRDN_FIELD_WIDTH 1
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_TX_H_PWRDN_FIELD_SHIFT 7

extern const ru_field_rec MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_EXT_LOS_FIELD;
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_EXT_LOS_FIELD_MASK  0x0000000000000040
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_EXT_LOS_FIELD_WIDTH 1
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_EXT_LOS_FIELD_SHIFT 6

extern const ru_field_rec MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_POR_H_RSTB_FIELD;
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_POR_H_RSTB_FIELD_MASK  0x0000000000000020
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_POR_H_RSTB_FIELD_WIDTH 1
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_POR_H_RSTB_FIELD_SHIFT 5

extern const ru_field_rec MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_1_DP_H_RSTB_FIELD;
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_1_DP_H_RSTB_FIELD_MASK  0x0000000000000010
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_1_DP_H_RSTB_FIELD_WIDTH 1
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_1_DP_H_RSTB_FIELD_SHIFT 4

extern const ru_field_rec MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_0_DP_H_RSTB_FIELD;
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_0_DP_H_RSTB_FIELD_MASK  0x0000000000000008
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_0_DP_H_RSTB_FIELD_WIDTH 1
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_CORE_0_DP_H_RSTB_FIELD_SHIFT 3

extern const ru_field_rec MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_H_RSTB_FIELD;
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_H_RSTB_FIELD_MASK  0x0000000000000004
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_H_RSTB_FIELD_WIDTH 1
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_H_RSTB_FIELD_SHIFT 2

extern const ru_field_rec MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_DP_H_RSTB_FIELD;
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_DP_H_RSTB_FIELD_MASK  0x0000000000000002
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_DP_H_RSTB_FIELD_WIDTH 1
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_LN_DP_H_RSTB_FIELD_SHIFT 1

extern const ru_field_rec MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_RX_MODE_FIELD;
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_RX_MODE_FIELD_MASK  0x0000000000000001
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_RX_MODE_FIELD_WIDTH 1
#define MISC_2_CR_XGWAN_TOP_WAN_MISC_PMD_RX_MODE_FIELD_SHIFT 0

extern const ru_field_rec MISC_3_CFG_NTR_PERIPH_PULSE_BYPASS_FIELD;
#define MISC_3_CFG_NTR_PERIPH_PULSE_BYPASS_FIELD_MASK  0x0000000000000800
#define MISC_3_CFG_NTR_PERIPH_PULSE_BYPASS_FIELD_WIDTH 1
#define MISC_3_CFG_NTR_PERIPH_PULSE_BYPASS_FIELD_SHIFT 11

extern const ru_field_rec MISC_3_CFG_NTR_GPIO_PULSE_BYPASS_FIELD;
#define MISC_3_CFG_NTR_GPIO_PULSE_BYPASS_FIELD_MASK  0x0000000000000400
#define MISC_3_CFG_NTR_GPIO_PULSE_BYPASS_FIELD_WIDTH 1
#define MISC_3_CFG_NTR_GPIO_PULSE_BYPASS_FIELD_SHIFT 10

extern const ru_field_rec MISC_3_CFG_NTR_SRC_FIELD;
#define MISC_3_CFG_NTR_SRC_FIELD_MASK  0x0000000000000300
#define MISC_3_CFG_NTR_SRC_FIELD_WIDTH 2
#define MISC_3_CFG_NTR_SRC_FIELD_SHIFT 8

extern const ru_field_rec MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_LASER_OE_FIELD;
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_LASER_OE_FIELD_MASK  0x0000000000000080
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_LASER_OE_FIELD_WIDTH 1
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_LASER_OE_FIELD_SHIFT 7

extern const ru_field_rec MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_WAN_INTERFACE_SELECT_FIELD;
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_WAN_INTERFACE_SELECT_FIELD_MASK  0x0000000000000070
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_WAN_INTERFACE_SELECT_FIELD_WIDTH 3
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_WAN_INTERFACE_SELECT_FIELD_SHIFT 4

extern const ru_field_rec MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_WAN_DEBUG_SEL_FIELD;
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_WAN_DEBUG_SEL_FIELD_MASK  0x000000000001f000
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_WAN_DEBUG_SEL_FIELD_WIDTH 5
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_WAN_DEBUG_SEL_FIELD_SHIFT 12

extern const ru_field_rec MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_LASER_MODE_FIELD;
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_LASER_MODE_FIELD_MASK  0x000000000000000e
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_LASER_MODE_FIELD_WIDTH 3
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_LASER_MODE_FIELD_SHIFT 1

extern const ru_field_rec MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_LASER_INVERT_FIELD;
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_LASER_INVERT_FIELD_MASK  0x0000000080000000
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_LASER_INVERT_FIELD_WIDTH 1
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_LASER_INVERT_FIELD_SHIFT 31

extern const ru_field_rec MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_EPON_TX_FIFO_OFF_FIELD;
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_EPON_TX_FIFO_OFF_FIELD_MASK  0x000000003f000000
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_EPON_TX_FIFO_OFF_FIELD_WIDTH 6
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_EPON_TX_FIFO_OFF_FIELD_SHIFT 24

extern const ru_field_rec MISC_4_CFG_NTR_PULSE_WIDTH_FIELD;
#define MISC_4_CFG_NTR_PULSE_WIDTH_FIELD_MASK  0x00000000ffff0000
#define MISC_4_CFG_NTR_PULSE_WIDTH_FIELD_WIDTH 16
#define MISC_4_CFG_NTR_PULSE_WIDTH_FIELD_SHIFT 16

extern const ru_field_rec MISC_4_CFG_EN_EPON_NTR_FIELD;
#define MISC_4_CFG_EN_EPON_NTR_FIELD_MASK  0x0000000000000002
#define MISC_4_CFG_EN_EPON_NTR_FIELD_WIDTH 1
#define MISC_4_CFG_EN_EPON_NTR_FIELD_SHIFT 1

extern const ru_field_rec MISC_4_CFG_EN_EPON_PROG_CLK_FIELD;
#define MISC_4_CFG_EN_EPON_PROG_CLK_FIELD_MASK  0x0000000000000001
#define MISC_4_CFG_EN_EPON_PROG_CLK_FIELD_WIDTH 1
#define MISC_4_CFG_EN_EPON_PROG_CLK_FIELD_SHIFT 0

extern const ru_field_rec MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_MEM_REB_FIELD;
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_MEM_REB_FIELD_MASK  0x0000000000000001
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_MEM_REB_FIELD_WIDTH 1
#define MISC_3_CR_XGWAN_TOP_WAN_MISC_WAN_CFG_MEM_REB_FIELD_SHIFT 0

extern const ru_field_rec WAN_SERDES_PLL_CTL_RESERVED0_FIELD;
#define WAN_SERDES_PLL_CTL_RESERVED0_FIELD_MASK  0x00000000fffff800
#define WAN_SERDES_PLL_CTL_RESERVED0_FIELD_WIDTH 21
#define WAN_SERDES_PLL_CTL_RESERVED0_FIELD_SHIFT 11

extern const ru_field_rec WAN_SERDES_PLL_CTL_CFG_PLL1_LCREF_SEL_FIELD;
#define WAN_SERDES_PLL_CTL_CFG_PLL1_LCREF_SEL_FIELD_MASK  0x0000000000000400
#define WAN_SERDES_PLL_CTL_CFG_PLL1_LCREF_SEL_FIELD_WIDTH 1
#define WAN_SERDES_PLL_CTL_CFG_PLL1_LCREF_SEL_FIELD_SHIFT 10

extern const ru_field_rec WAN_SERDES_PLL_CTL_CFG_PLL1_REFOUT_EN_FIELD;
#define WAN_SERDES_PLL_CTL_CFG_PLL1_REFOUT_EN_FIELD_MASK  0x0000000000000200
#define WAN_SERDES_PLL_CTL_CFG_PLL1_REFOUT_EN_FIELD_WIDTH 1
#define WAN_SERDES_PLL_CTL_CFG_PLL1_REFOUT_EN_FIELD_SHIFT 9

extern const ru_field_rec WAN_SERDES_PLL_CTL_CFG_PLL1_REFIN_EN_FIELD;
#define WAN_SERDES_PLL_CTL_CFG_PLL1_REFIN_EN_FIELD_MASK  0x0000000000000100
#define WAN_SERDES_PLL_CTL_CFG_PLL1_REFIN_EN_FIELD_WIDTH 1
#define WAN_SERDES_PLL_CTL_CFG_PLL1_REFIN_EN_FIELD_SHIFT 8

extern const ru_field_rec WAN_SERDES_PLL_CTL_RESERVED1_FIELD;
#define WAN_SERDES_PLL_CTL_RESERVED1_FIELD_MASK  0x00000000000000f8
#define WAN_SERDES_PLL_CTL_RESERVED1_FIELD_WIDTH 5
#define WAN_SERDES_PLL_CTL_RESERVED1_FIELD_SHIFT 3

extern const ru_field_rec WAN_SERDES_PLL_CTL_CFG_PLL0_LCREF_SEL_FIELD;
#define WAN_SERDES_PLL_CTL_CFG_PLL0_LCREF_SEL_FIELD_MASK  0x0000000000000004
#define WAN_SERDES_PLL_CTL_CFG_PLL0_LCREF_SEL_FIELD_WIDTH 1
#define WAN_SERDES_PLL_CTL_CFG_PLL0_LCREF_SEL_FIELD_SHIFT 2

extern const ru_field_rec WAN_SERDES_PLL_CTL_CFG_PLL0_REFOUT_EN_FIELD;
#define WAN_SERDES_PLL_CTL_CFG_PLL0_REFOUT_EN_FIELD_MASK  0x0000000000000002
#define WAN_SERDES_PLL_CTL_CFG_PLL0_REFOUT_EN_FIELD_WIDTH 1
#define WAN_SERDES_PLL_CTL_CFG_PLL0_REFOUT_EN_FIELD_SHIFT 1

extern const ru_field_rec WAN_SERDES_PLL_CTL_CFG_PLL0_REFIN_EN_FIELD;
#define WAN_SERDES_PLL_CTL_CFG_PLL0_REFIN_EN_FIELD_MASK  0x0000000000000001
#define WAN_SERDES_PLL_CTL_CFG_PLL0_REFIN_EN_FIELD_WIDTH 1
#define WAN_SERDES_PLL_CTL_CFG_PLL0_REFIN_EN_FIELD_SHIFT 0

extern const ru_field_rec WAN_SERDES_TEMP_CTL_RESERVED0_FIELD;
#define WAN_SERDES_TEMP_CTL_RESERVED0_FIELD_MASK  0x00000000fffffc00
#define WAN_SERDES_TEMP_CTL_RESERVED0_FIELD_WIDTH 22
#define WAN_SERDES_TEMP_CTL_RESERVED0_FIELD_SHIFT 10

extern const ru_field_rec WAN_SERDES_TEMP_CTL_WAN_TEMPERATURE_DATA_FIELD;
#define WAN_SERDES_TEMP_CTL_WAN_TEMPERATURE_DATA_FIELD_MASK  0x00000000000003ff
#define WAN_SERDES_TEMP_CTL_WAN_TEMPERATURE_DATA_FIELD_WIDTH 10
#define WAN_SERDES_TEMP_CTL_WAN_TEMPERATURE_DATA_FIELD_SHIFT 0

extern const ru_field_rec WAN_SERDES_PRAM_CTL_CFG_PRAM_GO_FIELD;
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_GO_FIELD_MASK  0x0000000080000000
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_GO_FIELD_WIDTH 1
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_GO_FIELD_SHIFT 31

extern const ru_field_rec WAN_SERDES_PRAM_CTL_RESERVED0_FIELD;
#define WAN_SERDES_PRAM_CTL_RESERVED0_FIELD_MASK  0x0000000078000000
#define WAN_SERDES_PRAM_CTL_RESERVED0_FIELD_WIDTH 4
#define WAN_SERDES_PRAM_CTL_RESERVED0_FIELD_SHIFT 27

extern const ru_field_rec WAN_SERDES_PRAM_CTL_CFG_PRAM_WE_FIELD;
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_WE_FIELD_MASK  0x0000000004000000
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_WE_FIELD_WIDTH 1
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_WE_FIELD_SHIFT 26

extern const ru_field_rec WAN_SERDES_PRAM_CTL_CFG_PRAM_CS_FIELD;
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_CS_FIELD_MASK  0x0000000002000000
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_CS_FIELD_WIDTH 1
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_CS_FIELD_SHIFT 25

extern const ru_field_rec WAN_SERDES_PRAM_CTL_CFG_PRAM_ABILITY_FIELD;
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_ABILITY_FIELD_MASK  0x0000000001000000
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_ABILITY_FIELD_WIDTH 1
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_ABILITY_FIELD_SHIFT 24

extern const ru_field_rec WAN_SERDES_PRAM_CTL_CFG_PRAM_DATAIN_FIELD;
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_DATAIN_FIELD_MASK  0x0000000000ff0000
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_DATAIN_FIELD_WIDTH 8
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_DATAIN_FIELD_SHIFT 16

extern const ru_field_rec WAN_SERDES_PRAM_CTL_CFG_PRAM_ADDR_FIELD;
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_ADDR_FIELD_MASK  0x000000000000ffff
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_ADDR_FIELD_WIDTH 16
#define WAN_SERDES_PRAM_CTL_CFG_PRAM_ADDR_FIELD_SHIFT 0

extern const ru_field_rec WAN_SERDES_PRAM_CTL_2_CFG_PRAM_DATAIN_0_FIELD;
#define WAN_SERDES_PRAM_CTL_2_CFG_PRAM_DATAIN_0_FIELD_MASK  0x00000000ffffffff
#define WAN_SERDES_PRAM_CTL_2_CFG_PRAM_DATAIN_0_FIELD_WIDTH 32
#define WAN_SERDES_PRAM_CTL_2_CFG_PRAM_DATAIN_0_FIELD_SHIFT 0

extern const ru_field_rec WAN_SERDES_PRAM_CTL_3_CFG_PRAM_DATAIN_1_FIELD;
#define WAN_SERDES_PRAM_CTL_3_CFG_PRAM_DATAIN_1_FIELD_MASK  0x00000000ffffffff
#define WAN_SERDES_PRAM_CTL_3_CFG_PRAM_DATAIN_1_FIELD_WIDTH 32
#define WAN_SERDES_PRAM_CTL_3_CFG_PRAM_DATAIN_1_FIELD_SHIFT 0

extern const ru_field_rec PMI_LP_0_RESERVED0_FIELD;
#define PMI_LP_0_RESERVED0_FIELD_MASK  0x00000000fffffff8
#define PMI_LP_0_RESERVED0_FIELD_WIDTH 29
#define PMI_LP_0_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec PMI_LP_0_CR_XGWAN_TOP_WAN_PCS_PMI_LP_EN_FIELD;
#define PMI_LP_0_CR_XGWAN_TOP_WAN_PCS_PMI_LP_EN_FIELD_MASK  0x0000000000000004
#define PMI_LP_0_CR_XGWAN_TOP_WAN_PCS_PMI_LP_EN_FIELD_WIDTH 1
#define PMI_LP_0_CR_XGWAN_TOP_WAN_PCS_PMI_LP_EN_FIELD_SHIFT 2

extern const ru_field_rec PMI_LP_0_CR_XGWAN_TOP_WAN_MISC_PMI_LP_EN_FIELD;
#define PMI_LP_0_CR_XGWAN_TOP_WAN_MISC_PMI_LP_EN_FIELD_MASK  0x0000000000000002
#define PMI_LP_0_CR_XGWAN_TOP_WAN_MISC_PMI_LP_EN_FIELD_WIDTH 1
#define PMI_LP_0_CR_XGWAN_TOP_WAN_MISC_PMI_LP_EN_FIELD_SHIFT 1

extern const ru_field_rec PMI_LP_0_CR_XGWAN_TOP_WAN_MISC_PMI_LP_WRITE_FIELD;
#define PMI_LP_0_CR_XGWAN_TOP_WAN_MISC_PMI_LP_WRITE_FIELD_MASK  0x0000000000000001
#define PMI_LP_0_CR_XGWAN_TOP_WAN_MISC_PMI_LP_WRITE_FIELD_WIDTH 1
#define PMI_LP_0_CR_XGWAN_TOP_WAN_MISC_PMI_LP_WRITE_FIELD_SHIFT 0

extern const ru_field_rec PMI_LP_1_CR_XGWAN_TOP_WAN_MISC_PMI_LP_ADDR_FIELD;
#define PMI_LP_1_CR_XGWAN_TOP_WAN_MISC_PMI_LP_ADDR_FIELD_MASK  0x00000000ffffffff
#define PMI_LP_1_CR_XGWAN_TOP_WAN_MISC_PMI_LP_ADDR_FIELD_WIDTH 32
#define PMI_LP_1_CR_XGWAN_TOP_WAN_MISC_PMI_LP_ADDR_FIELD_SHIFT 0

extern const ru_field_rec PMI_LP_2_CR_XGWAN_TOP_WAN_MISC_PMI_LP_WRDATA_FIELD;
#define PMI_LP_2_CR_XGWAN_TOP_WAN_MISC_PMI_LP_WRDATA_FIELD_MASK  0x00000000ffff0000
#define PMI_LP_2_CR_XGWAN_TOP_WAN_MISC_PMI_LP_WRDATA_FIELD_WIDTH 16
#define PMI_LP_2_CR_XGWAN_TOP_WAN_MISC_PMI_LP_WRDATA_FIELD_SHIFT 16

extern const ru_field_rec PMI_LP_2_CR_XGWAN_TOP_WAN_MISC_PMI_LP_MASKDATA_FIELD;
#define PMI_LP_2_CR_XGWAN_TOP_WAN_MISC_PMI_LP_MASKDATA_FIELD_MASK  0x000000000000ffff
#define PMI_LP_2_CR_XGWAN_TOP_WAN_MISC_PMI_LP_MASKDATA_FIELD_WIDTH 16
#define PMI_LP_2_CR_XGWAN_TOP_WAN_MISC_PMI_LP_MASKDATA_FIELD_SHIFT 0

extern const ru_field_rec PMI_LP_3_RESERVED0_FIELD;
#define PMI_LP_3_RESERVED0_FIELD_MASK  0x00000000fffc0000
#define PMI_LP_3_RESERVED0_FIELD_WIDTH 14
#define PMI_LP_3_RESERVED0_FIELD_SHIFT 18

extern const ru_field_rec PMI_LP_3_PMI_LP_ERR_FIELD;
#define PMI_LP_3_PMI_LP_ERR_FIELD_MASK  0x0000000000020000
#define PMI_LP_3_PMI_LP_ERR_FIELD_WIDTH 1
#define PMI_LP_3_PMI_LP_ERR_FIELD_SHIFT 17

extern const ru_field_rec PMI_LP_3_PMI_LP_ACK_FIELD;
#define PMI_LP_3_PMI_LP_ACK_FIELD_MASK  0x0000000000010000
#define PMI_LP_3_PMI_LP_ACK_FIELD_WIDTH 1
#define PMI_LP_3_PMI_LP_ACK_FIELD_SHIFT 16

extern const ru_field_rec PMI_LP_3_PMI_LP_RDDATA_FIELD;
#define PMI_LP_3_PMI_LP_RDDATA_FIELD_MASK  0x000000000000ffff
#define PMI_LP_3_PMI_LP_RDDATA_FIELD_WIDTH 16
#define PMI_LP_3_PMI_LP_RDDATA_FIELD_SHIFT 0

extern const ru_field_rec PMI_LP_4_RESERVED0_FIELD;
#define PMI_LP_4_RESERVED0_FIELD_MASK  0x00000000fffc0000
#define PMI_LP_4_RESERVED0_FIELD_WIDTH 14
#define PMI_LP_4_RESERVED0_FIELD_SHIFT 18

extern const ru_field_rec PMI_LP_4_PCS_PMI_LP_ERR_FIELD;
#define PMI_LP_4_PCS_PMI_LP_ERR_FIELD_MASK  0x0000000000020000
#define PMI_LP_4_PCS_PMI_LP_ERR_FIELD_WIDTH 1
#define PMI_LP_4_PCS_PMI_LP_ERR_FIELD_SHIFT 17

extern const ru_field_rec PMI_LP_4_PCS_PMI_LP_ACK_FIELD;
#define PMI_LP_4_PCS_PMI_LP_ACK_FIELD_MASK  0x0000000000010000
#define PMI_LP_4_PCS_PMI_LP_ACK_FIELD_WIDTH 1
#define PMI_LP_4_PCS_PMI_LP_ACK_FIELD_SHIFT 16

extern const ru_field_rec PMI_LP_4_PCS_PMI_LP_RDDATA_FIELD;
#define PMI_LP_4_PCS_PMI_LP_RDDATA_FIELD_MASK  0x000000000000ffff
#define PMI_LP_4_PCS_PMI_LP_RDDATA_FIELD_WIDTH 16
#define PMI_LP_4_PCS_PMI_LP_RDDATA_FIELD_SHIFT 0

extern const ru_field_rec TOD_CONFIG_0_RESERVED0_FIELD;
#define TOD_CONFIG_0_RESERVED0_FIELD_MASK  0x00000000ff800000
#define TOD_CONFIG_0_RESERVED0_FIELD_WIDTH 9
#define TOD_CONFIG_0_RESERVED0_FIELD_SHIFT 23

extern const ru_field_rec TOD_CONFIG_0_TOD_READ_BUSY_FIELD;
#define TOD_CONFIG_0_TOD_READ_BUSY_FIELD_MASK  0x0000000000400000
#define TOD_CONFIG_0_TOD_READ_BUSY_FIELD_WIDTH 1
#define TOD_CONFIG_0_TOD_READ_BUSY_FIELD_SHIFT 22

extern const ru_field_rec TOD_CONFIG_0_CFG_TS48_PRE_SYNC_FIFO_DISABLE_FIELD;
#define TOD_CONFIG_0_CFG_TS48_PRE_SYNC_FIFO_DISABLE_FIELD_MASK  0x0000000000200000
#define TOD_CONFIG_0_CFG_TS48_PRE_SYNC_FIFO_DISABLE_FIELD_WIDTH 1
#define TOD_CONFIG_0_CFG_TS48_PRE_SYNC_FIFO_DISABLE_FIELD_SHIFT 21

extern const ru_field_rec TOD_CONFIG_0_CFG_TS48_PRE_SYNC_FIFO_LOAD_RATE_FIELD;
#define TOD_CONFIG_0_CFG_TS48_PRE_SYNC_FIFO_LOAD_RATE_FIELD_MASK  0x00000000001f0000
#define TOD_CONFIG_0_CFG_TS48_PRE_SYNC_FIFO_LOAD_RATE_FIELD_WIDTH 5
#define TOD_CONFIG_0_CFG_TS48_PRE_SYNC_FIFO_LOAD_RATE_FIELD_SHIFT 16

extern const ru_field_rec TOD_CONFIG_0_CFG_TOD_PPS_CLEAR_FIELD;
#define TOD_CONFIG_0_CFG_TOD_PPS_CLEAR_FIELD_MASK  0x0000000000008000
#define TOD_CONFIG_0_CFG_TOD_PPS_CLEAR_FIELD_WIDTH 1
#define TOD_CONFIG_0_CFG_TOD_PPS_CLEAR_FIELD_SHIFT 15

extern const ru_field_rec TOD_CONFIG_0_CFG_TOD_READ_FIELD;
#define TOD_CONFIG_0_CFG_TOD_READ_FIELD_MASK  0x0000000000004000
#define TOD_CONFIG_0_CFG_TOD_READ_FIELD_WIDTH 1
#define TOD_CONFIG_0_CFG_TOD_READ_FIELD_SHIFT 14

extern const ru_field_rec TOD_CONFIG_0_CFG_TS48_OFFSET_FIELD;
#define TOD_CONFIG_0_CFG_TS48_OFFSET_FIELD_MASK  0x0000000000003ff0
#define TOD_CONFIG_0_CFG_TS48_OFFSET_FIELD_WIDTH 10
#define TOD_CONFIG_0_CFG_TS48_OFFSET_FIELD_SHIFT 4

extern const ru_field_rec TOD_CONFIG_0_RESERVED1_FIELD;
#define TOD_CONFIG_0_RESERVED1_FIELD_MASK  0x0000000000000008
#define TOD_CONFIG_0_RESERVED1_FIELD_WIDTH 1
#define TOD_CONFIG_0_RESERVED1_FIELD_SHIFT 3

extern const ru_field_rec TOD_CONFIG_0_CFG_TS48_MAC_SELECT_FIELD;
#define TOD_CONFIG_0_CFG_TS48_MAC_SELECT_FIELD_MASK  0x0000000000000007
#define TOD_CONFIG_0_CFG_TS48_MAC_SELECT_FIELD_WIDTH 3
#define TOD_CONFIG_0_CFG_TS48_MAC_SELECT_FIELD_SHIFT 0

extern const ru_field_rec TOD_CONFIG_1_RESERVED0_FIELD;
#define TOD_CONFIG_1_RESERVED0_FIELD_MASK  0x00000000ffe00000
#define TOD_CONFIG_1_RESERVED0_FIELD_WIDTH 11
#define TOD_CONFIG_1_RESERVED0_FIELD_SHIFT 21

extern const ru_field_rec TOD_CONFIG_1_CFG_TOD_LOAD_TS48_OFFSET_FIELD;
#define TOD_CONFIG_1_CFG_TOD_LOAD_TS48_OFFSET_FIELD_MASK  0x0000000000100000
#define TOD_CONFIG_1_CFG_TOD_LOAD_TS48_OFFSET_FIELD_WIDTH 1
#define TOD_CONFIG_1_CFG_TOD_LOAD_TS48_OFFSET_FIELD_SHIFT 20

extern const ru_field_rec TOD_CONFIG_1_CFG_TOD_LOAD_FIELD;
#define TOD_CONFIG_1_CFG_TOD_LOAD_FIELD_MASK  0x0000000000080000
#define TOD_CONFIG_1_CFG_TOD_LOAD_FIELD_WIDTH 1
#define TOD_CONFIG_1_CFG_TOD_LOAD_FIELD_SHIFT 19

extern const ru_field_rec TOD_CONFIG_1_CFG_TOD_SECONDS_FIELD;
#define TOD_CONFIG_1_CFG_TOD_SECONDS_FIELD_MASK  0x000000000007ffff
#define TOD_CONFIG_1_CFG_TOD_SECONDS_FIELD_WIDTH 19
#define TOD_CONFIG_1_CFG_TOD_SECONDS_FIELD_SHIFT 0

extern const ru_field_rec TOD_CONFIG_2_RESERVED0_FIELD;
#define TOD_CONFIG_2_RESERVED0_FIELD_MASK  0x00000000fc000000
#define TOD_CONFIG_2_RESERVED0_FIELD_WIDTH 6
#define TOD_CONFIG_2_RESERVED0_FIELD_SHIFT 26

extern const ru_field_rec TOD_CONFIG_2_CFG_TX_OFFSET_FIELD;
#define TOD_CONFIG_2_CFG_TX_OFFSET_FIELD_MASK  0x0000000003ff0000
#define TOD_CONFIG_2_CFG_TX_OFFSET_FIELD_WIDTH 10
#define TOD_CONFIG_2_CFG_TX_OFFSET_FIELD_SHIFT 16

extern const ru_field_rec TOD_CONFIG_2_RESERVED1_FIELD;
#define TOD_CONFIG_2_RESERVED1_FIELD_MASK  0x000000000000fc00
#define TOD_CONFIG_2_RESERVED1_FIELD_WIDTH 6
#define TOD_CONFIG_2_RESERVED1_FIELD_SHIFT 10

extern const ru_field_rec TOD_CONFIG_2_CFG_RX_OFFSET_FIELD;
#define TOD_CONFIG_2_CFG_RX_OFFSET_FIELD_MASK  0x00000000000003ff
#define TOD_CONFIG_2_CFG_RX_OFFSET_FIELD_WIDTH 10
#define TOD_CONFIG_2_CFG_RX_OFFSET_FIELD_SHIFT 0

extern const ru_field_rec TOD_CONFIG_3_RESERVED0_FIELD;
#define TOD_CONFIG_3_RESERVED0_FIELD_MASK  0x00000000fffffc00
#define TOD_CONFIG_3_RESERVED0_FIELD_WIDTH 22
#define TOD_CONFIG_3_RESERVED0_FIELD_SHIFT 10

extern const ru_field_rec TOD_CONFIG_3_CFG_REF_OFFSET_FIELD;
#define TOD_CONFIG_3_CFG_REF_OFFSET_FIELD_MASK  0x00000000000003ff
#define TOD_CONFIG_3_CFG_REF_OFFSET_FIELD_WIDTH 10
#define TOD_CONFIG_3_CFG_REF_OFFSET_FIELD_SHIFT 0

extern const ru_field_rec TOD_CONFIG_4_RESERVED0_FIELD;
#define TOD_CONFIG_4_RESERVED0_FIELD_MASK  0x00000000c0000000
#define TOD_CONFIG_4_RESERVED0_FIELD_WIDTH 2
#define TOD_CONFIG_4_RESERVED0_FIELD_SHIFT 30

extern const ru_field_rec TOD_CONFIG_4_CFG_TOD_1PPS_NS_OFFSET_FIELD;
#define TOD_CONFIG_4_CFG_TOD_1PPS_NS_OFFSET_FIELD_MASK  0x000000003fffffff
#define TOD_CONFIG_4_CFG_TOD_1PPS_NS_OFFSET_FIELD_WIDTH 30
#define TOD_CONFIG_4_CFG_TOD_1PPS_NS_OFFSET_FIELD_SHIFT 0

extern const ru_field_rec TOD_CONFIG_5_RESERVED0_FIELD;
#define TOD_CONFIG_5_RESERVED0_FIELD_MASK  0x0000000080000000
#define TOD_CONFIG_5_RESERVED0_FIELD_WIDTH 1
#define TOD_CONFIG_5_RESERVED0_FIELD_SHIFT 31

extern const ru_field_rec TOD_CONFIG_5_CFG_TOD_LOAD_NS_OFFSET_FIELD;
#define TOD_CONFIG_5_CFG_TOD_LOAD_NS_OFFSET_FIELD_MASK  0x0000000040000000
#define TOD_CONFIG_5_CFG_TOD_LOAD_NS_OFFSET_FIELD_WIDTH 1
#define TOD_CONFIG_5_CFG_TOD_LOAD_NS_OFFSET_FIELD_SHIFT 30

extern const ru_field_rec TOD_CONFIG_5_CFG_TOD_NS_OFFSET_FIELD;
#define TOD_CONFIG_5_CFG_TOD_NS_OFFSET_FIELD_MASK  0x000000003fffffff
#define TOD_CONFIG_5_CFG_TOD_NS_OFFSET_FIELD_WIDTH 30
#define TOD_CONFIG_5_CFG_TOD_NS_OFFSET_FIELD_SHIFT 0

extern const ru_field_rec TOD_TS48_MSB_RESERVED0_FIELD;
#define TOD_TS48_MSB_RESERVED0_FIELD_MASK  0x00000000ffff0000
#define TOD_TS48_MSB_RESERVED0_FIELD_WIDTH 16
#define TOD_TS48_MSB_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec TOD_TS48_MSB_TS48_WAN_READ_MSB_FIELD;
#define TOD_TS48_MSB_TS48_WAN_READ_MSB_FIELD_MASK  0x000000000000ffff
#define TOD_TS48_MSB_TS48_WAN_READ_MSB_FIELD_WIDTH 16
#define TOD_TS48_MSB_TS48_WAN_READ_MSB_FIELD_SHIFT 0

extern const ru_field_rec TOD_TS48_LSB_TS48_WAN_READ_LSB_FIELD;
#define TOD_TS48_LSB_TS48_WAN_READ_LSB_FIELD_MASK  0x00000000ffffffff
#define TOD_TS48_LSB_TS48_WAN_READ_LSB_FIELD_WIDTH 32
#define TOD_TS48_LSB_TS48_WAN_READ_LSB_FIELD_SHIFT 0

extern const ru_field_rec TOD_TS64_MSB_TS64_WAN_READ_MSB_FIELD;
#define TOD_TS64_MSB_TS64_WAN_READ_MSB_FIELD_MASK  0x00000000ffffffff
#define TOD_TS64_MSB_TS64_WAN_READ_MSB_FIELD_WIDTH 32
#define TOD_TS64_MSB_TS64_WAN_READ_MSB_FIELD_SHIFT 0

extern const ru_field_rec TOD_TS64_LSB_TS64_WAN_READ_LSB_FIELD;
#define TOD_TS64_LSB_TS64_WAN_READ_LSB_FIELD_MASK  0x00000000ffffffff
#define TOD_TS64_LSB_TS64_WAN_READ_LSB_FIELD_WIDTH 32
#define TOD_TS64_LSB_TS64_WAN_READ_LSB_FIELD_SHIFT 0

extern const ru_field_rec TOD_STATUS_0_RESERVED0_FIELD;
#define TOD_STATUS_0_RESERVED0_FIELD_MASK  0x00000000ffff0000
#define TOD_STATUS_0_RESERVED0_FIELD_WIDTH 16
#define TOD_STATUS_0_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec TOD_STATUS_0_TS16_REF_SYNCE_READ_FIELD;
#define TOD_STATUS_0_TS16_REF_SYNCE_READ_FIELD_MASK  0x000000000000ffff
#define TOD_STATUS_0_TS16_REF_SYNCE_READ_FIELD_WIDTH 16
#define TOD_STATUS_0_TS16_REF_SYNCE_READ_FIELD_SHIFT 0

extern const ru_field_rec TOD_STATUS_1_TS16_MAC_TX_READ_FIELD;
#define TOD_STATUS_1_TS16_MAC_TX_READ_FIELD_MASK  0x00000000ffff0000
#define TOD_STATUS_1_TS16_MAC_TX_READ_FIELD_WIDTH 16
#define TOD_STATUS_1_TS16_MAC_TX_READ_FIELD_SHIFT 16

extern const ru_field_rec TOD_STATUS_1_TS16_MAC_RX_READ_FIELD;
#define TOD_STATUS_1_TS16_MAC_RX_READ_FIELD_MASK  0x000000000000ffff
#define TOD_STATUS_1_TS16_MAC_RX_READ_FIELD_WIDTH 16
#define TOD_STATUS_1_TS16_MAC_RX_READ_FIELD_SHIFT 0

extern const ru_field_rec SERDES_STATUS_STATUS_RESERVED0_FIELD;
#define SERDES_STATUS_STATUS_RESERVED0_FIELD_MASK  0x00000000fffff800
#define SERDES_STATUS_STATUS_RESERVED0_FIELD_WIDTH 21
#define SERDES_STATUS_STATUS_RESERVED0_FIELD_SHIFT 11

extern const ru_field_rec SERDES_STATUS_STATUS_PMD_PLL1_LOCK_FIELD;
#define SERDES_STATUS_STATUS_PMD_PLL1_LOCK_FIELD_MASK  0x0000000000000400
#define SERDES_STATUS_STATUS_PMD_PLL1_LOCK_FIELD_WIDTH 1
#define SERDES_STATUS_STATUS_PMD_PLL1_LOCK_FIELD_SHIFT 10

extern const ru_field_rec SERDES_STATUS_STATUS_O_LASER_BURST_EN_FIELD;
#define SERDES_STATUS_STATUS_O_LASER_BURST_EN_FIELD_MASK  0x0000000000000200
#define SERDES_STATUS_STATUS_O_LASER_BURST_EN_FIELD_WIDTH 1
#define SERDES_STATUS_STATUS_O_LASER_BURST_EN_FIELD_SHIFT 9

extern const ru_field_rec SERDES_STATUS_STATUS_PMI_LP_ERROR_FIELD;
#define SERDES_STATUS_STATUS_PMI_LP_ERROR_FIELD_MASK  0x0000000000000100
#define SERDES_STATUS_STATUS_PMI_LP_ERROR_FIELD_WIDTH 1
#define SERDES_STATUS_STATUS_PMI_LP_ERROR_FIELD_SHIFT 8

extern const ru_field_rec SERDES_STATUS_STATUS_PMI_LP_ACKNOWLEDGE_FIELD;
#define SERDES_STATUS_STATUS_PMI_LP_ACKNOWLEDGE_FIELD_MASK  0x0000000000000080
#define SERDES_STATUS_STATUS_PMI_LP_ACKNOWLEDGE_FIELD_WIDTH 1
#define SERDES_STATUS_STATUS_PMI_LP_ACKNOWLEDGE_FIELD_SHIFT 7

extern const ru_field_rec SERDES_STATUS_STATUS_PMD_SIGNAL_DETECT_0_FIELD;
#define SERDES_STATUS_STATUS_PMD_SIGNAL_DETECT_0_FIELD_MASK  0x0000000000000040
#define SERDES_STATUS_STATUS_PMD_SIGNAL_DETECT_0_FIELD_WIDTH 1
#define SERDES_STATUS_STATUS_PMD_SIGNAL_DETECT_0_FIELD_SHIFT 6

extern const ru_field_rec SERDES_STATUS_STATUS_PMD_ENERGY_DETECT_0_FIELD;
#define SERDES_STATUS_STATUS_PMD_ENERGY_DETECT_0_FIELD_MASK  0x0000000000000020
#define SERDES_STATUS_STATUS_PMD_ENERGY_DETECT_0_FIELD_WIDTH 1
#define SERDES_STATUS_STATUS_PMD_ENERGY_DETECT_0_FIELD_SHIFT 5

extern const ru_field_rec SERDES_STATUS_STATUS_PMD_RX_LOCK_0_FIELD;
#define SERDES_STATUS_STATUS_PMD_RX_LOCK_0_FIELD_MASK  0x0000000000000010
#define SERDES_STATUS_STATUS_PMD_RX_LOCK_0_FIELD_WIDTH 1
#define SERDES_STATUS_STATUS_PMD_RX_LOCK_0_FIELD_SHIFT 4

extern const ru_field_rec SERDES_STATUS_STATUS_PMD_TX_CLK_VLD_FIELD;
#define SERDES_STATUS_STATUS_PMD_TX_CLK_VLD_FIELD_MASK  0x0000000000000008
#define SERDES_STATUS_STATUS_PMD_TX_CLK_VLD_FIELD_WIDTH 1
#define SERDES_STATUS_STATUS_PMD_TX_CLK_VLD_FIELD_SHIFT 3

extern const ru_field_rec SERDES_STATUS_STATUS_PMD_RX_CLK_VLD_0_FIELD;
#define SERDES_STATUS_STATUS_PMD_RX_CLK_VLD_0_FIELD_MASK  0x0000000000000004
#define SERDES_STATUS_STATUS_PMD_RX_CLK_VLD_0_FIELD_WIDTH 1
#define SERDES_STATUS_STATUS_PMD_RX_CLK_VLD_0_FIELD_SHIFT 2

extern const ru_field_rec SERDES_STATUS_STATUS_PMD_RX_LOCK_0_INVERT_FIELD;
#define SERDES_STATUS_STATUS_PMD_RX_LOCK_0_INVERT_FIELD_MASK  0x0000000000000002
#define SERDES_STATUS_STATUS_PMD_RX_LOCK_0_INVERT_FIELD_WIDTH 1
#define SERDES_STATUS_STATUS_PMD_RX_LOCK_0_INVERT_FIELD_SHIFT 1

extern const ru_field_rec SERDES_STATUS_STATUS_PMD_PLL0_LOCK_FIELD;
#define SERDES_STATUS_STATUS_PMD_PLL0_LOCK_FIELD_MASK  0x0000000000000001
#define SERDES_STATUS_STATUS_PMD_PLL0_LOCK_FIELD_WIDTH 1
#define SERDES_STATUS_STATUS_PMD_PLL0_LOCK_FIELD_SHIFT 0

extern const ru_field_rec INT_STATUS_RESERVED0_FIELD;
#define INT_STATUS_RESERVED0_FIELD_MASK  0x00000000fffffffe
#define INT_STATUS_RESERVED0_FIELD_WIDTH 31
#define INT_STATUS_RESERVED0_FIELD_SHIFT 1

extern const ru_field_rec INT_STATUS_CLK_SAMPLE_INT_FIELD;
#define INT_STATUS_CLK_SAMPLE_INT_FIELD_MASK  0x0000000000000001
#define INT_STATUS_CLK_SAMPLE_INT_FIELD_WIDTH 1
#define INT_STATUS_CLK_SAMPLE_INT_FIELD_SHIFT 0

extern const ru_field_rec INT_MASK_RESERVED0_FIELD;
#define INT_MASK_RESERVED0_FIELD_MASK  0x00000000fffffffe
#define INT_MASK_RESERVED0_FIELD_WIDTH 31
#define INT_MASK_RESERVED0_FIELD_SHIFT 1

extern const ru_field_rec INT_MASK_MSK_CLK_SAMPLE_INT_FIELD;
#define INT_MASK_MSK_CLK_SAMPLE_INT_FIELD_MASK  0x0000000000000001
#define INT_MASK_MSK_CLK_SAMPLE_INT_FIELD_WIDTH 1
#define INT_MASK_MSK_CLK_SAMPLE_INT_FIELD_SHIFT 0

extern const ru_field_rec CLK_DEJITTER_SAMPLING_CTL_0_RESERVED0_FIELD;
#define CLK_DEJITTER_SAMPLING_CTL_0_RESERVED0_FIELD_MASK  0x00000000fc000000
#define CLK_DEJITTER_SAMPLING_CTL_0_RESERVED0_FIELD_WIDTH 6
#define CLK_DEJITTER_SAMPLING_CTL_0_RESERVED0_FIELD_SHIFT 26

extern const ru_field_rec CLK_DEJITTER_SAMPLING_CTL_0_CFG_PLL_SMPL_PRD_FIELD;
#define CLK_DEJITTER_SAMPLING_CTL_0_CFG_PLL_SMPL_PRD_FIELD_MASK  0x0000000003ffffff
#define CLK_DEJITTER_SAMPLING_CTL_0_CFG_PLL_SMPL_PRD_FIELD_WIDTH 26
#define CLK_DEJITTER_SAMPLING_CTL_0_CFG_PLL_SMPL_PRD_FIELD_SHIFT 0

extern const ru_field_rec CLK_DEJITTER_SAMPLING_CTL_1_RESERVED0_FIELD;
#define CLK_DEJITTER_SAMPLING_CTL_1_RESERVED0_FIELD_MASK  0x00000000ffffffe0
#define CLK_DEJITTER_SAMPLING_CTL_1_RESERVED0_FIELD_WIDTH 27
#define CLK_DEJITTER_SAMPLING_CTL_1_RESERVED0_FIELD_SHIFT 5

extern const ru_field_rec CLK_DEJITTER_SAMPLING_CTL_1_CFG_EN_PBI_WR_2_SYNCE_PLL_FIELD;
#define CLK_DEJITTER_SAMPLING_CTL_1_CFG_EN_PBI_WR_2_SYNCE_PLL_FIELD_MASK  0x0000000000000010
#define CLK_DEJITTER_SAMPLING_CTL_1_CFG_EN_PBI_WR_2_SYNCE_PLL_FIELD_WIDTH 1
#define CLK_DEJITTER_SAMPLING_CTL_1_CFG_EN_PBI_WR_2_SYNCE_PLL_FIELD_SHIFT 4

extern const ru_field_rec CLK_DEJITTER_SAMPLING_CTL_1_RESERVED1_FIELD;
#define CLK_DEJITTER_SAMPLING_CTL_1_RESERVED1_FIELD_MASK  0x0000000000000008
#define CLK_DEJITTER_SAMPLING_CTL_1_RESERVED1_FIELD_WIDTH 1
#define CLK_DEJITTER_SAMPLING_CTL_1_RESERVED1_FIELD_SHIFT 3

extern const ru_field_rec CLK_DEJITTER_SAMPLING_CTL_1_CFG_CLK_SMPL_SRC_FIELD;
#define CLK_DEJITTER_SAMPLING_CTL_1_CFG_CLK_SMPL_SRC_FIELD_MASK  0x0000000000000007
#define CLK_DEJITTER_SAMPLING_CTL_1_CFG_CLK_SMPL_SRC_FIELD_WIDTH 3
#define CLK_DEJITTER_SAMPLING_CTL_1_CFG_CLK_SMPL_SRC_FIELD_SHIFT 0

extern const ru_field_rec CLK_SAMPLE_COUNTER_PBI_CLK_CNT_SMPL_FIELD;
#define CLK_SAMPLE_COUNTER_PBI_CLK_CNT_SMPL_FIELD_MASK  0x00000000ffffffff
#define CLK_SAMPLE_COUNTER_PBI_CLK_CNT_SMPL_FIELD_WIDTH 32
#define CLK_SAMPLE_COUNTER_PBI_CLK_CNT_SMPL_FIELD_SHIFT 0

extern const ru_field_rec SYNCE_PLL_CONFIG_IG_CFG_SYNCE_PLL_NDIV_INT_FIELD;
#define SYNCE_PLL_CONFIG_IG_CFG_SYNCE_PLL_NDIV_INT_FIELD_MASK  0x00000000ff000000
#define SYNCE_PLL_CONFIG_IG_CFG_SYNCE_PLL_NDIV_INT_FIELD_WIDTH 8
#define SYNCE_PLL_CONFIG_IG_CFG_SYNCE_PLL_NDIV_INT_FIELD_SHIFT 24

extern const ru_field_rec SYNCE_PLL_CONFIG_IG_CFG_SYNCE_PLL_NDIV_FRAC_FIELD;
#define SYNCE_PLL_CONFIG_IG_CFG_SYNCE_PLL_NDIV_FRAC_FIELD_MASK  0x0000000000ffffff
#define SYNCE_PLL_CONFIG_IG_CFG_SYNCE_PLL_NDIV_FRAC_FIELD_WIDTH 24
#define SYNCE_PLL_CONFIG_IG_CFG_SYNCE_PLL_NDIV_FRAC_FIELD_SHIFT 0

extern const ru_field_rec TOP_OSR_CONTROL_RESERVED0_FIELD;
#define TOP_OSR_CONTROL_RESERVED0_FIELD_MASK  0x00000000ffffff00
#define TOP_OSR_CONTROL_RESERVED0_FIELD_WIDTH 24
#define TOP_OSR_CONTROL_RESERVED0_FIELD_SHIFT 8

extern const ru_field_rec TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXLBE_SER_ORDER_FIELD;
#define TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXLBE_SER_ORDER_FIELD_MASK  0x0000000000000080
#define TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXLBE_SER_ORDER_FIELD_WIDTH 1
#define TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXLBE_SER_ORDER_FIELD_SHIFT 7

extern const ru_field_rec TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXLBE_SER_INIT_VAL_FIELD;
#define TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXLBE_SER_INIT_VAL_FIELD_MASK  0x0000000000000070
#define TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXLBE_SER_INIT_VAL_FIELD_WIDTH 3
#define TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXLBE_SER_INIT_VAL_FIELD_SHIFT 4

extern const ru_field_rec TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXLBE_SER_EN_FIELD;
#define TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXLBE_SER_EN_FIELD_MASK  0x0000000000000008
#define TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXLBE_SER_EN_FIELD_WIDTH 1
#define TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXLBE_SER_EN_FIELD_SHIFT 3

extern const ru_field_rec TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXFIFO_RD_LEGACY_MODE_FIELD;
#define TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXFIFO_RD_LEGACY_MODE_FIELD_MASK  0x0000000000000004
#define TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXFIFO_RD_LEGACY_MODE_FIELD_WIDTH 1
#define TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_TXFIFO_RD_LEGACY_MODE_FIELD_SHIFT 2

extern const ru_field_rec TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_CFG_GPON_RX_CLK_FIELD;
#define TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_CFG_GPON_RX_CLK_FIELD_MASK  0x0000000000000003
#define TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_CFG_GPON_RX_CLK_FIELD_WIDTH 2
#define TOP_OSR_CONTROL_CR_WAN_TOP_WAN_MISC_SERDES_OVERSAMPLE_CTRL_CFG_GPON_RX_CLK_FIELD_SHIFT 0

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_STATUS_CR_RD_DATA_CLX_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_STATUS_CR_RD_DATA_CLX_FIELD_MASK  0x00000000ffffffff
#define GPON_GEARBOX_STATUS_GEARBOX_STATUS_CR_RD_DATA_CLX_FIELD_WIDTH 32
#define GPON_GEARBOX_STATUS_GEARBOX_STATUS_CR_RD_DATA_CLX_FIELD_SHIFT 0

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_RESERVED0_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_RESERVED0_FIELD_MASK  0x00000000fc000000
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_RESERVED0_FIELD_WIDTH 6
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_RESERVED0_FIELD_SHIFT 26

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_SIG_PRBS_STATUS_CLR_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_SIG_PRBS_STATUS_CLR_FIELD_MASK  0x0000000002000000
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_SIG_PRBS_STATUS_CLR_FIELD_WIDTH 1
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_SIG_PRBS_STATUS_CLR_FIELD_SHIFT 25

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_INV_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_INV_FIELD_MASK  0x0000000001000000
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_INV_FIELD_WIDTH 1
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_INV_FIELD_SHIFT 24

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_OOL_CNT_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_OOL_CNT_FIELD_MASK  0x0000000000f80000
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_OOL_CNT_FIELD_WIDTH 5
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_OOL_CNT_FIELD_SHIFT 19

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_LOCK_CNT_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_LOCK_CNT_FIELD_MASK  0x000000000007c000
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_LOCK_CNT_FIELD_WIDTH 5
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_LOCK_CNT_FIELD_SHIFT 14

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_ERR_CNT_BURST_MODE_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_ERR_CNT_BURST_MODE_FIELD_MASK  0x0000000000002000
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_ERR_CNT_BURST_MODE_FIELD_WIDTH 1
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_ERR_CNT_BURST_MODE_FIELD_SHIFT 13

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_MODE_SEL_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_MODE_SEL_FIELD_MASK  0x0000000000001c00
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_MODE_SEL_FIELD_WIDTH 3
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_MODE_SEL_FIELD_SHIFT 10

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_RESERVED1_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_RESERVED1_FIELD_MASK  0x0000000000000380
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_RESERVED1_FIELD_WIDTH 3
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_RESERVED1_FIELD_SHIFT 7

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_EN_TIMEOUT_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_EN_TIMEOUT_FIELD_MASK  0x000000000000007c
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_EN_TIMEOUT_FIELD_WIDTH 5
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_EN_TIMEOUT_FIELD_SHIFT 2

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_EN_TIMER_MODE_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_EN_TIMER_MODE_FIELD_MASK  0x0000000000000003
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_EN_TIMER_MODE_FIELD_WIDTH 2
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_0_EN_TIMER_MODE_FIELD_SHIFT 0

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_1_EN_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_1_EN_FIELD_MASK  0x0000000080000000
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_1_EN_FIELD_WIDTH 1
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_1_EN_FIELD_SHIFT 31

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_1_MODE_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_1_MODE_FIELD_MASK  0x0000000060000000
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_1_MODE_FIELD_WIDTH 2
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_1_MODE_FIELD_SHIFT 29

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_RESERVED0_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_RESERVED0_FIELD_MASK  0x000000001ff00000
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_RESERVED0_FIELD_WIDTH 9
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_RESERVED0_FIELD_SHIFT 20

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_1_TIMER_VAL_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_1_TIMER_VAL_FIELD_MASK  0x00000000000fffff
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_1_TIMER_VAL_FIELD_WIDTH 20
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_CR_XGWAN_TOP_WAN_MISC_GPON_GEARBOX_RG_PRBS_CHK_CTRL_1_TIMER_VAL_FIELD_SHIFT 0

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_0_GPON_GEARBOX_PRBS_STAT_0_VECTOR_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_0_GPON_GEARBOX_PRBS_STAT_0_VECTOR_FIELD_MASK  0x00000000ffffffff
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_0_GPON_GEARBOX_PRBS_STAT_0_VECTOR_FIELD_WIDTH 32
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_0_GPON_GEARBOX_PRBS_STAT_0_VECTOR_FIELD_SHIFT 0

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_1_RESERVED0_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_1_RESERVED0_FIELD_MASK  0x00000000fffffffc
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_1_RESERVED0_FIELD_WIDTH 30
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_1_RESERVED0_FIELD_SHIFT 2

extern const ru_field_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_1_GPON_GEARBOX_PRBS_STAT_1_VECTOR_FIELD;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_1_GPON_GEARBOX_PRBS_STAT_1_VECTOR_FIELD_MASK  0x0000000000000003
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_1_GPON_GEARBOX_PRBS_STAT_1_VECTOR_FIELD_WIDTH 2
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_1_GPON_GEARBOX_PRBS_STAT_1_VECTOR_FIELD_SHIFT 0

extern const ru_field_rec AE_GEARBOX_CONTROL_0__0_RESERVED0_FIELD;
#define AE_GEARBOX_CONTROL_0__0_RESERVED0_FIELD_MASK  0x00000000fffffc00
#define AE_GEARBOX_CONTROL_0__0_RESERVED0_FIELD_WIDTH 22
#define AE_GEARBOX_CONTROL_0__0_RESERVED0_FIELD_SHIFT 10

extern const ru_field_rec AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_TX_FIFO_OFFSET_FIELD;
#define AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_TX_FIFO_OFFSET_FIELD_MASK  0x00000000000003f0
#define AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_TX_FIFO_OFFSET_FIELD_WIDTH 6
#define AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_TX_FIFO_OFFSET_FIELD_SHIFT 4

extern const ru_field_rec AE_GEARBOX_CONTROL_0__0_RESERVED1_FIELD;
#define AE_GEARBOX_CONTROL_0__0_RESERVED1_FIELD_MASK  0x0000000000000008
#define AE_GEARBOX_CONTROL_0__0_RESERVED1_FIELD_WIDTH 1
#define AE_GEARBOX_CONTROL_0__0_RESERVED1_FIELD_SHIFT 3

extern const ru_field_rec AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_TX_FIFO_OFFSET_LD_FIELD;
#define AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_TX_FIFO_OFFSET_LD_FIELD_MASK  0x0000000000000004
#define AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_TX_FIFO_OFFSET_LD_FIELD_WIDTH 1
#define AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_TX_FIFO_OFFSET_LD_FIELD_SHIFT 2

extern const ru_field_rec AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_FULL_RATE_SERDES_MODE_FIELD;
#define AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_FULL_RATE_SERDES_MODE_FIELD_MASK  0x0000000000000002
#define AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_FULL_RATE_SERDES_MODE_FIELD_WIDTH 1
#define AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_FULL_RATE_SERDES_MODE_FIELD_SHIFT 1

extern const ru_field_rec AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_WIDTH_MODE_FIELD;
#define AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_WIDTH_MODE_FIELD_MASK  0x0000000000000001
#define AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_WIDTH_MODE_FIELD_WIDTH 1
#define AE_GEARBOX_CONTROL_0__0_CR_WAN_TOP_AE_GEARBOX_WIDTH_MODE_FIELD_SHIFT 0

extern const ru_field_rec VOLTAGE_REGULATOR_DIVIDER_IDER_RESERVED0_FIELD;
#define VOLTAGE_REGULATOR_DIVIDER_IDER_RESERVED0_FIELD_MASK  0x00000000fffffc00
#define VOLTAGE_REGULATOR_DIVIDER_IDER_RESERVED0_FIELD_WIDTH 22
#define VOLTAGE_REGULATOR_DIVIDER_IDER_RESERVED0_FIELD_SHIFT 10

extern const ru_field_rec VOLTAGE_REGULATOR_DIVIDER_IDER_CFG_VREG_CLK_BYPASS_FIELD;
#define VOLTAGE_REGULATOR_DIVIDER_IDER_CFG_VREG_CLK_BYPASS_FIELD_MASK  0x0000000000000200
#define VOLTAGE_REGULATOR_DIVIDER_IDER_CFG_VREG_CLK_BYPASS_FIELD_WIDTH 1
#define VOLTAGE_REGULATOR_DIVIDER_IDER_CFG_VREG_CLK_BYPASS_FIELD_SHIFT 9

extern const ru_field_rec VOLTAGE_REGULATOR_DIVIDER_IDER_CFG_VREG_CLK_SRC_FIELD;
#define VOLTAGE_REGULATOR_DIVIDER_IDER_CFG_VREG_CLK_SRC_FIELD_MASK  0x0000000000000100
#define VOLTAGE_REGULATOR_DIVIDER_IDER_CFG_VREG_CLK_SRC_FIELD_WIDTH 1
#define VOLTAGE_REGULATOR_DIVIDER_IDER_CFG_VREG_CLK_SRC_FIELD_SHIFT 8

extern const ru_field_rec VOLTAGE_REGULATOR_DIVIDER_IDER_CFG_VREG_DIV_FIELD;
#define VOLTAGE_REGULATOR_DIVIDER_IDER_CFG_VREG_DIV_FIELD_MASK  0x00000000000000ff
#define VOLTAGE_REGULATOR_DIVIDER_IDER_CFG_VREG_DIV_FIELD_WIDTH 8
#define VOLTAGE_REGULATOR_DIVIDER_IDER_CFG_VREG_DIV_FIELD_SHIFT 0

extern const ru_field_rec CLOCK_SYNC_CONFIG_IG_RESERVED0_FIELD;
#define CLOCK_SYNC_CONFIG_IG_RESERVED0_FIELD_MASK  0x00000000fffffff8
#define CLOCK_SYNC_CONFIG_IG_RESERVED0_FIELD_WIDTH 29
#define CLOCK_SYNC_CONFIG_IG_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec CLOCK_SYNC_CONFIG_IG_CFG_GPIO_1PPS_OEB_FIELD;
#define CLOCK_SYNC_CONFIG_IG_CFG_GPIO_1PPS_OEB_FIELD_MASK  0x0000000000000004
#define CLOCK_SYNC_CONFIG_IG_CFG_GPIO_1PPS_OEB_FIELD_WIDTH 1
#define CLOCK_SYNC_CONFIG_IG_CFG_GPIO_1PPS_OEB_FIELD_SHIFT 2

extern const ru_field_rec CLOCK_SYNC_CONFIG_IG_CFG_GPIO_1PPS_SRC_FIELD;
#define CLOCK_SYNC_CONFIG_IG_CFG_GPIO_1PPS_SRC_FIELD_MASK  0x0000000000000002
#define CLOCK_SYNC_CONFIG_IG_CFG_GPIO_1PPS_SRC_FIELD_WIDTH 1
#define CLOCK_SYNC_CONFIG_IG_CFG_GPIO_1PPS_SRC_FIELD_SHIFT 1

extern const ru_field_rec CLOCK_SYNC_CONFIG_IG_CFG_SWITCH_SYNCIN_SRC_FIELD;
#define CLOCK_SYNC_CONFIG_IG_CFG_SWITCH_SYNCIN_SRC_FIELD_MASK  0x0000000000000001
#define CLOCK_SYNC_CONFIG_IG_CFG_SWITCH_SYNCIN_SRC_FIELD_WIDTH 1
#define CLOCK_SYNC_CONFIG_IG_CFG_SWITCH_SYNCIN_SRC_FIELD_SHIFT 0

extern const ru_field_rec AEPCS_IEEE_REGID_ID_CFG_AEPCS_IEEE_REGID_FIELD;
#define AEPCS_IEEE_REGID_ID_CFG_AEPCS_IEEE_REGID_FIELD_MASK  0x00000000ffffffff
#define AEPCS_IEEE_REGID_ID_CFG_AEPCS_IEEE_REGID_FIELD_WIDTH 32
#define AEPCS_IEEE_REGID_ID_CFG_AEPCS_IEEE_REGID_FIELD_SHIFT 0

extern const ru_field_rec FORCE_LBE_CONTROL_L_RESERVED0_FIELD;
#define FORCE_LBE_CONTROL_L_RESERVED0_FIELD_MASK  0x00000000fffffff0
#define FORCE_LBE_CONTROL_L_RESERVED0_FIELD_WIDTH 28
#define FORCE_LBE_CONTROL_L_RESERVED0_FIELD_SHIFT 4

extern const ru_field_rec FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_OE_VALUE_FIELD;
#define FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_OE_VALUE_FIELD_MASK  0x0000000000000008
#define FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_OE_VALUE_FIELD_WIDTH 1
#define FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_OE_VALUE_FIELD_SHIFT 3

extern const ru_field_rec FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_OE_FIELD;
#define FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_OE_FIELD_MASK  0x0000000000000004
#define FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_OE_FIELD_WIDTH 1
#define FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_OE_FIELD_SHIFT 2

extern const ru_field_rec FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_VALUE_FIELD;
#define FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_VALUE_FIELD_MASK  0x0000000000000002
#define FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_VALUE_FIELD_WIDTH 1
#define FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_VALUE_FIELD_SHIFT 1

extern const ru_field_rec FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_FIELD;
#define FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_FIELD_MASK  0x0000000000000001
#define FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_FIELD_WIDTH 1
#define FORCE_LBE_CONTROL_L_CFG_FORCE_LBE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_RESERVED0_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_RESERVED0_FIELD_MASK  0x00000000f0000000
#define NGPON_GEARBOX_RX_CTL_0_RESERVED0_FIELD_WIDTH 4
#define NGPON_GEARBOX_RX_CTL_0_RESERVED0_FIELD_SHIFT 28

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFIFORDPTR_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFIFORDPTR_FIELD_MASK  0x000000000f000000
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFIFORDPTR_FIELD_WIDTH 4
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFIFORDPTR_FIELD_SHIFT 24

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXPTRAUTOLDDIS_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXPTRAUTOLDDIS_FIELD_MASK  0x0000000000800000
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXPTRAUTOLDDIS_FIELD_WIDTH 1
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXPTRAUTOLDDIS_FIELD_SHIFT 23

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXMAXBADK_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXMAXBADK_FIELD_MASK  0x0000000000700000
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXMAXBADK_FIELD_WIDTH 3
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXMAXBADK_FIELD_SHIFT 20

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRMK28ONLY_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRMK28ONLY_FIELD_MASK  0x0000000000080000
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRMK28ONLY_FIELD_WIDTH 1
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRMK28ONLY_FIELD_SHIFT 19

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXMAXGOODK_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXMAXGOODK_FIELD_MASK  0x0000000000070000
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXMAXGOODK_FIELD_WIDTH 3
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXMAXGOODK_FIELD_SHIFT 16

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRCHUNT_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRCHUNT_FIELD_MASK  0x0000000000008000
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRCHUNT_FIELD_WIDTH 1
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRCHUNT_FIELD_SHIFT 15

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXOUTDATAFLIP_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXOUTDATAFLIP_FIELD_MASK  0x0000000000004000
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXOUTDATAFLIP_FIELD_WIDTH 1
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXOUTDATAFLIP_FIELD_SHIFT 14

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRCMUXSEL_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRCMUXSEL_FIELD_MASK  0x0000000000002000
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRCMUXSEL_FIELD_WIDTH 1
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRCMUXSEL_FIELD_SHIFT 13

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRCMUXVAL_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRCMUXVAL_FIELD_MASK  0x0000000000001f00
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRCMUXVAL_FIELD_WIDTH 5
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFRCMUXVAL_FIELD_SHIFT 8

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRX20BDATAFLIP_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRX20BDATAFLIP_FIELD_MASK  0x0000000000000080
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRX20BDATAFLIP_FIELD_WIDTH 1
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRX20BDATAFLIP_FIELD_SHIFT 7

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXSERDATAFLIP_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXSERDATAFLIP_FIELD_MASK  0x0000000000000040
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXSERDATAFLIP_FIELD_WIDTH 1
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXSERDATAFLIP_FIELD_SHIFT 6

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXSERDATAINV_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXSERDATAINV_FIELD_MASK  0x0000000000000020
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXSERDATAINV_FIELD_WIDTH 1
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXSERDATAINV_FIELD_SHIFT 5

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFIFOPTRLD_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFIFOPTRLD_FIELD_MASK  0x0000000000000010
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFIFOPTRLD_FIELD_WIDTH 1
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXFIFOPTRLD_FIELD_SHIFT 4

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXSWSYNCHOLD_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXSWSYNCHOLD_FIELD_MASK  0x0000000000000008
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXSWSYNCHOLD_FIELD_WIDTH 1
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXSWSYNCHOLD_FIELD_SHIFT 3

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXMODE_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXMODE_FIELD_MASK  0x0000000000000004
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXMODE_FIELD_WIDTH 1
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXMODE_FIELD_SHIFT 2

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXEN_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXEN_FIELD_MASK  0x0000000000000002
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXEN_FIELD_WIDTH 1
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRXEN_FIELD_SHIFT 1

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRSTN_FIELD;
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRSTN_FIELD_MASK  0x0000000000000001
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRSTN_FIELD_WIDTH 1
#define NGPON_GEARBOX_RX_CTL_0_CFNGPONGBOXRSTN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_1_RESERVED0_FIELD;
#define NGPON_GEARBOX_RX_CTL_1_RESERVED0_FIELD_MASK  0x00000000fffe0000
#define NGPON_GEARBOX_RX_CTL_1_RESERVED0_FIELD_WIDTH 15
#define NGPON_GEARBOX_RX_CTL_1_RESERVED0_FIELD_SHIFT 17

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_1_CFNGPONGBOXRXMAXTIMERCNT_FIELD;
#define NGPON_GEARBOX_RX_CTL_1_CFNGPONGBOXRXMAXTIMERCNT_FIELD_MASK  0x000000000001ffff
#define NGPON_GEARBOX_RX_CTL_1_CFNGPONGBOXRXMAXTIMERCNT_FIELD_WIDTH 17
#define NGPON_GEARBOX_RX_CTL_1_CFNGPONGBOXRXMAXTIMERCNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_2_RESERVED0_FIELD;
#define NGPON_GEARBOX_RX_CTL_2_RESERVED0_FIELD_MASK  0x00000000fc000000
#define NGPON_GEARBOX_RX_CTL_2_RESERVED0_FIELD_WIDTH 6
#define NGPON_GEARBOX_RX_CTL_2_RESERVED0_FIELD_SHIFT 26

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_2_CFNGPONGBOXRXK28D5RDP_FIELD;
#define NGPON_GEARBOX_RX_CTL_2_CFNGPONGBOXRXK28D5RDP_FIELD_MASK  0x0000000003ff0000
#define NGPON_GEARBOX_RX_CTL_2_CFNGPONGBOXRXK28D5RDP_FIELD_WIDTH 10
#define NGPON_GEARBOX_RX_CTL_2_CFNGPONGBOXRXK28D5RDP_FIELD_SHIFT 16

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_2_RESERVED1_FIELD;
#define NGPON_GEARBOX_RX_CTL_2_RESERVED1_FIELD_MASK  0x000000000000fc00
#define NGPON_GEARBOX_RX_CTL_2_RESERVED1_FIELD_WIDTH 6
#define NGPON_GEARBOX_RX_CTL_2_RESERVED1_FIELD_SHIFT 10

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_2_CFNGPONGBOXRXK28D5RDN_FIELD;
#define NGPON_GEARBOX_RX_CTL_2_CFNGPONGBOXRXK28D5RDN_FIELD_MASK  0x00000000000003ff
#define NGPON_GEARBOX_RX_CTL_2_CFNGPONGBOXRXK28D5RDN_FIELD_WIDTH 10
#define NGPON_GEARBOX_RX_CTL_2_CFNGPONGBOXRXK28D5RDN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_3_RESERVED0_FIELD;
#define NGPON_GEARBOX_RX_CTL_3_RESERVED0_FIELD_MASK  0x00000000fc000000
#define NGPON_GEARBOX_RX_CTL_3_RESERVED0_FIELD_WIDTH 6
#define NGPON_GEARBOX_RX_CTL_3_RESERVED0_FIELD_SHIFT 26

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_3_CFNGPONGBOXRXD5D7RDP_FIELD;
#define NGPON_GEARBOX_RX_CTL_3_CFNGPONGBOXRXD5D7RDP_FIELD_MASK  0x0000000003ff0000
#define NGPON_GEARBOX_RX_CTL_3_CFNGPONGBOXRXD5D7RDP_FIELD_WIDTH 10
#define NGPON_GEARBOX_RX_CTL_3_CFNGPONGBOXRXD5D7RDP_FIELD_SHIFT 16

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_3_RESERVED1_FIELD;
#define NGPON_GEARBOX_RX_CTL_3_RESERVED1_FIELD_MASK  0x000000000000fc00
#define NGPON_GEARBOX_RX_CTL_3_RESERVED1_FIELD_WIDTH 6
#define NGPON_GEARBOX_RX_CTL_3_RESERVED1_FIELD_SHIFT 10

extern const ru_field_rec NGPON_GEARBOX_RX_CTL_3_CFNGPONGBOXRXD5D7RDN_FIELD;
#define NGPON_GEARBOX_RX_CTL_3_CFNGPONGBOXRXD5D7RDN_FIELD_MASK  0x00000000000003ff
#define NGPON_GEARBOX_RX_CTL_3_CFNGPONGBOXRXD5D7RDN_FIELD_WIDTH 10
#define NGPON_GEARBOX_RX_CTL_3_CFNGPONGBOXRXD5D7RDN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_GEARBOX_TX_CTL_RESERVED0_FIELD;
#define NGPON_GEARBOX_TX_CTL_RESERVED0_FIELD_MASK  0x00000000fff00000
#define NGPON_GEARBOX_TX_CTL_RESERVED0_FIELD_WIDTH 12
#define NGPON_GEARBOX_TX_CTL_RESERVED0_FIELD_SHIFT 20

extern const ru_field_rec NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFODATARDPTR_FIELD;
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFODATARDPTR_FIELD_MASK  0x00000000000f0000
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFODATARDPTR_FIELD_WIDTH 4
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFODATARDPTR_FIELD_SHIFT 16

extern const ru_field_rec NGPON_GEARBOX_TX_CTL_RESERVED1_FIELD;
#define NGPON_GEARBOX_TX_CTL_RESERVED1_FIELD_MASK  0x000000000000e000
#define NGPON_GEARBOX_TX_CTL_RESERVED1_FIELD_WIDTH 3
#define NGPON_GEARBOX_TX_CTL_RESERVED1_FIELD_SHIFT 13

extern const ru_field_rec NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFOVLDOFF_FIELD;
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFOVLDOFF_FIELD_MASK  0x0000000000001f00
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFOVLDOFF_FIELD_WIDTH 5
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFOVLDOFF_FIELD_SHIFT 8

extern const ru_field_rec NGPON_GEARBOX_TX_CTL_RESERVED2_FIELD;
#define NGPON_GEARBOX_TX_CTL_RESERVED2_FIELD_MASK  0x0000000000000080
#define NGPON_GEARBOX_TX_CTL_RESERVED2_FIELD_WIDTH 1
#define NGPON_GEARBOX_TX_CTL_RESERVED2_FIELD_SHIFT 7

extern const ru_field_rec NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERVLDFLIP_FIELD;
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERVLDFLIP_FIELD_MASK  0x0000000000000040
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERVLDFLIP_FIELD_WIDTH 1
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERVLDFLIP_FIELD_SHIFT 6

extern const ru_field_rec NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERDATAFLIP_FIELD;
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERDATAFLIP_FIELD_MASK  0x0000000000000020
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERDATAFLIP_FIELD_WIDTH 1
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERDATAFLIP_FIELD_SHIFT 5

extern const ru_field_rec NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERVLDINV_FIELD;
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERVLDINV_FIELD_MASK  0x0000000000000010
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERVLDINV_FIELD_WIDTH 1
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERVLDINV_FIELD_SHIFT 4

extern const ru_field_rec NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERDATAINV_FIELD;
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERDATAINV_FIELD_MASK  0x0000000000000008
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERDATAINV_FIELD_WIDTH 1
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXSERDATAINV_FIELD_SHIFT 3

extern const ru_field_rec NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFOVLDPTRLD_FIELD;
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFOVLDPTRLD_FIELD_MASK  0x0000000000000004
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFOVLDPTRLD_FIELD_WIDTH 1
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFOVLDPTRLD_FIELD_SHIFT 2

extern const ru_field_rec NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFOPTRLD_FIELD;
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFOPTRLD_FIELD_MASK  0x0000000000000002
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFOPTRLD_FIELD_WIDTH 1
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXFIFOPTRLD_FIELD_SHIFT 1

extern const ru_field_rec NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXEN_FIELD;
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXEN_FIELD_MASK  0x0000000000000001
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXEN_FIELD_WIDTH 1
#define NGPON_GEARBOX_TX_CTL_CFNGPONGBOXTXEN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_GEARBOX_STATUS_RESERVED0_FIELD;
#define NGPON_GEARBOX_STATUS_RESERVED0_FIELD_MASK  0x00000000f8000000
#define NGPON_GEARBOX_STATUS_RESERVED0_FIELD_WIDTH 5
#define NGPON_GEARBOX_STATUS_RESERVED0_FIELD_SHIFT 27

extern const ru_field_rec NGPON_GEARBOX_STATUS_NGPONTXGBOXFIFOVLDPTRCOL_FIELD;
#define NGPON_GEARBOX_STATUS_NGPONTXGBOXFIFOVLDPTRCOL_FIELD_MASK  0x0000000004000000
#define NGPON_GEARBOX_STATUS_NGPONTXGBOXFIFOVLDPTRCOL_FIELD_WIDTH 1
#define NGPON_GEARBOX_STATUS_NGPONTXGBOXFIFOVLDPTRCOL_FIELD_SHIFT 26

extern const ru_field_rec NGPON_GEARBOX_STATUS_NGPONRXGBOXSTATE_FIELD;
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXSTATE_FIELD_MASK  0x0000000003000000
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXSTATE_FIELD_WIDTH 2
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXSTATE_FIELD_SHIFT 24

extern const ru_field_rec NGPON_GEARBOX_STATUS_NGPONTXGBOXFIFODATAPTRCOL_FIELD;
#define NGPON_GEARBOX_STATUS_NGPONTXGBOXFIFODATAPTRCOL_FIELD_MASK  0x0000000000800000
#define NGPON_GEARBOX_STATUS_NGPONTXGBOXFIFODATAPTRCOL_FIELD_WIDTH 1
#define NGPON_GEARBOX_STATUS_NGPONTXGBOXFIFODATAPTRCOL_FIELD_SHIFT 23

extern const ru_field_rec NGPON_GEARBOX_STATUS_NGPONRXGBOXKCNT_FIELD;
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXKCNT_FIELD_MASK  0x0000000000700000
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXKCNT_FIELD_WIDTH 3
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXKCNT_FIELD_SHIFT 20

extern const ru_field_rec NGPON_GEARBOX_STATUS_NGPONRXGBOXFIFOPTRDELTA_FIELD;
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXFIFOPTRDELTA_FIELD_MASK  0x00000000000f0000
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXFIFOPTRDELTA_FIELD_WIDTH 4
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXFIFOPTRDELTA_FIELD_SHIFT 16

extern const ru_field_rec NGPON_GEARBOX_STATUS_NGPONRXGBOXSYNCACQ_FIELD;
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXSYNCACQ_FIELD_MASK  0x0000000000008000
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXSYNCACQ_FIELD_WIDTH 1
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXSYNCACQ_FIELD_SHIFT 15

extern const ru_field_rec NGPON_GEARBOX_STATUS_NGPONRXGBOXFIFOPTRCOL_FIELD;
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXFIFOPTRCOL_FIELD_MASK  0x0000000000004000
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXFIFOPTRCOL_FIELD_WIDTH 1
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXFIFOPTRCOL_FIELD_SHIFT 14

extern const ru_field_rec NGPON_GEARBOX_STATUS_NGPONRXGBOXCODEERRCNTSTAT_FIELD;
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXCODEERRCNTSTAT_FIELD_MASK  0x0000000000003fff
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXCODEERRCNTSTAT_FIELD_WIDTH 14
#define NGPON_GEARBOX_STATUS_NGPONRXGBOXCODEERRCNTSTAT_FIELD_SHIFT 0

extern const ru_field_rec WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_RX_CGEN_RSTN_FIELD;
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_RX_CGEN_RSTN_FIELD_MASK  0x0000000000000001
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_RX_CGEN_RSTN_FIELD_WIDTH 1
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_RX_CGEN_RSTN_FIELD_SHIFT 0

extern const ru_field_rec WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_CGEN_RSTN_FIELD;
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_CGEN_RSTN_FIELD_MASK  0x0000000000000002
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_CGEN_RSTN_FIELD_WIDTH 1
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_CGEN_RSTN_FIELD_SHIFT 1

extern const ru_field_rec WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_RX_GBOX_RSTN_FIELD;
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_RX_GBOX_RSTN_FIELD_MASK  0x0000000000000004
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_RX_GBOX_RSTN_FIELD_WIDTH 1
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_RX_GBOX_RSTN_FIELD_SHIFT 2

extern const ru_field_rec WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_GBOX_RSTN_FIELD;
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_GBOX_RSTN_FIELD_MASK  0x0000000000000008
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_GBOX_RSTN_FIELD_WIDTH 1
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_GBOX_RSTN_FIELD_SHIFT 3

extern const ru_field_rec WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_CLK_EN_FIELD;
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_CLK_EN_FIELD_MASK  0x0000000000000010
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_CLK_EN_FIELD_WIDTH 1
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_CLK_EN_FIELD_SHIFT 4

extern const ru_field_rec WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_RX_DATA_END_FIELD;
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_RX_DATA_END_FIELD_MASK  0x0000000000000020
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_RX_DATA_END_FIELD_WIDTH 1
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_RX_DATA_END_FIELD_SHIFT 5

extern const ru_field_rec WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX2RX_LOOP_EN_FIELD;
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX2RX_LOOP_EN_FIELD_MASK  0x0000000000000040
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX2RX_LOOP_EN_FIELD_WIDTH 1
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX2RX_LOOP_EN_FIELD_SHIFT 6

extern const ru_field_rec WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_FIFO_OFF_LD_FIELD;
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_FIFO_OFF_LD_FIELD_MASK  0x0000000000000080
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_FIFO_OFF_LD_FIELD_WIDTH 1
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_FIFO_OFF_LD_FIELD_SHIFT 7

extern const ru_field_rec WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_FIFO_OFF_FIELD;
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_FIFO_OFF_FIELD_MASK  0x0000000000000700
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_FIFO_OFF_FIELD_WIDTH 3
#define WAN_EPON_10G_GEARBOX_CFG_SGB_PON_10G_EPON_TX_FIFO_OFF_FIELD_SHIFT 8

extern const ru_field_rec WAN_EPON_10G_GEARBOX_R0_FIELD;
#define WAN_EPON_10G_GEARBOX_R0_FIELD_MASK  0x00000000fffff800
#define WAN_EPON_10G_GEARBOX_R0_FIELD_WIDTH 21
#define WAN_EPON_10G_GEARBOX_R0_FIELD_SHIFT 11

/******************************************************************************
 *  Registers
 ******************************************************************************/
extern const ru_reg_rec TOP_SCRATCH_ATCH_REG;
#define TOP_SCRATCH_ATCH_REG_OFFSET 0x00000000

extern const ru_reg_rec TOP_RESET_T_REG;
#define TOP_RESET_T_REG_OFFSET 0x00000000

extern const ru_reg_rec GPON_GEARBOX_0_REG;
#define GPON_GEARBOX_0_REG_OFFSET 0x00000000

extern const ru_reg_rec GPON_PATTERN_CFG1_REG;
#define GPON_PATTERN_CFG1_REG_OFFSET 0x00000004

extern const ru_reg_rec GPON_PATTERN_CFG2_REG;
#define GPON_PATTERN_CFG2_REG_OFFSET 0x00000008

extern const ru_reg_rec GPON_GEARBOX_2_REG;
#define GPON_GEARBOX_2_REG_OFFSET 0x0000000c

extern const ru_reg_rec EARLY_TXEN_TXEN_REG;
#define EARLY_TXEN_TXEN_REG_OFFSET 0x00000000

extern const ru_reg_rec RESCAL_AL_CFG_REG;
#define RESCAL_AL_CFG_REG_OFFSET 0x00000000

extern const ru_reg_rec RESCAL_AL_STATUS_0_REG;
#define RESCAL_AL_STATUS_0_REG_OFFSET 0x00000004

extern const ru_reg_rec RESCAL_AL_STATUS_1_REG;
#define RESCAL_AL_STATUS_1_REG_OFFSET 0x00000008

extern const ru_reg_rec MISC_0_REG;
#define MISC_0_REG_OFFSET 0x00000000

extern const ru_reg_rec MISC_1_REG;
#define MISC_1_REG_OFFSET 0x00000004

extern const ru_reg_rec MISC_2_REG;
#define MISC_2_REG_OFFSET 0x00000008

extern const ru_reg_rec MISC_3_REG;
#define MISC_3_REG_OFFSET 0x0000000c

extern const ru_reg_rec WAN_SERDES_PLL_CTL_REG;
#define WAN_SERDES_PLL_CTL_REG_OFFSET 0x00000000

extern const ru_reg_rec WAN_SERDES_TEMP_CTL_REG;
#define WAN_SERDES_TEMP_CTL_REG_OFFSET 0x00000004

extern const ru_reg_rec WAN_SERDES_PRAM_CTL_REG;
#define WAN_SERDES_PRAM_CTL_REG_OFFSET 0x00000008

extern const ru_reg_rec WAN_SERDES_PRAM_CTL_2_REG;
#define WAN_SERDES_PRAM_CTL_2_REG_OFFSET 0x0000000c

extern const ru_reg_rec WAN_SERDES_PRAM_CTL_3_REG;
#define WAN_SERDES_PRAM_CTL_3_REG_OFFSET 0x00000010

extern const ru_reg_rec PMI_LP_0_REG;
#define PMI_LP_0_REG_OFFSET 0x00000000

extern const ru_reg_rec PMI_LP_1_REG;
#define PMI_LP_1_REG_OFFSET 0x00000004

extern const ru_reg_rec PMI_LP_2_REG;
#define PMI_LP_2_REG_OFFSET 0x00000008

extern const ru_reg_rec PMI_LP_3_REG;
#define PMI_LP_3_REG_OFFSET 0x0000000c

extern const ru_reg_rec PMI_LP_4_REG;
#define PMI_LP_4_REG_OFFSET 0x00000010

extern const ru_reg_rec TOD_CONFIG_0_REG;
#define TOD_CONFIG_0_REG_OFFSET 0x00000000

extern const ru_reg_rec TOD_CONFIG_1_REG;
#define TOD_CONFIG_1_REG_OFFSET 0x00000004

extern const ru_reg_rec TOD_CONFIG_2_REG;
#define TOD_CONFIG_2_REG_OFFSET 0x00000008

extern const ru_reg_rec TOD_CONFIG_3_REG;
#define TOD_CONFIG_3_REG_OFFSET 0x0000000c

extern const ru_reg_rec TOD_CONFIG_4_REG;
#define TOD_CONFIG_4_REG_OFFSET 0x00000010

extern const ru_reg_rec TOD_CONFIG_5_REG;
#define TOD_CONFIG_5_REG_OFFSET 0x00000014

extern const ru_reg_rec TOD_TS48_MSB_REG;
#define TOD_TS48_MSB_REG_OFFSET 0x00000018

extern const ru_reg_rec TOD_TS48_LSB_REG;
#define TOD_TS48_LSB_REG_OFFSET 0x0000001c

extern const ru_reg_rec TOD_TS64_MSB_REG;
#define TOD_TS64_MSB_REG_OFFSET 0x00000020

extern const ru_reg_rec TOD_TS64_LSB_REG;
#define TOD_TS64_LSB_REG_OFFSET 0x00000024

extern const ru_reg_rec TOD_STATUS_0_REG;
#define TOD_STATUS_0_REG_OFFSET 0x00000028

extern const ru_reg_rec TOD_STATUS_1_REG;
#define TOD_STATUS_1_REG_OFFSET 0x0000002c

extern const ru_reg_rec SERDES_STATUS_STATUS_REG;
#define SERDES_STATUS_STATUS_REG_OFFSET 0x00000000

extern const ru_reg_rec INT_STATUS_REG;
#define INT_STATUS_REG_OFFSET 0x00000000

extern const ru_reg_rec INT_MASK_REG;
#define INT_MASK_REG_OFFSET 0x00000004

extern const ru_reg_rec CLK_DEJITTER_SAMPLING_CTL_0_REG;
#define CLK_DEJITTER_SAMPLING_CTL_0_REG_OFFSET 0x00000000

extern const ru_reg_rec CLK_DEJITTER_SAMPLING_CTL_1_REG;
#define CLK_DEJITTER_SAMPLING_CTL_1_REG_OFFSET 0x00000004

extern const ru_reg_rec CLK_SAMPLE_COUNTER_REG;
#define CLK_SAMPLE_COUNTER_REG_OFFSET 0x00000008

extern const ru_reg_rec SYNCE_PLL_CONFIG_IG_REG;
#define SYNCE_PLL_CONFIG_IG_REG_OFFSET 0x00000000

extern const ru_reg_rec TOP_OSR_CONTROL_REG;
#define TOP_OSR_CONTROL_REG_OFFSET 0x00000000

extern const ru_reg_rec GPON_GEARBOX_STATUS_GEARBOX_STATUS_REG;
#define GPON_GEARBOX_STATUS_GEARBOX_STATUS_REG_OFFSET 0x00000000

extern const ru_reg_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_REG;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_0_REG_OFFSET 0x0000001c

extern const ru_reg_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_REG;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_CONTROL_1_REG_OFFSET 0x00000024

extern const ru_reg_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_0_REG;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_0_REG_OFFSET 0x00000028

extern const ru_reg_rec GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_1_REG;
#define GPON_GEARBOX_STATUS_GEARBOX_PRBS_STATUS_1_REG_OFFSET 0x0000002c

extern const ru_reg_rec AE_GEARBOX_CONTROL_0__0_REG;
#define AE_GEARBOX_CONTROL_0__0_REG_OFFSET 0x00000000

extern const ru_reg_rec VOLTAGE_REGULATOR_DIVIDER_IDER_REG;
#define VOLTAGE_REGULATOR_DIVIDER_IDER_REG_OFFSET 0x00000000

extern const ru_reg_rec CLOCK_SYNC_CONFIG_IG_REG;
#define CLOCK_SYNC_CONFIG_IG_REG_OFFSET 0x00000000

extern const ru_reg_rec AEPCS_IEEE_REGID_ID_REG;
#define AEPCS_IEEE_REGID_ID_REG_OFFSET 0x00000000

extern const ru_reg_rec FORCE_LBE_CONTROL_L_REG;
#define FORCE_LBE_CONTROL_CONTROL_REG_OFFSET 0x00000000

extern const ru_reg_rec NGPON_GEARBOX_RX_CTL_0_REG;
#define NGPON_GEARBOX_RX_CTL_0_REG_OFFSET 0x00000000

extern const ru_reg_rec NGPON_GEARBOX_RX_CTL_1_REG;
#define NGPON_GEARBOX_RX_CTL_1_REG_OFFSET 0x00000004

extern const ru_reg_rec NGPON_GEARBOX_RX_CTL_2_REG;
#define NGPON_GEARBOX_RX_CTL_2_REG_OFFSET 0x00000008

extern const ru_reg_rec NGPON_GEARBOX_RX_CTL_3_REG;
#define NGPON_GEARBOX_RX_CTL_3_REG_OFFSET 0x0000000c

extern const ru_reg_rec NGPON_GEARBOX_TX_CTL_REG;
#define NGPON_GEARBOX_TX_CTL_REG_OFFSET 0x00000010

extern const ru_reg_rec NGPON_GEARBOX_STATUS_REG;
#define NGPON_GEARBOX_STATUS_REG_OFFSET 0x00000014

extern const ru_reg_rec WAN_EPON_10G_GEARBOX_REG;
#define WAN_EPON_10G_GEARBOX_REG_OFFSET 0x00000000

extern const ru_reg_rec MISC_4_REG;
#define MISC_4_REG_OFFSET 0x000000cc

extern const ru_reg_rec WAN_SERDES_PLL_CTL_REG;

/******************************************************************************
 *  Blocks
 ******************************************************************************/
extern const ru_block_rec TOP_SCRATCH_BLOCK;
extern const ru_block_rec TOP_RESET_BLOCK;
extern const ru_block_rec GPON_BLOCK;
extern const ru_block_rec EARLY_TXEN_BLOCK;
extern const ru_block_rec RESCAL_BLOCK;
extern const ru_block_rec MISC_BLOCK;
extern const ru_block_rec WAN_SERDES_BLOCK;
extern const ru_block_rec PMI_BLOCK;
extern const ru_block_rec TOD_BLOCK;
extern const ru_block_rec SERDES_STATUS_BLOCK;
extern const ru_block_rec INT_BLOCK;
extern const ru_block_rec CLK_BLOCK;
extern const ru_block_rec SYNCE_PLL_CONFIG_BLOCK;
extern const ru_block_rec TOP_OSR_BLOCK;
extern const ru_block_rec GPON_GEARBOX_STATUS_BLOCK;
extern const ru_block_rec AE_GEARBOX_CONTROL_0_BLOCK;
extern const ru_block_rec VOLTAGE_REGULATOR_DIVIDER_BLOCK;
extern const ru_block_rec CLOCK_SYNC_CONFIG_BLOCK;
extern const ru_block_rec AEPCS_IEEE_REGID_BLOCK;
extern const ru_block_rec FORCE_LBE_CONTROL_BLOCK;
extern const ru_block_rec NGPON_GEARBOX_BLOCK;
extern const ru_block_rec WAN_EPON_BLOCK;
extern const ru_block_rec *WAN_TOP_BLOCKS[];


#define RU_REG_COUNT 60
#define RU_FLD_COUNT 287


#endif /* End of file .h */
