
../repos/stcorp-coda-3a25f25/CMakeFiles/coda.dir/libcoda/pcre/pcre_compile.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <find_error_text>:
       0:	mov	ip, sp
       4:	sub	sp, sp, #8
       8:	str	ip, [sp]
       c:	str	lr, [sp, #4]
      10:	ldr	r1, [pc, #68]	; 5c <find_error_text+0x5c>
      14:	cmp	r0, #0
      18:	ble	4c <find_error_text+0x4c>
      1c:	mov	r2, r1
      20:	add	r1, r2, #1
      24:	ldrb	r2, [r2]
      28:	cmp	r2, #0
      2c:	bne	1c <find_error_text+0x1c>
      30:	ldrb	r3, [r1]
      34:	cmp	r3, #0
      38:	bne	44 <find_error_text+0x44>
      3c:	ldr	r0, [pc, #28]	; 60 <find_error_text+0x60>
      40:	b	50 <find_error_text+0x50>
      44:	sub	r0, r0, #1
      48:	b	14 <find_error_text+0x14>
      4c:	mov	r0, r1
      50:	ldr	lr, [sp, #4]
      54:	add	sp, sp, #8
      58:	bx	lr
      5c:	.word	0x00000314
      60:	.word	0x00000047

00000064 <expand_workspace>:
      64:	mov	ip, sp
      68:	sub	sp, sp, #24
      6c:	str	ip, [sp]
      70:	str	lr, [sp, #4]
      74:	str	r4, [sp, #8]
      78:	str	r5, [sp, #12]
      7c:	str	r6, [sp, #16]
      80:	mov	r6, r0
      84:	ldr	r3, [r6, #60]	; 0x3c
      88:	lsl	r5, r3, #1
      8c:	cmp	r5, #409600	; 0x64000
      90:	ble	98 <expand_workspace+0x34>
      94:	mov	r5, #409600	; 0x64000
      98:	ldr	r2, [r6, #60]	; 0x3c
      9c:	cmp	r2, #409600	; 0x64000
      a0:	bge	bc <expand_workspace+0x58>
      a4:	ldr	r1, [r6, #60]	; 0x3c
      a8:	sub	ip, r5, r1
      ac:	cmp	ip, #100	; 0x64
      b0:	movlt	r1, #1
      b4:	movge	r1, #0
      b8:	b	c0 <expand_workspace+0x5c>
      bc:	mov	r1, #1
      c0:	cmp	r1, #0
      c4:	beq	d0 <expand_workspace+0x6c>
      c8:	mov	r0, #72	; 0x48
      cc:	b	140 <expand_workspace+0xdc>
      d0:	ldr	r3, [pc, #128]	; 158 <expand_workspace+0xf4>
      d4:	ldr	ip, [r3]
      d8:	mov	r0, r5
      dc:	blx	ip
      e0:	mov	r4, r0
      e4:	cmp	r4, #0
      e8:	bne	f4 <expand_workspace+0x90>
      ec:	mov	r0, #21
      f0:	b	140 <expand_workspace+0xdc>
      f4:	ldr	r1, [r6, #16]
      f8:	ldr	r2, [r6, #60]	; 0x3c
      fc:	mov	r0, r4
     100:	bl	0 <memcpy>
     104:	ldr	ip, [r6, #32]
     108:	ldr	r0, [r6, #16]
     10c:	sub	r2, ip, r0
     110:	add	r0, r4, r2
     114:	str	r0, [r6, #32]
     118:	ldr	r0, [r6, #60]	; 0x3c
     11c:	cmp	r0, #4096	; 0x1000
     120:	ble	134 <expand_workspace+0xd0>
     124:	ldr	r3, [pc, #48]	; 15c <expand_workspace+0xf8>
     128:	ldr	ip, [r3]
     12c:	ldr	r0, [r6, #16]
     130:	blx	ip
     134:	str	r4, [r6, #16]
     138:	str	r5, [r6, #60]	; 0x3c
     13c:	mov	r0, #0
     140:	ldr	r4, [sp, #8]
     144:	ldr	r5, [sp, #12]
     148:	ldr	r6, [sp, #16]
     14c:	ldr	lr, [sp, #4]
     150:	add	sp, sp, #24
     154:	bx	lr
	...

00000160 <is_counted_repeat>:
     160:	mov	ip, sp
     164:	sub	sp, sp, #8
     168:	str	ip, [sp]
     16c:	str	lr, [sp, #4]
     170:	ldrb	ip, [r0]
     174:	cmp	ip, #48	; 0x30
     178:	blt	190 <is_counted_repeat+0x30>
     17c:	ldrb	r1, [r0]
     180:	cmp	r1, #57	; 0x39
     184:	movle	ip, #1
     188:	movgt	ip, #0
     18c:	b	194 <is_counted_repeat+0x34>
     190:	mov	ip, #0
     194:	cmp	ip, #0
     198:	bne	1a4 <is_counted_repeat+0x44>
     19c:	mov	r0, #0
     1a0:	b	298 <is_counted_repeat+0x138>
     1a4:	add	r0, r0, #1
     1a8:	ldrb	r2, [r0]
     1ac:	cmp	r2, #48	; 0x30
     1b0:	blt	1c8 <is_counted_repeat+0x68>
     1b4:	ldrb	r1, [r0]
     1b8:	cmp	r1, #57	; 0x39
     1bc:	movle	r1, #1
     1c0:	movgt	r1, #0
     1c4:	b	1cc <is_counted_repeat+0x6c>
     1c8:	mov	r1, #0
     1cc:	cmp	r1, #0
     1d0:	beq	1dc <is_counted_repeat+0x7c>
     1d4:	add	r0, r0, #1
     1d8:	b	1a8 <is_counted_repeat+0x48>
     1dc:	ldrb	r3, [r0]
     1e0:	cmp	r3, #125	; 0x7d
     1e4:	bne	1f0 <is_counted_repeat+0x90>
     1e8:	mov	r0, #1
     1ec:	b	298 <is_counted_repeat+0x138>
     1f0:	add	r3, r0, #1
     1f4:	ldrb	r2, [r0]
     1f8:	cmp	r2, #44	; 0x2c
     1fc:	beq	208 <is_counted_repeat+0xa8>
     200:	mov	r0, #0
     204:	b	298 <is_counted_repeat+0x138>
     208:	ldrb	r2, [r3]
     20c:	cmp	r2, #125	; 0x7d
     210:	bne	21c <is_counted_repeat+0xbc>
     214:	mov	r0, #1
     218:	b	298 <is_counted_repeat+0x138>
     21c:	ldrb	ip, [r3]
     220:	cmp	ip, #48	; 0x30
     224:	blt	23c <is_counted_repeat+0xdc>
     228:	ldrb	r1, [r3]
     22c:	cmp	r1, #57	; 0x39
     230:	movle	r2, #1
     234:	movgt	r2, #0
     238:	b	240 <is_counted_repeat+0xe0>
     23c:	mov	r2, #0
     240:	cmp	r2, #0
     244:	bne	250 <is_counted_repeat+0xf0>
     248:	mov	r0, #0
     24c:	b	298 <is_counted_repeat+0x138>
     250:	add	r1, r3, #1
     254:	ldrb	r3, [r1]
     258:	cmp	r3, #48	; 0x30
     25c:	blt	274 <is_counted_repeat+0x114>
     260:	ldrb	r3, [r1]
     264:	cmp	r3, #57	; 0x39
     268:	movle	r0, #1
     26c:	movgt	r0, #0
     270:	b	278 <is_counted_repeat+0x118>
     274:	mov	r0, #0
     278:	cmp	r0, #0
     27c:	beq	288 <is_counted_repeat+0x128>
     280:	add	r1, r1, #1
     284:	b	254 <is_counted_repeat+0xf4>
     288:	ldrb	r0, [r1]
     28c:	cmp	r0, #125	; 0x7d
     290:	moveq	r0, #1
     294:	movne	r0, #0
     298:	ldr	lr, [sp, #4]
     29c:	add	sp, sp, #8
     2a0:	bx	lr

000002a4 <check_escape>:
     2a4:	mov	ip, sp
     2a8:	sub	sp, sp, #48	; 0x30
     2ac:	str	ip, [sp]
     2b0:	str	lr, [sp, #4]
     2b4:	str	r4, [sp, #12]
     2b8:	str	r5, [sp, #16]
     2bc:	str	r6, [sp, #20]
     2c0:	str	r7, [sp, #24]
     2c4:	str	r8, [sp, #28]
     2c8:	str	r9, [sp, #32]
     2cc:	str	sl, [sp, #36]	; 0x24
     2d0:	str	fp, [sp, #40]	; 0x28
     2d4:	mov	r7, r2
     2d8:	ldr	r2, [ip, #4]
     2dc:	ldr	r5, [ip]
     2e0:	mov	r6, r1
     2e4:	mov	r8, r0
     2e8:	and	ip, r5, #2048	; 0x800
     2ec:	cmp	ip, #0
     2f0:	movne	ip, #1
     2f4:	moveq	ip, #0
     2f8:	ldr	r0, [r8]
     2fc:	add	r0, r0, #1
     300:	mov	r9, #0
     304:	add	r1, r0, #1
     308:	ldrb	r4, [r0]
     30c:	sub	sl, r1, #1
     310:	cmp	r4, #0
     314:	beq	e70 <check_escape+0xbcc>
     318:	cmp	r4, #48	; 0x30
     31c:	bcc	330 <check_escape+0x8c>
     320:	cmp	r4, #122	; 0x7a
     324:	movhi	r0, #1
     328:	movls	r0, #0
     32c:	b	334 <check_escape+0x90>
     330:	mov	r0, #1
     334:	cmp	r0, #0
     338:	bne	e78 <check_escape+0xbd4>
     33c:	ldr	r1, [pc, #3084]	; f50 <check_escape+0xcac>
     340:	lsl	r0, r4, #1
     344:	add	r0, r1, r0
     348:	sub	lr, r0, #256	; 0x100
     34c:	ldrsh	r1, [lr, #160]	; 0xa0
     350:	cmp	r1, #0
     354:	bne	e58 <check_escape+0xbb4>
     358:	mov	r0, r4
     35c:	cmp	r0, #57	; 0x39
     360:	bcs	388 <check_escape+0xe4>
     364:	cmp	r0, #52	; 0x34
     368:	bcs	3ac <check_escape+0x108>
     36c:	cmp	r0, #50	; 0x32
     370:	bcs	3ac <check_escape+0x108>
     374:	cmp	r0, #48	; 0x30
     378:	beq	4a4 <check_escape+0x200>
     37c:	cmp	r0, #49	; 0x31
     380:	beq	3ac <check_escape+0x108>
     384:	b	b0c <check_escape+0x868>
     388:	cmp	r0, #103	; 0x67
     38c:	bcs	5c4 <check_escape+0x320>
     390:	cmp	r0, #85	; 0x55
     394:	bcs	53c <check_escape+0x298>
     398:	cmp	r0, #57	; 0x39
     39c:	beq	3ac <check_escape+0x108>
     3a0:	cmp	r0, #76	; 0x4c
     3a4:	beq	5dc <check_escape+0x338>
     3a8:	b	b0c <check_escape+0x868>
     3ac:	cmp	r2, #0
     3b0:	bne	498 <check_escape+0x1f4>
     3b4:	str	sl, [sp, #8]
     3b8:	sub	r0, r4, #48	; 0x30
     3bc:	mov	r2, #0
     3c0:	ldrb	fp, [sl, #1]
     3c4:	cmp	fp, #48	; 0x30
     3c8:	blt	3e0 <check_escape+0x13c>
     3cc:	ldrb	fp, [sl, #1]
     3d0:	cmp	fp, #57	; 0x39
     3d4:	movle	fp, #1
     3d8:	movgt	fp, #0
     3dc:	b	3e4 <check_escape+0x140>
     3e0:	mov	fp, #0
     3e4:	cmp	fp, #0
     3e8:	beq	420 <check_escape+0x17c>
     3ec:	movw	lr, #52427	; 0xcccb
     3f0:	movt	lr, #3276	; 0xccc
     3f4:	cmp	r0, lr
     3f8:	ble	404 <check_escape+0x160>
     3fc:	mov	r2, #1
     400:	b	420 <check_escape+0x17c>
     404:	add	sl, sl, #1
     408:	lsl	fp, r0, #3
     40c:	add	r0, fp, r0, lsl #1
     410:	ldrb	fp, [sl]
     414:	add	r0, r0, fp
     418:	sub	r0, r0, #48	; 0x30
     41c:	b	3c0 <check_escape+0x11c>
     420:	cmp	r2, #0
     424:	beq	468 <check_escape+0x1c4>
     428:	ldrb	r1, [sl, #1]
     42c:	cmp	r1, #48	; 0x30
     430:	blt	448 <check_escape+0x1a4>
     434:	ldrb	r2, [sl, #1]
     438:	cmp	r2, #57	; 0x39
     43c:	movle	r0, #1
     440:	movgt	r0, #0
     444:	b	44c <check_escape+0x1a8>
     448:	mov	r0, #0
     44c:	cmp	r0, #0
     450:	beq	45c <check_escape+0x1b8>
     454:	add	sl, sl, #1
     458:	b	428 <check_escape+0x184>
     45c:	mov	r1, #61	; 0x3d
     460:	str	r1, [r7]
     464:	b	e78 <check_escape+0xbd4>
     468:	cmp	r0, #8
     46c:	blt	480 <check_escape+0x1dc>
     470:	cmp	r0, r3
     474:	movle	r2, #1
     478:	movgt	r2, #0
     47c:	b	484 <check_escape+0x1e0>
     480:	mov	r2, #1
     484:	cmp	r2, #0
     488:	beq	494 <check_escape+0x1f0>
     48c:	rsb	r9, r0, #0
     490:	b	e78 <check_escape+0xbd4>
     494:	ldr	sl, [sp, #8]
     498:	ldrb	r4, [sl]
     49c:	cmp	r4, #56	; 0x38
     4a0:	bcs	e78 <check_escape+0xbd4>
     4a4:	sub	r4, r4, #48	; 0x30
     4a8:	mov	r2, r1
     4ac:	add	r1, r2, #1
     4b0:	cmp	r2, #2
     4b4:	bge	4cc <check_escape+0x228>
     4b8:	ldrb	r3, [sl, #1]
     4bc:	cmp	r3, #48	; 0x30
     4c0:	movge	r2, #1
     4c4:	movlt	r2, #0
     4c8:	b	4d0 <check_escape+0x22c>
     4cc:	mov	r2, #0
     4d0:	cmp	r2, #0
     4d4:	beq	4ec <check_escape+0x248>
     4d8:	ldrb	r2, [sl, #1]
     4dc:	cmp	r2, #55	; 0x37
     4e0:	movle	r0, #1
     4e4:	movgt	r0, #0
     4e8:	b	4f0 <check_escape+0x24c>
     4ec:	mov	r0, #0
     4f0:	cmp	r0, #0
     4f4:	beq	50c <check_escape+0x268>
     4f8:	add	sl, sl, #1
     4fc:	ldrb	r0, [sl]
     500:	add	r2, r0, r4, lsl #3
     504:	sub	r4, r2, #48	; 0x30
     508:	b	4a8 <check_escape+0x204>
     50c:	cmp	ip, #0
     510:	beq	51c <check_escape+0x278>
     514:	mov	r2, #0
     518:	b	528 <check_escape+0x284>
     51c:	cmp	r4, #255	; 0xff
     520:	movhi	r2, #1
     524:	movls	r2, #0
     528:	cmp	r2, #0
     52c:	beq	e78 <check_escape+0xbd4>
     530:	mov	r2, #51	; 0x33
     534:	str	r2, [r7]
     538:	b	e78 <check_escape+0xbd4>
     53c:	cmp	r0, #85	; 0x55
     540:	beq	5ac <check_escape+0x308>
     544:	cmp	r0, #99	; 0x63
     548:	bne	b0c <check_escape+0x868>
     54c:	add	sl, sl, #1
     550:	ldrb	r4, [sl]
     554:	cmp	r4, #0
     558:	bne	568 <check_escape+0x2c4>
     55c:	mov	r0, #2
     560:	str	r0, [r7]
     564:	b	e78 <check_escape+0xbd4>
     568:	cmp	r4, #127	; 0x7f
     56c:	bls	57c <check_escape+0x2d8>
     570:	mov	r3, #68	; 0x44
     574:	str	r3, [r7]
     578:	b	e78 <check_escape+0xbd4>
     57c:	cmp	r4, #97	; 0x61
     580:	bcs	58c <check_escape+0x2e8>
     584:	mov	r2, #0
     588:	b	598 <check_escape+0x2f4>
     58c:	cmp	r4, #122	; 0x7a
     590:	movls	r2, #1
     594:	movhi	r2, #0
     598:	cmp	r2, #0
     59c:	beq	5a4 <check_escape+0x300>
     5a0:	sub	r4, r4, #32
     5a4:	eor	r4, r4, #64	; 0x40
     5a8:	b	e78 <check_escape+0xbd4>
     5ac:	and	ip, r5, #33554432	; 0x2000000
     5b0:	cmp	ip, #0
     5b4:	bne	e78 <check_escape+0xbd4>
     5b8:	mov	ip, #37	; 0x25
     5bc:	str	ip, [r7]
     5c0:	b	e78 <check_escape+0xbd4>
     5c4:	cmp	r0, #111	; 0x6f
     5c8:	bcs	83c <check_escape+0x598>
     5cc:	cmp	r0, #103	; 0x67
     5d0:	beq	5e8 <check_escape+0x344>
     5d4:	cmp	r0, #108	; 0x6c
     5d8:	bne	b0c <check_escape+0x868>
     5dc:	mov	r2, #37	; 0x25
     5e0:	str	r2, [r7]
     5e4:	b	e78 <check_escape+0xbd4>
     5e8:	cmp	r2, #0
     5ec:	bne	e78 <check_escape+0xbd4>
     5f0:	ldrb	r1, [sl, #1]
     5f4:	cmp	r1, #60	; 0x3c
     5f8:	beq	610 <check_escape+0x36c>
     5fc:	ldrb	r1, [sl, #1]
     600:	cmp	r1, #39	; 0x27
     604:	moveq	r0, #1
     608:	movne	r0, #0
     60c:	b	614 <check_escape+0x370>
     610:	mov	r0, #1
     614:	cmp	r0, #0
     618:	beq	624 <check_escape+0x380>
     61c:	mov	r9, #27
     620:	b	e78 <check_escape+0xbd4>
     624:	ldrb	r1, [sl, #1]
     628:	cmp	r1, #123	; 0x7b
     62c:	bne	6f4 <check_escape+0x450>
     630:	add	fp, sl, #2
     634:	ldrb	ip, [fp]
     638:	cmp	ip, #0
     63c:	beq	654 <check_escape+0x3b0>
     640:	ldrb	r0, [fp]
     644:	cmp	r0, #125	; 0x7d
     648:	movne	r2, #1
     64c:	moveq	r2, #0
     650:	b	658 <check_escape+0x3b4>
     654:	mov	r2, #0
     658:	cmp	r2, #0
     65c:	beq	6b4 <check_escape+0x410>
     660:	ldrb	r1, [fp]
     664:	cmp	r1, #45	; 0x2d
     668:	beq	6a0 <check_escape+0x3fc>
     66c:	ldrb	ip, [fp]
     670:	cmp	ip, #48	; 0x30
     674:	blt	68c <check_escape+0x3e8>
     678:	ldrb	r1, [fp]
     67c:	cmp	r1, #57	; 0x39
     680:	movle	r2, #1
     684:	movgt	r2, #0
     688:	b	690 <check_escape+0x3ec>
     68c:	mov	r2, #0
     690:	cmp	r2, #0
     694:	moveq	r0, #1
     698:	movne	r0, #0
     69c:	b	6a4 <check_escape+0x400>
     6a0:	mov	r0, #0
     6a4:	cmp	r0, #0
     6a8:	bne	6b4 <check_escape+0x410>
     6ac:	add	fp, fp, #1
     6b0:	b	634 <check_escape+0x390>
     6b4:	ldrb	r2, [fp]
     6b8:	cmp	r2, #0
     6bc:	beq	6d4 <check_escape+0x430>
     6c0:	ldrb	r1, [fp]
     6c4:	cmp	r1, #125	; 0x7d
     6c8:	movne	r0, #1
     6cc:	moveq	r0, #0
     6d0:	b	6d8 <check_escape+0x434>
     6d4:	mov	r0, #0
     6d8:	cmp	r0, #0
     6dc:	beq	6e8 <check_escape+0x444>
     6e0:	mov	r9, #28
     6e4:	b	e78 <check_escape+0xbd4>
     6e8:	mov	r2, #1
     6ec:	add	sl, sl, #1
     6f0:	b	6f8 <check_escape+0x454>
     6f4:	mov	r2, #0
     6f8:	ldrb	r1, [sl, #1]
     6fc:	cmp	r1, #45	; 0x2d
     700:	bne	710 <check_escape+0x46c>
     704:	mov	r1, #1
     708:	add	sl, sl, #1
     70c:	b	714 <check_escape+0x470>
     710:	mov	r1, #0
     714:	mov	r0, #0
     718:	mov	ip, #0
     71c:	ldrb	fp, [sl, #1]
     720:	cmp	fp, #48	; 0x30
     724:	blt	73c <check_escape+0x498>
     728:	ldrb	fp, [sl, #1]
     72c:	cmp	fp, #57	; 0x39
     730:	movle	fp, #1
     734:	movgt	fp, #0
     738:	b	740 <check_escape+0x49c>
     73c:	mov	fp, #0
     740:	cmp	fp, #0
     744:	beq	77c <check_escape+0x4d8>
     748:	movw	lr, #52427	; 0xcccb
     74c:	movt	lr, #3276	; 0xccc
     750:	cmp	r0, lr
     754:	ble	760 <check_escape+0x4bc>
     758:	mov	ip, #1
     75c:	b	77c <check_escape+0x4d8>
     760:	add	sl, sl, #1
     764:	lsl	fp, r0, #3
     768:	add	r0, fp, r0, lsl #1
     76c:	ldrb	fp, [sl]
     770:	add	r0, r0, fp
     774:	sub	r0, r0, #48	; 0x30
     778:	b	71c <check_escape+0x478>
     77c:	cmp	ip, #0
     780:	beq	7c4 <check_escape+0x520>
     784:	ldrb	r2, [sl, #1]
     788:	cmp	r2, #48	; 0x30
     78c:	blt	7a4 <check_escape+0x500>
     790:	ldrb	r1, [sl, #1]
     794:	cmp	r1, #57	; 0x39
     798:	movle	ip, #1
     79c:	movgt	ip, #0
     7a0:	b	7a8 <check_escape+0x504>
     7a4:	mov	ip, #0
     7a8:	cmp	ip, #0
     7ac:	beq	7b8 <check_escape+0x514>
     7b0:	add	sl, sl, #1
     7b4:	b	784 <check_escape+0x4e0>
     7b8:	mov	r2, #61	; 0x3d
     7bc:	str	r2, [r7]
     7c0:	b	e78 <check_escape+0xbd4>
     7c4:	cmp	r2, #0
     7c8:	beq	7e4 <check_escape+0x540>
     7cc:	add	sl, sl, #1
     7d0:	ldrb	r2, [sl]
     7d4:	cmp	r2, #125	; 0x7d
     7d8:	movne	r2, #1
     7dc:	moveq	r2, #0
     7e0:	b	7e8 <check_escape+0x544>
     7e4:	mov	r2, #0
     7e8:	cmp	r2, #0
     7ec:	beq	7fc <check_escape+0x558>
     7f0:	mov	r3, #57	; 0x39
     7f4:	str	r3, [r7]
     7f8:	b	e78 <check_escape+0xbd4>
     7fc:	cmp	r0, #0
     800:	bne	810 <check_escape+0x56c>
     804:	mov	r3, #58	; 0x3a
     808:	str	r3, [r7]
     80c:	b	e78 <check_escape+0xbd4>
     810:	cmp	r1, #0
     814:	beq	834 <check_escape+0x590>
     818:	cmp	r0, r3
     81c:	ble	82c <check_escape+0x588>
     820:	mov	r3, #15
     824:	str	r3, [r7]
     828:	b	e78 <check_escape+0xbd4>
     82c:	sub	r1, r3, r0
     830:	add	r0, r1, #1
     834:	rsb	r9, r0, #0
     838:	b	e78 <check_escape+0xbd4>
     83c:	cmp	r0, #111	; 0x6f
     840:	beq	ce4 <check_escape+0xa40>
     844:	cmp	r0, #117	; 0x75
     848:	beq	b24 <check_escape+0x880>
     84c:	cmp	r0, #120	; 0x78
     850:	bne	b0c <check_escape+0x868>
     854:	and	r0, r5, #33554432	; 0x2000000
     858:	cmp	r0, #0
     85c:	bne	a60 <check_escape+0x7bc>
     860:	ldrb	r0, [sl, #1]
     864:	cmp	r0, #123	; 0x7b
     868:	bne	9d8 <check_escape+0x734>
     86c:	add	sl, sl, #2
     870:	ldrb	r3, [sl]
     874:	cmp	r3, #125	; 0x7d
     878:	bne	888 <check_escape+0x5e4>
     87c:	mov	ip, #86	; 0x56
     880:	str	ip, [r7]
     884:	b	e78 <check_escape+0xbd4>
     888:	mov	r4, #0
     88c:	mov	r0, #0
     890:	ldr	r2, [pc, #1716]	; f4c <check_escape+0xca8>
     894:	ldrb	r1, [sl]
     898:	ldrb	r1, [r2, r1]
     89c:	and	r3, r1, #8
     8a0:	cmp	r3, #0
     8a4:	movne	r1, #1
     8a8:	moveq	r1, #0
     8ac:	cmp	r1, #0
     8b0:	beq	930 <check_escape+0x68c>
     8b4:	mov	r2, sl
     8b8:	add	sl, r2, #1
     8bc:	ldrb	r3, [r2]
     8c0:	cmp	r4, #0
     8c4:	beq	8d0 <check_escape+0x62c>
     8c8:	mov	r1, #0
     8cc:	b	8dc <check_escape+0x638>
     8d0:	cmp	r3, #48	; 0x30
     8d4:	moveq	r1, #1
     8d8:	movne	r1, #0
     8dc:	cmp	r1, #0
     8e0:	bne	890 <check_escape+0x5ec>
     8e4:	cmp	r3, #97	; 0x61
     8e8:	bcc	8f0 <check_escape+0x64c>
     8ec:	sub	r3, r3, #32
     8f0:	cmp	r3, #65	; 0x41
     8f4:	bcc	900 <check_escape+0x65c>
     8f8:	mov	r1, #55	; 0x37
     8fc:	b	904 <check_escape+0x660>
     900:	mov	r1, #48	; 0x30
     904:	add	r3, r3, r4, lsl #4
     908:	sub	r4, r3, r1
     90c:	cmp	ip, #0
     910:	bne	91c <check_escape+0x678>
     914:	mov	r1, #255	; 0xff
     918:	b	924 <check_escape+0x680>
     91c:	movw	r1, #65535	; 0xffff
     920:	movt	r1, #16
     924:	cmp	r4, r1
     928:	bls	890 <check_escape+0x5ec>
     92c:	mov	r0, #1
     930:	cmp	r0, #0
     934:	beq	970 <check_escape+0x6cc>
     938:	ldr	r1, [pc, #1548]	; f4c <check_escape+0xca8>
     93c:	ldrb	r0, [sl]
     940:	ldrb	r0, [r1, r0]
     944:	and	r2, r0, #8
     948:	cmp	r2, #0
     94c:	movne	r3, #1
     950:	moveq	r3, #0
     954:	cmp	r3, #0
     958:	beq	964 <check_escape+0x6c0>
     95c:	add	sl, sl, #1
     960:	b	938 <check_escape+0x694>
     964:	mov	r3, #34	; 0x22
     968:	str	r3, [r7]
     96c:	b	e78 <check_escape+0xbd4>
     970:	ldrb	r0, [sl]
     974:	cmp	r0, #125	; 0x7d
     978:	bne	9cc <check_escape+0x728>
     97c:	cmp	ip, #0
     980:	bne	98c <check_escape+0x6e8>
     984:	mov	r2, #0
     988:	b	998 <check_escape+0x6f4>
     98c:	cmp	r4, #55296	; 0xd800
     990:	movcs	r2, #1
     994:	movcc	r2, #0
     998:	cmp	r2, #0
     99c:	bne	9a8 <check_escape+0x704>
     9a0:	mov	r0, #0
     9a4:	b	9b8 <check_escape+0x714>
     9a8:	movw	lr, #57343	; 0xdfff
     9ac:	cmp	r4, lr
     9b0:	movls	r0, #1
     9b4:	movhi	r0, #0
     9b8:	cmp	r0, #0
     9bc:	beq	e78 <check_escape+0xbd4>
     9c0:	mov	r3, #73	; 0x49
     9c4:	str	r3, [r7]
     9c8:	b	e78 <check_escape+0xbd4>
     9cc:	mov	r3, #79	; 0x4f
     9d0:	str	r3, [r7]
     9d4:	b	e78 <check_escape+0xbd4>
     9d8:	mov	r4, #0
     9dc:	mov	r2, r1
     9e0:	add	r1, r2, #1
     9e4:	cmp	r2, #2
     9e8:	blt	9f4 <check_escape+0x750>
     9ec:	mov	r2, #0
     9f0:	b	9f8 <check_escape+0x754>
     9f4:	mov	r2, #1
     9f8:	cmp	r2, #0
     9fc:	beq	a20 <check_escape+0x77c>
     a00:	ldr	r2, [pc, #1348]	; f4c <check_escape+0xca8>
     a04:	ldrb	r3, [sl, #1]
     a08:	ldrb	r2, [r2, r3]
     a0c:	and	r0, r2, #8
     a10:	cmp	r0, #0
     a14:	movne	r2, #1
     a18:	moveq	r2, #0
     a1c:	b	a24 <check_escape+0x780>
     a20:	mov	r2, #0
     a24:	cmp	r2, #0
     a28:	beq	e78 <check_escape+0xbd4>
     a2c:	add	sl, sl, #1
     a30:	ldrb	r3, [sl]
     a34:	cmp	r3, #97	; 0x61
     a38:	bcc	a40 <check_escape+0x79c>
     a3c:	sub	r3, r3, #32
     a40:	cmp	r3, #65	; 0x41
     a44:	bcc	a50 <check_escape+0x7ac>
     a48:	mov	r0, #55	; 0x37
     a4c:	b	a54 <check_escape+0x7b0>
     a50:	mov	r0, #48	; 0x30
     a54:	add	ip, r3, r4, lsl #4
     a58:	sub	r4, ip, r0
     a5c:	b	9dc <check_escape+0x738>
     a60:	ldr	r2, [pc, #1252]	; f4c <check_escape+0xca8>
     a64:	ldrb	r3, [sl, #1]
     a68:	ldrb	r0, [r2, r3]
     a6c:	and	r3, r0, #8
     a70:	cmp	r3, #0
     a74:	movne	ip, #1
     a78:	moveq	ip, #0
     a7c:	cmp	ip, #0
     a80:	bne	a8c <check_escape+0x7e8>
     a84:	mov	ip, #0
     a88:	b	a90 <check_escape+0x7ec>
     a8c:	mov	ip, #1
     a90:	cmp	ip, #0
     a94:	beq	ab8 <check_escape+0x814>
     a98:	ldr	r1, [pc, #1196]	; f4c <check_escape+0xca8>
     a9c:	ldrb	r0, [sl, #2]
     aa0:	ldrb	r1, [r1, r0]
     aa4:	and	r1, r1, #8
     aa8:	cmp	r1, #0
     aac:	movne	r2, #1
     ab0:	moveq	r2, #0
     ab4:	b	abc <check_escape+0x818>
     ab8:	mov	r2, #0
     abc:	cmp	r2, #0
     ac0:	beq	e78 <check_escape+0xbd4>
     ac4:	mov	r4, #0
     ac8:	mov	r1, #0
     acc:	cmp	r1, #2
     ad0:	bge	e78 <check_escape+0xbd4>
     ad4:	add	sl, sl, #1
     ad8:	ldrb	r2, [sl]
     adc:	cmp	r2, #97	; 0x61
     ae0:	bcc	ae8 <check_escape+0x844>
     ae4:	sub	r2, r2, #32
     ae8:	cmp	r2, #65	; 0x41
     aec:	bcc	af8 <check_escape+0x854>
     af0:	mov	r0, #55	; 0x37
     af4:	b	afc <check_escape+0x858>
     af8:	mov	r0, #48	; 0x30
     afc:	add	r3, r2, r4, lsl #4
     b00:	sub	r4, r3, r0
     b04:	add	r1, r1, #1
     b08:	b	acc <check_escape+0x828>
     b0c:	and	r3, r5, #64	; 0x40
     b10:	cmp	r3, #0
     b14:	beq	e78 <check_escape+0xbd4>
     b18:	mov	r2, #3
     b1c:	str	r2, [r7]
     b20:	b	e78 <check_escape+0xbd4>
     b24:	and	r2, r5, #33554432	; 0x2000000
     b28:	cmp	r2, #0
     b2c:	beq	cd8 <check_escape+0xa34>
     b30:	ldr	r0, [pc, #1044]	; f4c <check_escape+0xca8>
     b34:	ldrb	r3, [sl, #1]
     b38:	ldrb	r3, [r0, r3]
     b3c:	and	r0, r3, #8
     b40:	cmp	r0, #0
     b44:	movne	r3, #1
     b48:	moveq	r3, #0
     b4c:	cmp	r3, #0
     b50:	bne	b5c <check_escape+0x8b8>
     b54:	mov	r1, #0
     b58:	b	b60 <check_escape+0x8bc>
     b5c:	mov	r1, #1
     b60:	cmp	r1, #0
     b64:	beq	b88 <check_escape+0x8e4>
     b68:	ldr	r1, [pc, #988]	; f4c <check_escape+0xca8>
     b6c:	ldrb	r0, [sl, #2]
     b70:	ldrb	r3, [r1, r0]
     b74:	and	r0, r3, #8
     b78:	cmp	r0, #0
     b7c:	movne	r0, #1
     b80:	moveq	r0, #0
     b84:	b	b8c <check_escape+0x8e8>
     b88:	mov	r0, #0
     b8c:	cmp	r0, #0
     b90:	bne	b9c <check_escape+0x8f8>
     b94:	mov	r0, #0
     b98:	b	ba0 <check_escape+0x8fc>
     b9c:	mov	r0, #1
     ba0:	cmp	r0, #0
     ba4:	beq	bc8 <check_escape+0x924>
     ba8:	ldr	r0, [pc, #924]	; f4c <check_escape+0xca8>
     bac:	ldrb	r3, [sl, #3]
     bb0:	ldrb	r3, [r0, r3]
     bb4:	and	r2, r3, #8
     bb8:	cmp	r2, #0
     bbc:	movne	r3, #1
     bc0:	moveq	r3, #0
     bc4:	b	bcc <check_escape+0x928>
     bc8:	mov	r3, #0
     bcc:	cmp	r3, #0
     bd0:	bne	bdc <check_escape+0x938>
     bd4:	mov	r0, #0
     bd8:	b	be0 <check_escape+0x93c>
     bdc:	mov	r0, #1
     be0:	cmp	r0, #0
     be4:	beq	c08 <check_escape+0x964>
     be8:	ldr	r1, [pc, #860]	; f4c <check_escape+0xca8>
     bec:	ldrb	r0, [sl, #4]
     bf0:	ldrb	r1, [r1, r0]
     bf4:	and	r0, r1, #8
     bf8:	cmp	r0, #0
     bfc:	movne	r0, #1
     c00:	moveq	r0, #0
     c04:	b	c0c <check_escape+0x968>
     c08:	mov	r0, #0
     c0c:	cmp	r0, #0
     c10:	beq	e78 <check_escape+0xbd4>
     c14:	mov	r4, #0
     c18:	mov	r3, #0
     c1c:	cmp	r3, #4
     c20:	bge	c5c <check_escape+0x9b8>
     c24:	add	sl, sl, #1
     c28:	ldrb	r1, [sl]
     c2c:	cmp	r1, #97	; 0x61
     c30:	bcc	c38 <check_escape+0x994>
     c34:	sub	r1, r1, #32
     c38:	cmp	r1, #65	; 0x41
     c3c:	bcc	c48 <check_escape+0x9a4>
     c40:	mov	r2, #55	; 0x37
     c44:	b	c4c <check_escape+0x9a8>
     c48:	mov	r2, #48	; 0x30
     c4c:	add	r0, r1, r4, lsl #4
     c50:	sub	r4, r0, r2
     c54:	add	r3, r3, #1
     c58:	b	c1c <check_escape+0x978>
     c5c:	cmp	ip, #0
     c60:	bne	c6c <check_escape+0x9c8>
     c64:	mov	r0, #255	; 0xff
     c68:	b	c74 <check_escape+0x9d0>
     c6c:	movw	r0, #65535	; 0xffff
     c70:	movt	r0, #16
     c74:	cmp	r4, r0
     c78:	bhi	ccc <check_escape+0xa28>
     c7c:	cmp	ip, #0
     c80:	bne	c8c <check_escape+0x9e8>
     c84:	mov	r1, #0
     c88:	b	c98 <check_escape+0x9f4>
     c8c:	cmp	r4, #55296	; 0xd800
     c90:	movcs	r1, #1
     c94:	movcc	r1, #0
     c98:	cmp	r1, #0
     c9c:	bne	ca8 <check_escape+0xa04>
     ca0:	mov	ip, #0
     ca4:	b	cb8 <check_escape+0xa14>
     ca8:	movw	lr, #57343	; 0xdfff
     cac:	cmp	r4, lr
     cb0:	movls	ip, #1
     cb4:	movhi	ip, #0
     cb8:	cmp	ip, #0
     cbc:	beq	e78 <check_escape+0xbd4>
     cc0:	mov	ip, #73	; 0x49
     cc4:	str	ip, [r7]
     cc8:	b	e78 <check_escape+0xbd4>
     ccc:	mov	r3, #76	; 0x4c
     cd0:	str	r3, [r7]
     cd4:	b	e78 <check_escape+0xbd4>
     cd8:	mov	r1, #37	; 0x25
     cdc:	str	r1, [r7]
     ce0:	b	e78 <check_escape+0xbd4>
     ce4:	ldrb	r3, [sl, #1]
     ce8:	cmp	r3, #123	; 0x7b
     cec:	bne	e4c <check_escape+0xba8>
     cf0:	ldrb	r0, [sl, #2]
     cf4:	cmp	r0, #125	; 0x7d
     cf8:	beq	e40 <check_escape+0xb9c>
     cfc:	add	sl, sl, #2
     d00:	mov	r4, #0
     d04:	mov	r2, #0
     d08:	ldrb	r0, [sl]
     d0c:	cmp	r0, #48	; 0x30
     d10:	blt	d28 <check_escape+0xa84>
     d14:	ldrb	r0, [sl]
     d18:	cmp	r0, #55	; 0x37
     d1c:	movle	r3, #1
     d20:	movgt	r3, #0
     d24:	b	d2c <check_escape+0xa88>
     d28:	mov	r3, #0
     d2c:	cmp	r3, #0
     d30:	beq	d90 <check_escape+0xaec>
     d34:	mov	r0, sl
     d38:	add	sl, r0, #1
     d3c:	ldrb	r3, [r0]
     d40:	cmp	r4, #0
     d44:	beq	d50 <check_escape+0xaac>
     d48:	mov	r0, #0
     d4c:	b	d5c <check_escape+0xab8>
     d50:	cmp	r3, #48	; 0x30
     d54:	moveq	r0, #1
     d58:	movne	r0, #0
     d5c:	cmp	r0, #0
     d60:	bne	d08 <check_escape+0xa64>
     d64:	add	r0, r3, r4, lsl #3
     d68:	sub	r4, r0, #48	; 0x30
     d6c:	cmp	ip, #0
     d70:	bne	d7c <check_escape+0xad8>
     d74:	mov	r1, #255	; 0xff
     d78:	b	d84 <check_escape+0xae0>
     d7c:	movw	r1, #65535	; 0xffff
     d80:	movt	r1, #16
     d84:	cmp	r4, r1
     d88:	bls	d08 <check_escape+0xa64>
     d8c:	mov	r2, #1
     d90:	cmp	r2, #0
     d94:	beq	dd8 <check_escape+0xb34>
     d98:	ldrb	r2, [sl]
     d9c:	cmp	r2, #48	; 0x30
     da0:	blt	db8 <check_escape+0xb14>
     da4:	ldrb	r3, [sl]
     da8:	cmp	r3, #55	; 0x37
     dac:	movle	r2, #1
     db0:	movgt	r2, #0
     db4:	b	dbc <check_escape+0xb18>
     db8:	mov	r2, #0
     dbc:	cmp	r2, #0
     dc0:	beq	dcc <check_escape+0xb28>
     dc4:	add	sl, sl, #1
     dc8:	b	d98 <check_escape+0xaf4>
     dcc:	mov	r1, #34	; 0x22
     dd0:	str	r1, [r7]
     dd4:	b	e78 <check_escape+0xbd4>
     dd8:	ldrb	r0, [sl]
     ddc:	cmp	r0, #125	; 0x7d
     de0:	bne	e34 <check_escape+0xb90>
     de4:	cmp	ip, #0
     de8:	bne	df4 <check_escape+0xb50>
     dec:	mov	r0, #0
     df0:	b	e00 <check_escape+0xb5c>
     df4:	cmp	r4, #55296	; 0xd800
     df8:	movcs	r0, #1
     dfc:	movcc	r0, #0
     e00:	cmp	r0, #0
     e04:	bne	e10 <check_escape+0xb6c>
     e08:	mov	r2, #0
     e0c:	b	e20 <check_escape+0xb7c>
     e10:	movw	lr, #57343	; 0xdfff
     e14:	cmp	r4, lr
     e18:	movls	r2, #1
     e1c:	movhi	r2, #0
     e20:	cmp	r2, #0
     e24:	beq	e78 <check_escape+0xbd4>
     e28:	mov	r1, #73	; 0x49
     e2c:	str	r1, [r7]
     e30:	b	e78 <check_escape+0xbd4>
     e34:	mov	r2, #80	; 0x50
     e38:	str	r2, [r7]
     e3c:	b	e78 <check_escape+0xbd4>
     e40:	mov	r0, #86	; 0x56
     e44:	str	r0, [r7]
     e48:	b	e78 <check_escape+0xbd4>
     e4c:	mov	ip, #81	; 0x51
     e50:	str	ip, [r7]
     e54:	b	e78 <check_escape+0xbd4>
     e58:	cmp	r1, #0
     e5c:	bgt	e68 <check_escape+0xbc4>
     e60:	rsb	r9, r1, #0
     e64:	b	e78 <check_escape+0xbd4>
     e68:	mov	r4, r1
     e6c:	b	e78 <check_escape+0xbd4>
     e70:	mov	r2, #1
     e74:	str	r2, [r7]
     e78:	cmp	r9, #12
     e7c:	bne	e94 <check_escape+0xbf0>
     e80:	ldrb	ip, [sl, #1]
     e84:	cmp	ip, #123	; 0x7b
     e88:	moveq	r0, #1
     e8c:	movne	r0, #0
     e90:	b	e98 <check_escape+0xbf4>
     e94:	mov	r0, #0
     e98:	cmp	r0, #0
     e9c:	beq	eb8 <check_escape+0xc14>
     ea0:	add	r0, sl, #2
     ea4:	bl	160 <is_counted_repeat>
     ea8:	cmp	r0, #0
     eac:	moveq	r0, #1
     eb0:	movne	r0, #0
     eb4:	b	ebc <check_escape+0xc18>
     eb8:	mov	r0, #0
     ebc:	cmp	r0, #0
     ec0:	beq	ecc <check_escape+0xc28>
     ec4:	mov	r1, #37	; 0x25
     ec8:	str	r1, [r7]
     ecc:	and	r1, r5, #536870912	; 0x20000000
     ed0:	cmp	r1, #0
     ed4:	bne	ee0 <check_escape+0xc3c>
     ed8:	mov	r3, #0
     edc:	b	eec <check_escape+0xc48>
     ee0:	cmp	r9, #6
     ee4:	movge	r3, #1
     ee8:	movlt	r3, #0
     eec:	cmp	r3, #0
     ef0:	bne	efc <check_escape+0xc58>
     ef4:	mov	r2, #0
     ef8:	b	f08 <check_escape+0xc64>
     efc:	cmp	r9, #11
     f00:	movle	r2, #1
     f04:	movgt	r2, #0
     f08:	cmp	r2, #0
     f0c:	beq	f14 <check_escape+0xc70>
     f10:	add	r9, r9, #23
     f14:	str	sl, [r8]
     f18:	str	r4, [r6]
     f1c:	mov	r0, r9
     f20:	ldr	r4, [sp, #12]
     f24:	ldr	r5, [sp, #16]
     f28:	ldr	r6, [sp, #20]
     f2c:	ldr	r7, [sp, #24]
     f30:	ldr	r8, [sp, #28]
     f34:	ldr	r9, [sp, #32]
     f38:	ldr	sl, [sp, #36]	; 0x24
     f3c:	ldr	fp, [sp, #40]	; 0x28
     f40:	ldr	lr, [sp, #4]
     f44:	add	sp, sp, #48	; 0x30
     f48:	bx	lr
     f4c:	.word	0x0000100f
     f50:	.word	0x000000c2

00000f54 <read_repeat_counts>:
     f54:	mov	ip, sp
     f58:	sub	sp, sp, #24
     f5c:	str	ip, [sp]
     f60:	str	lr, [sp, #4]
     f64:	str	r4, [sp, #8]
     f68:	str	r5, [sp, #12]
     f6c:	str	r6, [sp, #16]
     f70:	mov	r5, #0
     f74:	mvn	ip, #0
     f78:	ldrb	r4, [r0]
     f7c:	cmp	r4, #48	; 0x30
     f80:	blt	f98 <read_repeat_counts+0x44>
     f84:	ldrb	r4, [r0]
     f88:	cmp	r4, #57	; 0x39
     f8c:	movle	r4, #1
     f90:	movgt	r4, #0
     f94:	b	f9c <read_repeat_counts+0x48>
     f98:	mov	r4, #0
     f9c:	cmp	r4, #0
     fa0:	beq	fd8 <read_repeat_counts+0x84>
     fa4:	mov	r4, r0
     fa8:	add	r0, r4, #1
     fac:	lsl	r6, r5, #3
     fb0:	add	r5, r6, r5, lsl #1
     fb4:	ldrb	r4, [r4]
     fb8:	add	r4, r5, r4
     fbc:	sub	r5, r4, #48	; 0x30
     fc0:	movw	lr, #65535	; 0xffff
     fc4:	cmp	r5, lr
     fc8:	ble	f78 <read_repeat_counts+0x24>
     fcc:	mov	r1, #5
     fd0:	str	r1, [r3]
     fd4:	b	1078 <read_repeat_counts+0x124>
     fd8:	ldrb	r4, [r0]
     fdc:	cmp	r4, #125	; 0x7d
     fe0:	beq	106c <read_repeat_counts+0x118>
     fe4:	add	r0, r0, #1
     fe8:	ldrb	r4, [r0]
     fec:	cmp	r4, #125	; 0x7d
     ff0:	beq	1070 <read_repeat_counts+0x11c>
     ff4:	mov	ip, #0
     ff8:	ldrb	r4, [r0]
     ffc:	cmp	r4, #48	; 0x30
    1000:	blt	1018 <read_repeat_counts+0xc4>
    1004:	ldrb	r4, [r0]
    1008:	cmp	r4, #57	; 0x39
    100c:	movle	r4, #1
    1010:	movgt	r4, #0
    1014:	b	101c <read_repeat_counts+0xc8>
    1018:	mov	r4, #0
    101c:	cmp	r4, #0
    1020:	beq	1058 <read_repeat_counts+0x104>
    1024:	mov	r4, r0
    1028:	add	r0, r4, #1
    102c:	lsl	r6, ip, #3
    1030:	add	r6, r6, ip, lsl #1
    1034:	ldrb	ip, [r4]
    1038:	add	ip, r6, ip
    103c:	sub	ip, ip, #48	; 0x30
    1040:	movw	lr, #65535	; 0xffff
    1044:	cmp	ip, lr
    1048:	ble	ff8 <read_repeat_counts+0xa4>
    104c:	mov	r1, #5
    1050:	str	r1, [r3]
    1054:	b	1078 <read_repeat_counts+0x124>
    1058:	cmp	ip, r5
    105c:	bge	1070 <read_repeat_counts+0x11c>
    1060:	mov	ip, #4
    1064:	str	ip, [r3]
    1068:	b	1078 <read_repeat_counts+0x124>
    106c:	mov	ip, r5
    1070:	str	r5, [r1]
    1074:	str	ip, [r2]
    1078:	ldr	r4, [sp, #8]
    107c:	ldr	r5, [sp, #12]
    1080:	ldr	r6, [sp, #16]
    1084:	ldr	lr, [sp, #4]
    1088:	add	sp, sp, #24
    108c:	bx	lr

00001090 <first_significant_code>:
    1090:	mov	ip, sp
    1094:	sub	sp, sp, #8
    1098:	str	ip, [sp]
    109c:	str	lr, [sp, #4]
    10a0:	ldrb	r3, [r0]
    10a4:	cmp	r3, #128	; 0x80
    10a8:	bcs	10ec <first_significant_code+0x5c>
    10ac:	cmp	r3, #118	; 0x76
    10b0:	bcs	10d0 <first_significant_code+0x40>
    10b4:	cmp	r3, #4
    10b8:	beq	10c4 <first_significant_code+0x34>
    10bc:	cmp	r3, #5
    10c0:	bne	1160 <first_significant_code+0xd0>
    10c4:	cmp	r1, #0
    10c8:	beq	1160 <first_significant_code+0xd0>
    10cc:	b	116c <first_significant_code+0xdc>
    10d0:	cmp	r3, #118	; 0x76
    10d4:	beq	116c <first_significant_code+0xdc>
    10d8:	cmp	r3, #126	; 0x7e
    10dc:	beq	1110 <first_significant_code+0x80>
    10e0:	cmp	r3, #127	; 0x7f
    10e4:	beq	1110 <first_significant_code+0x80>
    10e8:	b	1160 <first_significant_code+0xd0>
    10ec:	cmp	r3, #143	; 0x8f
    10f0:	bcs	1148 <first_significant_code+0xb8>
    10f4:	cmp	r3, #128	; 0x80
    10f8:	beq	1110 <first_significant_code+0x80>
    10fc:	cmp	r3, #141	; 0x8d
    1100:	beq	116c <first_significant_code+0xdc>
    1104:	cmp	r3, #142	; 0x8e
    1108:	beq	116c <first_significant_code+0xdc>
    110c:	b	1160 <first_significant_code+0xd0>
    1110:	cmp	r1, #0
    1114:	beq	1160 <first_significant_code+0xd0>
    1118:	ldrb	r3, [r0, #2]
    111c:	ldrb	r2, [r0, #1]
    1120:	orr	ip, r3, r2, lsl #8
    1124:	add	r0, r0, ip
    1128:	ldrb	r2, [r0]
    112c:	cmp	r2, #119	; 0x77
    1130:	beq	1118 <first_significant_code+0x88>
    1134:	ldr	r2, [pc, #68]	; 1180 <first_significant_code+0xf0>
    1138:	ldrb	r3, [r0]
    113c:	ldrb	r2, [r2, r3]
    1140:	add	r0, r0, r2
    1144:	b	10a0 <first_significant_code+0x10>
    1148:	cmp	r3, #143	; 0x8f
    114c:	beq	116c <first_significant_code+0xdc>
    1150:	cmp	r3, #144	; 0x90
    1154:	beq	116c <first_significant_code+0xdc>
    1158:	cmp	r3, #145	; 0x91
    115c:	beq	116c <first_significant_code+0xdc>
    1160:	ldr	lr, [sp, #4]
    1164:	add	sp, sp, #8
    1168:	bx	lr
    116c:	ldr	r2, [pc, #12]	; 1180 <first_significant_code+0xf0>
    1170:	ldrb	ip, [r0]
    1174:	ldrb	r3, [r2, ip]
    1178:	add	r0, r0, r3
    117c:	b	10a0 <first_significant_code+0x10>
    1180:	.word	0x00000000

00001184 <find_fixedlength>:
    1184:	mov	ip, sp
    1188:	sub	sp, sp, #56	; 0x38
    118c:	str	ip, [sp, #4]
    1190:	str	lr, [sp, #8]
    1194:	str	r4, [sp, #16]
    1198:	str	r5, [sp, #20]
    119c:	str	r6, [sp, #24]
    11a0:	str	r7, [sp, #28]
    11a4:	str	r8, [sp, #32]
    11a8:	str	r9, [sp, #36]	; 0x24
    11ac:	str	sl, [sp, #40]	; 0x28
    11b0:	ldr	r5, [ip]
    11b4:	mov	r8, r3
    11b8:	mov	r6, r2
    11bc:	mov	sl, r1
    11c0:	mvn	r4, #0
    11c4:	mov	r9, #0
    11c8:	add	r7, r0, #3
    11cc:	ldrb	ip, [r7]
    11d0:	and	r1, ip, #255	; 0xff
    11d4:	mov	r2, r1
    11d8:	cmp	r2, #162	; 0xa2
    11dc:	bcs	176c <find_fixedlength+0x5e8>
    11e0:	add	pc, pc, r2, lsl #2
    11e4:	nop	{0}
    11e8:	b	14d4 <find_fixedlength+0x350>
    11ec:	b	1628 <find_fixedlength+0x4a4>
    11f0:	b	1628 <find_fixedlength+0x4a4>
    11f4:	b	1628 <find_fixedlength+0x4a4>
    11f8:	b	1628 <find_fixedlength+0x4a4>
    11fc:	b	1628 <find_fixedlength+0x4a4>
    1200:	b	16ac <find_fixedlength+0x528>
    1204:	b	16ac <find_fixedlength+0x528>
    1208:	b	16ac <find_fixedlength+0x528>
    120c:	b	16ac <find_fixedlength+0x528>
    1210:	b	16ac <find_fixedlength+0x528>
    1214:	b	16ac <find_fixedlength+0x528>
    1218:	b	16ac <find_fixedlength+0x528>
    121c:	b	16ac <find_fixedlength+0x528>
    1220:	b	16b8 <find_fixedlength+0x534>
    1224:	b	16a8 <find_fixedlength+0x524>
    1228:	b	16a8 <find_fixedlength+0x524>
    122c:	b	1764 <find_fixedlength+0x5e0>
    1230:	b	16ac <find_fixedlength+0x528>
    1234:	b	16ac <find_fixedlength+0x528>
    1238:	b	16ac <find_fixedlength+0x528>
    123c:	b	16ac <find_fixedlength+0x528>
    1240:	b	1764 <find_fixedlength+0x5e0>
    1244:	b	1628 <find_fixedlength+0x4a4>
    1248:	b	1628 <find_fixedlength+0x4a4>
    124c:	b	1628 <find_fixedlength+0x4a4>
    1250:	b	1628 <find_fixedlength+0x4a4>
    1254:	b	1628 <find_fixedlength+0x4a4>
    1258:	b	1628 <find_fixedlength+0x4a4>
    125c:	b	163c <find_fixedlength+0x4b8>
    1260:	b	163c <find_fixedlength+0x4b8>
    1264:	b	163c <find_fixedlength+0x4b8>
    1268:	b	163c <find_fixedlength+0x4b8>
    126c:	b	1764 <find_fixedlength+0x5e0>
    1270:	b	1764 <find_fixedlength+0x5e0>
    1274:	b	1764 <find_fixedlength+0x5e0>
    1278:	b	1764 <find_fixedlength+0x5e0>
    127c:	b	1764 <find_fixedlength+0x5e0>
    1280:	b	1764 <find_fixedlength+0x5e0>
    1284:	b	1764 <find_fixedlength+0x5e0>
    1288:	b	1764 <find_fixedlength+0x5e0>
    128c:	b	1648 <find_fixedlength+0x4c4>
    1290:	b	1764 <find_fixedlength+0x5e0>
    1294:	b	1764 <find_fixedlength+0x5e0>
    1298:	b	1764 <find_fixedlength+0x5e0>
    129c:	b	1764 <find_fixedlength+0x5e0>
    12a0:	b	1764 <find_fixedlength+0x5e0>
    12a4:	b	1764 <find_fixedlength+0x5e0>
    12a8:	b	1764 <find_fixedlength+0x5e0>
    12ac:	b	1764 <find_fixedlength+0x5e0>
    12b0:	b	1764 <find_fixedlength+0x5e0>
    12b4:	b	1764 <find_fixedlength+0x5e0>
    12b8:	b	1764 <find_fixedlength+0x5e0>
    12bc:	b	1764 <find_fixedlength+0x5e0>
    12c0:	b	1648 <find_fixedlength+0x4c4>
    12c4:	b	1764 <find_fixedlength+0x5e0>
    12c8:	b	1764 <find_fixedlength+0x5e0>
    12cc:	b	1764 <find_fixedlength+0x5e0>
    12d0:	b	1764 <find_fixedlength+0x5e0>
    12d4:	b	1764 <find_fixedlength+0x5e0>
    12d8:	b	1764 <find_fixedlength+0x5e0>
    12dc:	b	1764 <find_fixedlength+0x5e0>
    12e0:	b	1764 <find_fixedlength+0x5e0>
    12e4:	b	1764 <find_fixedlength+0x5e0>
    12e8:	b	1764 <find_fixedlength+0x5e0>
    12ec:	b	1764 <find_fixedlength+0x5e0>
    12f0:	b	1764 <find_fixedlength+0x5e0>
    12f4:	b	1648 <find_fixedlength+0x4c4>
    12f8:	b	1764 <find_fixedlength+0x5e0>
    12fc:	b	1764 <find_fixedlength+0x5e0>
    1300:	b	1764 <find_fixedlength+0x5e0>
    1304:	b	1764 <find_fixedlength+0x5e0>
    1308:	b	1764 <find_fixedlength+0x5e0>
    130c:	b	1764 <find_fixedlength+0x5e0>
    1310:	b	1764 <find_fixedlength+0x5e0>
    1314:	b	1764 <find_fixedlength+0x5e0>
    1318:	b	1764 <find_fixedlength+0x5e0>
    131c:	b	1764 <find_fixedlength+0x5e0>
    1320:	b	1764 <find_fixedlength+0x5e0>
    1324:	b	1764 <find_fixedlength+0x5e0>
    1328:	b	1648 <find_fixedlength+0x4c4>
    132c:	b	1764 <find_fixedlength+0x5e0>
    1330:	b	1764 <find_fixedlength+0x5e0>
    1334:	b	1764 <find_fixedlength+0x5e0>
    1338:	b	1764 <find_fixedlength+0x5e0>
    133c:	b	1764 <find_fixedlength+0x5e0>
    1340:	b	1764 <find_fixedlength+0x5e0>
    1344:	b	1764 <find_fixedlength+0x5e0>
    1348:	b	1764 <find_fixedlength+0x5e0>
    134c:	b	1764 <find_fixedlength+0x5e0>
    1350:	b	1764 <find_fixedlength+0x5e0>
    1354:	b	1764 <find_fixedlength+0x5e0>
    1358:	b	1764 <find_fixedlength+0x5e0>
    135c:	b	1660 <find_fixedlength+0x4dc>
    1360:	b	1764 <find_fixedlength+0x5e0>
    1364:	b	1764 <find_fixedlength+0x5e0>
    1368:	b	1764 <find_fixedlength+0x5e0>
    136c:	b	1764 <find_fixedlength+0x5e0>
    1370:	b	176c <find_fixedlength+0x5e8>
    1374:	b	176c <find_fixedlength+0x5e8>
    1378:	b	176c <find_fixedlength+0x5e8>
    137c:	b	176c <find_fixedlength+0x5e8>
    1380:	b	176c <find_fixedlength+0x5e8>
    1384:	b	176c <find_fixedlength+0x5e8>
    1388:	b	176c <find_fixedlength+0x5e8>
    138c:	b	176c <find_fixedlength+0x5e8>
    1390:	b	176c <find_fixedlength+0x5e8>
    1394:	b	176c <find_fixedlength+0x5e8>
    1398:	b	176c <find_fixedlength+0x5e8>
    139c:	b	176c <find_fixedlength+0x5e8>
    13a0:	b	16c0 <find_fixedlength+0x53c>
    13a4:	b	16c0 <find_fixedlength+0x53c>
    13a8:	b	176c <find_fixedlength+0x5e8>
    13ac:	b	1764 <find_fixedlength+0x5e0>
    13b0:	b	1764 <find_fixedlength+0x5e0>
    13b4:	b	1764 <find_fixedlength+0x5e0>
    13b8:	b	1764 <find_fixedlength+0x5e0>
    13bc:	b	1508 <find_fixedlength+0x384>
    13c0:	b	1628 <find_fixedlength+0x4a4>
    13c4:	b	14d4 <find_fixedlength+0x350>
    13c8:	b	14d4 <find_fixedlength+0x350>
    13cc:	b	1764 <find_fixedlength+0x5e0>
    13d0:	b	1764 <find_fixedlength+0x5e0>
    13d4:	b	1764 <find_fixedlength+0x5e0>
    13d8:	b	1628 <find_fixedlength+0x4a4>
    13dc:	b	15e8 <find_fixedlength+0x464>
    13e0:	b	15e8 <find_fixedlength+0x464>
    13e4:	b	15e8 <find_fixedlength+0x464>
    13e8:	b	15e8 <find_fixedlength+0x464>
    13ec:	b	1470 <find_fixedlength+0x2ec>
    13f0:	b	1470 <find_fixedlength+0x2ec>
    13f4:	b	1470 <find_fixedlength+0x2ec>
    13f8:	b	1764 <find_fixedlength+0x5e0>
    13fc:	b	1470 <find_fixedlength+0x2ec>
    1400:	b	1764 <find_fixedlength+0x5e0>
    1404:	b	1470 <find_fixedlength+0x2ec>
    1408:	b	1764 <find_fixedlength+0x5e0>
    140c:	b	1764 <find_fixedlength+0x5e0>
    1410:	b	1764 <find_fixedlength+0x5e0>
    1414:	b	1764 <find_fixedlength+0x5e0>
    1418:	b	1764 <find_fixedlength+0x5e0>
    141c:	b	1628 <find_fixedlength+0x4a4>
    1420:	b	1628 <find_fixedlength+0x4a4>
    1424:	b	1628 <find_fixedlength+0x4a4>
    1428:	b	1628 <find_fixedlength+0x4a4>
    142c:	b	1628 <find_fixedlength+0x4a4>
    1430:	b	1764 <find_fixedlength+0x5e0>
    1434:	b	1764 <find_fixedlength+0x5e0>
    1438:	b	1764 <find_fixedlength+0x5e0>
    143c:	b	160c <find_fixedlength+0x488>
    1440:	b	1628 <find_fixedlength+0x4a4>
    1444:	b	160c <find_fixedlength+0x488>
    1448:	b	1628 <find_fixedlength+0x4a4>
    144c:	b	160c <find_fixedlength+0x488>
    1450:	b	1628 <find_fixedlength+0x4a4>
    1454:	b	160c <find_fixedlength+0x488>
    1458:	b	1628 <find_fixedlength+0x4a4>
    145c:	b	1628 <find_fixedlength+0x4a4>
    1460:	b	14d4 <find_fixedlength+0x350>
    1464:	b	14d4 <find_fixedlength+0x350>
    1468:	b	1628 <find_fixedlength+0x4a4>
    146c:	b	1764 <find_fixedlength+0x5e0>
    1470:	cmp	r1, #133	; 0x85
    1474:	beq	1480 <find_fixedlength+0x2fc>
    1478:	mov	ip, #0
    147c:	b	1484 <find_fixedlength+0x300>
    1480:	mov	ip, #2
    1484:	add	r0, r7, ip
    1488:	str	r5, [sp]
    148c:	mov	r3, r8
    1490:	mov	r2, r6
    1494:	mov	r1, sl
    1498:	bl	1184 <find_fixedlength>
    149c:	cmp	r0, #0
    14a0:	bge	14ac <find_fixedlength+0x328>
    14a4:	mov	r4, r0
    14a8:	b	1770 <find_fixedlength+0x5ec>
    14ac:	add	r9, r9, r0
    14b0:	ldrb	r1, [r7, #2]
    14b4:	ldrb	r0, [r7, #1]
    14b8:	orr	r0, r1, r0, lsl #8
    14bc:	add	r7, r7, r0
    14c0:	ldrb	r1, [r7]
    14c4:	cmp	r1, #119	; 0x77
    14c8:	beq	14b0 <find_fixedlength+0x32c>
    14cc:	add	r7, r7, #3
    14d0:	b	11cc <find_fixedlength+0x48>
    14d4:	cmp	r4, #0
    14d8:	blt	14ec <find_fixedlength+0x368>
    14dc:	cmp	r4, r9
    14e0:	beq	14f0 <find_fixedlength+0x36c>
    14e4:	mvn	r4, #0
    14e8:	b	1770 <find_fixedlength+0x5ec>
    14ec:	mov	r4, r9
    14f0:	ldrb	ip, [r7]
    14f4:	cmp	ip, #119	; 0x77
    14f8:	bne	1770 <find_fixedlength+0x5ec>
    14fc:	add	r7, r7, #3
    1500:	mov	r9, #0
    1504:	b	11cc <find_fixedlength+0x48>
    1508:	cmp	r6, #0
    150c:	bne	1518 <find_fixedlength+0x394>
    1510:	mvn	r4, #2
    1514:	b	1770 <find_fixedlength+0x5ec>
    1518:	ldr	r3, [r8, #20]
    151c:	ldrb	r2, [r7, #2]
    1520:	ldrb	r1, [r7, #1]
    1524:	orr	ip, r2, r1, lsl #8
    1528:	add	r3, r3, ip
    152c:	mov	ip, r3
    1530:	ldrb	r2, [r3, #2]
    1534:	ldrb	r0, [r3, #1]
    1538:	orr	r0, r2, r0, lsl #8
    153c:	add	r3, r3, r0
    1540:	ldrb	r0, [r3]
    1544:	cmp	r0, #119	; 0x77
    1548:	beq	1530 <find_fixedlength+0x3ac>
    154c:	cmp	r7, ip
    1550:	bhi	155c <find_fixedlength+0x3d8>
    1554:	mov	r0, #0
    1558:	b	1568 <find_fixedlength+0x3e4>
    155c:	cmp	r7, r3
    1560:	movcc	r0, #1
    1564:	movcs	r0, #0
    1568:	cmp	r0, #0
    156c:	bne	15e0 <find_fixedlength+0x45c>
    1570:	mov	r0, r5
    1574:	cmp	r0, #0
    1578:	beq	1590 <find_fixedlength+0x40c>
    157c:	ldr	r3, [r0, #4]
    1580:	cmp	r3, ip
    1584:	beq	1590 <find_fixedlength+0x40c>
    1588:	ldr	r0, [r0]
    158c:	b	1574 <find_fixedlength+0x3f0>
    1590:	cmp	r0, #0
    1594:	beq	15a0 <find_fixedlength+0x41c>
    1598:	mvn	r4, #0
    159c:	b	1770 <find_fixedlength+0x5ec>
    15a0:	str	r5, [sp, #48]	; 0x30
    15a4:	str	ip, [sp, #52]	; 0x34
    15a8:	add	r0, ip, #2
    15ac:	add	r3, sp, #48	; 0x30
    15b0:	str	r3, [sp]
    15b4:	mov	r3, r8
    15b8:	mov	r2, r6
    15bc:	mov	r1, sl
    15c0:	bl	1184 <find_fixedlength>
    15c4:	cmp	r0, #0
    15c8:	bge	15d4 <find_fixedlength+0x450>
    15cc:	mov	r4, r0
    15d0:	b	1770 <find_fixedlength+0x5ec>
    15d4:	add	r9, r9, r0
    15d8:	add	r7, r7, #3
    15dc:	b	11cc <find_fixedlength+0x48>
    15e0:	mvn	r4, #0
    15e4:	b	1770 <find_fixedlength+0x5ec>
    15e8:	ldrb	r1, [r7, #2]
    15ec:	ldrb	r3, [r7, #1]
    15f0:	orr	r1, r1, r3, lsl #8
    15f4:	add	r7, r7, r1
    15f8:	ldrb	r0, [r7]
    15fc:	cmp	r0, #119	; 0x77
    1600:	beq	15e8 <find_fixedlength+0x464>
    1604:	add	r7, r7, #3
    1608:	b	11cc <find_fixedlength+0x48>
    160c:	ldrb	r0, [r7, #1]
    1610:	ldr	r2, [pc, #388]	; 179c <find_fixedlength+0x618>
    1614:	ldrb	ip, [r7]
    1618:	ldrb	r2, [r2, ip]
    161c:	add	r1, r0, r2
    1620:	add	r7, r7, r1
    1624:	b	11cc <find_fixedlength+0x48>
    1628:	ldr	ip, [pc, #364]	; 179c <find_fixedlength+0x618>
    162c:	ldrb	r0, [r7]
    1630:	ldrb	ip, [ip, r0]
    1634:	add	r7, r7, ip
    1638:	b	11cc <find_fixedlength+0x48>
    163c:	add	r9, r9, #1
    1640:	add	r7, r7, #2
    1644:	b	11cc <find_fixedlength+0x48>
    1648:	ldrb	r3, [r7, #2]
    164c:	ldrb	r2, [r7, #1]
    1650:	orr	r2, r3, r2, lsl #8
    1654:	add	r9, r9, r2
    1658:	add	r7, r7, #4
    165c:	b	11cc <find_fixedlength+0x48>
    1660:	ldrb	r3, [r7, #2]
    1664:	ldrb	ip, [r7, #1]
    1668:	orr	r3, r3, ip, lsl #8
    166c:	add	r9, r9, r3
    1670:	ldrb	r1, [r7, #3]
    1674:	cmp	r1, #16
    1678:	beq	1690 <find_fixedlength+0x50c>
    167c:	ldrb	r2, [r7, #3]
    1680:	cmp	r2, #15
    1684:	moveq	r0, #1
    1688:	movne	r0, #0
    168c:	b	1694 <find_fixedlength+0x510>
    1690:	mov	r0, #1
    1694:	cmp	r0, #0
    1698:	beq	16a0 <find_fixedlength+0x51c>
    169c:	add	r7, r7, #2
    16a0:	add	r7, r7, #4
    16a4:	b	11cc <find_fixedlength+0x48>
    16a8:	add	r7, r7, #2
    16ac:	add	r9, r9, #1
    16b0:	add	r7, r7, #1
    16b4:	b	11cc <find_fixedlength+0x48>
    16b8:	mvn	r4, #1
    16bc:	b	1770 <find_fixedlength+0x5ec>
    16c0:	ldr	r3, [pc, #216]	; 17a0 <find_fixedlength+0x61c>
    16c4:	ldrb	r2, [r3]
    16c8:	add	r7, r7, r2
    16cc:	ldrb	r3, [r7]
    16d0:	sub	r0, r3, #98	; 0x62
    16d4:	cmp	r0, #12
    16d8:	bcs	175c <find_fixedlength+0x5d8>
    16dc:	add	pc, pc, r0, lsl #2
    16e0:	nop	{0}
    16e4:	b	1714 <find_fixedlength+0x590>
    16e8:	b	1714 <find_fixedlength+0x590>
    16ec:	b	1714 <find_fixedlength+0x590>
    16f0:	b	1714 <find_fixedlength+0x590>
    16f4:	b	1714 <find_fixedlength+0x590>
    16f8:	b	1714 <find_fixedlength+0x590>
    16fc:	b	171c <find_fixedlength+0x598>
    1700:	b	171c <find_fixedlength+0x598>
    1704:	b	1714 <find_fixedlength+0x590>
    1708:	b	1714 <find_fixedlength+0x590>
    170c:	b	1714 <find_fixedlength+0x590>
    1710:	b	171c <find_fixedlength+0x598>
    1714:	mvn	r4, #0
    1718:	b	1770 <find_fixedlength+0x5ec>
    171c:	ldrb	r1, [r7, #2]
    1720:	ldrb	ip, [r7, #1]
    1724:	orr	r0, r1, ip, lsl #8
    1728:	ldrb	r2, [r7, #4]
    172c:	ldrb	r3, [r7, #3]
    1730:	orr	r2, r2, r3, lsl #8
    1734:	cmp	r0, r2
    1738:	beq	1744 <find_fixedlength+0x5c0>
    173c:	mvn	r4, #0
    1740:	b	1770 <find_fixedlength+0x5ec>
    1744:	ldrb	r1, [r7, #2]
    1748:	ldrb	ip, [r7, #1]
    174c:	orr	r0, r1, ip, lsl #8
    1750:	add	r9, r9, r0
    1754:	add	r7, r7, #5
    1758:	b	11cc <find_fixedlength+0x48>
    175c:	add	r9, r9, #1
    1760:	b	11cc <find_fixedlength+0x48>
    1764:	mvn	r4, #0
    1768:	b	1770 <find_fixedlength+0x5ec>
    176c:	mvn	r4, #3
    1770:	mov	r0, r4
    1774:	ldr	r4, [sp, #16]
    1778:	ldr	r5, [sp, #20]
    177c:	ldr	r6, [sp, #24]
    1780:	ldr	r7, [sp, #28]
    1784:	ldr	r8, [sp, #32]
    1788:	ldr	r9, [sp, #36]	; 0x24
    178c:	ldr	sl, [sp, #40]	; 0x28
    1790:	ldr	lr, [sp, #8]
    1794:	add	sp, sp, #56	; 0x38
    1798:	bx	lr
    179c:	.word	0x00000000
    17a0:	.word	0x0000006e

000017a4 <coda__pcre_find_bracket>:
    17a4:	mov	ip, sp
    17a8:	sub	sp, sp, #8
    17ac:	str	ip, [sp]
    17b0:	str	lr, [sp, #4]
    17b4:	ldrb	r1, [r0]
    17b8:	and	r1, r1, #255	; 0xff
    17bc:	cmp	r1, #0
    17c0:	bne	17cc <coda__pcre_find_bracket+0x28>
    17c4:	mov	r0, #0
    17c8:	b	1968 <coda__pcre_find_bracket+0x1c4>
    17cc:	cmp	r1, #112	; 0x70
    17d0:	beq	1984 <coda__pcre_find_bracket+0x1e0>
    17d4:	cmp	r1, #124	; 0x7c
    17d8:	beq	1960 <coda__pcre_find_bracket+0x1bc>
    17dc:	cmp	r1, #133	; 0x85
    17e0:	beq	17f4 <coda__pcre_find_bracket+0x50>
    17e4:	cmp	r1, #138	; 0x8a
    17e8:	moveq	r3, #1
    17ec:	movne	r3, #0
    17f0:	b	17f8 <coda__pcre_find_bracket+0x54>
    17f4:	mov	r3, #1
    17f8:	cmp	r3, #0
    17fc:	bne	1810 <coda__pcre_find_bracket+0x6c>
    1800:	cmp	r1, #134	; 0x86
    1804:	moveq	r3, #1
    1808:	movne	r3, #0
    180c:	b	1814 <coda__pcre_find_bracket+0x70>
    1810:	mov	r3, #1
    1814:	cmp	r3, #0
    1818:	bne	182c <coda__pcre_find_bracket+0x88>
    181c:	cmp	r1, #139	; 0x8b
    1820:	moveq	r3, #1
    1824:	movne	r3, #0
    1828:	b	1830 <coda__pcre_find_bracket+0x8c>
    182c:	mov	r3, #1
    1830:	cmp	r3, #0
    1834:	bne	193c <coda__pcre_find_bracket+0x198>
    1838:	cmp	r1, #93	; 0x5d
    183c:	bcs	1870 <coda__pcre_find_bracket+0xcc>
    1840:	cmp	r1, #89	; 0x59
    1844:	bcs	1864 <coda__pcre_find_bracket+0xc0>
    1848:	cmp	r1, #87	; 0x57
    184c:	bcs	1888 <coda__pcre_find_bracket+0xe4>
    1850:	cmp	r1, #85	; 0x55
    1854:	beq	1888 <coda__pcre_find_bracket+0xe4>
    1858:	cmp	r1, #86	; 0x56
    185c:	beq	1888 <coda__pcre_find_bracket+0xe4>
    1860:	b	192c <coda__pcre_find_bracket+0x188>
    1864:	cmp	r1, #91	; 0x5b
    1868:	bcc	1888 <coda__pcre_find_bracket+0xe4>
    186c:	b	18d8 <coda__pcre_find_bracket+0x134>
    1870:	cmp	r1, #97	; 0x61
    1874:	bcs	18bc <coda__pcre_find_bracket+0x118>
    1878:	cmp	r1, #95	; 0x5f
    187c:	bcs	1888 <coda__pcre_find_bracket+0xe4>
    1880:	cmp	r1, #93	; 0x5d
    1884:	beq	18d8 <coda__pcre_find_bracket+0x134>
    1888:	ldrb	r3, [r0, #1]
    188c:	cmp	r3, #16
    1890:	beq	18a8 <coda__pcre_find_bracket+0x104>
    1894:	ldrb	r3, [r0, #1]
    1898:	cmp	r3, #15
    189c:	moveq	r3, #1
    18a0:	movne	r3, #0
    18a4:	b	18ac <coda__pcre_find_bracket+0x108>
    18a8:	mov	r3, #1
    18ac:	cmp	r3, #0
    18b0:	beq	192c <coda__pcre_find_bracket+0x188>
    18b4:	add	r0, r0, #2
    18b8:	b	192c <coda__pcre_find_bracket+0x188>
    18bc:	cmp	r1, #151	; 0x97
    18c0:	bcs	190c <coda__pcre_find_bracket+0x168>
    18c4:	cmp	r1, #97	; 0x61
    18c8:	beq	18d8 <coda__pcre_find_bracket+0x134>
    18cc:	cmp	r1, #149	; 0x95
    18d0:	beq	1924 <coda__pcre_find_bracket+0x180>
    18d4:	b	192c <coda__pcre_find_bracket+0x188>
    18d8:	ldrb	r3, [r0, #3]
    18dc:	cmp	r3, #16
    18e0:	beq	18f8 <coda__pcre_find_bracket+0x154>
    18e4:	ldrb	r3, [r0, #3]
    18e8:	cmp	r3, #15
    18ec:	moveq	r3, #1
    18f0:	movne	r3, #0
    18f4:	b	18fc <coda__pcre_find_bracket+0x158>
    18f8:	mov	r3, #1
    18fc:	cmp	r3, #0
    1900:	beq	192c <coda__pcre_find_bracket+0x188>
    1904:	add	r0, r0, #2
    1908:	b	192c <coda__pcre_find_bracket+0x188>
    190c:	cmp	r1, #151	; 0x97
    1910:	beq	1924 <coda__pcre_find_bracket+0x180>
    1914:	cmp	r1, #153	; 0x99
    1918:	beq	1924 <coda__pcre_find_bracket+0x180>
    191c:	cmp	r1, #155	; 0x9b
    1920:	bne	192c <coda__pcre_find_bracket+0x188>
    1924:	ldrb	r3, [r0, #1]
    1928:	add	r0, r0, r3
    192c:	ldr	r3, [pc, #100]	; 1998 <coda__pcre_find_bracket+0x1f4>
    1930:	ldrb	ip, [r3, r1]
    1934:	add	r0, r0, ip
    1938:	b	17b4 <coda__pcre_find_bracket+0x10>
    193c:	ldrb	r3, [r0, #4]
    1940:	ldrb	ip, [r0, #3]
    1944:	orr	r3, r3, ip, lsl #8
    1948:	cmp	r3, r2
    194c:	beq	1968 <coda__pcre_find_bracket+0x1c4>
    1950:	ldr	r3, [pc, #64]	; 1998 <coda__pcre_find_bracket+0x1f4>
    1954:	ldrb	ip, [r3, r1]
    1958:	add	r0, r0, ip
    195c:	b	17b4 <coda__pcre_find_bracket+0x10>
    1960:	cmp	r2, #0
    1964:	bge	1974 <coda__pcre_find_bracket+0x1d0>
    1968:	ldr	lr, [sp, #4]
    196c:	add	sp, sp, #8
    1970:	bx	lr
    1974:	ldr	r3, [pc, #28]	; 1998 <coda__pcre_find_bracket+0x1f4>
    1978:	ldrb	r3, [r3, r1]
    197c:	add	r0, r0, r3
    1980:	b	17b4 <coda__pcre_find_bracket+0x10>
    1984:	ldrb	r1, [r0, #2]
    1988:	ldrb	r3, [r0, #1]
    198c:	orr	ip, r1, r3, lsl #8
    1990:	add	r0, r0, ip
    1994:	b	17b4 <coda__pcre_find_bracket+0x10>
    1998:	.word	0x00000000

0000199c <find_recurse>:
    199c:	mov	ip, sp
    19a0:	sub	sp, sp, #8
    19a4:	str	ip, [sp]
    19a8:	str	lr, [sp, #4]
    19ac:	ldrb	r1, [r0]
    19b0:	and	r1, r1, #255	; 0xff
    19b4:	cmp	r1, #0
    19b8:	bne	19c4 <find_recurse+0x28>
    19bc:	mov	r0, #0
    19c0:	b	19cc <find_recurse+0x30>
    19c4:	cmp	r1, #117	; 0x75
    19c8:	bne	19d8 <find_recurse+0x3c>
    19cc:	ldr	lr, [sp, #4]
    19d0:	add	sp, sp, #8
    19d4:	bx	lr
    19d8:	cmp	r1, #112	; 0x70
    19dc:	beq	1ae4 <find_recurse+0x148>
    19e0:	cmp	r1, #93	; 0x5d
    19e4:	bcs	1a18 <find_recurse+0x7c>
    19e8:	cmp	r1, #89	; 0x59
    19ec:	bcs	1a0c <find_recurse+0x70>
    19f0:	cmp	r1, #87	; 0x57
    19f4:	bcs	1a30 <find_recurse+0x94>
    19f8:	cmp	r1, #85	; 0x55
    19fc:	beq	1a30 <find_recurse+0x94>
    1a00:	cmp	r1, #86	; 0x56
    1a04:	beq	1a30 <find_recurse+0x94>
    1a08:	b	1ad4 <find_recurse+0x138>
    1a0c:	cmp	r1, #91	; 0x5b
    1a10:	bcc	1a30 <find_recurse+0x94>
    1a14:	b	1a80 <find_recurse+0xe4>
    1a18:	cmp	r1, #97	; 0x61
    1a1c:	bcs	1a64 <find_recurse+0xc8>
    1a20:	cmp	r1, #95	; 0x5f
    1a24:	bcs	1a30 <find_recurse+0x94>
    1a28:	cmp	r1, #93	; 0x5d
    1a2c:	beq	1a80 <find_recurse+0xe4>
    1a30:	ldrb	r3, [r0, #1]
    1a34:	cmp	r3, #16
    1a38:	beq	1a50 <find_recurse+0xb4>
    1a3c:	ldrb	r2, [r0, #1]
    1a40:	cmp	r2, #15
    1a44:	moveq	r2, #1
    1a48:	movne	r2, #0
    1a4c:	b	1a54 <find_recurse+0xb8>
    1a50:	mov	r2, #1
    1a54:	cmp	r2, #0
    1a58:	beq	1ad4 <find_recurse+0x138>
    1a5c:	add	r0, r0, #2
    1a60:	b	1ad4 <find_recurse+0x138>
    1a64:	cmp	r1, #151	; 0x97
    1a68:	bcs	1ab4 <find_recurse+0x118>
    1a6c:	cmp	r1, #97	; 0x61
    1a70:	beq	1a80 <find_recurse+0xe4>
    1a74:	cmp	r1, #149	; 0x95
    1a78:	beq	1acc <find_recurse+0x130>
    1a7c:	b	1ad4 <find_recurse+0x138>
    1a80:	ldrb	r2, [r0, #3]
    1a84:	cmp	r2, #16
    1a88:	beq	1aa0 <find_recurse+0x104>
    1a8c:	ldrb	r3, [r0, #3]
    1a90:	cmp	r3, #15
    1a94:	moveq	r2, #1
    1a98:	movne	r2, #0
    1a9c:	b	1aa4 <find_recurse+0x108>
    1aa0:	mov	r2, #1
    1aa4:	cmp	r2, #0
    1aa8:	beq	1ad4 <find_recurse+0x138>
    1aac:	add	r0, r0, #2
    1ab0:	b	1ad4 <find_recurse+0x138>
    1ab4:	cmp	r1, #151	; 0x97
    1ab8:	beq	1acc <find_recurse+0x130>
    1abc:	cmp	r1, #153	; 0x99
    1ac0:	beq	1acc <find_recurse+0x130>
    1ac4:	cmp	r1, #155	; 0x9b
    1ac8:	bne	1ad4 <find_recurse+0x138>
    1acc:	ldrb	ip, [r0, #1]
    1ad0:	add	r0, r0, ip
    1ad4:	ldr	r3, [pc, #28]	; 1af8 <find_recurse+0x15c>
    1ad8:	ldrb	r1, [r3, r1]
    1adc:	add	r0, r0, r1
    1ae0:	b	19ac <find_recurse+0x10>
    1ae4:	ldrb	ip, [r0, #2]
    1ae8:	ldrb	r2, [r0, #1]
    1aec:	orr	r2, ip, r2, lsl #8
    1af0:	add	r0, r0, r2
    1af4:	b	19ac <find_recurse+0x10>
    1af8:	.word	0x00000000

00001afc <could_be_empty_branch>:
    1afc:	mov	ip, sp
    1b00:	sub	sp, sp, #56	; 0x38
    1b04:	str	ip, [sp, #4]
    1b08:	str	lr, [sp, #8]
    1b0c:	str	r4, [sp, #16]
    1b10:	str	r5, [sp, #20]
    1b14:	str	r6, [sp, #24]
    1b18:	str	r7, [sp, #28]
    1b1c:	str	r8, [sp, #32]
    1b20:	str	r9, [sp, #36]	; 0x24
    1b24:	str	sl, [sp, #40]	; 0x28
    1b28:	str	fp, [sp, #44]	; 0x2c
    1b2c:	ldr	r8, [ip]
    1b30:	mov	r4, r3
    1b34:	mov	r5, r2
    1b38:	mov	r6, r1
    1b3c:	ldr	r1, [pc, #2068]	; 2358 <could_be_empty_branch+0x85c>
    1b40:	ldrb	ip, [r0]
    1b44:	ldrb	r2, [r1, ip]
    1b48:	add	r0, r0, r2
    1b4c:	mov	r1, #1
    1b50:	bl	1090 <first_significant_code>
    1b54:	mov	r7, r0
    1b58:	cmp	r7, r6
    1b5c:	bcs	2328 <could_be_empty_branch+0x82c>
    1b60:	ldrb	r1, [r7]
    1b64:	and	r9, r1, #255	; 0xff
    1b68:	cmp	r9, #125	; 0x7d
    1b6c:	bne	1b98 <could_be_empty_branch+0x9c>
    1b70:	ldrb	r3, [r7, #2]
    1b74:	ldrb	ip, [r7, #1]
    1b78:	orr	r1, r3, ip, lsl #8
    1b7c:	add	r7, r7, r1
    1b80:	ldrb	r1, [r7]
    1b84:	cmp	r1, #119	; 0x77
    1b88:	beq	1b70 <could_be_empty_branch+0x74>
    1b8c:	ldrb	ip, [r7]
    1b90:	and	r9, ip, #255	; 0xff
    1b94:	b	230c <could_be_empty_branch+0x810>
    1b98:	cmp	r9, #117	; 0x75
    1b9c:	bne	1cec <could_be_empty_branch+0x1f0>
    1ba0:	ldr	r3, [r4, #20]
    1ba4:	ldrb	ip, [r7, #2]
    1ba8:	ldrb	r2, [r7, #1]
    1bac:	orr	r2, ip, r2, lsl #8
    1bb0:	add	sl, r3, r2
    1bb4:	mov	r1, sl
    1bb8:	ldr	ip, [r4, #16]
    1bbc:	cmp	ip, #0
    1bc0:	beq	1c20 <could_be_empty_branch+0x124>
    1bc4:	ldr	ip, [r4, #16]
    1bc8:	ldr	r3, [r4, #32]
    1bcc:	cmp	ip, r3
    1bd0:	bcs	1c04 <could_be_empty_branch+0x108>
    1bd4:	ldrb	r3, [ip, #1]
    1bd8:	ldrb	r2, [ip]
    1bdc:	orr	r2, r3, r2, lsl #8
    1be0:	ldr	r0, [r4, #20]
    1be4:	sub	r3, r7, r0
    1be8:	add	r3, r3, #1
    1bec:	cmp	r2, r3
    1bf0:	bne	1bfc <could_be_empty_branch+0x100>
    1bf4:	mov	r0, #1
    1bf8:	b	232c <could_be_empty_branch+0x830>
    1bfc:	add	ip, ip, #2
    1c00:	b	1bc8 <could_be_empty_branch+0xcc>
    1c04:	ldrb	r0, [sl, #2]
    1c08:	ldrb	r2, [sl, #1]
    1c0c:	orr	r0, r0, r2, lsl #8
    1c10:	cmp	r0, #0
    1c14:	bne	1c20 <could_be_empty_branch+0x124>
    1c18:	mov	r0, #1
    1c1c:	b	232c <could_be_empty_branch+0x830>
    1c20:	ldrb	r0, [r1, #2]
    1c24:	ldrb	r2, [r1, #1]
    1c28:	orr	r0, r0, r2, lsl #8
    1c2c:	add	r1, r1, r0
    1c30:	ldrb	ip, [r1]
    1c34:	cmp	ip, #119	; 0x77
    1c38:	beq	1c20 <could_be_empty_branch+0x124>
    1c3c:	cmp	r7, sl
    1c40:	bcs	1c4c <could_be_empty_branch+0x150>
    1c44:	mov	r2, #0
    1c48:	b	1c58 <could_be_empty_branch+0x15c>
    1c4c:	cmp	r7, r1
    1c50:	movls	r2, #1
    1c54:	movhi	r2, #0
    1c58:	cmp	r2, #0
    1c5c:	bne	230c <could_be_empty_branch+0x810>
    1c60:	mov	r0, r8
    1c64:	cmp	r0, #0
    1c68:	beq	1c80 <could_be_empty_branch+0x184>
    1c6c:	ldr	r3, [r0, #4]
    1c70:	cmp	r3, sl
    1c74:	beq	1c80 <could_be_empty_branch+0x184>
    1c78:	ldr	r0, [r0]
    1c7c:	b	1c64 <could_be_empty_branch+0x168>
    1c80:	cmp	r0, #0
    1c84:	bne	230c <could_be_empty_branch+0x810>
    1c88:	mov	fp, #0
    1c8c:	str	r8, [sp, #48]	; 0x30
    1c90:	str	sl, [sp, #52]	; 0x34
    1c94:	add	r0, sp, #48	; 0x30
    1c98:	str	r0, [sp]
    1c9c:	mov	r3, r4
    1ca0:	mov	r2, r5
    1ca4:	mov	r1, r6
    1ca8:	mov	r0, sl
    1cac:	bl	1afc <could_be_empty_branch>
    1cb0:	cmp	r0, #0
    1cb4:	beq	1cc0 <could_be_empty_branch+0x1c4>
    1cb8:	mov	fp, #1
    1cbc:	b	1cdc <could_be_empty_branch+0x1e0>
    1cc0:	ldrb	r1, [sl, #2]
    1cc4:	ldrb	r2, [sl, #1]
    1cc8:	orr	r3, r1, r2, lsl #8
    1ccc:	add	sl, sl, r3
    1cd0:	ldrb	r3, [sl]
    1cd4:	cmp	r3, #119	; 0x77
    1cd8:	beq	1c94 <could_be_empty_branch+0x198>
    1cdc:	cmp	fp, #0
    1ce0:	bne	230c <could_be_empty_branch+0x810>
    1ce4:	mov	r0, #0
    1ce8:	b	232c <could_be_empty_branch+0x830>
    1cec:	cmp	r9, #146	; 0x92
    1cf0:	beq	1d04 <could_be_empty_branch+0x208>
    1cf4:	cmp	r9, #147	; 0x93
    1cf8:	moveq	ip, #1
    1cfc:	movne	ip, #0
    1d00:	b	1d08 <could_be_empty_branch+0x20c>
    1d04:	mov	ip, #1
    1d08:	cmp	ip, #0
    1d0c:	bne	1d20 <could_be_empty_branch+0x224>
    1d10:	cmp	r9, #161	; 0xa1
    1d14:	moveq	r2, #1
    1d18:	movne	r2, #0
    1d1c:	b	1d24 <could_be_empty_branch+0x228>
    1d20:	mov	r2, #1
    1d24:	cmp	r2, #0
    1d28:	bne	1d3c <could_be_empty_branch+0x240>
    1d2c:	cmp	r9, #148	; 0x94
    1d30:	moveq	r0, #1
    1d34:	movne	r0, #0
    1d38:	b	1d40 <could_be_empty_branch+0x244>
    1d3c:	mov	r0, #1
    1d40:	cmp	r0, #0
    1d44:	beq	1d7c <could_be_empty_branch+0x280>
    1d48:	ldr	r2, [pc, #1544]	; 2358 <could_be_empty_branch+0x85c>
    1d4c:	ldrb	r3, [r2, r9]
    1d50:	add	r7, r7, r3
    1d54:	ldrb	r1, [r7, #2]
    1d58:	ldrb	r2, [r7, #1]
    1d5c:	orr	r3, r1, r2, lsl #8
    1d60:	add	r7, r7, r3
    1d64:	ldrb	r1, [r7]
    1d68:	cmp	r1, #119	; 0x77
    1d6c:	beq	1d54 <could_be_empty_branch+0x258>
    1d70:	ldrb	r2, [r7]
    1d74:	and	r9, r2, #255	; 0xff
    1d78:	b	230c <could_be_empty_branch+0x810>
    1d7c:	cmp	r9, #136	; 0x88
    1d80:	beq	1d94 <could_be_empty_branch+0x298>
    1d84:	cmp	r9, #137	; 0x89
    1d88:	moveq	r3, #1
    1d8c:	movne	r3, #0
    1d90:	b	1d98 <could_be_empty_branch+0x29c>
    1d94:	mov	r3, #1
    1d98:	cmp	r3, #0
    1d9c:	bne	1db0 <could_be_empty_branch+0x2b4>
    1da0:	cmp	r9, #138	; 0x8a
    1da4:	moveq	r0, #1
    1da8:	movne	r0, #0
    1dac:	b	1db4 <could_be_empty_branch+0x2b8>
    1db0:	mov	r0, #1
    1db4:	cmp	r0, #0
    1db8:	bne	1dcc <could_be_empty_branch+0x2d0>
    1dbc:	cmp	r9, #139	; 0x8b
    1dc0:	moveq	r1, #1
    1dc4:	movne	r1, #0
    1dc8:	b	1dd0 <could_be_empty_branch+0x2d4>
    1dcc:	mov	r1, #1
    1dd0:	cmp	r1, #0
    1dd4:	beq	1e00 <could_be_empty_branch+0x304>
    1dd8:	ldrb	r2, [r7, #2]
    1ddc:	ldrb	r3, [r7, #1]
    1de0:	orr	r0, r2, r3, lsl #8
    1de4:	add	r7, r7, r0
    1de8:	ldrb	r2, [r7]
    1dec:	cmp	r2, #119	; 0x77
    1df0:	beq	1dd8 <could_be_empty_branch+0x2dc>
    1df4:	ldrb	ip, [r7]
    1df8:	and	r9, ip, #255	; 0xff
    1dfc:	b	230c <could_be_empty_branch+0x810>
    1e00:	cmp	r9, #131	; 0x83
    1e04:	beq	1e18 <could_be_empty_branch+0x31c>
    1e08:	cmp	r9, #132	; 0x84
    1e0c:	moveq	ip, #1
    1e10:	movne	ip, #0
    1e14:	b	1e1c <could_be_empty_branch+0x320>
    1e18:	mov	ip, #1
    1e1c:	cmp	ip, #0
    1e20:	bne	1e34 <could_be_empty_branch+0x338>
    1e24:	cmp	r9, #133	; 0x85
    1e28:	moveq	ip, #1
    1e2c:	movne	ip, #0
    1e30:	b	1e38 <could_be_empty_branch+0x33c>
    1e34:	mov	ip, #1
    1e38:	cmp	ip, #0
    1e3c:	bne	1e50 <could_be_empty_branch+0x354>
    1e40:	cmp	r9, #134	; 0x86
    1e44:	moveq	r0, #1
    1e48:	movne	r0, #0
    1e4c:	b	1e54 <could_be_empty_branch+0x358>
    1e50:	mov	r0, #1
    1e54:	cmp	r0, #0
    1e58:	bne	1e6c <could_be_empty_branch+0x370>
    1e5c:	cmp	r9, #129	; 0x81
    1e60:	moveq	ip, #1
    1e64:	movne	ip, #0
    1e68:	b	1e70 <could_be_empty_branch+0x374>
    1e6c:	mov	ip, #1
    1e70:	cmp	ip, #0
    1e74:	bne	1e88 <could_be_empty_branch+0x38c>
    1e78:	cmp	r9, #130	; 0x82
    1e7c:	moveq	r3, #1
    1e80:	movne	r3, #0
    1e84:	b	1e8c <could_be_empty_branch+0x390>
    1e88:	mov	r3, #1
    1e8c:	cmp	r3, #0
    1e90:	bne	1ea4 <could_be_empty_branch+0x3a8>
    1e94:	cmp	r9, #135	; 0x87
    1e98:	moveq	r3, #1
    1e9c:	movne	r3, #0
    1ea0:	b	1ea8 <could_be_empty_branch+0x3ac>
    1ea4:	mov	r3, #1
    1ea8:	cmp	r3, #0
    1eac:	bne	1ec0 <could_be_empty_branch+0x3c4>
    1eb0:	cmp	r9, #140	; 0x8c
    1eb4:	moveq	ip, #1
    1eb8:	movne	ip, #0
    1ebc:	b	1ec4 <could_be_empty_branch+0x3c8>
    1ec0:	mov	ip, #1
    1ec4:	cmp	ip, #0
    1ec8:	beq	1fa8 <could_be_empty_branch+0x4ac>
    1ecc:	ldrb	r1, [r7, #2]
    1ed0:	ldrb	r2, [r7, #1]
    1ed4:	orr	ip, r1, r2, lsl #8
    1ed8:	cmp	ip, #0
    1edc:	bne	1ee8 <could_be_empty_branch+0x3ec>
    1ee0:	mov	r0, #1
    1ee4:	b	232c <could_be_empty_branch+0x830>
    1ee8:	cmp	r9, #135	; 0x87
    1eec:	bne	1f10 <could_be_empty_branch+0x414>
    1ef0:	ldrb	r0, [r7, #2]
    1ef4:	ldrb	ip, [r7, #1]
    1ef8:	orr	r0, r0, ip, lsl #8
    1efc:	ldrb	r0, [r7, r0]
    1f00:	cmp	r0, #119	; 0x77
    1f04:	movne	ip, #1
    1f08:	moveq	ip, #0
    1f0c:	b	1f14 <could_be_empty_branch+0x418>
    1f10:	mov	ip, #0
    1f14:	cmp	ip, #0
    1f18:	bne	1f8c <could_be_empty_branch+0x490>
    1f1c:	mov	r9, #0
    1f20:	cmp	r9, #0
    1f24:	bne	1f50 <could_be_empty_branch+0x454>
    1f28:	str	r8, [sp]
    1f2c:	mov	r3, r4
    1f30:	mov	r2, r5
    1f34:	mov	r1, r6
    1f38:	mov	r0, r7
    1f3c:	bl	1afc <could_be_empty_branch>
    1f40:	cmp	r0, #0
    1f44:	movne	r3, #1
    1f48:	moveq	r3, #0
    1f4c:	b	1f54 <could_be_empty_branch+0x458>
    1f50:	mov	r3, #0
    1f54:	cmp	r3, #0
    1f58:	beq	1f60 <could_be_empty_branch+0x464>
    1f5c:	mov	r9, #1
    1f60:	ldrb	ip, [r7, #2]
    1f64:	ldrb	r0, [r7, #1]
    1f68:	orr	r3, ip, r0, lsl #8
    1f6c:	add	r7, r7, r3
    1f70:	ldrb	r3, [r7]
    1f74:	cmp	r3, #119	; 0x77
    1f78:	beq	1f20 <could_be_empty_branch+0x424>
    1f7c:	cmp	r9, #0
    1f80:	bne	1f9c <could_be_empty_branch+0x4a0>
    1f84:	mov	r0, #0
    1f88:	b	232c <could_be_empty_branch+0x830>
    1f8c:	ldrb	r2, [r7, #2]
    1f90:	ldrb	r1, [r7, #1]
    1f94:	orr	r1, r2, r1, lsl #8
    1f98:	add	r7, r7, r1
    1f9c:	ldrb	r0, [r7]
    1fa0:	and	r9, r0, #255	; 0xff
    1fa4:	b	230c <could_be_empty_branch+0x810>
    1fa8:	sub	r3, r9, #6
    1fac:	cmp	r3, #150	; 0x96
    1fb0:	bcs	230c <could_be_empty_branch+0x810>
    1fb4:	add	pc, pc, r3, lsl #2
    1fb8:	nop	{0}
    1fbc:	b	228c <could_be_empty_branch+0x790>
    1fc0:	b	228c <could_be_empty_branch+0x790>
    1fc4:	b	228c <could_be_empty_branch+0x790>
    1fc8:	b	228c <could_be_empty_branch+0x790>
    1fcc:	b	228c <could_be_empty_branch+0x790>
    1fd0:	b	228c <could_be_empty_branch+0x790>
    1fd4:	b	228c <could_be_empty_branch+0x790>
    1fd8:	b	228c <could_be_empty_branch+0x790>
    1fdc:	b	228c <could_be_empty_branch+0x790>
    1fe0:	b	228c <could_be_empty_branch+0x790>
    1fe4:	b	228c <could_be_empty_branch+0x790>
    1fe8:	b	228c <could_be_empty_branch+0x790>
    1fec:	b	228c <could_be_empty_branch+0x790>
    1ff0:	b	228c <could_be_empty_branch+0x790>
    1ff4:	b	228c <could_be_empty_branch+0x790>
    1ff8:	b	228c <could_be_empty_branch+0x790>
    1ffc:	b	228c <could_be_empty_branch+0x790>
    2000:	b	230c <could_be_empty_branch+0x810>
    2004:	b	230c <could_be_empty_branch+0x810>
    2008:	b	230c <could_be_empty_branch+0x810>
    200c:	b	230c <could_be_empty_branch+0x810>
    2010:	b	230c <could_be_empty_branch+0x810>
    2014:	b	230c <could_be_empty_branch+0x810>
    2018:	b	228c <could_be_empty_branch+0x790>
    201c:	b	228c <could_be_empty_branch+0x790>
    2020:	b	228c <could_be_empty_branch+0x790>
    2024:	b	228c <could_be_empty_branch+0x790>
    2028:	b	230c <could_be_empty_branch+0x810>
    202c:	b	230c <could_be_empty_branch+0x810>
    2030:	b	228c <could_be_empty_branch+0x790>
    2034:	b	228c <could_be_empty_branch+0x790>
    2038:	b	230c <could_be_empty_branch+0x810>
    203c:	b	230c <could_be_empty_branch+0x810>
    2040:	b	230c <could_be_empty_branch+0x810>
    2044:	b	230c <could_be_empty_branch+0x810>
    2048:	b	228c <could_be_empty_branch+0x790>
    204c:	b	230c <could_be_empty_branch+0x810>
    2050:	b	228c <could_be_empty_branch+0x790>
    2054:	b	230c <could_be_empty_branch+0x810>
    2058:	b	230c <could_be_empty_branch+0x810>
    205c:	b	230c <could_be_empty_branch+0x810>
    2060:	b	230c <could_be_empty_branch+0x810>
    2064:	b	228c <could_be_empty_branch+0x790>
    2068:	b	228c <could_be_empty_branch+0x790>
    206c:	b	230c <could_be_empty_branch+0x810>
    2070:	b	230c <could_be_empty_branch+0x810>
    2074:	b	230c <could_be_empty_branch+0x810>
    2078:	b	230c <could_be_empty_branch+0x810>
    207c:	b	228c <could_be_empty_branch+0x790>
    2080:	b	230c <could_be_empty_branch+0x810>
    2084:	b	228c <could_be_empty_branch+0x790>
    2088:	b	230c <could_be_empty_branch+0x810>
    208c:	b	230c <could_be_empty_branch+0x810>
    2090:	b	230c <could_be_empty_branch+0x810>
    2094:	b	230c <could_be_empty_branch+0x810>
    2098:	b	228c <could_be_empty_branch+0x790>
    209c:	b	228c <could_be_empty_branch+0x790>
    20a0:	b	230c <could_be_empty_branch+0x810>
    20a4:	b	230c <could_be_empty_branch+0x810>
    20a8:	b	230c <could_be_empty_branch+0x810>
    20ac:	b	230c <could_be_empty_branch+0x810>
    20b0:	b	228c <could_be_empty_branch+0x790>
    20b4:	b	230c <could_be_empty_branch+0x810>
    20b8:	b	228c <could_be_empty_branch+0x790>
    20bc:	b	230c <could_be_empty_branch+0x810>
    20c0:	b	230c <could_be_empty_branch+0x810>
    20c4:	b	230c <could_be_empty_branch+0x810>
    20c8:	b	230c <could_be_empty_branch+0x810>
    20cc:	b	228c <could_be_empty_branch+0x790>
    20d0:	b	228c <could_be_empty_branch+0x790>
    20d4:	b	230c <could_be_empty_branch+0x810>
    20d8:	b	230c <could_be_empty_branch+0x810>
    20dc:	b	230c <could_be_empty_branch+0x810>
    20e0:	b	230c <could_be_empty_branch+0x810>
    20e4:	b	228c <could_be_empty_branch+0x790>
    20e8:	b	230c <could_be_empty_branch+0x810>
    20ec:	b	228c <could_be_empty_branch+0x790>
    20f0:	b	230c <could_be_empty_branch+0x810>
    20f4:	b	230c <could_be_empty_branch+0x810>
    20f8:	b	2294 <could_be_empty_branch+0x798>
    20fc:	b	2294 <could_be_empty_branch+0x798>
    2100:	b	228c <could_be_empty_branch+0x790>
    2104:	b	228c <could_be_empty_branch+0x790>
    2108:	b	2294 <could_be_empty_branch+0x798>
    210c:	b	2294 <could_be_empty_branch+0x798>
    2110:	b	22c8 <could_be_empty_branch+0x7cc>
    2114:	b	22c8 <could_be_empty_branch+0x7cc>
    2118:	b	228c <could_be_empty_branch+0x790>
    211c:	b	2294 <could_be_empty_branch+0x798>
    2120:	b	228c <could_be_empty_branch+0x790>
    2124:	b	2294 <could_be_empty_branch+0x798>
    2128:	b	22c8 <could_be_empty_branch+0x7cc>
    212c:	b	230c <could_be_empty_branch+0x810>
    2130:	b	230c <could_be_empty_branch+0x810>
    2134:	b	230c <could_be_empty_branch+0x810>
    2138:	b	230c <could_be_empty_branch+0x810>
    213c:	b	230c <could_be_empty_branch+0x810>
    2140:	b	230c <could_be_empty_branch+0x810>
    2144:	b	230c <could_be_empty_branch+0x810>
    2148:	b	230c <could_be_empty_branch+0x810>
    214c:	b	230c <could_be_empty_branch+0x810>
    2150:	b	230c <could_be_empty_branch+0x810>
    2154:	b	230c <could_be_empty_branch+0x810>
    2158:	b	230c <could_be_empty_branch+0x810>
    215c:	b	2214 <could_be_empty_branch+0x718>
    2160:	b	2214 <could_be_empty_branch+0x718>
    2164:	b	230c <could_be_empty_branch+0x810>
    2168:	b	230c <could_be_empty_branch+0x810>
    216c:	b	230c <could_be_empty_branch+0x810>
    2170:	b	230c <could_be_empty_branch+0x810>
    2174:	b	230c <could_be_empty_branch+0x810>
    2178:	b	230c <could_be_empty_branch+0x810>
    217c:	b	230c <could_be_empty_branch+0x810>
    2180:	b	22fc <could_be_empty_branch+0x800>
    2184:	b	22fc <could_be_empty_branch+0x800>
    2188:	b	22fc <could_be_empty_branch+0x800>
    218c:	b	22fc <could_be_empty_branch+0x800>
    2190:	b	22fc <could_be_empty_branch+0x800>
    2194:	b	230c <could_be_empty_branch+0x810>
    2198:	b	230c <could_be_empty_branch+0x810>
    219c:	b	230c <could_be_empty_branch+0x810>
    21a0:	b	230c <could_be_empty_branch+0x810>
    21a4:	b	230c <could_be_empty_branch+0x810>
    21a8:	b	230c <could_be_empty_branch+0x810>
    21ac:	b	230c <could_be_empty_branch+0x810>
    21b0:	b	230c <could_be_empty_branch+0x810>
    21b4:	b	230c <could_be_empty_branch+0x810>
    21b8:	b	230c <could_be_empty_branch+0x810>
    21bc:	b	230c <could_be_empty_branch+0x810>
    21c0:	b	230c <could_be_empty_branch+0x810>
    21c4:	b	230c <could_be_empty_branch+0x810>
    21c8:	b	230c <could_be_empty_branch+0x810>
    21cc:	b	230c <could_be_empty_branch+0x810>
    21d0:	b	230c <could_be_empty_branch+0x810>
    21d4:	b	230c <could_be_empty_branch+0x810>
    21d8:	b	230c <could_be_empty_branch+0x810>
    21dc:	b	230c <could_be_empty_branch+0x810>
    21e0:	b	230c <could_be_empty_branch+0x810>
    21e4:	b	230c <could_be_empty_branch+0x810>
    21e8:	b	230c <could_be_empty_branch+0x810>
    21ec:	b	230c <could_be_empty_branch+0x810>
    21f0:	b	230c <could_be_empty_branch+0x810>
    21f4:	b	230c <could_be_empty_branch+0x810>
    21f8:	b	2304 <could_be_empty_branch+0x808>
    21fc:	b	230c <could_be_empty_branch+0x810>
    2200:	b	2304 <could_be_empty_branch+0x808>
    2204:	b	230c <could_be_empty_branch+0x810>
    2208:	b	2304 <could_be_empty_branch+0x808>
    220c:	b	230c <could_be_empty_branch+0x810>
    2210:	b	2304 <could_be_empty_branch+0x808>
    2214:	ldr	r2, [pc, #320]	; 235c <could_be_empty_branch+0x860>
    2218:	ldrb	r1, [r2]
    221c:	add	r3, r7, r1
    2220:	ldrb	r1, [r3]
    2224:	sub	r2, r1, #98	; 0x62
    2228:	cmp	r2, #12
    222c:	bcs	2284 <could_be_empty_branch+0x788>
    2230:	add	pc, pc, r2, lsl #2
    2234:	nop	{0}
    2238:	b	230c <could_be_empty_branch+0x810>
    223c:	b	230c <could_be_empty_branch+0x810>
    2240:	b	2284 <could_be_empty_branch+0x788>
    2244:	b	2284 <could_be_empty_branch+0x788>
    2248:	b	230c <could_be_empty_branch+0x810>
    224c:	b	230c <could_be_empty_branch+0x810>
    2250:	b	2268 <could_be_empty_branch+0x76c>
    2254:	b	2268 <could_be_empty_branch+0x76c>
    2258:	b	230c <could_be_empty_branch+0x810>
    225c:	b	2284 <could_be_empty_branch+0x788>
    2260:	b	230c <could_be_empty_branch+0x810>
    2264:	b	2268 <could_be_empty_branch+0x76c>
    2268:	ldrb	r2, [r3, #2]
    226c:	ldrb	r0, [r3, #1]
    2270:	orr	ip, r2, r0, lsl #8
    2274:	cmp	ip, #0
    2278:	bls	230c <could_be_empty_branch+0x810>
    227c:	mov	r0, #0
    2280:	b	232c <could_be_empty_branch+0x830>
    2284:	mov	r0, #0
    2288:	b	232c <could_be_empty_branch+0x830>
    228c:	mov	r0, #0
    2290:	b	232c <could_be_empty_branch+0x830>
    2294:	ldrb	r0, [r7, #1]
    2298:	cmp	r0, #16
    229c:	beq	22b4 <could_be_empty_branch+0x7b8>
    22a0:	ldrb	r3, [r7, #1]
    22a4:	cmp	r3, #15
    22a8:	moveq	ip, #1
    22ac:	movne	ip, #0
    22b0:	b	22b8 <could_be_empty_branch+0x7bc>
    22b4:	mov	ip, #1
    22b8:	cmp	ip, #0
    22bc:	beq	230c <could_be_empty_branch+0x810>
    22c0:	add	r7, r7, #2
    22c4:	b	230c <could_be_empty_branch+0x810>
    22c8:	ldrb	r3, [r7, #3]
    22cc:	cmp	r3, #16
    22d0:	beq	22e8 <could_be_empty_branch+0x7ec>
    22d4:	ldrb	r0, [r7, #3]
    22d8:	cmp	r0, #15
    22dc:	moveq	r2, #1
    22e0:	movne	r2, #0
    22e4:	b	22ec <could_be_empty_branch+0x7f0>
    22e8:	mov	r2, #1
    22ec:	cmp	r2, #0
    22f0:	beq	230c <could_be_empty_branch+0x810>
    22f4:	add	r7, r7, #2
    22f8:	b	230c <could_be_empty_branch+0x810>
    22fc:	mov	r0, #1
    2300:	b	232c <could_be_empty_branch+0x830>
    2304:	ldrb	ip, [r7, #1]
    2308:	add	r7, r7, ip
    230c:	ldr	r0, [pc, #68]	; 2358 <could_be_empty_branch+0x85c>
    2310:	ldrb	r1, [r0, r9]
    2314:	add	r0, r7, r1
    2318:	mov	r1, #1
    231c:	bl	1090 <first_significant_code>
    2320:	mov	r7, r0
    2324:	b	1b58 <could_be_empty_branch+0x5c>
    2328:	mov	r0, #1
    232c:	ldr	r4, [sp, #16]
    2330:	ldr	r5, [sp, #20]
    2334:	ldr	r6, [sp, #24]
    2338:	ldr	r7, [sp, #28]
    233c:	ldr	r8, [sp, #32]
    2340:	ldr	r9, [sp, #36]	; 0x24
    2344:	ldr	sl, [sp, #40]	; 0x28
    2348:	ldr	fp, [sp, #44]	; 0x2c
    234c:	ldr	lr, [sp, #8]
    2350:	add	sp, sp, #56	; 0x38
    2354:	bx	lr
    2358:	.word	0x00000000
    235c:	.word	0x0000006e

00002360 <could_be_empty>:
    2360:	mov	ip, sp
    2364:	sub	sp, sp, #40	; 0x28
    2368:	str	ip, [sp, #4]
    236c:	str	lr, [sp, #8]
    2370:	str	r4, [sp, #16]
    2374:	str	r5, [sp, #20]
    2378:	str	r6, [sp, #24]
    237c:	str	r7, [sp, #28]
    2380:	str	r8, [sp, #32]
    2384:	ldr	r8, [ip]
    2388:	mov	r4, r3
    238c:	mov	r5, r2
    2390:	mov	r6, r1
    2394:	mov	r7, r0
    2398:	cmp	r5, #0
    239c:	beq	23b4 <could_be_empty+0x54>
    23a0:	ldr	r3, [r5, #4]
    23a4:	cmp	r3, r7
    23a8:	movcs	r1, #1
    23ac:	movcc	r1, #0
    23b0:	b	23b8 <could_be_empty+0x58>
    23b4:	mov	r1, #0
    23b8:	cmp	r1, #0
    23bc:	beq	23f4 <could_be_empty+0x94>
    23c0:	ldr	r0, [r5, #4]
    23c4:	mov	r1, #0
    23c8:	str	r1, [sp]
    23cc:	mov	r3, r8
    23d0:	mov	r2, r4
    23d4:	mov	r1, r6
    23d8:	bl	1afc <could_be_empty_branch>
    23dc:	cmp	r0, #0
    23e0:	bne	23ec <could_be_empty+0x8c>
    23e4:	mov	r0, #0
    23e8:	b	23f8 <could_be_empty+0x98>
    23ec:	ldr	r5, [r5]
    23f0:	b	2398 <could_be_empty+0x38>
    23f4:	mov	r0, #1
    23f8:	ldr	r4, [sp, #16]
    23fc:	ldr	r5, [sp, #20]
    2400:	ldr	r6, [sp, #24]
    2404:	ldr	r7, [sp, #28]
    2408:	ldr	r8, [sp, #32]
    240c:	ldr	lr, [sp, #8]
    2410:	add	sp, sp, #40	; 0x28
    2414:	bx	lr

00002418 <get_repeat_base>:
    2418:	mov	ip, sp
    241c:	sub	sp, sp, #8
    2420:	str	ip, [sp]
    2424:	str	lr, [sp, #4]
    2428:	cmp	r0, #97	; 0x61
    242c:	bgt	2474 <get_repeat_base+0x5c>
    2430:	cmp	r0, #85	; 0x55
    2434:	bge	2470 <get_repeat_base+0x58>
    2438:	cmp	r0, #72	; 0x48
    243c:	bge	2468 <get_repeat_base+0x50>
    2440:	cmp	r0, #59	; 0x3b
    2444:	bge	2460 <get_repeat_base+0x48>
    2448:	cmp	r0, #46	; 0x2e
    244c:	bge	2458 <get_repeat_base+0x40>
    2450:	mov	r0, #33	; 0x21
    2454:	b	2474 <get_repeat_base+0x5c>
    2458:	mov	r0, #46	; 0x2e
    245c:	b	2474 <get_repeat_base+0x5c>
    2460:	mov	r0, #59	; 0x3b
    2464:	b	2474 <get_repeat_base+0x5c>
    2468:	mov	r0, #72	; 0x48
    246c:	b	2474 <get_repeat_base+0x5c>
    2470:	mov	r0, #85	; 0x55
    2474:	and	r0, r0, #255	; 0xff
    2478:	ldr	lr, [sp, #4]
    247c:	add	sp, sp, #8
    2480:	bx	lr

00002484 <get_chr_property_list>:
    2484:	mov	ip, sp
    2488:	sub	sp, sp, #24
    248c:	str	ip, [sp]
    2490:	str	lr, [sp, #4]
    2494:	str	r4, [sp, #8]
    2498:	str	r5, [sp, #12]
    249c:	str	r6, [sp, #16]
    24a0:	str	r7, [sp, #20]
    24a4:	mov	r7, r3
    24a8:	mov	r6, r2
    24ac:	ldrb	ip, [r0]
    24b0:	and	r5, ip, #255	; 0xff
    24b4:	str	r5, [r7]
    24b8:	mov	r1, #0
    24bc:	str	r1, [r7, #4]
    24c0:	add	r4, r0, #1
    24c4:	cmp	r5, #33	; 0x21
    24c8:	bge	24d4 <get_chr_property_list+0x50>
    24cc:	mov	r3, #0
    24d0:	b	24e0 <get_chr_property_list+0x5c>
    24d4:	cmp	r5, #97	; 0x61
    24d8:	movle	r3, #1
    24dc:	movgt	r3, #0
    24e0:	cmp	r3, #0
    24e4:	beq	262c <get_chr_property_list+0x1a8>
    24e8:	and	r0, r5, #255	; 0xff
    24ec:	bl	2418 <get_repeat_base>
    24f0:	and	r2, r0, #255	; 0xff
    24f4:	sub	r1, r5, r2
    24f8:	add	ip, r1, #33	; 0x21
    24fc:	and	ip, ip, #255	; 0xff
    2500:	cmp	ip, #39	; 0x27
    2504:	beq	2518 <get_chr_property_list+0x94>
    2508:	cmp	ip, #40	; 0x28
    250c:	moveq	r0, #1
    2510:	movne	r0, #0
    2514:	b	251c <get_chr_property_list+0x98>
    2518:	mov	r0, #1
    251c:	cmp	r0, #0
    2520:	bne	2534 <get_chr_property_list+0xb0>
    2524:	cmp	ip, #41	; 0x29
    2528:	moveq	r0, #1
    252c:	movne	r0, #0
    2530:	b	2538 <get_chr_property_list+0xb4>
    2534:	mov	r0, #1
    2538:	cmp	r0, #0
    253c:	bne	2550 <get_chr_property_list+0xcc>
    2540:	cmp	ip, #45	; 0x2d
    2544:	moveq	r3, #1
    2548:	movne	r3, #0
    254c:	b	2554 <get_chr_property_list+0xd0>
    2550:	mov	r3, #1
    2554:	cmp	r3, #0
    2558:	beq	2560 <get_chr_property_list+0xdc>
    255c:	add	r4, r4, #2
    2560:	cmp	ip, #35	; 0x23
    2564:	bne	2570 <get_chr_property_list+0xec>
    2568:	mov	r1, #0
    256c:	b	257c <get_chr_property_list+0xf8>
    2570:	cmp	ip, #36	; 0x24
    2574:	movne	r1, #1
    2578:	moveq	r1, #0
    257c:	cmp	r1, #0
    2580:	bne	258c <get_chr_property_list+0x108>
    2584:	mov	r3, #0
    2588:	b	2598 <get_chr_property_list+0x114>
    258c:	cmp	ip, #41	; 0x29
    2590:	movne	r3, #1
    2594:	moveq	r3, #0
    2598:	cmp	r3, #0
    259c:	bne	25a8 <get_chr_property_list+0x124>
    25a0:	mov	r3, #0
    25a4:	b	25b4 <get_chr_property_list+0x130>
    25a8:	cmp	ip, #43	; 0x2b
    25ac:	movne	r3, #1
    25b0:	moveq	r3, #0
    25b4:	str	r3, [r7, #4]
    25b8:	cmp	r2, #59	; 0x3b
    25bc:	bcs	25e8 <get_chr_property_list+0x164>
    25c0:	cmp	r2, #33	; 0x21
    25c4:	beq	25dc <get_chr_property_list+0x158>
    25c8:	cmp	r2, #46	; 0x2e
    25cc:	bne	2624 <get_chr_property_list+0x1a0>
    25d0:	mov	r1, #30
    25d4:	str	r1, [r7]
    25d8:	b	2624 <get_chr_property_list+0x1a0>
    25dc:	mov	r2, #29
    25e0:	str	r2, [r7]
    25e4:	b	2624 <get_chr_property_list+0x1a0>
    25e8:	cmp	r2, #59	; 0x3b
    25ec:	beq	261c <get_chr_property_list+0x198>
    25f0:	cmp	r2, #72	; 0x48
    25f4:	beq	2610 <get_chr_property_list+0x18c>
    25f8:	cmp	r2, #85	; 0x55
    25fc:	bne	2624 <get_chr_property_list+0x1a0>
    2600:	ldrb	r1, [r4]
    2604:	str	r1, [r7]
    2608:	add	r4, r4, #1
    260c:	b	2624 <get_chr_property_list+0x1a0>
    2610:	mov	r1, #32
    2614:	str	r1, [r7]
    2618:	b	2624 <get_chr_property_list+0x1a0>
    261c:	mov	r0, #31
    2620:	str	r0, [r7]
    2624:	ldr	r0, [r7]
    2628:	and	r5, r0, #255	; 0xff
    262c:	cmp	r5, #21
    2630:	bcs	2684 <get_chr_property_list+0x200>
    2634:	cmp	r5, #12
    2638:	bcs	2660 <get_chr_property_list+0x1dc>
    263c:	cmp	r5, #9
    2640:	bcs	27e8 <get_chr_property_list+0x364>
    2644:	cmp	r5, #6
    2648:	beq	27e8 <get_chr_property_list+0x364>
    264c:	cmp	r5, #7
    2650:	beq	27e8 <get_chr_property_list+0x364>
    2654:	cmp	r5, #8
    2658:	beq	27e8 <get_chr_property_list+0x364>
    265c:	b	26fc <get_chr_property_list+0x278>
    2660:	cmp	r5, #18
    2664:	bcs	27e8 <get_chr_property_list+0x364>
    2668:	cmp	r5, #12
    266c:	beq	27e8 <get_chr_property_list+0x364>
    2670:	cmp	r5, #13
    2674:	beq	27e8 <get_chr_property_list+0x364>
    2678:	cmp	r5, #17
    267c:	beq	27e8 <get_chr_property_list+0x364>
    2680:	b	26fc <get_chr_property_list+0x278>
    2684:	cmp	r5, #29
    2688:	bcs	26b0 <get_chr_property_list+0x22c>
    268c:	cmp	r5, #24
    2690:	bcc	27e8 <get_chr_property_list+0x364>
    2694:	cmp	r5, #24
    2698:	beq	27e8 <get_chr_property_list+0x364>
    269c:	cmp	r5, #25
    26a0:	beq	27e8 <get_chr_property_list+0x364>
    26a4:	cmp	r5, #26
    26a8:	beq	27e8 <get_chr_property_list+0x364>
    26ac:	b	26fc <get_chr_property_list+0x278>
    26b0:	cmp	r5, #32
    26b4:	bcs	26e4 <get_chr_property_list+0x260>
    26b8:	cmp	r5, #29
    26bc:	beq	26c8 <get_chr_property_list+0x244>
    26c0:	cmp	r5, #30
    26c4:	beq	2798 <get_chr_property_list+0x314>
    26c8:	add	r1, r4, #1
    26cc:	ldrb	r0, [r4]
    26d0:	str	r0, [r7, #8]
    26d4:	mvn	r0, #0
    26d8:	str	r0, [r7, #12]
    26dc:	mov	r4, r1
    26e0:	b	27e8 <get_chr_property_list+0x364>
    26e4:	cmp	r5, #32
    26e8:	beq	2798 <get_chr_property_list+0x314>
    26ec:	cmp	r5, #110	; 0x6e
    26f0:	beq	2704 <get_chr_property_list+0x280>
    26f4:	cmp	r5, #111	; 0x6f
    26f8:	beq	2704 <get_chr_property_list+0x280>
    26fc:	mov	r4, #0
    2700:	b	27e8 <get_chr_property_list+0x364>
    2704:	add	r3, r4, #32
    2708:	ldrb	ip, [r3]
    270c:	sub	r2, ip, #98	; 0x62
    2710:	cmp	r2, #12
    2714:	bcs	2788 <get_chr_property_list+0x304>
    2718:	add	pc, pc, r2, lsl #2
    271c:	nop	{0}
    2720:	b	2750 <get_chr_property_list+0x2cc>
    2724:	b	2750 <get_chr_property_list+0x2cc>
    2728:	b	2760 <get_chr_property_list+0x2dc>
    272c:	b	2760 <get_chr_property_list+0x2dc>
    2730:	b	2750 <get_chr_property_list+0x2cc>
    2734:	b	2750 <get_chr_property_list+0x2cc>
    2738:	b	2768 <get_chr_property_list+0x2e4>
    273c:	b	2768 <get_chr_property_list+0x2e4>
    2740:	b	2750 <get_chr_property_list+0x2cc>
    2744:	b	2760 <get_chr_property_list+0x2dc>
    2748:	b	2750 <get_chr_property_list+0x2cc>
    274c:	b	2768 <get_chr_property_list+0x2e4>
    2750:	mov	ip, #1
    2754:	str	ip, [r7, #4]
    2758:	add	r3, r3, #1
    275c:	b	2788 <get_chr_property_list+0x304>
    2760:	add	r3, r3, #1
    2764:	b	2788 <get_chr_property_list+0x304>
    2768:	ldrb	ip, [r3, #2]
    276c:	ldrb	r2, [r3, #1]
    2770:	orr	ip, ip, r2, lsl #8
    2774:	cmp	ip, #0
    2778:	moveq	ip, #1
    277c:	movne	ip, #0
    2780:	str	ip, [r7, #4]
    2784:	add	r3, r3, #5
    2788:	sub	r2, r3, r4
    278c:	str	r2, [r7, #8]
    2790:	mov	r4, r3
    2794:	b	27e8 <get_chr_property_list+0x364>
    2798:	cmp	r5, #30
    279c:	beq	27a8 <get_chr_property_list+0x324>
    27a0:	mov	r1, #31
    27a4:	b	27ac <get_chr_property_list+0x328>
    27a8:	mov	r1, #29
    27ac:	str	r1, [r7]
    27b0:	add	r0, r4, #1
    27b4:	ldrb	ip, [r4]
    27b8:	str	ip, [r7, #8]
    27bc:	ldrb	r1, [r6, ip]
    27c0:	str	r1, [r7, #12]
    27c4:	ldr	r3, [r7, #12]
    27c8:	cmp	ip, r3
    27cc:	beq	27dc <get_chr_property_list+0x358>
    27d0:	mvn	r2, #0
    27d4:	str	r2, [r7, #16]
    27d8:	b	27e4 <get_chr_property_list+0x360>
    27dc:	mvn	r2, #0
    27e0:	str	r2, [r7, #12]
    27e4:	mov	r4, r0
    27e8:	mov	r0, r4
    27ec:	ldr	r4, [sp, #8]
    27f0:	ldr	r5, [sp, #12]
    27f4:	ldr	r6, [sp, #16]
    27f8:	ldr	r7, [sp, #20]
    27fc:	ldr	lr, [sp, #4]
    2800:	add	sp, sp, #24
    2804:	bx	lr

00002808 <compare_opcodes>:
    2808:	mov	ip, sp
    280c:	sub	sp, sp, #80	; 0x50
    2810:	str	ip, [sp, #8]
    2814:	str	lr, [sp, #12]
    2818:	str	r4, [sp, #16]
    281c:	str	r5, [sp, #20]
    2820:	str	r6, [sp, #24]
    2824:	str	r7, [sp, #28]
    2828:	str	r8, [sp, #32]
    282c:	str	r9, [sp, #36]	; 0x24
    2830:	str	sl, [sp, #40]	; 0x28
    2834:	str	fp, [sp, #44]	; 0x2c
    2838:	ldr	r7, [ip, #4]
    283c:	ldr	r6, [ip]
    2840:	mov	r4, r3
    2844:	mov	sl, r2
    2848:	mov	r8, r1
    284c:	mov	r5, r0
    2850:	mov	r9, #0
    2854:	ldr	r3, [r7]
    2858:	cmp	r3, #0
    285c:	bne	2868 <compare_opcodes+0x60>
    2860:	mov	r0, #0
    2864:	b	33d4 <compare_opcodes+0xbcc>
    2868:	ldr	r0, [r7]
    286c:	sub	r2, r0, #1
    2870:	str	r2, [r7]
    2874:	ldrb	r0, [r5]
    2878:	and	fp, r0, #255	; 0xff
    287c:	cmp	fp, #118	; 0x76
    2880:	bne	2894 <compare_opcodes+0x8c>
    2884:	ldr	r2, [pc, #2964]	; 3420 <compare_opcodes+0xc18>
    2888:	ldrb	ip, [r2, fp]
    288c:	add	r5, r5, ip
    2890:	b	2874 <compare_opcodes+0x6c>
    2894:	cmp	fp, #119	; 0x77
    2898:	bne	28c0 <compare_opcodes+0xb8>
    289c:	ldrb	ip, [r5, #2]
    28a0:	ldrb	r1, [r5, #1]
    28a4:	orr	ip, ip, r1, lsl #8
    28a8:	add	r5, r5, ip
    28ac:	ldrb	r2, [r5]
    28b0:	cmp	r2, #119	; 0x77
    28b4:	beq	289c <compare_opcodes+0x94>
    28b8:	ldrb	r2, [r5]
    28bc:	and	fp, r2, #255	; 0xff
    28c0:	cmp	fp, #130	; 0x82
    28c4:	bcs	298c <compare_opcodes+0x184>
    28c8:	cmp	fp, #123	; 0x7b
    28cc:	bcs	2964 <compare_opcodes+0x15c>
    28d0:	cmp	fp, #0
    28d4:	beq	2978 <compare_opcodes+0x170>
    28d8:	cmp	fp, #120	; 0x78
    28dc:	bne	29c0 <compare_opcodes+0x1b8>
    28e0:	ldr	ip, [r4, #4]
    28e4:	cmp	ip, #0
    28e8:	bne	28f4 <compare_opcodes+0xec>
    28ec:	mov	r0, #0
    28f0:	b	33d4 <compare_opcodes+0xbcc>
    28f4:	ldrb	r0, [r5, #2]
    28f8:	ldrb	r2, [r5, #1]
    28fc:	orr	ip, r0, r2, lsl #8
    2900:	sub	r2, r5, ip
    2904:	ldrb	r1, [r2]
    2908:	cmp	r1, #128	; 0x80
    290c:	bcs	292c <compare_opcodes+0x124>
    2910:	cmp	r1, #125	; 0x7d
    2914:	beq	2954 <compare_opcodes+0x14c>
    2918:	cmp	r1, #126	; 0x7e
    291c:	beq	2954 <compare_opcodes+0x14c>
    2920:	cmp	r1, #127	; 0x7f
    2924:	beq	2954 <compare_opcodes+0x14c>
    2928:	b	2944 <compare_opcodes+0x13c>
    292c:	cmp	r1, #128	; 0x80
    2930:	beq	2954 <compare_opcodes+0x14c>
    2934:	cmp	r1, #129	; 0x81
    2938:	beq	2954 <compare_opcodes+0x14c>
    293c:	cmp	r1, #130	; 0x82
    2940:	beq	2954 <compare_opcodes+0x14c>
    2944:	ldr	ip, [pc, #2772]	; 3420 <compare_opcodes+0xc18>
    2948:	ldrb	ip, [ip, fp]
    294c:	add	r5, r5, ip
    2950:	b	2874 <compare_opcodes+0x6c>
    2954:	cmp	r9, #0
    2958:	moveq	r0, #1
    295c:	movne	r0, #0
    2960:	b	33d4 <compare_opcodes+0xbcc>
    2964:	cmp	fp, #123	; 0x7b
    2968:	beq	2978 <compare_opcodes+0x170>
    296c:	cmp	fp, #129	; 0x81
    2970:	beq	3384 <compare_opcodes+0xb7c>
    2974:	b	29c0 <compare_opcodes+0x1b8>
    2978:	ldr	r0, [r4, #4]
    297c:	cmp	r0, #0
    2980:	movne	r0, #1
    2984:	moveq	r0, #0
    2988:	b	33d4 <compare_opcodes+0xbcc>
    298c:	cmp	fp, #133	; 0x85
    2990:	bcs	29a8 <compare_opcodes+0x1a0>
    2994:	cmp	fp, #130	; 0x82
    2998:	beq	3384 <compare_opcodes+0xb7c>
    299c:	cmp	fp, #131	; 0x83
    29a0:	beq	3384 <compare_opcodes+0xb7c>
    29a4:	b	29c0 <compare_opcodes+0x1b8>
    29a8:	cmp	fp, #133	; 0x85
    29ac:	beq	3384 <compare_opcodes+0xb7c>
    29b0:	cmp	fp, #146	; 0x92
    29b4:	beq	32b4 <compare_opcodes+0xaac>
    29b8:	cmp	fp, #147	; 0x93
    29bc:	beq	32b4 <compare_opcodes+0xaac>
    29c0:	ldr	r2, [sl, #4]
    29c4:	add	r3, sp, #48	; 0x30
    29c8:	mov	r1, r8
    29cc:	mov	r0, r5
    29d0:	bl	2484 <get_chr_property_list>
    29d4:	mov	r5, r0
    29d8:	cmp	r5, #0
    29dc:	bne	29e8 <compare_opcodes+0x1e0>
    29e0:	mov	r0, #0
    29e4:	b	33d4 <compare_opcodes+0xbcc>
    29e8:	ldr	r3, [r4]
    29ec:	cmp	r3, #29
    29f0:	beq	2cfc <compare_opcodes+0x4f4>
    29f4:	ldr	r0, [sp, #48]	; 0x30
    29f8:	cmp	r0, #29
    29fc:	beq	2cf0 <compare_opcodes+0x4e8>
    2a00:	ldr	r2, [r4]
    2a04:	cmp	r2, #110	; 0x6e
    2a08:	beq	2a20 <compare_opcodes+0x218>
    2a0c:	ldr	r3, [sp, #48]	; 0x30
    2a10:	cmp	r3, #110	; 0x6e
    2a14:	moveq	r2, #1
    2a18:	movne	r2, #0
    2a1c:	b	2a24 <compare_opcodes+0x21c>
    2a20:	mov	r2, #1
    2a24:	cmp	r2, #0
    2a28:	bne	2a88 <compare_opcodes+0x280>
    2a2c:	cmp	r8, #0
    2a30:	bne	2a80 <compare_opcodes+0x278>
    2a34:	ldr	r3, [r4]
    2a38:	cmp	r3, #111	; 0x6f
    2a3c:	beq	2a6c <compare_opcodes+0x264>
    2a40:	ldr	r0, [sp, #48]	; 0x30
    2a44:	cmp	r0, #111	; 0x6f
    2a48:	moveq	r3, #1
    2a4c:	movne	r3, #0
    2a50:	cmp	r3, #0
    2a54:	movne	ip, #1
    2a58:	moveq	ip, #0
    2a5c:	cmp	ip, #0
    2a60:	movne	r3, #1
    2a64:	moveq	r3, #0
    2a68:	b	2a8c <compare_opcodes+0x284>
    2a6c:	mov	r1, #1
    2a70:	cmp	r1, #0
    2a74:	movne	r3, #1
    2a78:	moveq	r3, #0
    2a7c:	b	2a8c <compare_opcodes+0x284>
    2a80:	mov	r3, #0
    2a84:	b	2a8c <compare_opcodes+0x284>
    2a88:	mov	r3, #1
    2a8c:	cmp	r3, #0
    2a90:	beq	2c38 <compare_opcodes+0x430>
    2a94:	ldr	ip, [r4]
    2a98:	cmp	ip, #110	; 0x6e
    2a9c:	beq	2ad0 <compare_opcodes+0x2c8>
    2aa0:	cmp	r8, #0
    2aa4:	bne	2ac8 <compare_opcodes+0x2c0>
    2aa8:	ldr	r0, [r4]
    2aac:	cmp	r0, #111	; 0x6f
    2ab0:	moveq	ip, #1
    2ab4:	movne	ip, #0
    2ab8:	cmp	ip, #0
    2abc:	movne	r3, #1
    2ac0:	moveq	r3, #0
    2ac4:	b	2ad4 <compare_opcodes+0x2cc>
    2ac8:	mov	r3, #0
    2acc:	b	2ad4 <compare_opcodes+0x2cc>
    2ad0:	mov	r3, #1
    2ad4:	cmp	r3, #0
    2ad8:	beq	2aec <compare_opcodes+0x2e4>
    2adc:	ldr	ip, [r4, #8]
    2ae0:	sub	ip, r6, ip
    2ae4:	add	r1, sp, #48	; 0x30
    2ae8:	b	2af8 <compare_opcodes+0x2f0>
    2aec:	ldr	r1, [sp, #56]	; 0x38
    2af0:	sub	ip, r5, r1
    2af4:	mov	r1, r4
    2af8:	mov	r0, #0
    2afc:	ldr	r2, [r1]
    2b00:	cmp	r2, #10
    2b04:	bcs	2b48 <compare_opcodes+0x340>
    2b08:	cmp	r2, #8
    2b0c:	bcs	2b34 <compare_opcodes+0x32c>
    2b10:	cmp	r2, #6
    2b14:	beq	2b24 <compare_opcodes+0x31c>
    2b18:	cmp	r2, #7
    2b1c:	beq	2b28 <compare_opcodes+0x320>
    2b20:	b	2b84 <compare_opcodes+0x37c>
    2b24:	mov	r0, #1
    2b28:	ldr	r2, [sl, #8]
    2b2c:	add	r1, r2, #64	; 0x40
    2b30:	b	2bac <compare_opcodes+0x3a4>
    2b34:	cmp	r2, #8
    2b38:	bne	2b40 <compare_opcodes+0x338>
    2b3c:	mov	r0, #1
    2b40:	ldr	r1, [sl, #8]
    2b44:	b	2bac <compare_opcodes+0x3a4>
    2b48:	cmp	r2, #110	; 0x6e
    2b4c:	bcs	2b74 <compare_opcodes+0x36c>
    2b50:	cmp	r2, #10
    2b54:	beq	2b64 <compare_opcodes+0x35c>
    2b58:	cmp	r2, #11
    2b5c:	beq	2b68 <compare_opcodes+0x360>
    2b60:	b	2b84 <compare_opcodes+0x37c>
    2b64:	mov	r0, #1
    2b68:	ldr	r1, [sl, #8]
    2b6c:	add	r1, r1, #160	; 0xa0
    2b70:	b	2bac <compare_opcodes+0x3a4>
    2b74:	cmp	r2, #110	; 0x6e
    2b78:	beq	2b8c <compare_opcodes+0x384>
    2b7c:	cmp	r2, #111	; 0x6f
    2b80:	beq	2b8c <compare_opcodes+0x384>
    2b84:	mov	r0, #0
    2b88:	b	33d4 <compare_opcodes+0xbcc>
    2b8c:	add	r2, sp, #48	; 0x30
    2b90:	cmp	r1, r2
    2b94:	beq	2ba0 <compare_opcodes+0x398>
    2b98:	mov	r3, r6
    2b9c:	b	2ba4 <compare_opcodes+0x39c>
    2ba0:	mov	r3, r5
    2ba4:	ldr	r2, [r1, #8]
    2ba8:	sub	r1, r3, r2
    2bac:	add	r3, ip, #32
    2bb0:	cmp	r0, #0
    2bb4:	bne	2bf0 <compare_opcodes+0x3e8>
    2bb8:	mov	r0, ip
    2bbc:	add	ip, r0, #1
    2bc0:	mov	r2, r1
    2bc4:	add	r1, r2, #1
    2bc8:	ldrb	r0, [r0]
    2bcc:	ldrb	r2, [r2]
    2bd0:	and	r0, r0, r2
    2bd4:	cmp	r0, #0
    2bd8:	beq	2be4 <compare_opcodes+0x3dc>
    2bdc:	mov	r0, #0
    2be0:	b	33d4 <compare_opcodes+0xbcc>
    2be4:	cmp	ip, r3
    2be8:	bcc	2bb8 <compare_opcodes+0x3b0>
    2bec:	b	2c24 <compare_opcodes+0x41c>
    2bf0:	mov	r0, ip
    2bf4:	add	ip, r0, #1
    2bf8:	mov	r2, r1
    2bfc:	add	r1, r2, #1
    2c00:	ldrb	r0, [r0]
    2c04:	ldrb	r2, [r2]
    2c08:	bic	r0, r0, r2
    2c0c:	cmp	r0, #0
    2c10:	beq	2c1c <compare_opcodes+0x414>
    2c14:	mov	r0, #0
    2c18:	b	33d4 <compare_opcodes+0xbcc>
    2c1c:	cmp	ip, r3
    2c20:	bcc	2bf0 <compare_opcodes+0x3e8>
    2c24:	ldr	r3, [sp, #52]	; 0x34
    2c28:	cmp	r3, #0
    2c2c:	bne	2874 <compare_opcodes+0x6c>
    2c30:	mov	r0, #1
    2c34:	b	33d4 <compare_opcodes+0xbcc>
    2c38:	ldr	r2, [r4]
    2c3c:	ldr	r0, [sp, #48]	; 0x30
    2c40:	cmp	r2, #6
    2c44:	bcs	2c50 <compare_opcodes+0x448>
    2c48:	mov	r3, #0
    2c4c:	b	2c5c <compare_opcodes+0x454>
    2c50:	cmp	r2, #22
    2c54:	movls	r3, #1
    2c58:	movhi	r3, #0
    2c5c:	cmp	r3, #0
    2c60:	bne	2c6c <compare_opcodes+0x464>
    2c64:	mov	r1, #0
    2c68:	b	2c78 <compare_opcodes+0x470>
    2c6c:	cmp	r0, #6
    2c70:	movcs	r1, #1
    2c74:	movcc	r1, #0
    2c78:	cmp	r1, #0
    2c7c:	bne	2c88 <compare_opcodes+0x480>
    2c80:	mov	r1, #0
    2c84:	b	2c94 <compare_opcodes+0x48c>
    2c88:	cmp	r0, #26
    2c8c:	movls	r1, #1
    2c90:	movhi	r1, #0
    2c94:	cmp	r1, #0
    2c98:	beq	2cc8 <compare_opcodes+0x4c0>
    2c9c:	ldr	r1, [pc, #1920]	; 3424 <compare_opcodes+0xc1c>
    2ca0:	mov	r3, #21
    2ca4:	mul	r2, r3, r2
    2ca8:	add	ip, r1, r2
    2cac:	add	ip, ip, r0
    2cb0:	sub	lr, ip, #4096	; 0x1000
    2cb4:	ldrb	r2, [lr, #3964]	; 0xf7c
    2cb8:	cmp	r2, #0
    2cbc:	movne	r3, #1
    2cc0:	moveq	r3, #0
    2cc4:	b	2ccc <compare_opcodes+0x4c4>
    2cc8:	mov	r3, #0
    2ccc:	cmp	r3, #0
    2cd0:	bne	2cdc <compare_opcodes+0x4d4>
    2cd4:	mov	r0, #0
    2cd8:	b	33d4 <compare_opcodes+0xbcc>
    2cdc:	ldr	r2, [sp, #52]	; 0x34
    2ce0:	cmp	r2, #0
    2ce4:	bne	2874 <compare_opcodes+0x6c>
    2ce8:	mov	r0, #1
    2cec:	b	33d4 <compare_opcodes+0xbcc>
    2cf0:	add	r3, sp, #56	; 0x38
    2cf4:	mov	r0, r4
    2cf8:	b	2d04 <compare_opcodes+0x4fc>
    2cfc:	add	r3, r4, #8
    2d00:	add	r0, sp, #48	; 0x30
    2d04:	ldr	r2, [r3]
    2d08:	ldr	ip, [r0]
    2d0c:	cmp	ip, #20
    2d10:	bcs	3044 <compare_opcodes+0x83c>
    2d14:	cmp	ip, #10
    2d18:	bcs	2e1c <compare_opcodes+0x614>
    2d1c:	cmp	ip, #8
    2d20:	bcs	2da4 <compare_opcodes+0x59c>
    2d24:	cmp	ip, #6
    2d28:	beq	2d6c <compare_opcodes+0x564>
    2d2c:	cmp	ip, #7
    2d30:	bne	3208 <compare_opcodes+0xa00>
    2d34:	cmp	r2, #256	; 0x100
    2d38:	bcs	2d58 <compare_opcodes+0x550>
    2d3c:	ldr	ip, [sl, #12]
    2d40:	ldrb	r2, [ip, r2]
    2d44:	and	r1, r2, #4
    2d48:	cmp	r1, #0
    2d4c:	movne	r1, #1
    2d50:	moveq	r1, #0
    2d54:	b	2d5c <compare_opcodes+0x554>
    2d58:	mov	r1, #0
    2d5c:	cmp	r1, #0
    2d60:	beq	3290 <compare_opcodes+0xa88>
    2d64:	mov	r0, #0
    2d68:	b	33d4 <compare_opcodes+0xbcc>
    2d6c:	cmp	r2, #255	; 0xff
    2d70:	bhi	2d90 <compare_opcodes+0x588>
    2d74:	ldr	r1, [sl, #12]
    2d78:	ldrb	ip, [r1, r2]
    2d7c:	and	r1, ip, #4
    2d80:	cmp	r1, #0
    2d84:	moveq	r1, #1
    2d88:	movne	r1, #0
    2d8c:	b	2d94 <compare_opcodes+0x58c>
    2d90:	mov	r1, #1
    2d94:	cmp	r1, #0
    2d98:	beq	3290 <compare_opcodes+0xa88>
    2d9c:	mov	r0, #0
    2da0:	b	33d4 <compare_opcodes+0xbcc>
    2da4:	cmp	ip, #8
    2da8:	beq	2de4 <compare_opcodes+0x5dc>
    2dac:	cmp	r2, #256	; 0x100
    2db0:	bcs	2dd0 <compare_opcodes+0x5c8>
    2db4:	ldr	r1, [sl, #12]
    2db8:	ldrb	r1, [r1, r2]
    2dbc:	and	r1, r1, #1
    2dc0:	cmp	r1, #0
    2dc4:	movne	r1, #1
    2dc8:	moveq	r1, #0
    2dcc:	b	2dd4 <compare_opcodes+0x5cc>
    2dd0:	mov	r1, #0
    2dd4:	cmp	r1, #0
    2dd8:	beq	3290 <compare_opcodes+0xa88>
    2ddc:	mov	r0, #0
    2de0:	b	33d4 <compare_opcodes+0xbcc>
    2de4:	cmp	r2, #255	; 0xff
    2de8:	bhi	2e08 <compare_opcodes+0x600>
    2dec:	ldr	ip, [sl, #12]
    2df0:	ldrb	r1, [ip, r2]
    2df4:	and	ip, r1, #1
    2df8:	cmp	ip, #0
    2dfc:	moveq	r1, #1
    2e00:	movne	r1, #0
    2e04:	b	2e0c <compare_opcodes+0x604>
    2e08:	mov	r1, #1
    2e0c:	cmp	r1, #0
    2e10:	beq	3290 <compare_opcodes+0xa88>
    2e14:	mov	r0, #0
    2e18:	b	33d4 <compare_opcodes+0xbcc>
    2e1c:	cmp	ip, #17
    2e20:	bcs	2ea4 <compare_opcodes+0x69c>
    2e24:	cmp	ip, #10
    2e28:	beq	2e6c <compare_opcodes+0x664>
    2e2c:	cmp	ip, #11
    2e30:	bne	3208 <compare_opcodes+0xa00>
    2e34:	cmp	r2, #255	; 0xff
    2e38:	bcs	2e58 <compare_opcodes+0x650>
    2e3c:	ldr	ip, [sl, #12]
    2e40:	ldrb	r1, [ip, r2]
    2e44:	and	r1, r1, #16
    2e48:	cmp	r1, #0
    2e4c:	movne	ip, #1
    2e50:	moveq	ip, #0
    2e54:	b	2e5c <compare_opcodes+0x654>
    2e58:	mov	ip, #0
    2e5c:	cmp	ip, #0
    2e60:	beq	3290 <compare_opcodes+0xa88>
    2e64:	mov	r0, #0
    2e68:	b	33d4 <compare_opcodes+0xbcc>
    2e6c:	cmp	r2, #255	; 0xff
    2e70:	bhi	2e90 <compare_opcodes+0x688>
    2e74:	ldr	r1, [sl, #12]
    2e78:	ldrb	r1, [r1, r2]
    2e7c:	and	r2, r1, #16
    2e80:	cmp	r2, #0
    2e84:	moveq	ip, #1
    2e88:	movne	ip, #0
    2e8c:	b	2e94 <compare_opcodes+0x68c>
    2e90:	mov	ip, #1
    2e94:	cmp	ip, #0
    2e98:	beq	3290 <compare_opcodes+0xa88>
    2e9c:	mov	r0, #0
    2ea0:	b	33d4 <compare_opcodes+0xbcc>
    2ea4:	cmp	ip, #17
    2ea8:	beq	3064 <compare_opcodes+0x85c>
    2eac:	cmp	ip, #18
    2eb0:	beq	2f7c <compare_opcodes+0x774>
    2eb4:	movw	lr, #8196	; 0x2004
    2eb8:	cmp	r2, lr
    2ebc:	bcs	2f20 <compare_opcodes+0x718>
    2ec0:	movw	lr, #6158	; 0x180e
    2ec4:	cmp	r2, lr
    2ec8:	bcs	2efc <compare_opcodes+0x6f4>
    2ecc:	cmp	r2, #160	; 0xa0
    2ed0:	bcs	2ee8 <compare_opcodes+0x6e0>
    2ed4:	cmp	r2, #9
    2ed8:	beq	2f74 <compare_opcodes+0x76c>
    2edc:	cmp	r2, #32
    2ee0:	beq	2f74 <compare_opcodes+0x76c>
    2ee4:	b	3290 <compare_opcodes+0xa88>
    2ee8:	cmp	r2, #160	; 0xa0
    2eec:	beq	2f74 <compare_opcodes+0x76c>
    2ef0:	cmp	r2, #5760	; 0x1680
    2ef4:	beq	2f74 <compare_opcodes+0x76c>
    2ef8:	b	3290 <compare_opcodes+0xa88>
    2efc:	movw	lr, #8193	; 0x2001
    2f00:	cmp	r2, lr
    2f04:	bcs	2f74 <compare_opcodes+0x76c>
    2f08:	movw	lr, #6158	; 0x180e
    2f0c:	cmp	r2, lr
    2f10:	beq	2f74 <compare_opcodes+0x76c>
    2f14:	cmp	r2, #8192	; 0x2000
    2f18:	beq	2f74 <compare_opcodes+0x76c>
    2f1c:	b	3290 <compare_opcodes+0xa88>
    2f20:	movw	lr, #8201	; 0x2009
    2f24:	cmp	r2, lr
    2f28:	bcc	2f74 <compare_opcodes+0x76c>
    2f2c:	movw	lr, #8239	; 0x202f
    2f30:	cmp	r2, lr
    2f34:	bcs	2f54 <compare_opcodes+0x74c>
    2f38:	movw	lr, #8201	; 0x2009
    2f3c:	cmp	r2, lr
    2f40:	beq	2f74 <compare_opcodes+0x76c>
    2f44:	movw	lr, #8202	; 0x200a
    2f48:	cmp	r2, lr
    2f4c:	beq	2f74 <compare_opcodes+0x76c>
    2f50:	b	3290 <compare_opcodes+0xa88>
    2f54:	movw	lr, #8239	; 0x202f
    2f58:	cmp	r2, lr
    2f5c:	beq	2f74 <compare_opcodes+0x76c>
    2f60:	movw	lr, #8287	; 0x205f
    2f64:	cmp	r2, lr
    2f68:	beq	2f74 <compare_opcodes+0x76c>
    2f6c:	cmp	r2, #12288	; 0x3000
    2f70:	bne	3290 <compare_opcodes+0xa88>
    2f74:	mov	r0, #0
    2f78:	b	33d4 <compare_opcodes+0xbcc>
    2f7c:	movw	lr, #8196	; 0x2004
    2f80:	cmp	r2, lr
    2f84:	bcs	2fe8 <compare_opcodes+0x7e0>
    2f88:	movw	lr, #6158	; 0x180e
    2f8c:	cmp	r2, lr
    2f90:	bcs	2fc4 <compare_opcodes+0x7bc>
    2f94:	cmp	r2, #160	; 0xa0
    2f98:	bcs	2fb0 <compare_opcodes+0x7a8>
    2f9c:	cmp	r2, #9
    2fa0:	beq	3290 <compare_opcodes+0xa88>
    2fa4:	cmp	r2, #32
    2fa8:	beq	3290 <compare_opcodes+0xa88>
    2fac:	b	303c <compare_opcodes+0x834>
    2fb0:	cmp	r2, #160	; 0xa0
    2fb4:	beq	3290 <compare_opcodes+0xa88>
    2fb8:	cmp	r2, #5760	; 0x1680
    2fbc:	beq	3290 <compare_opcodes+0xa88>
    2fc0:	b	303c <compare_opcodes+0x834>
    2fc4:	movw	lr, #8193	; 0x2001
    2fc8:	cmp	r2, lr
    2fcc:	bcs	3290 <compare_opcodes+0xa88>
    2fd0:	movw	lr, #6158	; 0x180e
    2fd4:	cmp	r2, lr
    2fd8:	beq	3290 <compare_opcodes+0xa88>
    2fdc:	cmp	r2, #8192	; 0x2000
    2fe0:	beq	3290 <compare_opcodes+0xa88>
    2fe4:	b	303c <compare_opcodes+0x834>
    2fe8:	movw	lr, #8201	; 0x2009
    2fec:	cmp	r2, lr
    2ff0:	bcc	3290 <compare_opcodes+0xa88>
    2ff4:	movw	lr, #8239	; 0x202f
    2ff8:	cmp	r2, lr
    2ffc:	bcs	301c <compare_opcodes+0x814>
    3000:	movw	lr, #8201	; 0x2009
    3004:	cmp	r2, lr
    3008:	beq	3290 <compare_opcodes+0xa88>
    300c:	movw	lr, #8202	; 0x200a
    3010:	cmp	r2, lr
    3014:	beq	3290 <compare_opcodes+0xa88>
    3018:	b	303c <compare_opcodes+0x834>
    301c:	movw	lr, #8239	; 0x202f
    3020:	cmp	r2, lr
    3024:	beq	3290 <compare_opcodes+0xa88>
    3028:	movw	lr, #8287	; 0x205f
    302c:	cmp	r2, lr
    3030:	beq	3290 <compare_opcodes+0xa88>
    3034:	cmp	r2, #12288	; 0x3000
    3038:	beq	3290 <compare_opcodes+0xa88>
    303c:	mov	r0, #0
    3040:	b	33d4 <compare_opcodes+0xbcc>
    3044:	cmp	ip, #25
    3048:	bcs	3138 <compare_opcodes+0x930>
    304c:	cmp	ip, #23
    3050:	bcs	312c <compare_opcodes+0x924>
    3054:	cmp	ip, #20
    3058:	beq	30c8 <compare_opcodes+0x8c0>
    305c:	cmp	ip, #21
    3060:	bne	3208 <compare_opcodes+0xa00>
    3064:	cmp	r2, #13
    3068:	bcs	3088 <compare_opcodes+0x880>
    306c:	cmp	r2, #10
    3070:	beq	30c0 <compare_opcodes+0x8b8>
    3074:	cmp	r2, #11
    3078:	beq	30c0 <compare_opcodes+0x8b8>
    307c:	cmp	r2, #12
    3080:	beq	30c0 <compare_opcodes+0x8b8>
    3084:	b	3290 <compare_opcodes+0xa88>
    3088:	movw	lr, #8232	; 0x2028
    308c:	cmp	r2, lr
    3090:	bcs	30a8 <compare_opcodes+0x8a0>
    3094:	cmp	r2, #13
    3098:	beq	30c0 <compare_opcodes+0x8b8>
    309c:	cmp	r2, #133	; 0x85
    30a0:	beq	30c0 <compare_opcodes+0x8b8>
    30a4:	b	3290 <compare_opcodes+0xa88>
    30a8:	movw	lr, #8232	; 0x2028
    30ac:	cmp	r2, lr
    30b0:	beq	30c0 <compare_opcodes+0x8b8>
    30b4:	movw	lr, #8233	; 0x2029
    30b8:	cmp	r2, lr
    30bc:	bne	3290 <compare_opcodes+0xa88>
    30c0:	mov	r0, #0
    30c4:	b	33d4 <compare_opcodes+0xbcc>
    30c8:	cmp	r2, #13
    30cc:	bcs	30ec <compare_opcodes+0x8e4>
    30d0:	cmp	r2, #10
    30d4:	beq	3290 <compare_opcodes+0xa88>
    30d8:	cmp	r2, #11
    30dc:	beq	3290 <compare_opcodes+0xa88>
    30e0:	cmp	r2, #12
    30e4:	beq	3290 <compare_opcodes+0xa88>
    30e8:	b	3124 <compare_opcodes+0x91c>
    30ec:	movw	lr, #8232	; 0x2028
    30f0:	cmp	r2, lr
    30f4:	bcs	310c <compare_opcodes+0x904>
    30f8:	cmp	r2, #13
    30fc:	beq	3290 <compare_opcodes+0xa88>
    3100:	cmp	r2, #133	; 0x85
    3104:	beq	3290 <compare_opcodes+0xa88>
    3108:	b	3124 <compare_opcodes+0x91c>
    310c:	movw	lr, #8232	; 0x2028
    3110:	cmp	r2, lr
    3114:	beq	3290 <compare_opcodes+0xa88>
    3118:	movw	lr, #8233	; 0x2029
    311c:	cmp	r2, lr
    3120:	beq	3290 <compare_opcodes+0xa88>
    3124:	mov	r0, #0
    3128:	b	33d4 <compare_opcodes+0xbcc>
    312c:	cmp	ip, #23
    3130:	beq	317c <compare_opcodes+0x974>
    3134:	b	3290 <compare_opcodes+0xa88>
    3138:	cmp	ip, #31
    313c:	bcs	31e0 <compare_opcodes+0x9d8>
    3140:	cmp	ip, #25
    3144:	beq	317c <compare_opcodes+0x974>
    3148:	cmp	ip, #29
    314c:	bne	3208 <compare_opcodes+0xa00>
    3150:	add	ip, r0, #8
    3154:	ldr	r1, [ip]
    3158:	cmp	r2, r1
    315c:	bne	3168 <compare_opcodes+0x960>
    3160:	mov	r0, #0
    3164:	b	33d4 <compare_opcodes+0xbcc>
    3168:	add	ip, ip, #4
    316c:	ldr	r1, [ip]
    3170:	cmn	r1, #1
    3174:	bne	3154 <compare_opcodes+0x94c>
    3178:	b	3290 <compare_opcodes+0xa88>
    317c:	cmp	r2, #13
    3180:	bcs	31a0 <compare_opcodes+0x998>
    3184:	cmp	r2, #10
    3188:	beq	31d8 <compare_opcodes+0x9d0>
    318c:	cmp	r2, #11
    3190:	beq	31d8 <compare_opcodes+0x9d0>
    3194:	cmp	r2, #12
    3198:	beq	31d8 <compare_opcodes+0x9d0>
    319c:	b	3290 <compare_opcodes+0xa88>
    31a0:	movw	lr, #8232	; 0x2028
    31a4:	cmp	r2, lr
    31a8:	bcs	31c0 <compare_opcodes+0x9b8>
    31ac:	cmp	r2, #13
    31b0:	beq	31d8 <compare_opcodes+0x9d0>
    31b4:	cmp	r2, #133	; 0x85
    31b8:	beq	31d8 <compare_opcodes+0x9d0>
    31bc:	b	3290 <compare_opcodes+0xa88>
    31c0:	movw	lr, #8232	; 0x2028
    31c4:	cmp	r2, lr
    31c8:	beq	31d8 <compare_opcodes+0x9d0>
    31cc:	movw	lr, #8233	; 0x2029
    31d0:	cmp	r2, lr
    31d4:	bne	3290 <compare_opcodes+0xa88>
    31d8:	mov	r0, #0
    31dc:	b	33d4 <compare_opcodes+0xbcc>
    31e0:	cmp	ip, #31
    31e4:	beq	325c <compare_opcodes+0xa54>
    31e8:	cmp	ip, #110	; 0x6e
    31ec:	beq	3210 <compare_opcodes+0xa08>
    31f0:	cmp	ip, #111	; 0x6f
    31f4:	bne	3208 <compare_opcodes+0xa00>
    31f8:	cmp	r2, #255	; 0xff
    31fc:	bls	3210 <compare_opcodes+0xa08>
    3200:	mov	r0, #0
    3204:	b	33d4 <compare_opcodes+0xbcc>
    3208:	mov	r0, #0
    320c:	b	33d4 <compare_opcodes+0xbcc>
    3210:	cmp	r2, #255	; 0xff
    3214:	bhi	3290 <compare_opcodes+0xa88>
    3218:	add	ip, sp, #48	; 0x30
    321c:	cmp	r0, ip
    3220:	beq	322c <compare_opcodes+0xa24>
    3224:	mov	r1, r6
    3228:	b	3230 <compare_opcodes+0xa28>
    322c:	mov	r1, r5
    3230:	ldr	ip, [r0, #8]
    3234:	sub	ip, r1, ip
    3238:	ldrb	fp, [ip, r2, lsr #3]
    323c:	mov	ip, #1
    3240:	and	r1, r2, #7
    3244:	lsl	ip, ip, r1
    3248:	and	r1, fp, ip
    324c:	cmp	r1, #0
    3250:	beq	3290 <compare_opcodes+0xa88>
    3254:	mov	r0, #0
    3258:	b	33d4 <compare_opcodes+0xbcc>
    325c:	add	ip, r0, #8
    3260:	ldr	r1, [ip]
    3264:	cmp	r2, r1
    3268:	beq	327c <compare_opcodes+0xa74>
    326c:	add	ip, ip, #4
    3270:	ldr	r1, [ip]
    3274:	cmn	r1, #1
    3278:	bne	3260 <compare_opcodes+0xa58>
    327c:	ldr	r1, [ip]
    3280:	cmn	r1, #1
    3284:	bne	3290 <compare_opcodes+0xa88>
    3288:	mov	r0, #0
    328c:	b	33d4 <compare_opcodes+0xbcc>
    3290:	add	r3, r3, #4
    3294:	ldr	ip, [r3]
    3298:	cmn	ip, #1
    329c:	bne	2d04 <compare_opcodes+0x4fc>
    32a0:	ldr	r3, [sp, #52]	; 0x34
    32a4:	cmp	r3, #0
    32a8:	bne	2874 <compare_opcodes+0x6c>
    32ac:	mov	r0, #1
    32b0:	b	33d4 <compare_opcodes+0xbcc>
    32b4:	add	ip, r5, #1
    32b8:	ldrb	r3, [ip]
    32bc:	cmp	r3, #131	; 0x83
    32c0:	beq	32d8 <compare_opcodes+0xad0>
    32c4:	ldrb	r0, [ip]
    32c8:	cmp	r0, #133	; 0x85
    32cc:	movne	r2, #1
    32d0:	moveq	r2, #0
    32d4:	b	32dc <compare_opcodes+0xad4>
    32d8:	mov	r2, #0
    32dc:	cmp	r2, #0
    32e0:	beq	32f8 <compare_opcodes+0xaf0>
    32e4:	ldrb	r0, [ip]
    32e8:	cmp	r0, #129	; 0x81
    32ec:	movne	r3, #1
    32f0:	moveq	r3, #0
    32f4:	b	32fc <compare_opcodes+0xaf4>
    32f8:	mov	r3, #0
    32fc:	cmp	r3, #0
    3300:	beq	3318 <compare_opcodes+0xb10>
    3304:	ldrb	r0, [ip]
    3308:	cmp	r0, #130	; 0x82
    330c:	movne	r1, #1
    3310:	moveq	r1, #0
    3314:	b	331c <compare_opcodes+0xb14>
    3318:	mov	r1, #0
    331c:	cmp	r1, #0
    3320:	beq	332c <compare_opcodes+0xb24>
    3324:	mov	r0, #0
    3328:	b	33d4 <compare_opcodes+0xbcc>
    332c:	ldrb	r1, [ip, #2]
    3330:	ldrb	r3, [ip, #1]
    3334:	orr	r2, r1, r3, lsl #8
    3338:	add	ip, ip, r2
    333c:	ldrb	r3, [ip]
    3340:	cmp	r3, #119	; 0x77
    3344:	beq	332c <compare_opcodes+0xb24>
    3348:	add	r0, ip, #3
    334c:	str	r7, [sp, #4]
    3350:	str	r6, [sp]
    3354:	mov	r3, r4
    3358:	mov	r2, sl
    335c:	mov	r1, r8
    3360:	bl	2808 <compare_opcodes>
    3364:	cmp	r0, #0
    3368:	bne	3374 <compare_opcodes+0xb6c>
    336c:	mov	r0, #0
    3370:	b	33d4 <compare_opcodes+0xbcc>
    3374:	ldr	ip, [pc, #164]	; 3420 <compare_opcodes+0xc18>
    3378:	ldrb	r0, [ip, fp]
    337c:	add	r5, r5, r0
    3380:	b	2874 <compare_opcodes+0x6c>
    3384:	ldrb	r1, [r5, #2]
    3388:	ldrb	r2, [r5, #1]
    338c:	orr	r0, r1, r2, lsl #8
    3390:	add	r9, r5, r0
    3394:	ldr	ip, [pc, #132]	; 3420 <compare_opcodes+0xc18>
    3398:	ldrb	r0, [ip, fp]
    339c:	add	r5, r5, r0
    33a0:	ldrb	r2, [r9]
    33a4:	cmp	r2, #119	; 0x77
    33a8:	bne	3418 <compare_opcodes+0xc10>
    33ac:	str	r7, [sp, #4]
    33b0:	str	r6, [sp]
    33b4:	mov	r3, r4
    33b8:	mov	r2, sl
    33bc:	mov	r1, r8
    33c0:	mov	r0, r5
    33c4:	bl	2808 <compare_opcodes>
    33c8:	cmp	r0, #0
    33cc:	bne	3400 <compare_opcodes+0xbf8>
    33d0:	mov	r0, #0
    33d4:	ldr	r4, [sp, #16]
    33d8:	ldr	r5, [sp, #20]
    33dc:	ldr	r6, [sp, #24]
    33e0:	ldr	r7, [sp, #28]
    33e4:	ldr	r8, [sp, #32]
    33e8:	ldr	r9, [sp, #36]	; 0x24
    33ec:	ldr	sl, [sp, #40]	; 0x28
    33f0:	ldr	fp, [sp, #44]	; 0x2c
    33f4:	ldr	lr, [sp, #12]
    33f8:	add	sp, sp, #80	; 0x50
    33fc:	bx	lr
    3400:	add	r5, r9, #3
    3404:	ldrb	r2, [r9, #2]
    3408:	ldrb	r3, [r9, #1]
    340c:	orr	r1, r2, r3, lsl #8
    3410:	add	r9, r9, r1
    3414:	b	33a0 <compare_opcodes+0xb98>
    3418:	mov	r9, #1
    341c:	b	2874 <compare_opcodes+0x6c>
    3420:	.word	0x00000000
    3424:	.word	0x0000110f

00003428 <auto_possessify>:
    3428:	mov	ip, sp
    342c:	sub	sp, sp, #80	; 0x50
    3430:	str	ip, [sp, #8]
    3434:	str	lr, [sp, #12]
    3438:	str	r4, [sp, #16]
    343c:	str	r5, [sp, #20]
    3440:	str	r6, [sp, #24]
    3444:	str	r7, [sp, #28]
    3448:	str	r8, [sp, #32]
    344c:	mov	r7, r2
    3450:	mov	r4, r1
    3454:	mov	r5, r0
    3458:	ldrb	r0, [r5]
    345c:	and	r6, r0, #255	; 0xff
    3460:	cmp	r6, #162	; 0xa2
    3464:	bge	3878 <auto_possessify+0x450>
    3468:	cmp	r6, #33	; 0x21
    346c:	bge	3478 <auto_possessify+0x50>
    3470:	mov	r3, #0
    3474:	b	3484 <auto_possessify+0x5c>
    3478:	cmp	r6, #97	; 0x61
    347c:	movle	r3, #1
    3480:	movgt	r3, #0
    3484:	cmp	r3, #0
    3488:	beq	3640 <auto_possessify+0x218>
    348c:	and	r0, r6, #255	; 0xff
    3490:	bl	2418 <get_repeat_base>
    3494:	sub	r3, r6, r0
    3498:	add	r0, r3, #33	; 0x21
    349c:	and	r6, r0, #255	; 0xff
    34a0:	cmp	r6, #40	; 0x28
    34a4:	bgt	34c0 <auto_possessify+0x98>
    34a8:	ldr	r2, [r7, #4]
    34ac:	add	r3, sp, #48	; 0x30
    34b0:	mov	r1, r4
    34b4:	mov	r0, r5
    34b8:	bl	2484 <get_chr_property_list>
    34bc:	b	34c4 <auto_possessify+0x9c>
    34c0:	mov	r0, #0
    34c4:	cmp	r6, #33	; 0x21
    34c8:	beq	34dc <auto_possessify+0xb4>
    34cc:	cmp	r6, #35	; 0x23
    34d0:	moveq	r3, #1
    34d4:	movne	r3, #0
    34d8:	b	34e0 <auto_possessify+0xb8>
    34dc:	mov	r3, #1
    34e0:	cmp	r3, #0
    34e4:	bne	34f8 <auto_possessify+0xd0>
    34e8:	cmp	r6, #37	; 0x25
    34ec:	moveq	r1, #1
    34f0:	movne	r1, #0
    34f4:	b	34fc <auto_possessify+0xd4>
    34f8:	mov	r1, #1
    34fc:	cmp	r1, #0
    3500:	bne	3514 <auto_possessify+0xec>
    3504:	cmp	r6, #39	; 0x27
    3508:	moveq	ip, #1
    350c:	movne	ip, #0
    3510:	b	3518 <auto_possessify+0xf0>
    3514:	mov	ip, #1
    3518:	str	ip, [sp, #52]	; 0x34
    351c:	mov	r2, #1000	; 0x3e8
    3520:	str	r2, [sp, #40]	; 0x28
    3524:	cmp	r0, #0
    3528:	beq	3558 <auto_possessify+0x130>
    352c:	add	r3, sp, #48	; 0x30
    3530:	add	r2, sp, #40	; 0x28
    3534:	str	r2, [sp, #4]
    3538:	str	r0, [sp]
    353c:	mov	r2, r7
    3540:	mov	r1, r4
    3544:	bl	2808 <compare_opcodes>
    3548:	cmp	r0, #0
    354c:	movne	r0, #1
    3550:	moveq	r0, #0
    3554:	b	355c <auto_possessify+0x134>
    3558:	mov	r0, #0
    355c:	cmp	r0, #0
    3560:	beq	3634 <auto_possessify+0x20c>
    3564:	sub	r2, r6, #33	; 0x21
    3568:	cmp	r2, #8
    356c:	bcs	3634 <auto_possessify+0x20c>
    3570:	add	pc, pc, r2, lsl #2
    3574:	nop	{0}
    3578:	b	3598 <auto_possessify+0x170>
    357c:	b	35ac <auto_possessify+0x184>
    3580:	b	35c0 <auto_possessify+0x198>
    3584:	b	35d4 <auto_possessify+0x1ac>
    3588:	b	35e8 <auto_possessify+0x1c0>
    358c:	b	35fc <auto_possessify+0x1d4>
    3590:	b	3610 <auto_possessify+0x1e8>
    3594:	b	3624 <auto_possessify+0x1fc>
    3598:	ldrb	r3, [r5]
    359c:	add	r3, r3, #9
    35a0:	and	r0, r3, #255	; 0xff
    35a4:	strb	r0, [r5]
    35a8:	b	3634 <auto_possessify+0x20c>
    35ac:	ldrb	r2, [r5]
    35b0:	add	r3, r2, #8
    35b4:	and	r1, r3, #255	; 0xff
    35b8:	strb	r1, [r5]
    35bc:	b	3634 <auto_possessify+0x20c>
    35c0:	ldrb	r3, [r5]
    35c4:	add	ip, r3, #8
    35c8:	and	ip, ip, #255	; 0xff
    35cc:	strb	ip, [r5]
    35d0:	b	3634 <auto_possessify+0x20c>
    35d4:	ldrb	r1, [r5]
    35d8:	add	ip, r1, #7
    35dc:	and	r1, ip, #255	; 0xff
    35e0:	strb	r1, [r5]
    35e4:	b	3634 <auto_possessify+0x20c>
    35e8:	ldrb	r3, [r5]
    35ec:	add	r0, r3, #7
    35f0:	and	r1, r0, #255	; 0xff
    35f4:	strb	r1, [r5]
    35f8:	b	3634 <auto_possessify+0x20c>
    35fc:	ldrb	r0, [r5]
    3600:	add	r3, r0, #6
    3604:	and	ip, r3, #255	; 0xff
    3608:	strb	ip, [r5]
    360c:	b	3634 <auto_possessify+0x20c>
    3610:	ldrb	r2, [r5]
    3614:	add	r3, r2, #6
    3618:	and	r1, r3, #255	; 0xff
    361c:	strb	r1, [r5]
    3620:	b	3634 <auto_possessify+0x20c>
    3624:	ldrb	r0, [r5]
    3628:	add	ip, r0, #5
    362c:	and	r1, ip, #255	; 0xff
    3630:	strb	r1, [r5]
    3634:	ldrb	r3, [r5]
    3638:	and	r6, r3, #255	; 0xff
    363c:	b	376c <auto_possessify+0x344>
    3640:	cmp	r6, #110	; 0x6e
    3644:	beq	3658 <auto_possessify+0x230>
    3648:	cmp	r6, #111	; 0x6f
    364c:	moveq	r0, #1
    3650:	movne	r0, #0
    3654:	b	365c <auto_possessify+0x234>
    3658:	mov	r0, #1
    365c:	cmp	r0, #0
    3660:	bne	3674 <auto_possessify+0x24c>
    3664:	cmp	r6, #112	; 0x70
    3668:	moveq	r2, #1
    366c:	movne	r2, #0
    3670:	b	3678 <auto_possessify+0x250>
    3674:	mov	r2, #1
    3678:	cmp	r2, #0
    367c:	beq	376c <auto_possessify+0x344>
    3680:	add	r8, r5, #33	; 0x21
    3684:	ldrb	r1, [r8]
    3688:	and	r6, r1, #255	; 0xff
    368c:	cmp	r6, #98	; 0x62
    3690:	bge	369c <auto_possessify+0x274>
    3694:	mov	r1, #0
    3698:	b	36a8 <auto_possessify+0x280>
    369c:	cmp	r6, #105	; 0x69
    36a0:	movle	r1, #1
    36a4:	movgt	r1, #0
    36a8:	cmp	r1, #0
    36ac:	beq	3764 <auto_possessify+0x33c>
    36b0:	ldr	r2, [r7, #4]
    36b4:	add	r3, sp, #48	; 0x30
    36b8:	mov	r1, r4
    36bc:	mov	r0, r5
    36c0:	bl	2484 <get_chr_property_list>
    36c4:	and	ip, r6, #1
    36c8:	cmp	ip, #0
    36cc:	moveq	r1, #1
    36d0:	movne	r1, #0
    36d4:	str	r1, [sp, #52]	; 0x34
    36d8:	mov	r1, #1000	; 0x3e8
    36dc:	str	r1, [sp, #40]	; 0x28
    36e0:	add	r3, sp, #48	; 0x30
    36e4:	add	r1, sp, #40	; 0x28
    36e8:	str	r1, [sp, #4]
    36ec:	str	r0, [sp]
    36f0:	mov	r2, r7
    36f4:	mov	r1, r4
    36f8:	bl	2808 <compare_opcodes>
    36fc:	cmp	r0, #0
    3700:	beq	3764 <auto_possessify+0x33c>
    3704:	sub	r2, r6, #98	; 0x62
    3708:	cmp	r2, #8
    370c:	bcs	3764 <auto_possessify+0x33c>
    3710:	add	pc, pc, r2, lsl #2
    3714:	nop	{0}
    3718:	b	3738 <auto_possessify+0x310>
    371c:	b	3738 <auto_possessify+0x310>
    3720:	b	3744 <auto_possessify+0x31c>
    3724:	b	3744 <auto_possessify+0x31c>
    3728:	b	3750 <auto_possessify+0x328>
    372c:	b	3750 <auto_possessify+0x328>
    3730:	b	375c <auto_possessify+0x334>
    3734:	b	375c <auto_possessify+0x334>
    3738:	mov	r0, #106	; 0x6a
    373c:	strb	r0, [r8]
    3740:	b	3764 <auto_possessify+0x33c>
    3744:	mov	r0, #107	; 0x6b
    3748:	strb	r0, [r8]
    374c:	b	3764 <auto_possessify+0x33c>
    3750:	mov	ip, #108	; 0x6c
    3754:	strb	ip, [r8]
    3758:	b	3764 <auto_possessify+0x33c>
    375c:	mov	ip, #109	; 0x6d
    3760:	strb	ip, [r8]
    3764:	ldrb	r1, [r5]
    3768:	and	r6, r1, #255	; 0xff
    376c:	cmp	r6, #93	; 0x5d
    3770:	bcs	37ac <auto_possessify+0x384>
    3774:	cmp	r6, #88	; 0x58
    3778:	bcs	3798 <auto_possessify+0x370>
    377c:	cmp	r6, #86	; 0x56
    3780:	bcs	37c4 <auto_possessify+0x39c>
    3784:	cmp	r6, #0
    3788:	beq	3878 <auto_possessify+0x450>
    378c:	cmp	r6, #85	; 0x55
    3790:	beq	37c4 <auto_possessify+0x39c>
    3794:	b	3868 <auto_possessify+0x440>
    3798:	cmp	r6, #90	; 0x5a
    379c:	bcc	37c4 <auto_possessify+0x39c>
    37a0:	cmp	r6, #90	; 0x5a
    37a4:	beq	37c4 <auto_possessify+0x39c>
    37a8:	b	3814 <auto_possessify+0x3ec>
    37ac:	cmp	r6, #97	; 0x61
    37b0:	bcs	37f8 <auto_possessify+0x3d0>
    37b4:	cmp	r6, #95	; 0x5f
    37b8:	bcs	37c4 <auto_possessify+0x39c>
    37bc:	cmp	r6, #93	; 0x5d
    37c0:	beq	3814 <auto_possessify+0x3ec>
    37c4:	ldrb	r2, [r5, #1]
    37c8:	cmp	r2, #16
    37cc:	beq	37e4 <auto_possessify+0x3bc>
    37d0:	ldrb	r0, [r5, #1]
    37d4:	cmp	r0, #15
    37d8:	moveq	r0, #1
    37dc:	movne	r0, #0
    37e0:	b	37e8 <auto_possessify+0x3c0>
    37e4:	mov	r0, #1
    37e8:	cmp	r0, #0
    37ec:	beq	3868 <auto_possessify+0x440>
    37f0:	add	r5, r5, #2
    37f4:	b	3868 <auto_possessify+0x440>
    37f8:	cmp	r6, #151	; 0x97
    37fc:	bcs	3848 <auto_possessify+0x420>
    3800:	cmp	r6, #97	; 0x61
    3804:	beq	3814 <auto_possessify+0x3ec>
    3808:	cmp	r6, #149	; 0x95
    380c:	beq	3860 <auto_possessify+0x438>
    3810:	b	3868 <auto_possessify+0x440>
    3814:	ldrb	r2, [r5, #3]
    3818:	cmp	r2, #16
    381c:	beq	3834 <auto_possessify+0x40c>
    3820:	ldrb	r3, [r5, #3]
    3824:	cmp	r3, #15
    3828:	moveq	r0, #1
    382c:	movne	r0, #0
    3830:	b	3838 <auto_possessify+0x410>
    3834:	mov	r0, #1
    3838:	cmp	r0, #0
    383c:	beq	3868 <auto_possessify+0x440>
    3840:	add	r5, r5, #2
    3844:	b	3868 <auto_possessify+0x440>
    3848:	cmp	r6, #151	; 0x97
    384c:	beq	3860 <auto_possessify+0x438>
    3850:	cmp	r6, #153	; 0x99
    3854:	beq	3860 <auto_possessify+0x438>
    3858:	cmp	r6, #155	; 0x9b
    385c:	bne	3868 <auto_possessify+0x440>
    3860:	ldrb	r2, [r5, #1]
    3864:	add	r5, r5, r2
    3868:	ldr	r2, [pc, #40]	; 3898 <auto_possessify+0x470>
    386c:	ldrb	r2, [r2, r6]
    3870:	add	r5, r5, r2
    3874:	b	3458 <auto_possessify+0x30>
    3878:	ldr	r4, [sp, #16]
    387c:	ldr	r5, [sp, #20]
    3880:	ldr	r6, [sp, #24]
    3884:	ldr	r7, [sp, #28]
    3888:	ldr	r8, [sp, #32]
    388c:	ldr	lr, [sp, #12]
    3890:	add	sp, sp, #80	; 0x50
    3894:	bx	lr
    3898:	.word	0x00000000

0000389c <check_posix_syntax>:
    389c:	mov	ip, sp
    38a0:	sub	sp, sp, #16
    38a4:	str	ip, [sp]
    38a8:	str	lr, [sp, #4]
    38ac:	str	r4, [sp, #8]
    38b0:	str	r5, [sp, #12]
    38b4:	add	r0, r0, #1
    38b8:	ldrb	r3, [r0]
    38bc:	and	r4, r3, #255	; 0xff
    38c0:	add	r5, r0, #1
    38c4:	ldrb	r0, [r5]
    38c8:	cmp	r0, #0
    38cc:	beq	39b4 <check_posix_syntax+0x118>
    38d0:	ldrb	ip, [r5]
    38d4:	cmp	ip, #92	; 0x5c
    38d8:	bne	3910 <check_posix_syntax+0x74>
    38dc:	ldrb	ip, [r5, #1]
    38e0:	cmp	ip, #93	; 0x5d
    38e4:	beq	3908 <check_posix_syntax+0x6c>
    38e8:	ldrb	r2, [r5, #1]
    38ec:	cmp	r2, #92	; 0x5c
    38f0:	moveq	r0, #1
    38f4:	movne	r0, #0
    38f8:	cmp	r0, #0
    38fc:	movne	r0, #1
    3900:	moveq	r0, #0
    3904:	b	3914 <check_posix_syntax+0x78>
    3908:	mov	r0, #1
    390c:	b	3914 <check_posix_syntax+0x78>
    3910:	mov	r0, #0
    3914:	cmp	r0, #0
    3918:	bne	39a8 <check_posix_syntax+0x10c>
    391c:	ldrb	r2, [r5]
    3920:	cmp	r2, #91	; 0x5b
    3924:	bne	393c <check_posix_syntax+0xa0>
    3928:	ldrb	r3, [r5, #1]
    392c:	cmp	r3, r4
    3930:	moveq	r3, #1
    3934:	movne	r3, #0
    3938:	b	3940 <check_posix_syntax+0xa4>
    393c:	mov	r3, #0
    3940:	cmp	r3, #0
    3944:	bne	395c <check_posix_syntax+0xc0>
    3948:	ldrb	r2, [r5]
    394c:	cmp	r2, #93	; 0x5d
    3950:	moveq	ip, #1
    3954:	movne	ip, #0
    3958:	b	3960 <check_posix_syntax+0xc4>
    395c:	mov	ip, #1
    3960:	cmp	ip, #0
    3964:	bne	39a0 <check_posix_syntax+0x104>
    3968:	ldrb	r2, [r5]
    396c:	cmp	r2, r4
    3970:	bne	3988 <check_posix_syntax+0xec>
    3974:	ldrb	r2, [r5, #1]
    3978:	cmp	r2, #93	; 0x5d
    397c:	moveq	r2, #1
    3980:	movne	r2, #0
    3984:	b	398c <check_posix_syntax+0xf0>
    3988:	mov	r2, #0
    398c:	cmp	r2, #0
    3990:	beq	39ac <check_posix_syntax+0x110>
    3994:	str	r5, [r1]
    3998:	mov	r0, #1
    399c:	b	39b8 <check_posix_syntax+0x11c>
    39a0:	mov	r0, #0
    39a4:	b	39b8 <check_posix_syntax+0x11c>
    39a8:	add	r5, r5, #1
    39ac:	add	r5, r5, #1
    39b0:	b	38c4 <check_posix_syntax+0x28>
    39b4:	mov	r0, #0
    39b8:	ldr	r4, [sp, #8]
    39bc:	ldr	r5, [sp, #12]
    39c0:	ldr	lr, [sp, #4]
    39c4:	add	sp, sp, #16
    39c8:	bx	lr

000039cc <check_posix_name>:
    39cc:	mov	ip, sp
    39d0:	sub	sp, sp, #24
    39d4:	str	ip, [sp]
    39d8:	str	lr, [sp, #4]
    39dc:	str	r4, [sp, #8]
    39e0:	str	r5, [sp, #12]
    39e4:	str	r6, [sp, #16]
    39e8:	str	r7, [sp, #20]
    39ec:	mov	r5, r1
    39f0:	mov	r7, r0
    39f4:	ldr	r6, [pc, #136]	; 3a84 <check_posix_name+0xb8>
    39f8:	mov	r4, #0
    39fc:	ldr	r1, [pc, #132]	; 3a88 <check_posix_name+0xbc>
    3a00:	ldrb	r0, [r1, r4]
    3a04:	cmp	r0, #0
    3a08:	beq	3a60 <check_posix_name+0x94>
    3a0c:	ldr	r3, [pc, #116]	; 3a88 <check_posix_name+0xbc>
    3a10:	ldrb	r2, [r3, r4]
    3a14:	cmp	r5, r2
    3a18:	bne	3a3c <check_posix_name+0x70>
    3a1c:	mov	r2, r5
    3a20:	mov	r1, r6
    3a24:	mov	r0, r7
    3a28:	bl	0 <strncmp>
    3a2c:	cmp	r0, #0
    3a30:	moveq	ip, #1
    3a34:	movne	ip, #0
    3a38:	b	3a40 <check_posix_name+0x74>
    3a3c:	mov	ip, #0
    3a40:	cmp	ip, #0
    3a44:	bne	3a64 <check_posix_name+0x98>
    3a48:	ldr	r2, [pc, #56]	; 3a88 <check_posix_name+0xbc>
    3a4c:	ldrb	r1, [r2, r4]
    3a50:	add	r3, r6, r1
    3a54:	add	r6, r3, #1
    3a58:	add	r4, r4, #1
    3a5c:	b	39fc <check_posix_name+0x30>
    3a60:	mvn	r4, #0
    3a64:	mov	r0, r4
    3a68:	ldr	r4, [sp, #8]
    3a6c:	ldr	r5, [sp, #12]
    3a70:	ldr	r6, [sp, #16]
    3a74:	ldr	r7, [sp, #20]
    3a78:	ldr	lr, [sp, #4]
    3a7c:	add	sp, sp, #24
    3a80:	bx	lr
    3a84:	.word	0x00000207
    3a88:	.word	0x0000025b

00003a8c <adjust_recurse>:
    3a8c:	mov	ip, sp
    3a90:	sub	sp, sp, #32
    3a94:	str	ip, [sp]
    3a98:	str	lr, [sp, #4]
    3a9c:	str	r4, [sp, #8]
    3aa0:	str	r5, [sp, #12]
    3aa4:	str	r6, [sp, #16]
    3aa8:	str	r7, [sp, #20]
    3aac:	str	r8, [sp, #24]
    3ab0:	str	r9, [sp, #28]
    3ab4:	ldr	r8, [ip]
    3ab8:	mov	r4, r3
    3abc:	mov	r5, r2
    3ac0:	mov	r6, r1
    3ac4:	mov	r7, r0
    3ac8:	mov	r0, r7
    3acc:	mov	r1, r5
    3ad0:	bl	199c <find_recurse>
    3ad4:	cmp	r0, #0
    3ad8:	beq	3b64 <adjust_recurse+0xd8>
    3adc:	ldr	r1, [r4, #16]
    3ae0:	add	r9, r1, r8
    3ae4:	ldr	ip, [r4, #32]
    3ae8:	cmp	r9, ip
    3aec:	bcs	3b18 <adjust_recurse+0x8c>
    3af0:	ldrb	r3, [r9, #1]
    3af4:	ldrb	r1, [r9]
    3af8:	orr	r2, r3, r1, lsl #8
    3afc:	ldr	r3, [r4, #20]
    3b00:	add	r3, r3, r2
    3b04:	add	r1, r0, #1
    3b08:	cmp	r3, r1
    3b0c:	beq	3b18 <adjust_recurse+0x8c>
    3b10:	add	r9, r9, #2
    3b14:	b	3ae4 <adjust_recurse+0x58>
    3b18:	ldr	r1, [r4, #32]
    3b1c:	cmp	r9, r1
    3b20:	bcc	3b5c <adjust_recurse+0xd0>
    3b24:	ldrb	r1, [r0, #2]
    3b28:	ldrb	r2, [r0, #1]
    3b2c:	orr	r2, r1, r2, lsl #8
    3b30:	ldr	r3, [r4, #20]
    3b34:	add	ip, r3, r2
    3b38:	cmp	ip, r7
    3b3c:	bcc	3b5c <adjust_recurse+0xd0>
    3b40:	add	r1, r2, r6
    3b44:	asr	r3, r1, #8
    3b48:	and	r1, r3, #255	; 0xff
    3b4c:	strb	r1, [r0, #1]
    3b50:	add	r3, r2, r6
    3b54:	and	ip, r3, #255	; 0xff
    3b58:	strb	ip, [r0, #2]
    3b5c:	add	r0, r0, #3
    3b60:	b	3acc <adjust_recurse+0x40>
    3b64:	ldr	r2, [r4, #16]
    3b68:	add	r2, r2, r8
    3b6c:	ldr	r0, [r4, #32]
    3b70:	cmp	r2, r0
    3b74:	bcs	3ba8 <adjust_recurse+0x11c>
    3b78:	ldrb	ip, [r2, #1]
    3b7c:	ldrb	r1, [r2]
    3b80:	orr	ip, ip, r1, lsl #8
    3b84:	add	r1, ip, r6
    3b88:	asr	r3, r1, #8
    3b8c:	and	r0, r3, #255	; 0xff
    3b90:	strb	r0, [r2]
    3b94:	add	r3, ip, r6
    3b98:	and	r0, r3, #255	; 0xff
    3b9c:	strb	r0, [r2, #1]
    3ba0:	add	r2, r2, #2
    3ba4:	b	3b6c <adjust_recurse+0xe0>
    3ba8:	ldr	r4, [sp, #8]
    3bac:	ldr	r5, [sp, #12]
    3bb0:	ldr	r6, [sp, #16]
    3bb4:	ldr	r7, [sp, #20]
    3bb8:	ldr	r8, [sp, #24]
    3bbc:	ldr	r9, [sp, #28]
    3bc0:	ldr	lr, [sp, #4]
    3bc4:	add	sp, sp, #32
    3bc8:	bx	lr

00003bcc <auto_callout>:
    3bcc:	mov	ip, sp
    3bd0:	sub	sp, sp, #16
    3bd4:	str	ip, [sp]
    3bd8:	str	lr, [sp, #4]
    3bdc:	str	r4, [sp, #8]
    3be0:	add	r3, r0, #1
    3be4:	mov	ip, #118	; 0x76
    3be8:	strb	ip, [r0]
    3bec:	add	r4, r3, #1
    3bf0:	mov	ip, #255	; 0xff
    3bf4:	strb	ip, [r3]
    3bf8:	ldr	r0, [r2, #24]
    3bfc:	sub	r3, r1, r0
    3c00:	asr	r3, r3, #8
    3c04:	and	r3, r3, #255	; 0xff
    3c08:	strb	r3, [r4]
    3c0c:	ldr	r3, [r2, #24]
    3c10:	sub	r2, r1, r3
    3c14:	and	r1, r2, #255	; 0xff
    3c18:	strb	r1, [r4, #1]
    3c1c:	mov	r1, #0
    3c20:	strb	r1, [r4, #2]
    3c24:	mov	r1, #0
    3c28:	strb	r1, [r4, #3]
    3c2c:	add	r0, r4, #4
    3c30:	ldr	r4, [sp, #8]
    3c34:	ldr	lr, [sp, #4]
    3c38:	add	sp, sp, #16
    3c3c:	bx	lr

00003c40 <complete_callout>:
    3c40:	mov	ip, sp
    3c44:	sub	sp, sp, #8
    3c48:	str	ip, [sp]
    3c4c:	str	lr, [sp, #4]
    3c50:	ldr	ip, [r2, #24]
    3c54:	sub	r2, r1, ip
    3c58:	ldrb	r3, [r0, #3]
    3c5c:	ldrb	r1, [r0, #2]
    3c60:	orr	r3, r3, r1, lsl #8
    3c64:	sub	ip, r2, r3
    3c68:	asr	r3, ip, #8
    3c6c:	and	r2, r3, #255	; 0xff
    3c70:	strb	r2, [r0, #4]
    3c74:	and	ip, ip, #255	; 0xff
    3c78:	strb	ip, [r0, #5]
    3c7c:	ldr	lr, [sp, #4]
    3c80:	add	sp, sp, #8
    3c84:	bx	lr

00003c88 <add_to_class>:
    3c88:	mov	ip, sp
    3c8c:	sub	sp, sp, #32
    3c90:	str	ip, [sp]
    3c94:	str	lr, [sp, #4]
    3c98:	str	r4, [sp, #8]
    3c9c:	str	r5, [sp, #12]
    3ca0:	str	r6, [sp, #16]
    3ca4:	str	r7, [sp, #20]
    3ca8:	str	r8, [sp, #24]
    3cac:	str	r9, [sp, #28]
    3cb0:	ldr	r5, [ip, #4]
    3cb4:	ldr	r4, [ip]
    3cb8:	cmp	r5, #255	; 0xff
    3cbc:	bls	3cc8 <add_to_class+0x40>
    3cc0:	mov	ip, #255	; 0xff
    3cc4:	b	3ccc <add_to_class+0x44>
    3cc8:	mov	ip, r5
    3ccc:	mov	r1, #0
    3cd0:	and	r2, r2, #1
    3cd4:	cmp	r2, #0
    3cd8:	beq	3d40 <add_to_class+0xb8>
    3cdc:	mov	r2, r4
    3ce0:	cmp	r2, ip
    3ce4:	bhi	3d40 <add_to_class+0xb8>
    3ce8:	ldr	r6, [r3, #4]
    3cec:	ldrb	r6, [r6, r2]
    3cf0:	asr	lr, r6, #31
    3cf4:	add	lr, r6, lr, lsr #29
    3cf8:	asr	r7, lr, #3
    3cfc:	ldr	r6, [r3, #4]
    3d00:	ldrb	r6, [r6, r2]
    3d04:	asr	lr, r6, #31
    3d08:	add	lr, r6, lr, lsr #29
    3d0c:	asr	r6, lr, #3
    3d10:	ldrb	r8, [r0, r6]
    3d14:	mov	r9, #1
    3d18:	ldr	r6, [r3, #4]
    3d1c:	ldrb	r6, [r6, r2]
    3d20:	and	r6, r6, #7
    3d24:	lsl	r6, r9, r6
    3d28:	orr	r6, r8, r6
    3d2c:	and	r6, r6, #255	; 0xff
    3d30:	strb	r6, [r0, r7]
    3d34:	add	r1, r1, #1
    3d38:	add	r2, r2, #1
    3d3c:	b	3ce0 <add_to_class+0x58>
    3d40:	cmp	r4, ip
    3d44:	bhi	3d70 <add_to_class+0xe8>
    3d48:	ldrb	r3, [r0, r4, lsr #3]
    3d4c:	mov	r2, #1
    3d50:	and	r5, r4, #7
    3d54:	lsl	r2, r2, r5
    3d58:	orr	r2, r3, r2
    3d5c:	and	r3, r2, #255	; 0xff
    3d60:	strb	r3, [r0, r4, lsr #3]
    3d64:	add	r1, r1, #1
    3d68:	add	r4, r4, #1
    3d6c:	b	3d40 <add_to_class+0xb8>
    3d70:	mov	r0, r1
    3d74:	ldr	r4, [sp, #8]
    3d78:	ldr	r5, [sp, #12]
    3d7c:	ldr	r6, [sp, #16]
    3d80:	ldr	r7, [sp, #20]
    3d84:	ldr	r8, [sp, #24]
    3d88:	ldr	r9, [sp, #28]
    3d8c:	ldr	lr, [sp, #4]
    3d90:	add	sp, sp, #32
    3d94:	bx	lr

00003d98 <add_list_to_class>:
    3d98:	mov	ip, sp
    3d9c:	sub	sp, sp, #48	; 0x30
    3da0:	str	ip, [sp, #8]
    3da4:	str	lr, [sp, #12]
    3da8:	str	r4, [sp, #16]
    3dac:	str	r5, [sp, #20]
    3db0:	str	r6, [sp, #24]
    3db4:	str	r7, [sp, #28]
    3db8:	str	r8, [sp, #32]
    3dbc:	str	r9, [sp, #36]	; 0x24
    3dc0:	str	sl, [sp, #40]	; 0x28
    3dc4:	str	fp, [sp, #44]	; 0x2c
    3dc8:	ldr	r7, [ip, #4]
    3dcc:	ldr	r5, [ip]
    3dd0:	mov	r8, r3
    3dd4:	mov	r9, r2
    3dd8:	mov	r4, r1
    3ddc:	mov	sl, r0
    3de0:	mov	r6, #0
    3de4:	ldr	r1, [r5]
    3de8:	cmn	r1, #1
    3dec:	bcs	3e60 <add_list_to_class+0xc8>
    3df0:	mov	fp, #0
    3df4:	ldr	r0, [r5]
    3df8:	cmp	r0, r7
    3dfc:	beq	3e50 <add_list_to_class+0xb8>
    3e00:	lsl	r3, fp, #2
    3e04:	add	r0, r5, r3
    3e08:	ldr	ip, [r0, #4]
    3e0c:	ldr	r3, [r5]
    3e10:	add	r2, r3, fp
    3e14:	add	r1, r2, #1
    3e18:	cmp	ip, r1
    3e1c:	bne	3e28 <add_list_to_class+0x90>
    3e20:	add	fp, fp, #1
    3e24:	b	3e00 <add_list_to_class+0x68>
    3e28:	ldr	r1, [r5]
    3e2c:	ldr	r3, [r5, fp, lsl #2]
    3e30:	str	r3, [sp, #4]
    3e34:	str	r1, [sp]
    3e38:	mov	r3, r8
    3e3c:	mov	r2, r9
    3e40:	mov	r1, r4
    3e44:	mov	r0, sl
    3e48:	bl	3c88 <add_to_class>
    3e4c:	add	r6, r6, r0
    3e50:	lsl	r0, fp, #2
    3e54:	add	ip, r5, r0
    3e58:	add	r5, ip, #4
    3e5c:	b	3de4 <add_list_to_class+0x4c>
    3e60:	mov	r0, r6
    3e64:	ldr	r4, [sp, #16]
    3e68:	ldr	r5, [sp, #20]
    3e6c:	ldr	r6, [sp, #24]
    3e70:	ldr	r7, [sp, #28]
    3e74:	ldr	r8, [sp, #32]
    3e78:	ldr	r9, [sp, #36]	; 0x24
    3e7c:	ldr	sl, [sp, #40]	; 0x28
    3e80:	ldr	fp, [sp, #44]	; 0x2c
    3e84:	ldr	lr, [sp, #12]
    3e88:	add	sp, sp, #48	; 0x30
    3e8c:	bx	lr

00003e90 <add_not_list_to_class>:
    3e90:	mov	ip, sp
    3e94:	sub	sp, sp, #48	; 0x30
    3e98:	str	ip, [sp, #8]
    3e9c:	str	lr, [sp, #12]
    3ea0:	str	r4, [sp, #16]
    3ea4:	str	r5, [sp, #20]
    3ea8:	str	r6, [sp, #24]
    3eac:	str	r7, [sp, #28]
    3eb0:	str	r8, [sp, #32]
    3eb4:	str	r9, [sp, #36]	; 0x24
    3eb8:	str	sl, [sp, #40]	; 0x28
    3ebc:	ldr	r9, [ip]
    3ec0:	mov	r5, r3
    3ec4:	mov	r6, r2
    3ec8:	mov	r7, r1
    3ecc:	mov	r8, r0
    3ed0:	and	r3, r6, #2048	; 0x800
    3ed4:	cmp	r3, #0
    3ed8:	movne	sl, #1
    3edc:	moveq	sl, #0
    3ee0:	mov	r4, #0
    3ee4:	ldr	r1, [r9]
    3ee8:	cmp	r1, #0
    3eec:	bls	3f1c <add_not_list_to_class+0x8c>
    3ef0:	mov	r2, #0
    3ef4:	ldr	ip, [r9]
    3ef8:	sub	r0, ip, #1
    3efc:	str	r0, [sp, #4]
    3f00:	str	r2, [sp]
    3f04:	mov	r3, r5
    3f08:	mov	r2, r6
    3f0c:	mov	r1, r7
    3f10:	mov	r0, r8
    3f14:	bl	3c88 <add_to_class>
    3f18:	add	r4, r4, r0
    3f1c:	ldr	ip, [r9]
    3f20:	cmn	ip, #1
    3f24:	bcs	3fa4 <add_not_list_to_class+0x114>
    3f28:	ldr	r3, [r9, #4]
    3f2c:	ldr	r1, [r9]
    3f30:	add	r2, r1, #1
    3f34:	cmp	r3, r2
    3f38:	bne	3f44 <add_not_list_to_class+0xb4>
    3f3c:	add	r9, r9, #4
    3f40:	b	3f28 <add_not_list_to_class+0x98>
    3f44:	ldr	r2, [r9, #4]
    3f48:	cmn	r2, #1
    3f4c:	beq	3f5c <add_not_list_to_class+0xcc>
    3f50:	ldr	r3, [r9, #4]
    3f54:	sub	r0, r3, #1
    3f58:	b	3f74 <add_not_list_to_class+0xe4>
    3f5c:	cmp	sl, #0
    3f60:	bne	3f6c <add_not_list_to_class+0xdc>
    3f64:	mvn	r0, #0
    3f68:	b	3f74 <add_not_list_to_class+0xe4>
    3f6c:	movw	r0, #65535	; 0xffff
    3f70:	movt	r0, #16
    3f74:	ldr	r1, [r9]
    3f78:	add	r1, r1, #1
    3f7c:	str	r0, [sp, #4]
    3f80:	str	r1, [sp]
    3f84:	mov	r3, r5
    3f88:	mov	r2, r6
    3f8c:	mov	r1, r7
    3f90:	mov	r0, r8
    3f94:	bl	3c88 <add_to_class>
    3f98:	add	r4, r4, r0
    3f9c:	add	r9, r9, #4
    3fa0:	b	3f1c <add_not_list_to_class+0x8c>
    3fa4:	mov	r0, r4
    3fa8:	ldr	r4, [sp, #16]
    3fac:	ldr	r5, [sp, #20]
    3fb0:	ldr	r6, [sp, #24]
    3fb4:	ldr	r7, [sp, #28]
    3fb8:	ldr	r8, [sp, #32]
    3fbc:	ldr	r9, [sp, #36]	; 0x24
    3fc0:	ldr	sl, [sp, #40]	; 0x28
    3fc4:	ldr	lr, [sp, #12]
    3fc8:	add	sp, sp, #48	; 0x30
    3fcc:	bx	lr

00003fd0 <compile_branch>:
    3fd0:	mov	ip, sp
    3fd4:	sub	sp, sp, #384	; 0x180
    3fd8:	str	ip, [sp, #44]	; 0x2c
    3fdc:	str	lr, [sp, #48]	; 0x30
    3fe0:	str	r4, [sp, #216]	; 0xd8
    3fe4:	str	r5, [sp, #220]	; 0xdc
    3fe8:	str	r6, [sp, #224]	; 0xe0
    3fec:	str	r7, [sp, #228]	; 0xe4
    3ff0:	str	r8, [sp, #232]	; 0xe8
    3ff4:	str	r9, [sp, #236]	; 0xec
    3ff8:	str	sl, [sp, #240]	; 0xf0
    3ffc:	str	fp, [sp, #244]	; 0xf4
    4000:	ldr	ip, [ip, #28]
    4004:	str	ip, [sp, #84]	; 0x54
    4008:	ldr	ip, [sp, #44]	; 0x2c
    400c:	ldr	r9, [ip, #24]
    4010:	ldr	ip, [ip, #20]
    4014:	str	ip, [sp, #184]	; 0xb8
    4018:	ldr	ip, [sp, #44]	; 0x2c
    401c:	ldr	ip, [ip, #16]
    4020:	str	ip, [sp, #196]	; 0xc4
    4024:	ldr	ip, [sp, #44]	; 0x2c
    4028:	ldr	ip, [ip, #12]
    402c:	str	ip, [sp, #212]	; 0xd4
    4030:	ldr	ip, [sp, #44]	; 0x2c
    4034:	ldr	ip, [ip, #8]
    4038:	str	ip, [sp, #200]	; 0xc8
    403c:	ldr	ip, [sp, #44]	; 0x2c
    4040:	ldr	ip, [ip, #4]
    4044:	str	ip, [sp, #204]	; 0xcc
    4048:	ldr	ip, [sp, #44]	; 0x2c
    404c:	ldr	ip, [ip]
    4050:	str	ip, [sp, #208]	; 0xd0
    4054:	mov	r6, r3
    4058:	str	r2, [sp, #172]	; 0xac
    405c:	str	r1, [sp, #192]	; 0xc0
    4060:	str	r0, [sp, #188]	; 0xbc
    4064:	mov	r1, #0
    4068:	str	r1, [sp, #256]	; 0x100
    406c:	mov	r0, #0
    4070:	str	r0, [sp, #260]	; 0x104
    4074:	ldr	r2, [sp, #188]	; 0xbc
    4078:	ldr	ip, [r2]
    407c:	str	ip, [sp, #96]	; 0x60
    4080:	mov	r3, #0
    4084:	str	r3, [sp, #168]	; 0xa8
    4088:	mov	r1, #0
    408c:	str	r1, [sp, #264]	; 0x108
    4090:	ldr	r2, [sp, #192]	; 0xc0
    4094:	ldr	fp, [r2]
    4098:	str	fp, [sp, #152]	; 0x98
    409c:	str	fp, [sp, #160]	; 0xa0
    40a0:	mov	ip, #0
    40a4:	str	ip, [sp, #120]	; 0x78
    40a8:	mov	r2, #0
    40ac:	str	r2, [sp, #164]	; 0xa4
    40b0:	ldr	r3, [sp, #172]	; 0xac
    40b4:	ldr	r1, [r3]
    40b8:	str	r1, [sp, #272]	; 0x110
    40bc:	mov	r0, #0
    40c0:	str	r0, [sp, #140]	; 0x8c
    40c4:	mov	r8, #0
    40c8:	mov	ip, #0
    40cc:	str	ip, [sp, #144]	; 0x90
    40d0:	mov	r3, #0
    40d4:	str	r3, [sp, #108]	; 0x6c
    40d8:	mov	r2, #0
    40dc:	str	r2, [sp, #136]	; 0x88
    40e0:	ldr	r1, [sp, #96]	; 0x60
    40e4:	and	r3, r1, #512	; 0x200
    40e8:	cmp	r3, #0
    40ec:	movne	r0, #1
    40f0:	moveq	r0, #0
    40f4:	str	r0, [sp, #180]	; 0xb4
    40f8:	eor	ip, r0, #1
    40fc:	str	ip, [sp, #176]	; 0xb0
    4100:	mov	r2, #0
    4104:	str	r2, [sp, #132]	; 0x84
    4108:	mov	r0, r2
    410c:	str	r2, [sp, #148]	; 0x94
    4110:	mov	r1, r2
    4114:	str	r2, [sp, #116]	; 0x74
    4118:	str	r2, [sp, #124]	; 0x7c
    411c:	mvn	r2, #1
    4120:	str	r2, [sp, #128]	; 0x80
    4124:	mov	r1, r2
    4128:	str	r2, [sp, #112]	; 0x70
    412c:	mov	r1, r2
    4130:	str	r2, [sp, #104]	; 0x68
    4134:	str	r2, [sp, #88]	; 0x58
    4138:	ldr	r3, [sp, #96]	; 0x60
    413c:	and	r1, r3, #1
    4140:	cmp	r1, #0
    4144:	bne	4150 <compile_branch+0x180>
    4148:	mov	r1, #0
    414c:	b	4154 <compile_branch+0x184>
    4150:	mov	r1, #1
    4154:	str	r1, [sp, #156]	; 0x9c
    4158:	ldr	r3, [sp, #272]	; 0x110
    415c:	ldrb	r4, [r3]
    4160:	cmp	r4, #0
    4164:	beq	4170 <compile_branch+0x1a0>
    4168:	mov	r0, #0
    416c:	b	4180 <compile_branch+0x1b0>
    4170:	ldr	ip, [sp, #140]	; 0x8c
    4174:	cmp	ip, #0
    4178:	movne	r0, #1
    417c:	moveq	r0, #0
    4180:	cmp	r0, #0
    4184:	beq	41a0 <compile_branch+0x1d0>
    4188:	ldr	r1, [sp, #140]	; 0x8c
    418c:	str	r1, [sp, #272]	; 0x110
    4190:	mov	ip, #0
    4194:	str	ip, [sp, #140]	; 0x8c
    4198:	ldr	r3, [sp, #272]	; 0x110
    419c:	ldrb	r4, [r3]
    41a0:	ldr	r1, [sp, #84]	; 0x54
    41a4:	cmp	r1, #0
    41a8:	beq	4274 <compile_branch+0x2a4>
    41ac:	ldr	r3, [r9, #16]
    41b0:	ldr	ip, [r9, #60]	; 0x3c
    41b4:	add	r0, r3, ip
    41b8:	sub	r1, r0, #100	; 0x64
    41bc:	cmp	fp, r1
    41c0:	bls	41d0 <compile_branch+0x200>
    41c4:	mov	ip, #52	; 0x34
    41c8:	str	ip, [r6]
    41cc:	b	9428 <compile_branch+0x5458>
    41d0:	ldr	r1, [sp, #152]	; 0x98
    41d4:	cmp	fp, r1
    41d8:	bcs	41e0 <compile_branch+0x210>
    41dc:	ldr	fp, [sp, #152]	; 0x98
    41e0:	ldr	r0, [sp, #84]	; 0x54
    41e4:	ldr	r0, [r0]
    41e8:	rsb	r3, r0, #235	; 0xeb
    41ec:	add	r3, r3, #65280	; 0xff00
    41f0:	add	r3, r3, #16711680	; 0xff0000
    41f4:	add	r3, r3, #2130706432	; 0x7f000000
    41f8:	ldr	r2, [sp, #152]	; 0x98
    41fc:	sub	ip, fp, r2
    4200:	cmp	r3, ip
    4204:	bge	4214 <compile_branch+0x244>
    4208:	mov	r1, #20
    420c:	str	r1, [r6]
    4210:	b	9428 <compile_branch+0x5458>
    4214:	ldr	ip, [sp, #84]	; 0x54
    4218:	ldr	ip, [ip]
    421c:	ldr	r3, [sp, #152]	; 0x98
    4220:	sub	r0, fp, r3
    4224:	add	r2, ip, r0
    4228:	ldr	r3, [sp, #84]	; 0x54
    422c:	str	r2, [r3]
    4230:	cmp	r8, #0
    4234:	beq	4268 <compile_branch+0x298>
    4238:	ldr	r2, [sp, #160]	; 0xa0
    423c:	cmp	r8, r2
    4240:	bls	426c <compile_branch+0x29c>
    4244:	sub	r2, fp, r8
    4248:	mov	r1, r8
    424c:	ldr	r0, [sp, #160]	; 0xa0
    4250:	bl	0 <memmove>
    4254:	ldr	r0, [sp, #160]	; 0xa0
    4258:	sub	ip, r8, r0
    425c:	sub	fp, fp, ip
    4260:	ldr	r8, [sp, #160]	; 0xa0
    4264:	b	426c <compile_branch+0x29c>
    4268:	ldr	fp, [sp, #160]	; 0xa0
    426c:	str	fp, [sp, #152]	; 0x98
    4270:	b	4298 <compile_branch+0x2c8>
    4274:	ldr	r0, [r9, #32]
    4278:	ldr	r1, [r9, #16]
    427c:	ldr	ip, [r9, #60]	; 0x3c
    4280:	add	r1, r1, ip
    4284:	cmp	r0, r1
    4288:	bls	4298 <compile_branch+0x2c8>
    428c:	mov	r1, #52	; 0x34
    4290:	str	r1, [r6]
    4294:	b	9428 <compile_branch+0x5458>
    4298:	ldr	r0, [sp, #120]	; 0x78
    429c:	cmp	r0, #0
    42a0:	bne	42ac <compile_branch+0x2dc>
    42a4:	mov	r1, #0
    42a8:	b	42b8 <compile_branch+0x2e8>
    42ac:	cmp	r4, #0
    42b0:	movne	r1, #1
    42b4:	moveq	r1, #0
    42b8:	cmp	r1, #0
    42bc:	beq	4360 <compile_branch+0x390>
    42c0:	cmp	r4, #92	; 0x5c
    42c4:	bne	42e0 <compile_branch+0x310>
    42c8:	ldr	r1, [sp, #272]	; 0x110
    42cc:	ldrb	r2, [r1, #1]
    42d0:	cmp	r2, #69	; 0x45
    42d4:	moveq	r0, #1
    42d8:	movne	r0, #0
    42dc:	b	42e4 <compile_branch+0x314>
    42e0:	mov	r0, #0
    42e4:	cmp	r0, #0
    42e8:	bne	4348 <compile_branch+0x378>
    42ec:	ldr	r0, [sp, #144]	; 0x90
    42f0:	cmp	r0, #0
    42f4:	beq	431c <compile_branch+0x34c>
    42f8:	ldr	r1, [sp, #84]	; 0x54
    42fc:	cmp	r1, #0
    4300:	bne	4314 <compile_branch+0x344>
    4304:	ldr	r1, [sp, #272]	; 0x110
    4308:	mov	r2, r9
    430c:	ldr	r0, [sp, #144]	; 0x90
    4310:	bl	3c40 <complete_callout>
    4314:	mov	r3, #0
    4318:	str	r3, [sp, #144]	; 0x90
    431c:	ldr	r3, [sp, #96]	; 0x60
    4320:	and	r1, r3, #16384	; 0x4000
    4324:	cmp	r1, #0
    4328:	beq	9464 <compile_branch+0x5494>
    432c:	str	fp, [sp, #144]	; 0x90
    4330:	ldr	r1, [sp, #272]	; 0x110
    4334:	mov	r2, r9
    4338:	mov	r0, fp
    433c:	bl	3bcc <auto_callout>
    4340:	mov	fp, r0
    4344:	b	9464 <compile_branch+0x5494>
    4348:	mov	r1, #0
    434c:	str	r1, [sp, #120]	; 0x78
    4350:	ldr	r2, [sp, #272]	; 0x110
    4354:	add	ip, r2, #1
    4358:	str	ip, [sp, #272]	; 0x110
    435c:	b	9600 <compile_branch+0x5630>
    4360:	ldr	r1, [sp, #96]	; 0x60
    4364:	and	r0, r1, #8
    4368:	cmp	r0, #0
    436c:	beq	44d0 <compile_branch+0x500>
    4370:	ldr	r3, [r9, #12]
    4374:	ldrb	r1, [r3, r4]
    4378:	and	ip, r1, #1
    437c:	cmp	ip, #0
    4380:	movne	ip, #1
    4384:	moveq	ip, #0
    4388:	cmp	ip, #0
    438c:	beq	43a4 <compile_branch+0x3d4>
    4390:	ldr	r0, [sp, #272]	; 0x110
    4394:	add	ip, r0, #1
    4398:	str	ip, [sp, #272]	; 0x110
    439c:	ldrb	r4, [ip]
    43a0:	b	4370 <compile_branch+0x3a0>
    43a4:	cmp	r4, #35	; 0x23
    43a8:	bne	44d0 <compile_branch+0x500>
    43ac:	ldr	r2, [sp, #272]	; 0x110
    43b0:	add	r0, r2, #1
    43b4:	str	r0, [sp, #272]	; 0x110
    43b8:	ldr	r2, [sp, #272]	; 0x110
    43bc:	ldrb	r3, [r2]
    43c0:	cmp	r3, #0
    43c4:	beq	44c4 <compile_branch+0x4f4>
    43c8:	ldr	ip, [r9, #132]	; 0x84
    43cc:	cmp	ip, #0
    43d0:	beq	4418 <compile_branch+0x448>
    43d4:	ldr	r0, [sp, #272]	; 0x110
    43d8:	ldr	r1, [r9, #28]
    43dc:	cmp	r0, r1
    43e0:	bcs	4410 <compile_branch+0x440>
    43e4:	ldr	r0, [sp, #272]	; 0x110
    43e8:	ldr	r1, [r9, #132]	; 0x84
    43ec:	ldr	r2, [r9, #28]
    43f0:	add	r3, r9, #136	; 0x88
    43f4:	ldr	ip, [sp, #136]	; 0x88
    43f8:	str	ip, [sp]
    43fc:	bl	0 <coda__pcre_is_newline>
    4400:	cmp	r0, #0
    4404:	movne	r1, #1
    4408:	moveq	r1, #0
    440c:	b	4498 <compile_branch+0x4c8>
    4410:	mov	r1, #0
    4414:	b	4498 <compile_branch+0x4c8>
    4418:	ldr	ip, [sp, #272]	; 0x110
    441c:	ldr	r0, [r9, #28]
    4420:	ldr	r2, [r9, #136]	; 0x88
    4424:	sub	r1, r0, r2
    4428:	cmp	ip, r1
    442c:	bhi	444c <compile_branch+0x47c>
    4430:	ldr	r2, [sp, #272]	; 0x110
    4434:	ldrb	r3, [r2]
    4438:	ldrb	r0, [r9, #140]	; 0x8c
    443c:	cmp	r3, r0
    4440:	moveq	r1, #1
    4444:	movne	r1, #0
    4448:	b	4450 <compile_branch+0x480>
    444c:	mov	r1, #0
    4450:	cmp	r1, #0
    4454:	beq	4494 <compile_branch+0x4c4>
    4458:	ldr	r0, [r9, #136]	; 0x88
    445c:	cmp	r0, #1
    4460:	beq	448c <compile_branch+0x4bc>
    4464:	ldr	r0, [sp, #272]	; 0x110
    4468:	ldrb	ip, [r0, #1]
    446c:	ldrb	r2, [r9, #141]	; 0x8d
    4470:	cmp	ip, r2
    4474:	moveq	r2, #1
    4478:	movne	r2, #0
    447c:	cmp	r2, #0
    4480:	movne	r1, #1
    4484:	moveq	r1, #0
    4488:	b	4498 <compile_branch+0x4c8>
    448c:	mov	r1, #1
    4490:	b	4498 <compile_branch+0x4c8>
    4494:	mov	r1, #0
    4498:	cmp	r1, #0
    449c:	beq	44b4 <compile_branch+0x4e4>
    44a0:	ldr	r2, [sp, #272]	; 0x110
    44a4:	ldr	r3, [r9, #136]	; 0x88
    44a8:	add	r0, r2, r3
    44ac:	str	r0, [sp, #272]	; 0x110
    44b0:	b	44c4 <compile_branch+0x4f4>
    44b4:	ldr	r1, [sp, #272]	; 0x110
    44b8:	add	r2, r1, #1
    44bc:	str	r2, [sp, #272]	; 0x110
    44c0:	b	43b8 <compile_branch+0x3e8>
    44c4:	ldr	r3, [sp, #272]	; 0x110
    44c8:	ldrb	r4, [r3]
    44cc:	b	4370 <compile_branch+0x3a0>
    44d0:	cmp	r4, #42	; 0x2a
    44d4:	beq	44e8 <compile_branch+0x518>
    44d8:	cmp	r4, #43	; 0x2b
    44dc:	moveq	r3, #1
    44e0:	movne	r3, #0
    44e4:	b	44ec <compile_branch+0x51c>
    44e8:	mov	r3, #1
    44ec:	cmp	r3, #0
    44f0:	bne	4504 <compile_branch+0x534>
    44f4:	cmp	r4, #63	; 0x3f
    44f8:	moveq	r2, #1
    44fc:	movne	r2, #0
    4500:	b	4508 <compile_branch+0x538>
    4504:	mov	r2, #1
    4508:	cmp	r2, #0
    450c:	bne	4548 <compile_branch+0x578>
    4510:	cmp	r4, #123	; 0x7b
    4514:	bne	4540 <compile_branch+0x570>
    4518:	ldr	r3, [sp, #272]	; 0x110
    451c:	add	r0, r3, #1
    4520:	bl	160 <is_counted_repeat>
    4524:	cmp	r0, #0
    4528:	movne	r1, #1
    452c:	moveq	r1, #0
    4530:	cmp	r1, #0
    4534:	movne	r2, #1
    4538:	moveq	r2, #0
    453c:	b	454c <compile_branch+0x57c>
    4540:	mov	r2, #0
    4544:	b	454c <compile_branch+0x57c>
    4548:	mov	r2, #1
    454c:	mov	r5, r2
    4550:	cmp	r5, #0
    4554:	beq	4560 <compile_branch+0x590>
    4558:	mov	r2, #0
    455c:	b	4570 <compile_branch+0x5a0>
    4560:	ldr	r1, [sp, #144]	; 0x90
    4564:	cmp	r1, #0
    4568:	movne	r2, #1
    456c:	moveq	r2, #0
    4570:	cmp	r2, #0
    4574:	bne	4580 <compile_branch+0x5b0>
    4578:	mov	r0, #0
    457c:	b	4590 <compile_branch+0x5c0>
    4580:	ldr	ip, [sp, #140]	; 0x8c
    4584:	cmp	ip, #0
    4588:	moveq	r0, #1
    458c:	movne	r0, #0
    4590:	cmp	r0, #0
    4594:	beq	45b4 <compile_branch+0x5e4>
    4598:	ldr	r2, [sp, #168]	; 0xa8
    459c:	sub	r1, r2, #1
    45a0:	str	r1, [sp, #168]	; 0xa8
    45a4:	cmp	r2, #0
    45a8:	movle	r0, #1
    45ac:	movgt	r0, #0
    45b0:	b	45b8 <compile_branch+0x5e8>
    45b4:	mov	r0, #0
    45b8:	cmp	r0, #0
    45bc:	beq	45e4 <compile_branch+0x614>
    45c0:	ldr	r0, [sp, #84]	; 0x54
    45c4:	cmp	r0, #0
    45c8:	bne	45dc <compile_branch+0x60c>
    45cc:	ldr	r1, [sp, #272]	; 0x110
    45d0:	mov	r2, r9
    45d4:	ldr	r0, [sp, #144]	; 0x90
    45d8:	bl	3c40 <complete_callout>
    45dc:	mov	r1, #0
    45e0:	str	r1, [sp, #144]	; 0x90
    45e4:	ldr	r1, [sp, #96]	; 0x60
    45e8:	and	r0, r1, #16384	; 0x4000
    45ec:	cmp	r0, #0
    45f0:	bne	45fc <compile_branch+0x62c>
    45f4:	mov	r3, #0
    45f8:	b	4608 <compile_branch+0x638>
    45fc:	cmp	r5, #0
    4600:	moveq	r3, #1
    4604:	movne	r3, #0
    4608:	cmp	r3, #0
    460c:	bne	4618 <compile_branch+0x648>
    4610:	mov	r2, #0
    4614:	b	4628 <compile_branch+0x658>
    4618:	ldr	r0, [sp, #140]	; 0x8c
    461c:	cmp	r0, #0
    4620:	moveq	r2, #1
    4624:	movne	r2, #0
    4628:	cmp	r2, #0
    462c:	beq	4648 <compile_branch+0x678>
    4630:	str	fp, [sp, #144]	; 0x90
    4634:	ldr	r1, [sp, #272]	; 0x110
    4638:	mov	r2, r9
    463c:	mov	r0, fp
    4640:	bl	3bcc <auto_callout>
    4644:	mov	fp, r0
    4648:	mov	r2, r4
    464c:	cmp	r2, #63	; 0x3f
    4650:	bcs	5c8c <compile_branch+0x1cbc>
    4654:	cmp	r2, #41	; 0x29
    4658:	bcs	5bcc <compile_branch+0x1bfc>
    465c:	cmp	r2, #0
    4660:	beq	7f68 <compile_branch+0x3f98>
    4664:	cmp	r2, #36	; 0x24
    4668:	beq	5b98 <compile_branch+0x1bc8>
    466c:	cmp	r2, #40	; 0x28
    4670:	bne	9464 <compile_branch+0x5494>
    4674:	ldr	r2, [sp, #272]	; 0x110
    4678:	add	ip, r2, #1
    467c:	str	ip, [sp, #272]	; 0x110
    4680:	ldr	r1, [sp, #272]	; 0x110
    4684:	ldrb	ip, [r1]
    4688:	cmp	ip, #63	; 0x3f
    468c:	bne	46a8 <compile_branch+0x6d8>
    4690:	ldr	r2, [sp, #272]	; 0x110
    4694:	ldrb	r0, [r2, #1]
    4698:	cmp	r0, #35	; 0x23
    469c:	moveq	r1, #1
    46a0:	movne	r1, #0
    46a4:	b	46ac <compile_branch+0x6dc>
    46a8:	mov	r1, #0
    46ac:	cmp	r1, #0
    46b0:	beq	4720 <compile_branch+0x750>
    46b4:	ldr	ip, [sp, #272]	; 0x110
    46b8:	add	r3, ip, #2
    46bc:	str	r3, [sp, #272]	; 0x110
    46c0:	ldr	r1, [sp, #272]	; 0x110
    46c4:	ldrb	r1, [r1]
    46c8:	cmp	r1, #0
    46cc:	beq	46e8 <compile_branch+0x718>
    46d0:	ldr	r2, [sp, #272]	; 0x110
    46d4:	ldrb	ip, [r2]
    46d8:	cmp	ip, #41	; 0x29
    46dc:	movne	r3, #1
    46e0:	moveq	r3, #0
    46e4:	b	46ec <compile_branch+0x71c>
    46e8:	mov	r3, #0
    46ec:	cmp	r3, #0
    46f0:	beq	4704 <compile_branch+0x734>
    46f4:	ldr	r2, [sp, #272]	; 0x110
    46f8:	add	ip, r2, #1
    46fc:	str	ip, [sp, #272]	; 0x110
    4700:	b	46c0 <compile_branch+0x6f0>
    4704:	ldr	r1, [sp, #272]	; 0x110
    4708:	ldrb	ip, [r1]
    470c:	cmp	ip, #0
    4710:	bne	9600 <compile_branch+0x5630>
    4714:	mov	r0, #18
    4718:	str	r0, [r6]
    471c:	b	9428 <compile_branch+0x5458>
    4720:	ldr	r1, [sp, #272]	; 0x110
    4724:	ldrb	r2, [r1]
    4728:	cmp	r2, #42	; 0x2a
    472c:	bne	4784 <compile_branch+0x7b4>
    4730:	ldr	r2, [sp, #272]	; 0x110
    4734:	ldrb	r3, [r2, #1]
    4738:	cmp	r3, #58	; 0x3a
    473c:	beq	477c <compile_branch+0x7ac>
    4740:	ldr	r2, [r9, #12]
    4744:	ldr	r3, [sp, #272]	; 0x110
    4748:	ldrb	r3, [r3, #1]
    474c:	ldrb	ip, [r2, r3]
    4750:	and	ip, ip, #2
    4754:	cmp	ip, #0
    4758:	movne	r2, #1
    475c:	moveq	r2, #0
    4760:	cmp	r2, #0
    4764:	movne	r0, #1
    4768:	moveq	r0, #0
    476c:	cmp	r0, #0
    4770:	movne	ip, #1
    4774:	moveq	ip, #0
    4778:	b	4788 <compile_branch+0x7b8>
    477c:	mov	ip, #1
    4780:	b	4788 <compile_branch+0x7b8>
    4784:	mov	ip, #0
    4788:	cmp	ip, #0
    478c:	beq	4b48 <compile_branch+0xb78>
    4790:	mov	sl, #0
    4794:	ldr	r5, [pc, #3864]	; 56b4 <compile_branch+0x16e4>
    4798:	ldr	ip, [sp, #272]	; 0x110
    479c:	add	r2, ip, #1
    47a0:	str	r2, [sp, #60]	; 0x3c
    47a4:	mov	r4, #0
    47a8:	mov	r8, #0
    47ac:	ldr	r3, [sp, #272]	; 0x110
    47b0:	add	ip, r3, #1
    47b4:	str	ip, [sp, #272]	; 0x110
    47b8:	ldr	r2, [r9, #12]
    47bc:	ldr	r1, [sp, #272]	; 0x110
    47c0:	ldrb	r3, [r1]
    47c4:	ldrb	r2, [r2, r3]
    47c8:	and	r1, r2, #2
    47cc:	cmp	r1, #0
    47d0:	movne	r0, #1
    47d4:	moveq	r0, #0
    47d8:	cmp	r0, #0
    47dc:	beq	47f0 <compile_branch+0x820>
    47e0:	ldr	ip, [sp, #272]	; 0x110
    47e4:	add	r2, ip, #1
    47e8:	str	r2, [sp, #272]	; 0x110
    47ec:	b	47b8 <compile_branch+0x7e8>
    47f0:	ldr	r3, [sp, #272]	; 0x110
    47f4:	ldr	ip, [sp, #60]	; 0x3c
    47f8:	sub	r0, r3, ip
    47fc:	str	r0, [sp, #56]	; 0x38
    4800:	ldr	r2, [sp, #272]	; 0x110
    4804:	ldrb	r1, [r2]
    4808:	cmp	r1, #58	; 0x3a
    480c:	bne	487c <compile_branch+0x8ac>
    4810:	ldr	ip, [sp, #272]	; 0x110
    4814:	add	r4, ip, #1
    4818:	str	r4, [sp, #272]	; 0x110
    481c:	ldr	r1, [sp, #272]	; 0x110
    4820:	ldrb	r0, [r1]
    4824:	cmp	r0, #0
    4828:	beq	4844 <compile_branch+0x874>
    482c:	ldr	r3, [sp, #272]	; 0x110
    4830:	ldrb	r2, [r3]
    4834:	cmp	r2, #41	; 0x29
    4838:	movne	r0, #1
    483c:	moveq	r0, #0
    4840:	b	4848 <compile_branch+0x878>
    4844:	mov	r0, #0
    4848:	cmp	r0, #0
    484c:	beq	4860 <compile_branch+0x890>
    4850:	ldr	r3, [sp, #272]	; 0x110
    4854:	add	r3, r3, #1
    4858:	str	r3, [sp, #272]	; 0x110
    485c:	b	481c <compile_branch+0x84c>
    4860:	ldr	r3, [sp, #272]	; 0x110
    4864:	sub	sl, r3, r4
    4868:	cmp	sl, #255	; 0xff
    486c:	bls	487c <compile_branch+0x8ac>
    4870:	mov	r2, #75	; 0x4b
    4874:	str	r2, [r6]
    4878:	b	9428 <compile_branch+0x5458>
    487c:	ldr	r3, [sp, #272]	; 0x110
    4880:	ldrb	r1, [r3]
    4884:	cmp	r1, #41	; 0x29
    4888:	beq	4898 <compile_branch+0x8c8>
    488c:	mov	r3, #60	; 0x3c
    4890:	str	r3, [r6]
    4894:	b	9428 <compile_branch+0x5458>
    4898:	mov	r7, #0
    489c:	ldr	ip, [pc, #3588]	; 56a8 <compile_branch+0x16d8>
    48a0:	ldr	r2, [ip]
    48a4:	cmp	r7, r2
    48a8:	bge	4b2c <compile_branch+0xb5c>
    48ac:	ldr	r0, [pc, #3580]	; 56b0 <compile_branch+0x16e0>
    48b0:	lsl	r1, r7, #3
    48b4:	add	r2, r1, r7, lsl #2
    48b8:	ldr	ip, [r0, r2]
    48bc:	ldr	r0, [sp, #56]	; 0x38
    48c0:	cmp	r0, ip
    48c4:	bne	48e8 <compile_branch+0x918>
    48c8:	ldr	r2, [sp, #56]	; 0x38
    48cc:	mov	r1, r5
    48d0:	ldr	r0, [sp, #60]	; 0x3c
    48d4:	bl	0 <strncmp>
    48d8:	cmp	r0, #0
    48dc:	moveq	r0, #1
    48e0:	movne	r0, #0
    48e4:	b	48ec <compile_branch+0x91c>
    48e8:	mov	r0, #0
    48ec:	cmp	r0, #0
    48f0:	beq	4b0c <compile_branch+0xb3c>
    48f4:	ldr	r1, [pc, #3508]	; 56b0 <compile_branch+0x16e0>
    48f8:	lsl	r2, r7, #3
    48fc:	add	r3, r2, r7, lsl #2
    4900:	add	r1, r1, r3
    4904:	ldr	r3, [r1, #4]
    4908:	cmp	r3, #158	; 0x9e
    490c:	bne	49b0 <compile_branch+0x9e0>
    4910:	cmp	sl, #0
    4914:	beq	4924 <compile_branch+0x954>
    4918:	mov	r1, #59	; 0x3b
    491c:	str	r1, [r6]
    4920:	b	9428 <compile_branch+0x5458>
    4924:	mov	r2, #1
    4928:	str	r2, [r9, #108]	; 0x6c
    492c:	ldr	r3, [r9, #36]	; 0x24
    4930:	cmp	r3, #0
    4934:	beq	496c <compile_branch+0x99c>
    4938:	add	ip, fp, #1
    493c:	mov	r2, #160	; 0xa0
    4940:	strb	r2, [fp]
    4944:	ldrh	r1, [r3, #4]
    4948:	asr	r0, r1, #8
    494c:	and	r0, r0, #255	; 0xff
    4950:	strb	r0, [ip]
    4954:	ldrh	r1, [r3, #4]
    4958:	and	r0, r1, #255	; 0xff
    495c:	strb	r0, [ip, #1]
    4960:	add	fp, ip, #2
    4964:	ldr	r3, [r3]
    4968:	b	4930 <compile_branch+0x960>
    496c:	mov	r2, fp
    4970:	add	fp, r2, #1
    4974:	ldr	r0, [r9, #92]	; 0x5c
    4978:	cmp	r0, #0
    497c:	bgt	4988 <compile_branch+0x9b8>
    4980:	mov	r3, #158	; 0x9e
    4984:	b	498c <compile_branch+0x9bc>
    4988:	mov	r3, #159	; 0x9f
    498c:	and	r5, r3, #255	; 0xff
    4990:	and	r1, r5, #255	; 0xff
    4994:	strb	r1, [r2]
    4998:	ldr	ip, [sp, #88]	; 0x58
    499c:	cmn	ip, #2
    49a0:	bne	4ab0 <compile_branch+0xae0>
    49a4:	mvn	r2, #0
    49a8:	str	r2, [sp, #88]	; 0x58
    49ac:	b	4ab0 <compile_branch+0xae0>
    49b0:	cmp	sl, #0
    49b4:	beq	4a60 <compile_branch+0xa90>
    49b8:	ldr	ip, [pc, #3312]	; 56b0 <compile_branch+0x16e0>
    49bc:	lsl	r0, r7, #3
    49c0:	add	r1, r0, r7, lsl #2
    49c4:	add	r1, ip, r1
    49c8:	ldr	r3, [r1, #8]
    49cc:	cmp	r3, #0
    49d0:	bge	49e0 <compile_branch+0xa10>
    49d4:	mov	r0, #59	; 0x3b
    49d8:	str	r0, [r6]
    49dc:	b	9428 <compile_branch+0x5458>
    49e0:	add	r3, fp, #1
    49e4:	ldr	r0, [pc, #3268]	; 56b0 <compile_branch+0x16e0>
    49e8:	lsl	ip, r7, #3
    49ec:	add	r1, ip, r7, lsl #2
    49f0:	add	ip, r0, r1
    49f4:	ldr	ip, [ip, #8]
    49f8:	and	r5, ip, #255	; 0xff
    49fc:	and	r2, r5, #255	; 0xff
    4a00:	strb	r2, [fp]
    4a04:	ldr	r1, [sp, #84]	; 0x54
    4a08:	cmp	r1, #0
    4a0c:	bne	4a34 <compile_branch+0xa64>
    4a10:	add	fp, r3, #1
    4a14:	and	r1, sl, #255	; 0xff
    4a18:	strb	r1, [r3]
    4a1c:	mov	r2, sl
    4a20:	mov	r1, r4
    4a24:	mov	r0, fp
    4a28:	bl	0 <memcpy>
    4a2c:	add	r0, fp, sl
    4a30:	b	4a50 <compile_branch+0xa80>
    4a34:	ldr	r2, [r1]
    4a38:	add	ip, r2, sl
    4a3c:	ldr	r0, [sp, #84]	; 0x54
    4a40:	str	ip, [r0]
    4a44:	add	r0, r3, #1
    4a48:	mov	ip, #0
    4a4c:	strb	ip, [r3]
    4a50:	add	fp, r0, #1
    4a54:	mov	r2, #0
    4a58:	strb	r2, [r0]
    4a5c:	b	4ab0 <compile_branch+0xae0>
    4a60:	ldr	r0, [pc, #3144]	; 56b0 <compile_branch+0x16e0>
    4a64:	lsl	ip, r7, #3
    4a68:	add	r1, ip, r7, lsl #2
    4a6c:	add	r0, r0, r1
    4a70:	ldr	ip, [r0, #4]
    4a74:	cmp	ip, #0
    4a78:	bge	4a88 <compile_branch+0xab8>
    4a7c:	mov	r2, #66	; 0x42
    4a80:	str	r2, [r6]
    4a84:	b	9428 <compile_branch+0x5458>
    4a88:	mov	ip, fp
    4a8c:	add	fp, ip, #1
    4a90:	ldr	r1, [pc, #3096]	; 56b0 <compile_branch+0x16e0>
    4a94:	lsl	r2, r7, #3
    4a98:	add	r0, r2, r7, lsl #2
    4a9c:	add	r0, r1, r0
    4aa0:	ldr	r2, [r0, #4]
    4aa4:	and	r5, r2, #255	; 0xff
    4aa8:	and	r1, r5, #255	; 0xff
    4aac:	strb	r1, [ip]
    4ab0:	mov	r1, r5
    4ab4:	cmp	r1, #153	; 0x99
    4ab8:	bcs	4ad8 <compile_branch+0xb08>
    4abc:	cmp	r1, #150	; 0x96
    4ac0:	beq	4b00 <compile_branch+0xb30>
    4ac4:	cmp	r1, #151	; 0x97
    4ac8:	beq	4b00 <compile_branch+0xb30>
    4acc:	cmp	r1, #152	; 0x98
    4ad0:	beq	4b00 <compile_branch+0xb30>
    4ad4:	b	4b2c <compile_branch+0xb5c>
    4ad8:	cmp	r1, #153	; 0x99
    4adc:	beq	4b00 <compile_branch+0xb30>
    4ae0:	cmp	r1, #154	; 0x9a
    4ae4:	beq	4af0 <compile_branch+0xb20>
    4ae8:	cmp	r1, #155	; 0x9b
    4aec:	bne	4b2c <compile_branch+0xb5c>
    4af0:	ldr	r2, [r9, #100]	; 0x64
    4af4:	orr	r3, r2, #4096	; 0x1000
    4af8:	str	r3, [r9, #100]	; 0x64
    4afc:	b	4b2c <compile_branch+0xb5c>
    4b00:	mov	r1, #1
    4b04:	str	r1, [r9, #112]	; 0x70
    4b08:	b	4b2c <compile_branch+0xb5c>
    4b0c:	ldr	r3, [pc, #2972]	; 56b0 <compile_branch+0x16e0>
    4b10:	lsl	r1, r7, #3
    4b14:	add	ip, r1, r7, lsl #2
    4b18:	ldr	r0, [r3, ip]
    4b1c:	add	r1, r5, r0
    4b20:	add	r5, r1, #1
    4b24:	add	r7, r7, #1
    4b28:	b	489c <compile_branch+0x8cc>
    4b2c:	ldr	ip, [pc, #2932]	; 56a8 <compile_branch+0x16d8>
    4b30:	ldr	r0, [ip]
    4b34:	cmp	r7, r0
    4b38:	blt	9600 <compile_branch+0x5630>
    4b3c:	mov	r1, #60	; 0x3c
    4b40:	str	r1, [r6]
    4b44:	b	9428 <compile_branch+0x5458>
    4b48:	ldr	ip, [sp, #96]	; 0x60
    4b4c:	str	ip, [sp, #68]	; 0x44
    4b50:	mov	sl, #0
    4b54:	mov	r7, #133	; 0x85
    4b58:	ldr	r0, [r9, #32]
    4b5c:	ldr	r2, [r9, #16]
    4b60:	sub	r2, r0, r2
    4b64:	str	r2, [sp, #108]	; 0x6c
    4b68:	mov	r1, #0
    4b6c:	str	r1, [sp, #92]	; 0x5c
    4b70:	ldr	r1, [sp, #272]	; 0x110
    4b74:	ldrb	r3, [r1]
    4b78:	cmp	r3, #63	; 0x3f
    4b7c:	bne	5b50 <compile_branch+0x1b80>
    4b80:	ldr	ip, [sp, #272]	; 0x110
    4b84:	add	r2, ip, #1
    4b88:	str	r2, [sp, #272]	; 0x110
    4b8c:	ldrb	r3, [r2]
    4b90:	cmp	r3, #54	; 0x36
    4b94:	bcs	556c <compile_branch+0x159c>
    4b98:	cmp	r3, #48	; 0x30
    4b9c:	bcs	562c <compile_branch+0x165c>
    4ba0:	cmp	r3, #40	; 0x28
    4ba4:	bcs	4cd0 <compile_branch+0xd00>
    4ba8:	cmp	r3, #33	; 0x21
    4bac:	beq	4bd0 <compile_branch+0xc00>
    4bb0:	cmp	r3, #38	; 0x26
    4bb4:	beq	4bc4 <compile_branch+0xbf4>
    4bb8:	cmp	r3, #39	; 0x27
    4bbc:	beq	5864 <compile_branch+0x1894>
    4bc0:	b	5f78 <compile_branch+0x1fa8>
    4bc4:	mov	r0, #41	; 0x29
    4bc8:	mov	sl, #1
    4bcc:	b	67f4 <compile_branch+0x2824>
    4bd0:	ldr	r0, [sp, #272]	; 0x110
    4bd4:	add	r3, r0, #1
    4bd8:	str	r3, [sp, #272]	; 0x110
    4bdc:	ldr	r3, [sp, #272]	; 0x110
    4be0:	ldrb	r2, [r3]
    4be4:	cmp	r2, #41	; 0x29
    4be8:	bne	4c04 <compile_branch+0xc34>
    4bec:	ldr	r0, [sp, #272]	; 0x110
    4bf0:	ldrb	r1, [r0, #1]
    4bf4:	cmp	r1, #42	; 0x2a
    4bf8:	movne	r3, #1
    4bfc:	moveq	r3, #0
    4c00:	b	4c08 <compile_branch+0xc38>
    4c04:	mov	r3, #0
    4c08:	cmp	r3, #0
    4c0c:	beq	4c28 <compile_branch+0xc58>
    4c10:	ldr	r0, [sp, #272]	; 0x110
    4c14:	ldrb	r2, [r0, #1]
    4c18:	cmp	r2, #43	; 0x2b
    4c1c:	movne	r3, #1
    4c20:	moveq	r3, #0
    4c24:	b	4c2c <compile_branch+0xc5c>
    4c28:	mov	r3, #0
    4c2c:	cmp	r3, #0
    4c30:	beq	4c4c <compile_branch+0xc7c>
    4c34:	ldr	r3, [sp, #272]	; 0x110
    4c38:	ldrb	ip, [r3, #1]
    4c3c:	cmp	ip, #63	; 0x3f
    4c40:	movne	ip, #1
    4c44:	moveq	ip, #0
    4c48:	b	4c50 <compile_branch+0xc80>
    4c4c:	mov	ip, #0
    4c50:	cmp	ip, #0
    4c54:	beq	4c98 <compile_branch+0xcc8>
    4c58:	ldr	r3, [sp, #272]	; 0x110
    4c5c:	ldrb	r0, [r3, #1]
    4c60:	cmp	r0, #123	; 0x7b
    4c64:	bne	4c90 <compile_branch+0xcc0>
    4c68:	ldr	r1, [sp, #272]	; 0x110
    4c6c:	add	r0, r1, #2
    4c70:	bl	160 <is_counted_repeat>
    4c74:	cmp	r0, #0
    4c78:	moveq	r0, #1
    4c7c:	movne	r0, #0
    4c80:	cmp	r0, #0
    4c84:	movne	r2, #1
    4c88:	moveq	r2, #0
    4c8c:	b	4c9c <compile_branch+0xccc>
    4c90:	mov	r2, #1
    4c94:	b	4c9c <compile_branch+0xccc>
    4c98:	mov	r2, #0
    4c9c:	cmp	r2, #0
    4ca0:	beq	4cbc <compile_branch+0xcec>
    4ca4:	mov	r2, fp
    4ca8:	add	fp, r2, #1
    4cac:	mov	r1, #157	; 0x9d
    4cb0:	strb	r1, [r2]
    4cb4:	mov	r8, #0
    4cb8:	b	9600 <compile_branch+0x5630>
    4cbc:	mov	r7, #126	; 0x7e
    4cc0:	ldr	r0, [r9, #92]	; 0x5c
    4cc4:	add	r2, r0, #1
    4cc8:	str	r2, [r9, #92]	; 0x5c
    4ccc:	b	61b0 <compile_branch+0x21e0>
    4cd0:	cmp	r3, #40	; 0x28
    4cd4:	beq	4cec <compile_branch+0xd1c>
    4cd8:	cmp	r3, #43	; 0x2b
    4cdc:	beq	562c <compile_branch+0x165c>
    4ce0:	cmp	r3, #45	; 0x2d
    4ce4:	beq	562c <compile_branch+0x165c>
    4ce8:	b	5f78 <compile_branch+0x1fa8>
    4cec:	mov	r7, #135	; 0x87
    4cf0:	ldr	r3, [sp, #272]	; 0x110
    4cf4:	str	r3, [sp, #276]	; 0x114
    4cf8:	ldr	r1, [sp, #272]	; 0x110
    4cfc:	ldrb	r0, [r1, #1]
    4d00:	cmp	r0, #63	; 0x3f
    4d04:	bne	4d20 <compile_branch+0xd50>
    4d08:	ldr	r1, [sp, #272]	; 0x110
    4d0c:	ldrb	r2, [r1, #2]
    4d10:	cmp	r2, #67	; 0x43
    4d14:	moveq	r1, #1
    4d18:	movne	r1, #0
    4d1c:	b	4d24 <compile_branch+0xd54>
    4d20:	mov	r1, #0
    4d24:	cmp	r1, #0
    4d28:	beq	4da8 <compile_branch+0xdd8>
    4d2c:	mov	r0, #3
    4d30:	str	r0, [sp, #80]	; 0x50
    4d34:	ldr	r3, [sp, #272]	; 0x110
    4d38:	ldr	ip, [sp, #80]	; 0x50
    4d3c:	ldrb	r0, [r3, ip]
    4d40:	cmp	r0, #48	; 0x30
    4d44:	blt	4d64 <compile_branch+0xd94>
    4d48:	ldr	r0, [sp, #272]	; 0x110
    4d4c:	ldr	r1, [sp, #80]	; 0x50
    4d50:	ldrb	r2, [r0, r1]
    4d54:	cmp	r2, #57	; 0x39
    4d58:	movle	r1, #1
    4d5c:	movgt	r1, #0
    4d60:	b	4d68 <compile_branch+0xd98>
    4d64:	mov	r1, #0
    4d68:	cmp	r1, #0
    4d6c:	beq	4d80 <compile_branch+0xdb0>
    4d70:	ldr	r0, [sp, #80]	; 0x50
    4d74:	add	r1, r0, #1
    4d78:	str	r1, [sp, #80]	; 0x50
    4d7c:	b	4d34 <compile_branch+0xd64>
    4d80:	ldr	r3, [sp, #272]	; 0x110
    4d84:	ldr	ip, [sp, #80]	; 0x50
    4d88:	ldrb	r1, [r3, ip]
    4d8c:	cmp	r1, #41	; 0x29
    4d90:	bne	4da8 <compile_branch+0xdd8>
    4d94:	ldr	r3, [sp, #276]	; 0x114
    4d98:	ldr	ip, [sp, #80]	; 0x50
    4d9c:	add	ip, r3, ip
    4da0:	add	r3, ip, #1
    4da4:	str	r3, [sp, #276]	; 0x114
    4da8:	ldr	r1, [sp, #276]	; 0x114
    4dac:	ldrb	r0, [r1, #1]
    4db0:	cmp	r0, #63	; 0x3f
    4db4:	bne	4e84 <compile_branch+0xeb4>
    4db8:	ldr	r2, [sp, #276]	; 0x114
    4dbc:	ldrb	r3, [r2, #2]
    4dc0:	cmp	r3, #61	; 0x3d
    4dc4:	beq	4de0 <compile_branch+0xe10>
    4dc8:	ldr	r2, [sp, #276]	; 0x114
    4dcc:	ldrb	r3, [r2, #2]
    4dd0:	cmp	r3, #33	; 0x21
    4dd4:	moveq	r2, #1
    4dd8:	movne	r2, #0
    4ddc:	b	4de4 <compile_branch+0xe14>
    4de0:	mov	r2, #1
    4de4:	cmp	r2, #0
    4de8:	bne	4e7c <compile_branch+0xeac>
    4dec:	ldr	ip, [sp, #276]	; 0x114
    4df0:	ldrb	ip, [ip, #2]
    4df4:	cmp	ip, #60	; 0x3c
    4df8:	bne	4e68 <compile_branch+0xe98>
    4dfc:	ldr	r2, [sp, #276]	; 0x114
    4e00:	ldrb	r1, [r2, #3]
    4e04:	cmp	r1, #61	; 0x3d
    4e08:	beq	4e48 <compile_branch+0xe78>
    4e0c:	ldr	ip, [sp, #276]	; 0x114
    4e10:	ldrb	r0, [ip, #3]
    4e14:	cmp	r0, #33	; 0x21
    4e18:	moveq	r3, #1
    4e1c:	movne	r3, #0
    4e20:	cmp	r3, #0
    4e24:	movne	r2, #1
    4e28:	moveq	r2, #0
    4e2c:	cmp	r2, #0
    4e30:	movne	r0, #1
    4e34:	moveq	r0, #0
    4e38:	cmp	r0, #0
    4e3c:	movne	r3, #1
    4e40:	moveq	r3, #0
    4e44:	b	4e88 <compile_branch+0xeb8>
    4e48:	mov	r2, #1
    4e4c:	cmp	r2, #0
    4e50:	movne	r0, #1
    4e54:	moveq	r0, #0
    4e58:	cmp	r0, #0
    4e5c:	movne	r3, #1
    4e60:	moveq	r3, #0
    4e64:	b	4e88 <compile_branch+0xeb8>
    4e68:	mov	r3, #0
    4e6c:	cmp	r3, #0
    4e70:	movne	r3, #1
    4e74:	moveq	r3, #0
    4e78:	b	4e88 <compile_branch+0xeb8>
    4e7c:	mov	r3, #1
    4e80:	b	4e88 <compile_branch+0xeb8>
    4e84:	mov	r3, #0
    4e88:	cmp	r3, #0
    4e8c:	beq	4e9c <compile_branch+0xecc>
    4e90:	mov	r3, #1
    4e94:	str	r3, [r9, #128]	; 0x80
    4e98:	b	61b0 <compile_branch+0x21e0>
    4e9c:	mov	r2, #141	; 0x8d
    4ea0:	strb	r2, [fp, #3]
    4ea4:	mov	sl, #3
    4ea8:	mvn	ip, #0
    4eac:	mvn	r8, #0
    4eb0:	mov	r4, #0
    4eb4:	mov	r3, #0
    4eb8:	ldr	r0, [sp, #272]	; 0x110
    4ebc:	add	r0, r0, #1
    4ec0:	str	r0, [sp, #272]	; 0x110
    4ec4:	ldr	r0, [sp, #272]	; 0x110
    4ec8:	ldrb	r0, [r0]
    4ecc:	cmp	r0, #82	; 0x52
    4ed0:	bne	4eec <compile_branch+0xf1c>
    4ed4:	ldr	r1, [sp, #272]	; 0x110
    4ed8:	ldrb	r1, [r1, #1]
    4edc:	cmp	r1, #38	; 0x26
    4ee0:	moveq	r1, #1
    4ee4:	movne	r1, #0
    4ee8:	b	4ef0 <compile_branch+0xf20>
    4eec:	mov	r1, #0
    4ef0:	cmp	r1, #0
    4ef4:	bne	4fc8 <compile_branch+0xff8>
    4ef8:	ldr	r0, [sp, #272]	; 0x110
    4efc:	ldrb	r0, [r0]
    4f00:	cmp	r0, #60	; 0x3c
    4f04:	beq	4fb4 <compile_branch+0xfe4>
    4f08:	ldr	r0, [sp, #272]	; 0x110
    4f0c:	ldrb	r0, [r0]
    4f10:	cmp	r0, #39	; 0x27
    4f14:	beq	4fa0 <compile_branch+0xfd0>
    4f18:	mov	r5, #0
    4f1c:	ldr	r0, [sp, #272]	; 0x110
    4f20:	ldrb	r0, [r0]
    4f24:	cmp	r0, #45	; 0x2d
    4f28:	beq	4f44 <compile_branch+0xf74>
    4f2c:	ldr	r2, [sp, #272]	; 0x110
    4f30:	ldrb	r2, [r2]
    4f34:	cmp	r2, #43	; 0x2b
    4f38:	moveq	r0, #1
    4f3c:	movne	r0, #0
    4f40:	b	4f48 <compile_branch+0xf78>
    4f44:	mov	r0, #1
    4f48:	cmp	r0, #0
    4f4c:	bne	4f8c <compile_branch+0xfbc>
    4f50:	ldr	r2, [sp, #272]	; 0x110
    4f54:	ldrb	r0, [r2]
    4f58:	cmp	r0, #48	; 0x30
    4f5c:	blt	4f78 <compile_branch+0xfa8>
    4f60:	ldr	r1, [sp, #272]	; 0x110
    4f64:	ldrb	r2, [r1]
    4f68:	cmp	r2, #57	; 0x39
    4f6c:	movle	r1, #1
    4f70:	movgt	r1, #0
    4f74:	b	4f7c <compile_branch+0xfac>
    4f78:	mov	r1, #0
    4f7c:	cmp	r1, #0
    4f80:	beq	4fe0 <compile_branch+0x1010>
    4f84:	mov	ip, #0
    4f88:	b	4fe0 <compile_branch+0x1010>
    4f8c:	ldr	r0, [sp, #272]	; 0x110
    4f90:	add	ip, r0, #1
    4f94:	str	ip, [sp, #272]	; 0x110
    4f98:	ldrb	ip, [r0]
    4f9c:	b	4fe0 <compile_branch+0x1010>
    4fa0:	mov	r5, #39	; 0x27
    4fa4:	ldr	r0, [sp, #272]	; 0x110
    4fa8:	add	r2, r0, #1
    4fac:	str	r2, [sp, #272]	; 0x110
    4fb0:	b	4fe0 <compile_branch+0x1010>
    4fb4:	mov	r5, #62	; 0x3e
    4fb8:	ldr	r0, [sp, #272]	; 0x110
    4fbc:	add	r1, r0, #1
    4fc0:	str	r1, [sp, #272]	; 0x110
    4fc4:	b	4fe0 <compile_branch+0x1010>
    4fc8:	mvn	r5, #0
    4fcc:	ldr	r1, [sp, #272]	; 0x110
    4fd0:	add	r0, r1, #2
    4fd4:	str	r0, [sp, #272]	; 0x110
    4fd8:	mov	r0, #143	; 0x8f
    4fdc:	strb	r0, [fp, #3]
    4fe0:	cmp	ip, #0
    4fe4:	blt	50a4 <compile_branch+0x10d4>
    4fe8:	ldr	r0, [sp, #272]	; 0x110
    4fec:	ldrb	r1, [r0]
    4ff0:	cmp	r1, #48	; 0x30
    4ff4:	blt	5010 <compile_branch+0x1040>
    4ff8:	ldr	r1, [sp, #272]	; 0x110
    4ffc:	ldrb	r0, [r1]
    5000:	cmp	r0, #57	; 0x39
    5004:	movle	r0, #1
    5008:	movgt	r0, #0
    500c:	b	5014 <compile_branch+0x1044>
    5010:	mov	r0, #0
    5014:	cmp	r0, #0
    5018:	beq	5188 <compile_branch+0x11b8>
    501c:	movw	lr, #52427	; 0xcccb
    5020:	movt	lr, #3276	; 0xccc
    5024:	cmp	r3, lr
    5028:	ble	507c <compile_branch+0x10ac>
    502c:	ldr	r0, [sp, #272]	; 0x110
    5030:	ldrb	r3, [r0]
    5034:	cmp	r3, #48	; 0x30
    5038:	blt	5054 <compile_branch+0x1084>
    503c:	ldr	ip, [sp, #272]	; 0x110
    5040:	ldrb	r1, [ip]
    5044:	cmp	r1, #57	; 0x39
    5048:	movle	ip, #1
    504c:	movgt	ip, #0
    5050:	b	5058 <compile_branch+0x1088>
    5054:	mov	ip, #0
    5058:	cmp	ip, #0
    505c:	beq	5070 <compile_branch+0x10a0>
    5060:	ldr	ip, [sp, #272]	; 0x110
    5064:	add	r1, ip, #1
    5068:	str	r1, [sp, #272]	; 0x110
    506c:	b	502c <compile_branch+0x105c>
    5070:	mov	r2, #61	; 0x3d
    5074:	str	r2, [r6]
    5078:	b	9428 <compile_branch+0x5458>
    507c:	lsl	r0, r3, #3
    5080:	add	r2, r0, r3, lsl #1
    5084:	ldr	r0, [sp, #272]	; 0x110
    5088:	ldrb	r3, [r0]
    508c:	add	r3, r2, r3
    5090:	sub	r3, r3, #48	; 0x30
    5094:	ldr	r0, [sp, #272]	; 0x110
    5098:	add	r2, r0, #1
    509c:	str	r2, [sp, #272]	; 0x110
    50a0:	b	4fe8 <compile_branch+0x1018>
    50a4:	ldr	r0, [sp, #272]	; 0x110
    50a8:	ldrb	r1, [r0]
    50ac:	cmp	r1, #48	; 0x30
    50b0:	blt	50cc <compile_branch+0x10fc>
    50b4:	ldr	r2, [sp, #272]	; 0x110
    50b8:	ldrb	r0, [r2]
    50bc:	cmp	r0, #57	; 0x39
    50c0:	movle	r0, #1
    50c4:	movgt	r0, #0
    50c8:	b	50d0 <compile_branch+0x1100>
    50cc:	mov	r0, #0
    50d0:	cmp	r0, #0
    50d4:	beq	50e4 <compile_branch+0x1114>
    50d8:	mov	r0, #84	; 0x54
    50dc:	str	r0, [r6]
    50e0:	b	9428 <compile_branch+0x5458>
    50e4:	mov	r1, #0
    50e8:	cmp	r1, #0
    50ec:	bne	5114 <compile_branch+0x1144>
    50f0:	ldr	r0, [r9, #12]
    50f4:	ldr	r1, [sp, #272]	; 0x110
    50f8:	ldrb	r2, [r1]
    50fc:	ldrb	r0, [r0, r2]
    5100:	and	r0, r0, #16
    5104:	cmp	r0, #0
    5108:	moveq	r2, #1
    510c:	movne	r2, #0
    5110:	b	5118 <compile_branch+0x1148>
    5114:	mov	r2, #1
    5118:	cmp	r2, #0
    511c:	beq	512c <compile_branch+0x115c>
    5120:	mov	ip, #28
    5124:	str	ip, [r6]
    5128:	b	9428 <compile_branch+0x5458>
    512c:	ldr	r4, [sp, #272]	; 0x110
    5130:	add	r0, r4, #1
    5134:	str	r0, [sp, #272]	; 0x110
    5138:	ldr	r0, [r9, #12]
    513c:	ldr	r1, [sp, #272]	; 0x110
    5140:	ldrb	r1, [r1]
    5144:	ldrb	r0, [r0, r1]
    5148:	and	r0, r0, #16
    514c:	cmp	r0, #0
    5150:	movne	r0, #1
    5154:	moveq	r0, #0
    5158:	cmp	r0, #0
    515c:	beq	5170 <compile_branch+0x11a0>
    5160:	ldr	r1, [sp, #272]	; 0x110
    5164:	add	r0, r1, #1
    5168:	str	r0, [sp, #272]	; 0x110
    516c:	b	5138 <compile_branch+0x1168>
    5170:	ldr	r0, [sp, #272]	; 0x110
    5174:	sub	r8, r0, r4
    5178:	ldr	r2, [sp, #84]	; 0x54
    517c:	cmp	r2, #0
    5180:	beq	5188 <compile_branch+0x11b8>
    5184:	add	sl, sl, #2
    5188:	cmp	r5, #0
    518c:	ble	51b4 <compile_branch+0x11e4>
    5190:	ldr	r2, [sp, #272]	; 0x110
    5194:	add	r0, r2, #1
    5198:	str	r0, [sp, #272]	; 0x110
    519c:	ldrb	r2, [r2]
    51a0:	and	r1, r5, #255	; 0xff
    51a4:	cmp	r2, r1
    51a8:	movne	r0, #1
    51ac:	moveq	r0, #0
    51b0:	b	51b8 <compile_branch+0x11e8>
    51b4:	mov	r0, #0
    51b8:	cmp	r0, #0
    51bc:	bne	51e0 <compile_branch+0x1210>
    51c0:	ldr	r0, [sp, #272]	; 0x110
    51c4:	add	r2, r0, #1
    51c8:	str	r2, [sp, #272]	; 0x110
    51cc:	ldrb	r2, [r0]
    51d0:	cmp	r2, #41	; 0x29
    51d4:	movne	r0, #1
    51d8:	moveq	r0, #0
    51dc:	b	51e4 <compile_branch+0x1214>
    51e0:	mov	r0, #1
    51e4:	cmp	r0, #0
    51e8:	beq	5204 <compile_branch+0x1234>
    51ec:	ldr	r2, [sp, #272]	; 0x110
    51f0:	sub	r3, r2, #1
    51f4:	str	r3, [sp, #272]	; 0x110
    51f8:	mov	r0, #26
    51fc:	str	r0, [r6]
    5200:	b	9428 <compile_branch+0x5458>
    5204:	ldr	r1, [sp, #84]	; 0x54
    5208:	cmp	r1, #0
    520c:	bne	61b0 <compile_branch+0x21e0>
    5210:	cmp	ip, #0
    5214:	blt	52b0 <compile_branch+0x12e0>
    5218:	cmp	r3, #0
    521c:	bgt	522c <compile_branch+0x125c>
    5220:	mov	ip, #35	; 0x23
    5224:	str	ip, [r6]
    5228:	b	9428 <compile_branch+0x5458>
    522c:	cmp	ip, #0
    5230:	beq	5254 <compile_branch+0x1284>
    5234:	cmp	ip, #45	; 0x2d
    5238:	bne	524c <compile_branch+0x127c>
    523c:	ldr	ip, [r9, #64]	; 0x40
    5240:	sub	r3, ip, r3
    5244:	add	r3, r3, #1
    5248:	b	5254 <compile_branch+0x1284>
    524c:	ldr	r2, [r9, #64]	; 0x40
    5250:	add	r3, r3, r2
    5254:	cmp	r3, #0
    5258:	ble	5270 <compile_branch+0x12a0>
    525c:	ldr	r2, [r9, #68]	; 0x44
    5260:	cmp	r3, r2
    5264:	movgt	ip, #1
    5268:	movle	ip, #0
    526c:	b	5274 <compile_branch+0x12a4>
    5270:	mov	ip, #1
    5274:	cmp	ip, #0
    5278:	beq	5288 <compile_branch+0x12b8>
    527c:	mov	r0, #15
    5280:	str	r0, [r6]
    5284:	b	9428 <compile_branch+0x5458>
    5288:	asr	ip, r3, #8
    528c:	and	ip, ip, #255	; 0xff
    5290:	strb	ip, [fp, #4]
    5294:	and	ip, r3, #255	; 0xff
    5298:	strb	ip, [fp, #5]
    529c:	ldr	ip, [r9, #76]	; 0x4c
    52a0:	cmp	r3, ip
    52a4:	ble	61b0 <compile_branch+0x21e0>
    52a8:	str	r3, [r9, #76]	; 0x4c
    52ac:	b	61b0 <compile_branch+0x21e0>
    52b0:	ldr	r1, [r9, #44]	; 0x2c
    52b4:	str	r1, [sp, #100]	; 0x64
    52b8:	mov	r2, #0
    52bc:	str	r2, [sp, #80]	; 0x50
    52c0:	ldr	r1, [r9, #48]	; 0x30
    52c4:	ldr	r2, [sp, #80]	; 0x50
    52c8:	cmp	r2, r1
    52cc:	bge	530c <compile_branch+0x133c>
    52d0:	ldr	r3, [sp, #100]	; 0x64
    52d4:	add	r1, r3, #2
    52d8:	mov	r2, r8
    52dc:	mov	r0, r4
    52e0:	bl	0 <strncmp>
    52e4:	cmp	r0, #0
    52e8:	beq	530c <compile_branch+0x133c>
    52ec:	ldr	r0, [r9, #52]	; 0x34
    52f0:	ldr	ip, [sp, #100]	; 0x64
    52f4:	add	r3, ip, r0
    52f8:	str	r3, [sp, #100]	; 0x64
    52fc:	ldr	r1, [sp, #80]	; 0x50
    5300:	add	r2, r1, #1
    5304:	str	r2, [sp, #80]	; 0x50
    5308:	b	52c0 <compile_branch+0x12f0>
    530c:	ldr	r0, [r9, #48]	; 0x30
    5310:	ldr	r3, [sp, #80]	; 0x50
    5314:	cmp	r3, r0
    5318:	bge	543c <compile_branch+0x146c>
    531c:	mov	r1, r3
    5320:	add	ip, r3, #1
    5324:	str	ip, [sp, #80]	; 0x50
    5328:	str	r3, [sp, #60]	; 0x3c
    532c:	mov	r5, #1
    5330:	ldr	r2, [sp, #100]	; 0x64
    5334:	ldrb	r1, [r2, #1]
    5338:	ldrb	ip, [r2]
    533c:	orr	r0, r1, ip, lsl #8
    5340:	str	r0, [sp, #56]	; 0x38
    5344:	ldr	ip, [r9, #76]	; 0x4c
    5348:	cmp	r0, ip
    534c:	ble	5358 <compile_branch+0x1388>
    5350:	ldr	r0, [sp, #56]	; 0x38
    5354:	str	r0, [r9, #76]	; 0x4c
    5358:	ldr	r1, [r9, #48]	; 0x30
    535c:	ldr	r2, [sp, #80]	; 0x50
    5360:	cmp	r2, r1
    5364:	bge	53cc <compile_branch+0x13fc>
    5368:	ldr	r0, [r9, #52]	; 0x34
    536c:	ldr	ip, [sp, #100]	; 0x64
    5370:	add	ip, ip, r0
    5374:	str	ip, [sp, #100]	; 0x64
    5378:	add	r1, ip, #2
    537c:	mov	r2, r8
    5380:	mov	r0, r4
    5384:	bl	0 <strncmp>
    5388:	cmp	r0, #0
    538c:	bne	53ac <compile_branch+0x13dc>
    5390:	ldr	r3, [sp, #100]	; 0x64
    5394:	add	ip, r3, r8
    5398:	ldrb	r3, [ip, #2]
    539c:	cmp	r3, #0
    53a0:	movne	r1, #1
    53a4:	moveq	r1, #0
    53a8:	b	53b0 <compile_branch+0x13e0>
    53ac:	mov	r1, #1
    53b0:	cmp	r1, #0
    53b4:	bne	53cc <compile_branch+0x13fc>
    53b8:	add	r5, r5, #1
    53bc:	ldr	ip, [sp, #80]	; 0x50
    53c0:	add	r0, ip, #1
    53c4:	str	r0, [sp, #80]	; 0x50
    53c8:	b	5358 <compile_branch+0x1388>
    53cc:	cmp	r5, #1
    53d0:	ble	541c <compile_branch+0x144c>
    53d4:	ldr	r0, [sp, #60]	; 0x3c
    53d8:	asr	r2, r0, #8
    53dc:	and	r0, r2, #255	; 0xff
    53e0:	strb	r0, [fp, #4]
    53e4:	ldr	r2, [sp, #60]	; 0x3c
    53e8:	and	r1, r2, #255	; 0xff
    53ec:	strb	r1, [fp, #5]
    53f0:	asr	r2, r5, #8
    53f4:	and	r2, r2, #255	; 0xff
    53f8:	strb	r2, [fp, #6]
    53fc:	and	ip, r5, #255	; 0xff
    5400:	strb	ip, [fp, #7]
    5404:	add	sl, sl, #2
    5408:	ldrb	r2, [fp, #3]
    540c:	add	r3, r2, #1
    5410:	and	r1, r3, #255	; 0xff
    5414:	strb	r1, [fp, #3]
    5418:	b	61b0 <compile_branch+0x21e0>
    541c:	ldr	r2, [sp, #56]	; 0x38
    5420:	asr	r1, r2, #8
    5424:	and	ip, r1, #255	; 0xff
    5428:	strb	ip, [fp, #4]
    542c:	ldr	r2, [sp, #56]	; 0x38
    5430:	and	r1, r2, #255	; 0xff
    5434:	strb	r1, [fp, #5]
    5438:	b	61b0 <compile_branch+0x21e0>
    543c:	cmp	r5, #0
    5440:	bne	5560 <compile_branch+0x1590>
    5444:	ldrb	ip, [r4]
    5448:	cmp	ip, #82	; 0x52
    544c:	bne	5510 <compile_branch+0x1540>
    5450:	mov	r1, #0
    5454:	mov	r3, #1
    5458:	str	r3, [sp, #80]	; 0x50
    545c:	ldr	r3, [sp, #80]	; 0x50
    5460:	cmp	r3, r8
    5464:	bge	54e4 <compile_branch+0x1514>
    5468:	ldrb	r2, [r4, r3]
    546c:	cmp	r2, #48	; 0x30
    5470:	blt	5488 <compile_branch+0x14b8>
    5474:	ldrb	ip, [r4, r3]
    5478:	cmp	ip, #57	; 0x39
    547c:	movle	r2, #1
    5480:	movgt	r2, #0
    5484:	b	548c <compile_branch+0x14bc>
    5488:	mov	r2, #0
    548c:	cmp	r2, #0
    5490:	bne	54a0 <compile_branch+0x14d0>
    5494:	mov	r2, #15
    5498:	str	r2, [r6]
    549c:	b	9428 <compile_branch+0x5458>
    54a0:	movw	lr, #52427	; 0xcccb
    54a4:	movt	lr, #3276	; 0xccc
    54a8:	cmp	r1, lr
    54ac:	ble	54bc <compile_branch+0x14ec>
    54b0:	mov	r0, #61	; 0x3d
    54b4:	str	r0, [r6]
    54b8:	b	9428 <compile_branch+0x5458>
    54bc:	lsl	r3, r1, #3
    54c0:	add	r1, r3, r1, lsl #1
    54c4:	ldr	ip, [sp, #80]	; 0x50
    54c8:	ldrb	r0, [r4, ip]
    54cc:	add	r1, r1, r0
    54d0:	sub	r1, r1, #48	; 0x30
    54d4:	ldr	r0, [sp, #80]	; 0x50
    54d8:	add	r2, r0, #1
    54dc:	str	r2, [sp, #80]	; 0x50
    54e0:	b	545c <compile_branch+0x148c>
    54e4:	cmp	r1, #0
    54e8:	bne	54f0 <compile_branch+0x1520>
    54ec:	movw	r1, #65535	; 0xffff
    54f0:	mov	r2, #143	; 0x8f
    54f4:	strb	r2, [fp, #3]
    54f8:	asr	r0, r1, #8
    54fc:	and	r3, r0, #255	; 0xff
    5500:	strb	r3, [fp, #4]
    5504:	and	r0, r1, #255	; 0xff
    5508:	strb	r0, [fp, #5]
    550c:	b	61b0 <compile_branch+0x21e0>
    5510:	cmp	r8, #6
    5514:	bne	5538 <compile_branch+0x1568>
    5518:	ldr	r1, [pc, #396]	; 56ac <compile_branch+0x16dc>
    551c:	mov	r2, #6
    5520:	mov	r0, r4
    5524:	bl	0 <strncmp>
    5528:	cmp	r0, #0
    552c:	moveq	r1, #1
    5530:	movne	r1, #0
    5534:	b	553c <compile_branch+0x156c>
    5538:	mov	r1, #0
    553c:	cmp	r1, #0
    5540:	bne	5550 <compile_branch+0x1580>
    5544:	mov	r3, #15
    5548:	str	r3, [r6]
    554c:	b	9428 <compile_branch+0x5458>
    5550:	mov	r0, #145	; 0x91
    5554:	strb	r0, [fp, #3]
    5558:	mov	sl, #1
    555c:	b	61b0 <compile_branch+0x21e0>
    5560:	mov	r3, #15
    5564:	str	r3, [r6]
    5568:	b	9428 <compile_branch+0x5458>
    556c:	cmp	r3, #61	; 0x3d
    5570:	bcs	5634 <compile_branch+0x1664>
    5574:	cmp	r3, #57	; 0x39
    5578:	bcc	562c <compile_branch+0x165c>
    557c:	cmp	r3, #57	; 0x39
    5580:	beq	562c <compile_branch+0x165c>
    5584:	cmp	r3, #58	; 0x3a
    5588:	beq	57d0 <compile_branch+0x1800>
    558c:	cmp	r3, #60	; 0x3c
    5590:	bne	5f78 <compile_branch+0x1fa8>
    5594:	ldr	r2, [sp, #272]	; 0x110
    5598:	ldrb	r0, [r2, #1]
    559c:	cmp	r0, #33	; 0x21
    55a0:	beq	560c <compile_branch+0x163c>
    55a4:	cmp	r0, #61	; 0x3d
    55a8:	bne	55cc <compile_branch+0x15fc>
    55ac:	mov	r7, #127	; 0x7f
    55b0:	ldr	r1, [r9, #92]	; 0x5c
    55b4:	add	r3, r1, #1
    55b8:	str	r3, [r9, #92]	; 0x5c
    55bc:	ldr	r1, [sp, #272]	; 0x110
    55c0:	add	r3, r1, #2
    55c4:	str	r3, [sp, #272]	; 0x110
    55c8:	b	61b0 <compile_branch+0x21e0>
    55cc:	ldr	ip, [r9, #12]
    55d0:	ldr	r0, [sp, #272]	; 0x110
    55d4:	ldrb	r0, [r0, #1]
    55d8:	ldrb	r0, [ip, r0]
    55dc:	and	r1, r0, #16
    55e0:	cmp	r1, #0
    55e4:	movne	r1, #1
    55e8:	moveq	r1, #0
    55ec:	cmp	r1, #0
    55f0:	bne	5864 <compile_branch+0x1894>
    55f4:	ldr	r2, [sp, #272]	; 0x110
    55f8:	add	r0, r2, #1
    55fc:	str	r0, [sp, #272]	; 0x110
    5600:	mov	r1, #24
    5604:	str	r1, [r6]
    5608:	b	9428 <compile_branch+0x5458>
    560c:	mov	r7, #128	; 0x80
    5610:	ldr	r1, [r9, #92]	; 0x5c
    5614:	add	ip, r1, #1
    5618:	str	ip, [r9, #92]	; 0x5c
    561c:	ldr	r3, [sp, #272]	; 0x110
    5620:	add	ip, r3, #2
    5624:	str	ip, [sp, #272]	; 0x110
    5628:	b	61b0 <compile_branch+0x21e0>
    562c:	mov	r0, #41	; 0x29
    5630:	b	5ed0 <compile_branch+0x1f00>
    5634:	cmp	r3, #80	; 0x50
    5638:	bcs	57a8 <compile_branch+0x17d8>
    563c:	cmp	r3, #61	; 0x3d
    5640:	beq	5788 <compile_branch+0x17b8>
    5644:	cmp	r3, #62	; 0x3e
    5648:	beq	5774 <compile_branch+0x17a4>
    564c:	cmp	r3, #67	; 0x43
    5650:	bne	5f78 <compile_branch+0x1fa8>
    5654:	str	fp, [sp, #144]	; 0x90
    5658:	mov	r1, #1
    565c:	str	r1, [sp, #168]	; 0xa8
    5660:	mov	r2, fp
    5664:	add	r0, r2, #1
    5668:	mov	r1, #118	; 0x76
    566c:	strb	r1, [r2]
    5670:	mov	r1, #0
    5674:	ldr	r2, [sp, #272]	; 0x110
    5678:	add	r3, r2, #1
    567c:	str	r3, [sp, #272]	; 0x110
    5680:	ldr	r2, [sp, #272]	; 0x110
    5684:	ldrb	r2, [r2]
    5688:	cmp	r2, #48	; 0x30
    568c:	blt	56b8 <compile_branch+0x16e8>
    5690:	ldr	r2, [sp, #272]	; 0x110
    5694:	ldrb	ip, [r2]
    5698:	cmp	ip, #57	; 0x39
    569c:	movle	r2, #1
    56a0:	movgt	r2, #0
    56a4:	b	56bc <compile_branch+0x16ec>
    56a8:	.word	0x000001f0
    56ac:	.word	0x000000ba
    56b0:	.word	0x00000184
    56b4:	.word	0x00000158
    56b8:	mov	r2, #0
    56bc:	cmp	r2, #0
    56c0:	beq	56e8 <compile_branch+0x1718>
    56c4:	ldr	ip, [sp, #272]	; 0x110
    56c8:	add	r2, ip, #1
    56cc:	str	r2, [sp, #272]	; 0x110
    56d0:	lsl	r2, r1, #3
    56d4:	add	r1, r2, r1, lsl #1
    56d8:	ldrb	r2, [ip]
    56dc:	add	r3, r1, r2
    56e0:	sub	r1, r3, #48	; 0x30
    56e4:	b	5680 <compile_branch+0x16b0>
    56e8:	ldr	r3, [sp, #272]	; 0x110
    56ec:	ldrb	ip, [r3]
    56f0:	cmp	ip, #41	; 0x29
    56f4:	beq	5704 <compile_branch+0x1734>
    56f8:	mov	r1, #39	; 0x27
    56fc:	str	r1, [r6]
    5700:	b	9428 <compile_branch+0x5458>
    5704:	cmp	r1, #255	; 0xff
    5708:	ble	5718 <compile_branch+0x1748>
    570c:	mov	ip, #38	; 0x26
    5710:	str	ip, [r6]
    5714:	b	9428 <compile_branch+0x5458>
    5718:	add	r2, r0, #1
    571c:	and	r3, r1, #255	; 0xff
    5720:	strb	r3, [r0]
    5724:	ldr	r1, [sp, #272]	; 0x110
    5728:	ldr	r3, [r9, #24]
    572c:	sub	r3, r1, r3
    5730:	add	r0, r3, #1
    5734:	asr	r0, r0, #8
    5738:	and	r3, r0, #255	; 0xff
    573c:	strb	r3, [r2]
    5740:	ldr	r0, [sp, #272]	; 0x110
    5744:	ldr	r3, [r9, #24]
    5748:	sub	r0, r0, r3
    574c:	add	r1, r0, #1
    5750:	and	r1, r1, #255	; 0xff
    5754:	strb	r1, [r2, #1]
    5758:	mov	r0, #0
    575c:	strb	r0, [r2, #2]
    5760:	mov	r3, #0
    5764:	strb	r3, [r2, #3]
    5768:	add	fp, r2, #4
    576c:	mov	r8, #0
    5770:	b	9600 <compile_branch+0x5630>
    5774:	mov	r7, #129	; 0x81
    5778:	ldr	r2, [sp, #272]	; 0x110
    577c:	add	ip, r2, #1
    5780:	str	ip, [sp, #272]	; 0x110
    5784:	b	61b0 <compile_branch+0x21e0>
    5788:	mov	r7, #125	; 0x7d
    578c:	ldr	r0, [r9, #92]	; 0x5c
    5790:	add	r2, r0, #1
    5794:	str	r2, [r9, #92]	; 0x5c
    5798:	ldr	r3, [sp, #272]	; 0x110
    579c:	add	ip, r3, #1
    57a0:	str	ip, [sp, #272]	; 0x110
    57a4:	b	61b0 <compile_branch+0x21e0>
    57a8:	cmp	r3, #80	; 0x50
    57ac:	beq	580c <compile_branch+0x183c>
    57b0:	cmp	r3, #82	; 0x52
    57b4:	beq	57e4 <compile_branch+0x1814>
    57b8:	cmp	r3, #124	; 0x7c
    57bc:	bne	5f78 <compile_branch+0x1fa8>
    57c0:	mov	r3, #1
    57c4:	str	r3, [sp, #92]	; 0x5c
    57c8:	mov	r2, #1
    57cc:	str	r2, [r9, #124]	; 0x7c
    57d0:	mov	r7, #131	; 0x83
    57d4:	ldr	r0, [sp, #272]	; 0x110
    57d8:	add	r0, r0, #1
    57dc:	str	r0, [sp, #272]	; 0x110
    57e0:	b	61b0 <compile_branch+0x21e0>
    57e4:	mov	r7, #0
    57e8:	ldr	r3, [sp, #272]	; 0x110
    57ec:	add	r0, r3, #1
    57f0:	str	r0, [sp, #272]	; 0x110
    57f4:	ldrb	ip, [r0]
    57f8:	cmp	ip, #41	; 0x29
    57fc:	beq	6c30 <compile_branch+0x2c60>
    5800:	mov	ip, #29
    5804:	str	ip, [r6]
    5808:	b	9428 <compile_branch+0x5458>
    580c:	ldr	r2, [sp, #272]	; 0x110
    5810:	add	r1, r2, #1
    5814:	str	r1, [sp, #272]	; 0x110
    5818:	ldrb	r3, [r1]
    581c:	cmp	r3, #61	; 0x3d
    5820:	beq	583c <compile_branch+0x186c>
    5824:	ldr	r3, [sp, #272]	; 0x110
    5828:	ldrb	ip, [r3]
    582c:	cmp	ip, #62	; 0x3e
    5830:	moveq	r0, #1
    5834:	movne	r0, #0
    5838:	b	5840 <compile_branch+0x1870>
    583c:	mov	r0, #1
    5840:	cmp	r0, #0
    5844:	bne	5b34 <compile_branch+0x1b64>
    5848:	ldr	r2, [sp, #272]	; 0x110
    584c:	ldrb	r2, [r2]
    5850:	cmp	r2, #60	; 0x3c
    5854:	beq	5864 <compile_branch+0x1894>
    5858:	mov	r3, #41	; 0x29
    585c:	str	r3, [r6]
    5860:	b	9428 <compile_branch+0x5458>
    5864:	ldr	r1, [sp, #272]	; 0x110
    5868:	ldrb	r2, [r1]
    586c:	cmp	r2, #60	; 0x3c
    5870:	beq	587c <compile_branch+0x18ac>
    5874:	mov	r2, #39	; 0x27
    5878:	b	5880 <compile_branch+0x18b0>
    587c:	mov	r2, #62	; 0x3e
    5880:	ldr	r1, [sp, #272]	; 0x110
    5884:	add	r4, r1, #1
    5888:	str	r4, [sp, #272]	; 0x110
    588c:	ldr	r3, [sp, #272]	; 0x110
    5890:	ldrb	r0, [r3]
    5894:	cmp	r0, #48	; 0x30
    5898:	blt	58b4 <compile_branch+0x18e4>
    589c:	ldr	r3, [sp, #272]	; 0x110
    58a0:	ldrb	r3, [r3]
    58a4:	cmp	r3, #57	; 0x39
    58a8:	movle	r3, #1
    58ac:	movgt	r3, #0
    58b0:	b	58b8 <compile_branch+0x18e8>
    58b4:	mov	r3, #0
    58b8:	cmp	r3, #0
    58bc:	beq	58cc <compile_branch+0x18fc>
    58c0:	mov	r1, #84	; 0x54
    58c4:	str	r1, [r6]
    58c8:	b	9428 <compile_branch+0x5458>
    58cc:	ldr	r1, [r9, #12]
    58d0:	ldr	r3, [sp, #272]	; 0x110
    58d4:	ldrb	r3, [r3]
    58d8:	ldrb	r1, [r1, r3]
    58dc:	and	r3, r1, #16
    58e0:	cmp	r3, #0
    58e4:	movne	ip, #1
    58e8:	moveq	ip, #0
    58ec:	cmp	ip, #0
    58f0:	beq	5904 <compile_branch+0x1934>
    58f4:	ldr	r1, [sp, #272]	; 0x110
    58f8:	add	r3, r1, #1
    58fc:	str	r3, [sp, #272]	; 0x110
    5900:	b	58cc <compile_branch+0x18fc>
    5904:	ldr	ip, [sp, #272]	; 0x110
    5908:	sub	r5, ip, r4
    590c:	ldr	r3, [sp, #84]	; 0x54
    5910:	cmp	r3, #0
    5914:	beq	5b24 <compile_branch+0x1b54>
    5918:	ldr	ip, [r9, #64]	; 0x40
    591c:	add	r8, ip, #1
    5920:	ldr	r3, [sp, #272]	; 0x110
    5924:	ldrb	r1, [r3]
    5928:	and	r2, r2, #255	; 0xff
    592c:	cmp	r1, r2
    5930:	beq	5940 <compile_branch+0x1970>
    5934:	mov	r0, #42	; 0x2a
    5938:	str	r0, [r6]
    593c:	b	9428 <compile_branch+0x5458>
    5940:	ldr	r3, [r9, #48]	; 0x30
    5944:	movw	lr, #10000	; 0x2710
    5948:	cmp	r3, lr
    594c:	blt	595c <compile_branch+0x198c>
    5950:	mov	r3, #49	; 0x31
    5954:	str	r3, [r6]
    5958:	b	9428 <compile_branch+0x5458>
    595c:	add	r3, r5, #3
    5960:	ldr	ip, [r9, #52]	; 0x34
    5964:	cmp	r3, ip
    5968:	ble	5988 <compile_branch+0x19b8>
    596c:	add	r0, r5, #3
    5970:	str	r0, [r9, #52]	; 0x34
    5974:	cmp	r5, #32
    5978:	ble	5988 <compile_branch+0x19b8>
    597c:	mov	r2, #48	; 0x30
    5980:	str	r2, [r6]
    5984:	b	9428 <compile_branch+0x5458>
    5988:	ldr	sl, [r9, #40]	; 0x28
    598c:	mov	r0, #0
    5990:	str	r0, [sp, #80]	; 0x50
    5994:	ldr	ip, [r9, #48]	; 0x30
    5998:	ldr	r0, [sp, #80]	; 0x50
    599c:	cmp	r0, ip
    59a0:	bge	5a3c <compile_branch+0x1a6c>
    59a4:	ldr	r1, [sl, #4]
    59a8:	cmp	r5, r1
    59ac:	bne	59d0 <compile_branch+0x1a00>
    59b0:	ldr	r1, [sl]
    59b4:	mov	r2, r5
    59b8:	mov	r0, r4
    59bc:	bl	0 <strncmp>
    59c0:	cmp	r0, #0
    59c4:	moveq	r0, #1
    59c8:	movne	r0, #0
    59cc:	b	59d4 <compile_branch+0x1a04>
    59d0:	mov	r0, #0
    59d4:	cmp	r0, #0
    59d8:	beq	5a10 <compile_branch+0x1a40>
    59dc:	ldr	r2, [sl, #8]
    59e0:	cmp	r2, r8
    59e4:	beq	5a3c <compile_branch+0x1a6c>
    59e8:	ldr	r1, [sp, #96]	; 0x60
    59ec:	and	r2, r1, #524288	; 0x80000
    59f0:	cmp	r2, #0
    59f4:	bne	5a04 <compile_branch+0x1a34>
    59f8:	mov	r2, #43	; 0x2b
    59fc:	str	r2, [r6]
    5a00:	b	9428 <compile_branch+0x5458>
    5a04:	mov	r0, #1
    5a08:	str	r0, [r9, #120]	; 0x78
    5a0c:	b	5a28 <compile_branch+0x1a58>
    5a10:	ldr	r2, [sl, #8]
    5a14:	cmp	r2, r8
    5a18:	bne	5a28 <compile_branch+0x1a58>
    5a1c:	mov	r3, #65	; 0x41
    5a20:	str	r3, [r6]
    5a24:	b	9428 <compile_branch+0x5458>
    5a28:	ldr	r2, [sp, #80]	; 0x50
    5a2c:	add	r3, r2, #1
    5a30:	str	r3, [sp, #80]	; 0x50
    5a34:	add	sl, sl, #12
    5a38:	b	5994 <compile_branch+0x19c4>
    5a3c:	ldr	r0, [r9, #48]	; 0x30
    5a40:	ldr	r1, [sp, #80]	; 0x50
    5a44:	cmp	r1, r0
    5a48:	blt	5b24 <compile_branch+0x1b54>
    5a4c:	ldr	ip, [r9, #48]	; 0x30
    5a50:	ldr	r3, [r9, #56]	; 0x38
    5a54:	cmp	ip, r3
    5a58:	blt	5ad4 <compile_branch+0x1b04>
    5a5c:	ldr	r1, [r9, #56]	; 0x38
    5a60:	lsl	sl, r1, #1
    5a64:	ldr	r2, [pc, #3828]	; 6960 <compile_branch+0x2990>
    5a68:	ldr	ip, [r2]
    5a6c:	lsl	r1, sl, #3
    5a70:	add	r0, r1, sl, lsl #2
    5a74:	blx	ip
    5a78:	str	r0, [sp, #56]	; 0x38
    5a7c:	ldr	ip, [sp, #56]	; 0x38
    5a80:	cmp	ip, #0
    5a84:	bne	5a94 <compile_branch+0x1ac4>
    5a88:	mov	r0, #21
    5a8c:	str	r0, [r6]
    5a90:	b	9428 <compile_branch+0x5458>
    5a94:	ldr	r1, [r9, #40]	; 0x28
    5a98:	ldr	r0, [r9, #56]	; 0x38
    5a9c:	lsl	ip, r0, #3
    5aa0:	add	r2, ip, r0, lsl #2
    5aa4:	ldr	r0, [sp, #56]	; 0x38
    5aa8:	bl	0 <memcpy>
    5aac:	ldr	r1, [r9, #56]	; 0x38
    5ab0:	cmp	r1, #20
    5ab4:	ble	5ac8 <compile_branch+0x1af8>
    5ab8:	ldr	r1, [pc, #3748]	; 6964 <compile_branch+0x2994>
    5abc:	ldr	ip, [r1]
    5ac0:	ldr	r0, [r9, #40]	; 0x28
    5ac4:	blx	ip
    5ac8:	ldr	r3, [sp, #56]	; 0x38
    5acc:	str	r3, [r9, #40]	; 0x28
    5ad0:	str	sl, [r9, #56]	; 0x38
    5ad4:	ldr	r2, [r9, #40]	; 0x28
    5ad8:	ldr	r1, [r9, #48]	; 0x30
    5adc:	lsl	ip, r1, #3
    5ae0:	add	r0, ip, r1, lsl #2
    5ae4:	str	r4, [r2, r0]
    5ae8:	ldr	ip, [r9, #40]	; 0x28
    5aec:	ldr	r0, [r9, #48]	; 0x30
    5af0:	lsl	r1, r0, #3
    5af4:	add	r3, r1, r0, lsl #2
    5af8:	add	r1, ip, r3
    5afc:	str	r5, [r1, #4]
    5b00:	ldr	r3, [r9, #40]	; 0x28
    5b04:	ldr	r2, [r9, #48]	; 0x30
    5b08:	lsl	ip, r2, #3
    5b0c:	add	r1, ip, r2, lsl #2
    5b10:	add	ip, r3, r1
    5b14:	str	r8, [ip, #8]
    5b18:	ldr	r3, [r9, #48]	; 0x30
    5b1c:	add	r1, r3, #1
    5b20:	str	r1, [r9, #48]	; 0x30
    5b24:	ldr	r2, [sp, #272]	; 0x110
    5b28:	add	ip, r2, #1
    5b2c:	str	ip, [sp, #272]	; 0x110
    5b30:	b	5b60 <compile_branch+0x1b90>
    5b34:	ldr	ip, [sp, #272]	; 0x110
    5b38:	ldrb	r2, [ip]
    5b3c:	cmp	r2, #62	; 0x3e
    5b40:	moveq	sl, #1
    5b44:	movne	sl, #0
    5b48:	mov	r0, #41	; 0x29
    5b4c:	b	67f4 <compile_branch+0x2824>
    5b50:	ldr	r2, [sp, #96]	; 0x60
    5b54:	and	r1, r2, #4096	; 0x1000
    5b58:	cmp	r1, #0
    5b5c:	bne	5b90 <compile_branch+0x1bc0>
    5b60:	ldr	ip, [r9, #64]	; 0x40
    5b64:	add	r0, ip, #1
    5b68:	str	r0, [r9, #64]	; 0x40
    5b6c:	ldr	r1, [r9, #64]	; 0x40
    5b70:	lsr	r0, r1, #8
    5b74:	and	r2, r0, #255	; 0xff
    5b78:	strb	r2, [fp, #3]
    5b7c:	ldr	r3, [r9, #64]	; 0x40
    5b80:	and	r2, r3, #255	; 0xff
    5b84:	strb	r2, [fp, #4]
    5b88:	mov	sl, #2
    5b8c:	b	61b0 <compile_branch+0x21e0>
    5b90:	mov	r7, #131	; 0x83
    5b94:	b	61b0 <compile_branch+0x21e0>
    5b98:	mov	r8, #0
    5b9c:	mov	r2, fp
    5ba0:	add	fp, r2, #1
    5ba4:	ldr	r1, [sp, #96]	; 0x60
    5ba8:	and	ip, r1, #2
    5bac:	cmp	ip, #0
    5bb0:	bne	5bbc <compile_branch+0x1bec>
    5bb4:	mov	r3, #25
    5bb8:	b	5bc0 <compile_branch+0x1bf0>
    5bbc:	mov	r3, #26
    5bc0:	and	r3, r3, #255	; 0xff
    5bc4:	strb	r3, [r2]
    5bc8:	b	9600 <compile_branch+0x5630>
    5bcc:	cmp	r2, #43	; 0x2b
    5bd0:	bcs	5bf0 <compile_branch+0x1c20>
    5bd4:	cmp	r2, #41	; 0x29
    5bd8:	beq	7f68 <compile_branch+0x3f98>
    5bdc:	mov	r3, #0
    5be0:	str	r3, [sp, #256]	; 0x100
    5be4:	mvn	r0, #0
    5be8:	str	r0, [sp, #260]	; 0x104
    5bec:	b	803c <compile_branch+0x406c>
    5bf0:	cmp	r2, #43	; 0x2b
    5bf4:	beq	5c78 <compile_branch+0x1ca8>
    5bf8:	cmp	r2, #46	; 0x2e
    5bfc:	bne	9464 <compile_branch+0x5494>
    5c00:	ldr	r2, [sp, #88]	; 0x58
    5c04:	cmn	r2, #2
    5c08:	bne	5c14 <compile_branch+0x1c44>
    5c0c:	mvn	ip, #0
    5c10:	str	ip, [sp, #88]	; 0x58
    5c14:	ldr	r1, [sp, #124]	; 0x7c
    5c18:	str	r1, [sp, #148]	; 0x94
    5c1c:	ldr	r3, [sp, #88]	; 0x58
    5c20:	str	r3, [sp, #112]	; 0x70
    5c24:	ldr	ip, [sp, #116]	; 0x74
    5c28:	str	ip, [sp, #132]	; 0x84
    5c2c:	ldr	ip, [sp, #104]	; 0x68
    5c30:	str	ip, [sp, #128]	; 0x80
    5c34:	mov	r8, fp
    5c38:	ldr	ip, [r9, #32]
    5c3c:	ldr	r3, [r9, #16]
    5c40:	sub	r1, ip, r3
    5c44:	str	r1, [sp, #108]	; 0x6c
    5c48:	mov	r1, fp
    5c4c:	add	fp, r1, #1
    5c50:	ldr	r0, [sp, #96]	; 0x60
    5c54:	and	r2, r0, #4
    5c58:	cmp	r2, #0
    5c5c:	bne	5c68 <compile_branch+0x1c98>
    5c60:	mov	r2, #12
    5c64:	b	5c6c <compile_branch+0x1c9c>
    5c68:	mov	r2, #13
    5c6c:	and	r2, r2, #255	; 0xff
    5c70:	strb	r2, [r1]
    5c74:	b	9600 <compile_branch+0x5630>
    5c78:	mov	r2, #1
    5c7c:	str	r2, [sp, #256]	; 0x100
    5c80:	mvn	r2, #0
    5c84:	str	r2, [sp, #260]	; 0x104
    5c88:	b	803c <compile_branch+0x406c>
    5c8c:	cmp	r2, #93	; 0x5d
    5c90:	bcs	7eb0 <compile_branch+0x3ee0>
    5c94:	cmp	r2, #63	; 0x3f
    5c98:	beq	7e9c <compile_branch+0x3ecc>
    5c9c:	cmp	r2, #91	; 0x5b
    5ca0:	beq	6ff8 <compile_branch+0x3028>
    5ca4:	cmp	r2, #92	; 0x5c
    5ca8:	bne	9464 <compile_branch+0x5494>
    5cac:	ldr	r1, [sp, #272]	; 0x110
    5cb0:	str	r1, [sp, #276]	; 0x114
    5cb4:	add	r0, sp, #272	; 0x110
    5cb8:	add	r1, sp, #300	; 0x12c
    5cbc:	ldr	r3, [r9, #64]	; 0x40
    5cc0:	mov	r2, #0
    5cc4:	str	r2, [sp, #4]
    5cc8:	ldr	ip, [sp, #96]	; 0x60
    5ccc:	str	ip, [sp]
    5cd0:	mov	r2, r6
    5cd4:	bl	2a4 <check_escape>
    5cd8:	ldr	r1, [r6]
    5cdc:	cmp	r1, #0
    5ce0:	bne	9428 <compile_branch+0x5458>
    5ce4:	cmp	r0, #0
    5ce8:	beq	6fe4 <compile_branch+0x3014>
    5cec:	cmp	r0, #26
    5cf0:	bne	5d44 <compile_branch+0x1d74>
    5cf4:	ldr	r3, [sp, #272]	; 0x110
    5cf8:	ldrb	r0, [r3, #1]
    5cfc:	cmp	r0, #92	; 0x5c
    5d00:	bne	5d1c <compile_branch+0x1d4c>
    5d04:	ldr	r2, [sp, #272]	; 0x110
    5d08:	ldrb	r0, [r2, #2]
    5d0c:	cmp	r0, #69	; 0x45
    5d10:	moveq	r2, #1
    5d14:	movne	r2, #0
    5d18:	b	5d20 <compile_branch+0x1d50>
    5d1c:	mov	r2, #0
    5d20:	cmp	r2, #0
    5d24:	beq	5d38 <compile_branch+0x1d68>
    5d28:	ldr	r3, [sp, #272]	; 0x110
    5d2c:	add	r0, r3, #2
    5d30:	str	r0, [sp, #272]	; 0x110
    5d34:	b	9600 <compile_branch+0x5630>
    5d38:	mov	ip, #1
    5d3c:	str	ip, [sp, #120]	; 0x78
    5d40:	b	9600 <compile_branch+0x5630>
    5d44:	cmp	r0, #25
    5d48:	beq	9600 <compile_branch+0x5630>
    5d4c:	ldr	r1, [sp, #88]	; 0x58
    5d50:	cmn	r1, #2
    5d54:	beq	5d60 <compile_branch+0x1d90>
    5d58:	mov	r2, #0
    5d5c:	b	5d6c <compile_branch+0x1d9c>
    5d60:	cmp	r0, #5
    5d64:	movgt	r2, #1
    5d68:	movle	r2, #0
    5d6c:	cmp	r2, #0
    5d70:	bne	5d7c <compile_branch+0x1dac>
    5d74:	mov	ip, #0
    5d78:	b	5d88 <compile_branch+0x1db8>
    5d7c:	cmp	r0, #23
    5d80:	movlt	ip, #1
    5d84:	movge	ip, #0
    5d88:	cmp	ip, #0
    5d8c:	beq	5d98 <compile_branch+0x1dc8>
    5d90:	mvn	r2, #0
    5d94:	str	r2, [sp, #88]	; 0x58
    5d98:	ldr	r2, [sp, #124]	; 0x7c
    5d9c:	str	r2, [sp, #148]	; 0x94
    5da0:	ldr	r1, [sp, #88]	; 0x58
    5da4:	str	r1, [sp, #112]	; 0x70
    5da8:	ldr	r1, [sp, #116]	; 0x74
    5dac:	str	r1, [sp, #132]	; 0x84
    5db0:	ldr	r1, [sp, #104]	; 0x68
    5db4:	str	r1, [sp, #128]	; 0x80
    5db8:	cmp	r0, #27
    5dbc:	bne	6748 <compile_branch+0x2778>
    5dc0:	ldr	ip, [r9, #32]
    5dc4:	ldr	r3, [r9, #16]
    5dc8:	sub	ip, ip, r3
    5dcc:	str	ip, [sp, #108]	; 0x6c
    5dd0:	ldr	r1, [sp, #272]	; 0x110
    5dd4:	add	ip, r1, #1
    5dd8:	str	ip, [sp, #272]	; 0x110
    5ddc:	ldrb	r0, [ip]
    5de0:	cmp	r0, #60	; 0x3c
    5de4:	beq	5df0 <compile_branch+0x1e20>
    5de8:	mov	r0, #39	; 0x27
    5dec:	b	5df4 <compile_branch+0x1e24>
    5df0:	mov	r0, #62	; 0x3e
    5df4:	mov	sl, #0
    5df8:	mov	r3, #0
    5dfc:	str	r3, [sp, #92]	; 0x5c
    5e00:	ldr	ip, [sp, #272]	; 0x110
    5e04:	ldrb	ip, [ip, #1]
    5e08:	cmp	ip, #43	; 0x2b
    5e0c:	bne	5e18 <compile_branch+0x1e48>
    5e10:	mov	r1, #0
    5e14:	b	5e24 <compile_branch+0x1e54>
    5e18:	cmp	ip, #45	; 0x2d
    5e1c:	movne	r1, #1
    5e20:	moveq	r1, #0
    5e24:	cmp	r1, #0
    5e28:	beq	5e58 <compile_branch+0x1e88>
    5e2c:	cmp	ip, #48	; 0x30
    5e30:	bcs	5e3c <compile_branch+0x1e6c>
    5e34:	mov	r1, #0
    5e38:	b	5e48 <compile_branch+0x1e78>
    5e3c:	cmp	ip, #57	; 0x39
    5e40:	movls	r1, #1
    5e44:	movhi	r1, #0
    5e48:	cmp	r1, #0
    5e4c:	moveq	ip, #1
    5e50:	movne	ip, #0
    5e54:	b	5e5c <compile_branch+0x1e8c>
    5e58:	mov	ip, #0
    5e5c:	cmp	ip, #0
    5e60:	beq	5e6c <compile_branch+0x1e9c>
    5e64:	mov	sl, #1
    5e68:	b	67f4 <compile_branch+0x2824>
    5e6c:	ldr	r3, [sp, #272]	; 0x110
    5e70:	add	r3, r3, #2
    5e74:	ldrb	ip, [r3]
    5e78:	cmp	ip, #48	; 0x30
    5e7c:	blt	5e94 <compile_branch+0x1ec4>
    5e80:	ldrb	ip, [r3]
    5e84:	cmp	ip, #57	; 0x39
    5e88:	movle	r1, #1
    5e8c:	movgt	r1, #0
    5e90:	b	5e98 <compile_branch+0x1ec8>
    5e94:	mov	r1, #0
    5e98:	cmp	r1, #0
    5e9c:	beq	5ea8 <compile_branch+0x1ed8>
    5ea0:	add	r3, r3, #1
    5ea4:	b	5e74 <compile_branch+0x1ea4>
    5ea8:	ldrb	r1, [r3]
    5eac:	and	r3, r0, #255	; 0xff
    5eb0:	cmp	r1, r3
    5eb4:	beq	5ec4 <compile_branch+0x1ef4>
    5eb8:	mov	ip, #57	; 0x39
    5ebc:	str	ip, [r6]
    5ec0:	b	9428 <compile_branch+0x5458>
    5ec4:	ldr	r2, [sp, #272]	; 0x110
    5ec8:	add	r1, r2, #1
    5ecc:	str	r1, [sp, #272]	; 0x110
    5ed0:	ldr	r1, [sp, #272]	; 0x110
    5ed4:	ldrb	r2, [r1]
    5ed8:	cmp	r2, #43	; 0x2b
    5edc:	bne	5f2c <compile_branch+0x1f5c>
    5ee0:	ldr	r1, [sp, #272]	; 0x110
    5ee4:	add	r3, r1, #1
    5ee8:	str	r3, [sp, #272]	; 0x110
    5eec:	ldr	r3, [sp, #272]	; 0x110
    5ef0:	ldrb	r3, [r3]
    5ef4:	cmp	r3, #48	; 0x30
    5ef8:	blt	5f14 <compile_branch+0x1f44>
    5efc:	ldr	r1, [sp, #272]	; 0x110
    5f00:	ldrb	r3, [r1]
    5f04:	cmp	r3, #57	; 0x39
    5f08:	movle	r3, #1
    5f0c:	movgt	r3, #0
    5f10:	b	5f18 <compile_branch+0x1f48>
    5f14:	mov	r3, #0
    5f18:	cmp	r3, #0
    5f1c:	bne	6608 <compile_branch+0x2638>
    5f20:	mov	r2, #63	; 0x3f
    5f24:	str	r2, [r6]
    5f28:	b	9428 <compile_branch+0x5458>
    5f2c:	cmp	r2, #45	; 0x2d
    5f30:	bne	6608 <compile_branch+0x2638>
    5f34:	ldr	r1, [sp, #272]	; 0x110
    5f38:	ldrb	r1, [r1, #1]
    5f3c:	cmp	r1, #48	; 0x30
    5f40:	blt	5f5c <compile_branch+0x1f8c>
    5f44:	ldr	r3, [sp, #272]	; 0x110
    5f48:	ldrb	ip, [r3, #1]
    5f4c:	cmp	ip, #57	; 0x39
    5f50:	movle	r3, #1
    5f54:	movgt	r3, #0
    5f58:	b	5f60 <compile_branch+0x1f90>
    5f5c:	mov	r3, #0
    5f60:	cmp	r3, #0
    5f64:	beq	5f78 <compile_branch+0x1fa8>
    5f68:	ldr	r3, [sp, #272]	; 0x110
    5f6c:	add	r3, r3, #1
    5f70:	str	r3, [sp, #272]	; 0x110
    5f74:	b	6608 <compile_branch+0x2638>
    5f78:	mov	r1, #0
    5f7c:	str	r1, [sp, #252]	; 0xfc
    5f80:	str	r1, [sp, #248]	; 0xf8
    5f84:	add	r0, sp, #248	; 0xf8
    5f88:	ldr	ip, [sp, #272]	; 0x110
    5f8c:	ldrb	r2, [ip]
    5f90:	cmp	r2, #41	; 0x29
    5f94:	beq	5fb0 <compile_branch+0x1fe0>
    5f98:	ldr	r2, [sp, #272]	; 0x110
    5f9c:	ldrb	r3, [r2]
    5fa0:	cmp	r3, #58	; 0x3a
    5fa4:	movne	r3, #1
    5fa8:	moveq	r3, #0
    5fac:	b	5fb4 <compile_branch+0x1fe4>
    5fb0:	mov	r3, #0
    5fb4:	cmp	r3, #0
    5fb8:	beq	60c0 <compile_branch+0x20f0>
    5fbc:	ldr	r2, [sp, #272]	; 0x110
    5fc0:	add	ip, r2, #1
    5fc4:	str	ip, [sp, #272]	; 0x110
    5fc8:	ldrb	ip, [r2]
    5fcc:	cmp	ip, #105	; 0x69
    5fd0:	bcs	6040 <compile_branch+0x2070>
    5fd4:	cmp	ip, #85	; 0x55
    5fd8:	bcs	6010 <compile_branch+0x2040>
    5fdc:	cmp	ip, #45	; 0x2d
    5fe0:	beq	6008 <compile_branch+0x2038>
    5fe4:	cmp	ip, #74	; 0x4a
    5fe8:	bne	6098 <compile_branch+0x20c8>
    5fec:	ldr	r2, [r0]
    5ff0:	orr	r3, r2, #524288	; 0x80000
    5ff4:	str	r3, [r0]
    5ff8:	ldr	r2, [r9, #100]	; 0x64
    5ffc:	orr	ip, r2, #1024	; 0x400
    6000:	str	ip, [r9, #100]	; 0x64
    6004:	b	5f88 <compile_branch+0x1fb8>
    6008:	add	r0, sp, #252	; 0xfc
    600c:	b	5f88 <compile_branch+0x1fb8>
    6010:	cmp	ip, #85	; 0x55
    6014:	beq	6030 <compile_branch+0x2060>
    6018:	cmp	ip, #88	; 0x58
    601c:	bne	6098 <compile_branch+0x20c8>
    6020:	ldr	ip, [r0]
    6024:	orr	ip, ip, #64	; 0x40
    6028:	str	ip, [r0]
    602c:	b	5f88 <compile_branch+0x1fb8>
    6030:	ldr	r1, [r0]
    6034:	orr	r1, r1, #512	; 0x200
    6038:	str	r1, [r0]
    603c:	b	5f88 <compile_branch+0x1fb8>
    6040:	cmp	ip, #115	; 0x73
    6044:	bcs	6078 <compile_branch+0x20a8>
    6048:	cmp	ip, #105	; 0x69
    604c:	beq	6068 <compile_branch+0x2098>
    6050:	cmp	ip, #109	; 0x6d
    6054:	bne	6098 <compile_branch+0x20c8>
    6058:	ldr	r3, [r0]
    605c:	orr	r3, r3, #2
    6060:	str	r3, [r0]
    6064:	b	5f88 <compile_branch+0x1fb8>
    6068:	ldr	r2, [r0]
    606c:	orr	r2, r2, #1
    6070:	str	r2, [r0]
    6074:	b	5f88 <compile_branch+0x1fb8>
    6078:	cmp	ip, #115	; 0x73
    607c:	beq	60b0 <compile_branch+0x20e0>
    6080:	cmp	ip, #120	; 0x78
    6084:	bne	6098 <compile_branch+0x20c8>
    6088:	ldr	r1, [r0]
    608c:	orr	r1, r1, #8
    6090:	str	r1, [r0]
    6094:	b	5f88 <compile_branch+0x1fb8>
    6098:	mov	r1, #12
    609c:	str	r1, [r6]
    60a0:	ldr	r1, [sp, #272]	; 0x110
    60a4:	sub	r2, r1, #1
    60a8:	str	r2, [sp, #272]	; 0x110
    60ac:	b	9428 <compile_branch+0x5458>
    60b0:	ldr	r1, [r0]
    60b4:	orr	ip, r1, #4
    60b8:	str	ip, [r0]
    60bc:	b	5f88 <compile_branch+0x1fb8>
    60c0:	ldr	r0, [sp, #248]	; 0xf8
    60c4:	ldr	r1, [sp, #96]	; 0x60
    60c8:	orr	r3, r1, r0
    60cc:	ldr	ip, [sp, #252]	; 0xfc
    60d0:	bic	r0, r3, ip
    60d4:	str	r0, [sp, #68]	; 0x44
    60d8:	ldr	ip, [sp, #272]	; 0x110
    60dc:	ldrb	r1, [ip]
    60e0:	cmp	r1, #41	; 0x29
    60e4:	bne	61a0 <compile_branch+0x21d0>
    60e8:	ldr	r2, [r9, #20]
    60ec:	add	ip, r2, #3
    60f0:	cmp	fp, ip
    60f4:	bne	612c <compile_branch+0x215c>
    60f8:	ldr	r2, [sp, #84]	; 0x54
    60fc:	cmp	r2, #0
    6100:	beq	6124 <compile_branch+0x2154>
    6104:	ldr	r3, [r2]
    6108:	cmp	r3, #6
    610c:	moveq	r3, #1
    6110:	movne	r3, #0
    6114:	cmp	r3, #0
    6118:	movne	r2, #1
    611c:	moveq	r2, #0
    6120:	b	6130 <compile_branch+0x2160>
    6124:	mov	r2, #1
    6128:	b	6130 <compile_branch+0x2160>
    612c:	mov	r2, #0
    6130:	cmp	r2, #0
    6134:	bne	617c <compile_branch+0x21ac>
    6138:	ldr	r0, [sp, #68]	; 0x44
    613c:	and	ip, r0, #512	; 0x200
    6140:	cmp	ip, #0
    6144:	movne	r1, #1
    6148:	moveq	r1, #0
    614c:	str	r1, [sp, #180]	; 0xb4
    6150:	eor	r2, r1, #1
    6154:	str	r2, [sp, #176]	; 0xb0
    6158:	ldr	r3, [sp, #68]	; 0x44
    615c:	and	r1, r3, #1
    6160:	cmp	r1, #0
    6164:	bne	6170 <compile_branch+0x21a0>
    6168:	mov	r1, #0
    616c:	b	6174 <compile_branch+0x21a4>
    6170:	mov	r1, #1
    6174:	str	r1, [sp, #156]	; 0x9c
    6178:	b	6184 <compile_branch+0x21b4>
    617c:	ldr	r2, [sp, #68]	; 0x44
    6180:	str	r2, [r9, #96]	; 0x60
    6184:	ldr	r3, [sp, #68]	; 0x44
    6188:	mov	r0, r3
    618c:	str	r3, [sp, #96]	; 0x60
    6190:	ldr	r2, [sp, #188]	; 0xbc
    6194:	str	r3, [r2]
    6198:	mov	r8, #0
    619c:	b	9600 <compile_branch+0x5630>
    61a0:	mov	r7, #131	; 0x83
    61a4:	ldr	r0, [sp, #272]	; 0x110
    61a8:	add	r2, r0, #1
    61ac:	str	r2, [sp, #272]	; 0x110
    61b0:	ldr	r1, [r9, #88]	; 0x58
    61b4:	add	r3, r1, #1
    61b8:	str	r3, [r9, #88]	; 0x58
    61bc:	cmp	r3, #250	; 0xfa
    61c0:	ble	61d0 <compile_branch+0x2200>
    61c4:	mov	r0, #82	; 0x52
    61c8:	str	r0, [r6]
    61cc:	b	9428 <compile_branch+0x5458>
    61d0:	cmp	r7, #125	; 0x7d
    61d4:	bge	61e0 <compile_branch+0x2210>
    61d8:	mov	ip, #0
    61dc:	b	61ec <compile_branch+0x221c>
    61e0:	cmp	r7, #128	; 0x80
    61e4:	movle	ip, #1
    61e8:	movgt	ip, #0
    61ec:	cmp	ip, #0
    61f0:	beq	6208 <compile_branch+0x2238>
    61f4:	ldr	r1, [r9, #128]	; 0x80
    61f8:	cmp	r1, #0
    61fc:	movne	r3, #1
    6200:	moveq	r3, #0
    6204:	b	620c <compile_branch+0x223c>
    6208:	mov	r3, #0
    620c:	cmp	r3, #0
    6210:	bne	622c <compile_branch+0x225c>
    6214:	mov	r8, fp
    6218:	ldr	r0, [r9, #32]
    621c:	ldr	r2, [r9, #16]
    6220:	sub	r0, r0, r2
    6224:	str	r0, [sp, #108]	; 0x6c
    6228:	b	6238 <compile_branch+0x2268>
    622c:	mov	r8, #0
    6230:	mov	r3, #0
    6234:	str	r3, [r9, #128]	; 0x80
    6238:	and	r3, r7, #255	; 0xff
    623c:	strb	r3, [fp]
    6240:	str	fp, [sp, #268]	; 0x10c
    6244:	ldr	r2, [r9, #104]	; 0x68
    6248:	str	r2, [sp, #72]	; 0x48
    624c:	ldr	r2, [r9, #64]	; 0x40
    6250:	str	r2, [sp, #76]	; 0x4c
    6254:	mov	r3, #0
    6258:	str	r3, [sp, #264]	; 0x108
    625c:	cmp	r7, #127	; 0x7f
    6260:	beq	6274 <compile_branch+0x22a4>
    6264:	cmp	r7, #128	; 0x80
    6268:	moveq	r1, #1
    626c:	movne	r1, #0
    6270:	b	6278 <compile_branch+0x22a8>
    6274:	mov	r1, #1
    6278:	cmp	r7, #135	; 0x87
    627c:	beq	6288 <compile_branch+0x22b8>
    6280:	mov	ip, #0
    6284:	b	628c <compile_branch+0x22bc>
    6288:	mov	ip, #1
    628c:	ldr	r3, [sp, #84]	; 0x54
    6290:	cmp	r3, #0
    6294:	beq	62a0 <compile_branch+0x22d0>
    6298:	add	r2, sp, #264	; 0x108
    629c:	b	62a4 <compile_branch+0x22d4>
    62a0:	mov	r2, #0
    62a4:	add	r0, sp, #268	; 0x10c
    62a8:	str	r0, [sp, #64]	; 0x40
    62ac:	add	r0, sp, #272	; 0x110
    62b0:	str	r0, [sp, #60]	; 0x3c
    62b4:	ldr	r3, [sp, #184]	; 0xb8
    62b8:	add	r0, r3, ip
    62bc:	add	r5, sp, #288	; 0x120
    62c0:	add	ip, sp, #296	; 0x128
    62c4:	add	r3, sp, #284	; 0x11c
    62c8:	add	r4, sp, #292	; 0x124
    62cc:	str	r4, [sp, #56]	; 0x38
    62d0:	str	r2, [sp, #40]	; 0x28
    62d4:	str	r9, [sp, #36]	; 0x24
    62d8:	ldr	r4, [sp, #196]	; 0xc4
    62dc:	str	r4, [sp, #32]
    62e0:	ldr	r4, [sp, #56]	; 0x38
    62e4:	str	r4, [sp, #28]
    62e8:	str	r3, [sp, #24]
    62ec:	str	ip, [sp, #20]
    62f0:	str	r5, [sp, #16]
    62f4:	str	r0, [sp, #12]
    62f8:	str	sl, [sp, #8]
    62fc:	ldr	r4, [sp, #92]	; 0x5c
    6300:	str	r4, [sp, #4]
    6304:	str	r1, [sp]
    6308:	mov	r3, r6
    630c:	ldr	r2, [sp, #60]	; 0x3c
    6310:	ldr	r1, [sp, #64]	; 0x40
    6314:	ldr	r0, [sp, #68]	; 0x44
    6318:	bl	9618 <compile_regex>
    631c:	cmp	r0, #0
    6320:	beq	9428 <compile_branch+0x5458>
    6324:	ldr	r0, [r9, #88]	; 0x58
    6328:	sub	ip, r0, #1
    632c:	str	ip, [r9, #88]	; 0x58
    6330:	cmp	r7, #129	; 0x81
    6334:	bne	6350 <compile_branch+0x2380>
    6338:	ldr	r1, [r9, #64]	; 0x40
    633c:	ldr	r2, [sp, #76]	; 0x4c
    6340:	cmp	r1, r2
    6344:	movls	r2, #1
    6348:	movhi	r2, #0
    634c:	b	6354 <compile_branch+0x2384>
    6350:	mov	r2, #0
    6354:	cmp	r2, #0
    6358:	beq	6364 <compile_branch+0x2394>
    635c:	mov	ip, #130	; 0x82
    6360:	strb	ip, [fp]
    6364:	cmp	r7, #125	; 0x7d
    6368:	bge	6374 <compile_branch+0x23a4>
    636c:	mov	r3, #0
    6370:	b	6380 <compile_branch+0x23b0>
    6374:	cmp	r7, #128	; 0x80
    6378:	movle	r3, #1
    637c:	movgt	r3, #0
    6380:	cmp	r3, #0
    6384:	beq	6394 <compile_branch+0x23c4>
    6388:	ldr	r1, [r9, #92]	; 0x5c
    638c:	sub	ip, r1, #1
    6390:	str	ip, [r9, #92]	; 0x5c
    6394:	cmp	r7, #135	; 0x87
    6398:	beq	63a4 <compile_branch+0x23d4>
    639c:	mov	ip, #0
    63a0:	b	63b4 <compile_branch+0x23e4>
    63a4:	ldr	ip, [sp, #84]	; 0x54
    63a8:	cmp	ip, #0
    63ac:	moveq	ip, #1
    63b0:	movne	ip, #0
    63b4:	cmp	ip, #0
    63b8:	beq	6434 <compile_branch+0x2464>
    63bc:	mov	r2, fp
    63c0:	mov	r0, #0
    63c4:	add	r0, r0, #1
    63c8:	ldrb	r1, [r2, #2]
    63cc:	ldrb	r3, [r2, #1]
    63d0:	orr	r3, r1, r3, lsl #8
    63d4:	add	r2, r2, r3
    63d8:	ldrb	r1, [r2]
    63dc:	cmp	r1, #120	; 0x78
    63e0:	bne	63c4 <compile_branch+0x23f4>
    63e4:	ldrb	ip, [fp, #3]
    63e8:	cmp	ip, #145	; 0x91
    63ec:	beq	641c <compile_branch+0x244c>
    63f0:	cmp	r0, #2
    63f4:	ble	6404 <compile_branch+0x2434>
    63f8:	mov	r3, #27
    63fc:	str	r3, [r6]
    6400:	b	9428 <compile_branch+0x5458>
    6404:	cmp	r0, #1
    6408:	bne	6434 <compile_branch+0x2464>
    640c:	mvn	ip, #0
    6410:	str	ip, [sp, #292]	; 0x124
    6414:	str	ip, [sp, #296]	; 0x128
    6418:	b	6434 <compile_branch+0x2464>
    641c:	cmp	r0, #1
    6420:	ble	6430 <compile_branch+0x2460>
    6424:	mov	r3, #54	; 0x36
    6428:	str	r3, [r6]
    642c:	b	9428 <compile_branch+0x5458>
    6430:	mov	r7, #145	; 0x91
    6434:	ldr	r1, [sp, #272]	; 0x110
    6438:	ldrb	r3, [r1]
    643c:	cmp	r3, #41	; 0x29
    6440:	beq	6450 <compile_branch+0x2480>
    6444:	mov	r3, #14
    6448:	str	r3, [r6]
    644c:	b	9428 <compile_branch+0x5458>
    6450:	ldr	r3, [sp, #84]	; 0x54
    6454:	cmp	r3, #0
    6458:	beq	64e4 <compile_branch+0x2514>
    645c:	ldr	r2, [r3]
    6460:	rsb	ip, r2, #235	; 0xeb
    6464:	add	ip, ip, #65280	; 0xff00
    6468:	add	ip, ip, #16711680	; 0xff0000
    646c:	add	ip, ip, #2130706432	; 0x7f000000
    6470:	ldr	r0, [sp, #264]	; 0x108
    6474:	sub	r0, r0, #6
    6478:	cmp	ip, r0
    647c:	bge	648c <compile_branch+0x24bc>
    6480:	mov	r0, #20
    6484:	str	r0, [r6]
    6488:	b	9428 <compile_branch+0x5458>
    648c:	ldr	r0, [sp, #84]	; 0x54
    6490:	ldr	r3, [r0]
    6494:	ldr	r2, [sp, #264]	; 0x108
    6498:	add	r0, r3, r2
    649c:	sub	r3, r0, #6
    64a0:	ldr	ip, [sp, #84]	; 0x54
    64a4:	str	r3, [ip]
    64a8:	add	r1, fp, #1
    64ac:	mov	ip, #0
    64b0:	strb	ip, [r1]
    64b4:	mov	r2, #3
    64b8:	strb	r2, [r1, #1]
    64bc:	add	ip, r1, #2
    64c0:	add	r3, ip, #1
    64c4:	mov	r2, #120	; 0x78
    64c8:	strb	r2, [ip]
    64cc:	mov	r0, #0
    64d0:	strb	r0, [r3]
    64d4:	mov	ip, #3
    64d8:	strb	ip, [r3, #1]
    64dc:	add	fp, r3, #2
    64e0:	b	9600 <compile_branch+0x5630>
    64e4:	ldr	fp, [sp, #268]	; 0x10c
    64e8:	cmp	r7, #145	; 0x91
    64ec:	beq	9600 <compile_branch+0x5630>
    64f0:	ldr	ip, [sp, #116]	; 0x74
    64f4:	str	ip, [sp, #132]	; 0x84
    64f8:	ldr	r3, [sp, #104]	; 0x68
    64fc:	str	r3, [sp, #128]	; 0x80
    6500:	ldr	r2, [sp, #124]	; 0x7c
    6504:	str	r2, [sp, #148]	; 0x94
    6508:	ldr	r3, [sp, #88]	; 0x58
    650c:	str	r3, [sp, #112]	; 0x70
    6510:	mov	r1, #0
    6514:	str	r1, [sp, #164]	; 0xa4
    6518:	cmp	r7, #129	; 0x81
    651c:	blt	65cc <compile_branch+0x25fc>
    6520:	ldr	r3, [sp, #88]	; 0x58
    6524:	cmn	r3, #2
    6528:	beq	6574 <compile_branch+0x25a4>
    652c:	ldr	r1, [sp, #296]	; 0x128
    6530:	cmp	r1, #0
    6534:	blt	654c <compile_branch+0x257c>
    6538:	ldr	r2, [sp, #292]	; 0x124
    653c:	cmp	r2, #0
    6540:	movlt	r1, #1
    6544:	movge	r1, #0
    6548:	b	6550 <compile_branch+0x2580>
    654c:	mov	r1, #0
    6550:	cmp	r1, #0
    6554:	beq	65ac <compile_branch+0x25dc>
    6558:	ldr	r2, [sp, #288]	; 0x120
    655c:	str	r2, [sp, #284]	; 0x11c
    6560:	ldr	ip, [sp, #296]	; 0x128
    6564:	ldr	r0, [sp, #72]	; 0x48
    6568:	orr	r3, ip, r0
    656c:	str	r3, [sp, #292]	; 0x124
    6570:	b	65ac <compile_branch+0x25dc>
    6574:	ldr	r1, [sp, #296]	; 0x128
    6578:	cmp	r1, #0
    657c:	blt	659c <compile_branch+0x25cc>
    6580:	ldr	r0, [sp, #288]	; 0x120
    6584:	str	r0, [sp, #124]	; 0x7c
    6588:	ldr	ip, [sp, #296]	; 0x128
    658c:	str	ip, [sp, #88]	; 0x58
    6590:	mov	r3, #1
    6594:	str	r3, [sp, #164]	; 0xa4
    6598:	b	65a4 <compile_branch+0x25d4>
    659c:	mvn	r1, #0
    65a0:	str	r1, [sp, #88]	; 0x58
    65a4:	mvn	r1, #0
    65a8:	str	r1, [sp, #112]	; 0x70
    65ac:	ldr	r2, [sp, #292]	; 0x124
    65b0:	cmp	r2, #0
    65b4:	blt	9600 <compile_branch+0x5630>
    65b8:	ldr	r0, [sp, #284]	; 0x11c
    65bc:	str	r0, [sp, #116]	; 0x74
    65c0:	ldr	r2, [sp, #292]	; 0x124
    65c4:	str	r2, [sp, #104]	; 0x68
    65c8:	b	9600 <compile_branch+0x5630>
    65cc:	cmp	r7, #125	; 0x7d
    65d0:	bne	65e8 <compile_branch+0x2618>
    65d4:	ldr	r2, [sp, #292]	; 0x124
    65d8:	cmp	r2, #0
    65dc:	movge	r1, #1
    65e0:	movlt	r1, #0
    65e4:	b	65ec <compile_branch+0x261c>
    65e8:	mov	r1, #0
    65ec:	cmp	r1, #0
    65f0:	beq	9600 <compile_branch+0x5630>
    65f4:	ldr	ip, [sp, #284]	; 0x11c
    65f8:	str	ip, [sp, #116]	; 0x74
    65fc:	ldr	ip, [sp, #292]	; 0x124
    6600:	str	ip, [sp, #104]	; 0x68
    6604:	b	9600 <compile_branch+0x5630>
    6608:	mov	r7, #0
    660c:	ldr	r3, [sp, #272]	; 0x110
    6610:	ldrb	ip, [r3]
    6614:	cmp	ip, #48	; 0x30
    6618:	blt	6634 <compile_branch+0x2664>
    661c:	ldr	ip, [sp, #272]	; 0x110
    6620:	ldrb	r3, [ip]
    6624:	cmp	r3, #57	; 0x39
    6628:	movle	ip, #1
    662c:	movgt	ip, #0
    6630:	b	6638 <compile_branch+0x2668>
    6634:	mov	ip, #0
    6638:	cmp	ip, #0
    663c:	beq	66c4 <compile_branch+0x26f4>
    6640:	movw	lr, #52427	; 0xcccb
    6644:	movt	lr, #3276	; 0xccc
    6648:	cmp	r7, lr
    664c:	ble	66a0 <compile_branch+0x26d0>
    6650:	ldr	r1, [sp, #272]	; 0x110
    6654:	ldrb	r3, [r1]
    6658:	cmp	r3, #48	; 0x30
    665c:	blt	6678 <compile_branch+0x26a8>
    6660:	ldr	r3, [sp, #272]	; 0x110
    6664:	ldrb	r3, [r3]
    6668:	cmp	r3, #57	; 0x39
    666c:	movle	r0, #1
    6670:	movgt	r0, #0
    6674:	b	667c <compile_branch+0x26ac>
    6678:	mov	r0, #0
    667c:	cmp	r0, #0
    6680:	beq	6694 <compile_branch+0x26c4>
    6684:	ldr	r3, [sp, #272]	; 0x110
    6688:	add	r2, r3, #1
    668c:	str	r2, [sp, #272]	; 0x110
    6690:	b	6650 <compile_branch+0x2680>
    6694:	mov	r0, #61	; 0x3d
    6698:	str	r0, [r6]
    669c:	b	9428 <compile_branch+0x5458>
    66a0:	ldr	r1, [sp, #272]	; 0x110
    66a4:	add	r3, r1, #1
    66a8:	str	r3, [sp, #272]	; 0x110
    66ac:	lsl	ip, r7, #3
    66b0:	add	r3, ip, r7, lsl #1
    66b4:	ldrb	ip, [r1]
    66b8:	add	r3, r3, ip
    66bc:	sub	r7, r3, #48	; 0x30
    66c0:	b	660c <compile_branch+0x263c>
    66c4:	ldr	r1, [sp, #272]	; 0x110
    66c8:	ldrb	r3, [r1]
    66cc:	and	ip, r0, #255	; 0xff
    66d0:	cmp	r3, ip
    66d4:	beq	66e4 <compile_branch+0x2714>
    66d8:	mov	r1, #29
    66dc:	str	r1, [r6]
    66e0:	b	9428 <compile_branch+0x5458>
    66e4:	cmp	r2, #45	; 0x2d
    66e8:	bne	6720 <compile_branch+0x2750>
    66ec:	cmp	r7, #0
    66f0:	bne	6700 <compile_branch+0x2730>
    66f4:	mov	ip, #58	; 0x3a
    66f8:	str	ip, [r6]
    66fc:	b	9428 <compile_branch+0x5458>
    6700:	ldr	r3, [r9, #64]	; 0x40
    6704:	sub	r3, r3, r7
    6708:	add	r7, r3, #1
    670c:	cmp	r7, #0
    6710:	bgt	6c30 <compile_branch+0x2c60>
    6714:	mov	r0, #15
    6718:	str	r0, [r6]
    671c:	b	9428 <compile_branch+0x5458>
    6720:	cmp	r2, #43	; 0x2b
    6724:	bne	6c30 <compile_branch+0x2c60>
    6728:	cmp	r7, #0
    672c:	bne	673c <compile_branch+0x276c>
    6730:	mov	r1, #58	; 0x3a
    6734:	str	r1, [r6]
    6738:	b	9428 <compile_branch+0x5458>
    673c:	ldr	r2, [r9, #64]	; 0x40
    6740:	add	r7, r7, r2
    6744:	b	6c30 <compile_branch+0x2c60>
    6748:	cmp	r0, #28
    674c:	bne	6ddc <compile_branch+0x2e0c>
    6750:	ldr	r0, [sp, #272]	; 0x110
    6754:	ldrb	r0, [r0, #1]
    6758:	cmp	r0, #60	; 0x3c
    675c:	beq	6778 <compile_branch+0x27a8>
    6760:	ldr	r2, [sp, #272]	; 0x110
    6764:	ldrb	ip, [r2, #1]
    6768:	cmp	ip, #39	; 0x27
    676c:	movne	r3, #1
    6770:	moveq	r3, #0
    6774:	b	677c <compile_branch+0x27ac>
    6778:	mov	r3, #0
    677c:	cmp	r3, #0
    6780:	beq	679c <compile_branch+0x27cc>
    6784:	ldr	r3, [sp, #272]	; 0x110
    6788:	ldrb	r1, [r3, #1]
    678c:	cmp	r1, #123	; 0x7b
    6790:	movne	r3, #1
    6794:	moveq	r3, #0
    6798:	b	67a0 <compile_branch+0x27d0>
    679c:	mov	r3, #0
    67a0:	cmp	r3, #0
    67a4:	beq	67b4 <compile_branch+0x27e4>
    67a8:	mov	ip, #69	; 0x45
    67ac:	str	ip, [r6]
    67b0:	b	9428 <compile_branch+0x5458>
    67b4:	mov	sl, #0
    67b8:	ldr	r3, [sp, #272]	; 0x110
    67bc:	add	ip, r3, #1
    67c0:	str	ip, [sp, #272]	; 0x110
    67c4:	ldrb	r2, [ip]
    67c8:	cmp	r2, #60	; 0x3c
    67cc:	beq	67f0 <compile_branch+0x2820>
    67d0:	ldr	r2, [sp, #272]	; 0x110
    67d4:	ldrb	r0, [r2]
    67d8:	cmp	r0, #39	; 0x27
    67dc:	beq	67e8 <compile_branch+0x2818>
    67e0:	mov	r0, #125	; 0x7d
    67e4:	b	67f4 <compile_branch+0x2824>
    67e8:	mov	r0, #39	; 0x27
    67ec:	b	67f4 <compile_branch+0x2824>
    67f0:	mov	r0, #62	; 0x3e
    67f4:	ldr	ip, [sp, #272]	; 0x110
    67f8:	add	r4, ip, #1
    67fc:	str	r4, [sp, #272]	; 0x110
    6800:	ldr	r1, [sp, #272]	; 0x110
    6804:	ldrb	r3, [r1]
    6808:	cmp	r3, #48	; 0x30
    680c:	blt	6828 <compile_branch+0x2858>
    6810:	ldr	ip, [sp, #272]	; 0x110
    6814:	ldrb	r3, [ip]
    6818:	cmp	r3, #57	; 0x39
    681c:	movle	r3, #1
    6820:	movgt	r3, #0
    6824:	b	682c <compile_branch+0x285c>
    6828:	mov	r3, #0
    682c:	cmp	r3, #0
    6830:	beq	6840 <compile_branch+0x2870>
    6834:	mov	r3, #84	; 0x54
    6838:	str	r3, [r6]
    683c:	b	9428 <compile_branch+0x5458>
    6840:	ldr	r1, [r9, #12]
    6844:	ldr	r2, [sp, #272]	; 0x110
    6848:	ldrb	ip, [r2]
    684c:	ldrb	r2, [r1, ip]
    6850:	and	r2, r2, #16
    6854:	cmp	r2, #0
    6858:	movne	ip, #1
    685c:	moveq	ip, #0
    6860:	cmp	ip, #0
    6864:	beq	6878 <compile_branch+0x28a8>
    6868:	ldr	r1, [sp, #272]	; 0x110
    686c:	add	r1, r1, #1
    6870:	str	r1, [sp, #272]	; 0x110
    6874:	b	6840 <compile_branch+0x2870>
    6878:	ldr	r3, [sp, #272]	; 0x110
    687c:	sub	r8, r3, r4
    6880:	ldr	ip, [sp, #84]	; 0x54
    6884:	cmp	ip, #0
    6888:	beq	69d4 <compile_branch+0x2a04>
    688c:	mov	r7, #0
    6890:	cmp	r8, #0
    6894:	bne	68a4 <compile_branch+0x28d4>
    6898:	mov	r1, #62	; 0x3e
    689c:	str	r1, [r6]
    68a0:	b	9428 <compile_branch+0x5458>
    68a4:	ldr	r2, [sp, #272]	; 0x110
    68a8:	ldrb	r1, [r2]
    68ac:	and	r2, r0, #255	; 0xff
    68b0:	cmp	r1, r2
    68b4:	beq	68c4 <compile_branch+0x28f4>
    68b8:	mov	r2, #42	; 0x2a
    68bc:	str	r2, [r6]
    68c0:	b	9428 <compile_branch+0x5458>
    68c4:	cmp	r8, #32
    68c8:	ble	68d8 <compile_branch+0x2908>
    68cc:	mov	r2, #48	; 0x30
    68d0:	str	r2, [r6]
    68d4:	b	9428 <compile_branch+0x5458>
    68d8:	cmp	sl, #0
    68dc:	bne	68ec <compile_branch+0x291c>
    68e0:	ldr	r1, [r9, #84]	; 0x54
    68e4:	add	ip, r1, #1
    68e8:	str	ip, [r9, #84]	; 0x54
    68ec:	ldr	r1, [sp, #84]	; 0x54
    68f0:	ldr	r0, [r1]
    68f4:	add	r2, r0, #2
    68f8:	str	r2, [r1]
    68fc:	ldr	ip, [sp, #84]	; 0x54
    6900:	ldr	r1, [ip]
    6904:	add	r1, r1, #6
    6908:	str	r1, [ip]
    690c:	ldr	ip, [r9, #124]	; 0x7c
    6910:	cmp	ip, #0
    6914:	bne	69c0 <compile_branch+0x29f0>
    6918:	ldr	r5, [r9, #40]	; 0x28
    691c:	mov	ip, #0
    6920:	str	ip, [sp, #80]	; 0x50
    6924:	ldr	ip, [r9, #48]	; 0x30
    6928:	ldr	r0, [sp, #80]	; 0x50
    692c:	cmp	r0, ip
    6930:	bge	6a84 <compile_branch+0x2ab4>
    6934:	ldr	r2, [r5, #4]
    6938:	cmp	r8, r2
    693c:	bne	6968 <compile_branch+0x2998>
    6940:	ldr	r1, [r5]
    6944:	mov	r2, r8
    6948:	mov	r0, r4
    694c:	bl	0 <strncmp>
    6950:	cmp	r0, #0
    6954:	moveq	r0, #1
    6958:	movne	r0, #0
    695c:	b	696c <compile_branch+0x299c>
	...
    6968:	mov	r0, #0
    696c:	cmp	r0, #0
    6970:	beq	69ac <compile_branch+0x29dc>
    6974:	ldr	r7, [r5, #8]
    6978:	cmp	sl, #0
    697c:	bne	6a84 <compile_branch+0x2ab4>
    6980:	ldr	ip, [r9, #36]	; 0x24
    6984:	cmp	ip, #0
    6988:	beq	69ac <compile_branch+0x29dc>
    698c:	ldrh	r0, [ip, #4]
    6990:	cmp	r0, r7
    6994:	bne	69a4 <compile_branch+0x29d4>
    6998:	mov	r2, #1
    699c:	strh	r2, [ip, #6]
    69a0:	b	69ac <compile_branch+0x29dc>
    69a4:	ldr	ip, [ip]
    69a8:	b	6984 <compile_branch+0x29b4>
    69ac:	ldr	r1, [sp, #80]	; 0x50
    69b0:	add	r2, r1, #1
    69b4:	str	r2, [sp, #80]	; 0x50
    69b8:	add	r5, r5, #12
    69bc:	b	6924 <compile_branch+0x2954>
    69c0:	ldr	ip, [sp, #84]	; 0x54
    69c4:	ldr	r0, [ip]
    69c8:	add	r1, r0, #12
    69cc:	str	r1, [ip]
    69d0:	b	6a84 <compile_branch+0x2ab4>
    69d4:	ldr	ip, [r9, #44]	; 0x2c
    69d8:	str	ip, [sp, #100]	; 0x64
    69dc:	mov	ip, #0
    69e0:	str	ip, [sp, #80]	; 0x50
    69e4:	ldr	r1, [r9, #48]	; 0x30
    69e8:	ldr	r2, [sp, #80]	; 0x50
    69ec:	cmp	r2, r1
    69f0:	bge	6a58 <compile_branch+0x2a88>
    69f4:	ldr	r2, [sp, #100]	; 0x64
    69f8:	add	r1, r2, #2
    69fc:	mov	r2, r8
    6a00:	mov	r0, r4
    6a04:	bl	0 <strncmp>
    6a08:	cmp	r0, #0
    6a0c:	bne	6a2c <compile_branch+0x2a5c>
    6a10:	ldr	ip, [sp, #100]	; 0x64
    6a14:	add	ip, ip, r8
    6a18:	ldrb	r0, [ip, #2]
    6a1c:	cmp	r0, #0
    6a20:	moveq	ip, #1
    6a24:	movne	ip, #0
    6a28:	b	6a30 <compile_branch+0x2a60>
    6a2c:	mov	ip, #0
    6a30:	cmp	ip, #0
    6a34:	bne	6a58 <compile_branch+0x2a88>
    6a38:	ldr	r3, [r9, #52]	; 0x34
    6a3c:	ldr	ip, [sp, #100]	; 0x64
    6a40:	add	r1, ip, r3
    6a44:	str	r1, [sp, #100]	; 0x64
    6a48:	ldr	r3, [sp, #80]	; 0x50
    6a4c:	add	ip, r3, #1
    6a50:	str	ip, [sp, #80]	; 0x50
    6a54:	b	69e4 <compile_branch+0x2a14>
    6a58:	ldr	r2, [r9, #48]	; 0x30
    6a5c:	ldr	r3, [sp, #80]	; 0x50
    6a60:	cmp	r3, r2
    6a64:	blt	6a74 <compile_branch+0x2aa4>
    6a68:	mov	r0, #15
    6a6c:	str	r0, [r6]
    6a70:	b	9428 <compile_branch+0x5458>
    6a74:	ldr	ip, [sp, #100]	; 0x64
    6a78:	ldrb	r3, [ip, #1]
    6a7c:	ldrb	r0, [ip]
    6a80:	orr	r7, r3, r0, lsl #8
    6a84:	cmp	sl, #0
    6a88:	bne	6c30 <compile_branch+0x2c60>
    6a8c:	ldr	r1, [sp, #84]	; 0x54
    6a90:	cmp	r1, #0
    6a94:	bne	6aac <compile_branch+0x2adc>
    6a98:	ldr	r2, [r9, #120]	; 0x78
    6a9c:	cmp	r2, #0
    6aa0:	movne	r2, #1
    6aa4:	moveq	r2, #0
    6aa8:	b	6ab0 <compile_branch+0x2ae0>
    6aac:	mov	r2, #0
    6ab0:	cmp	r2, #0
    6ab4:	beq	6de8 <compile_branch+0x2e18>
    6ab8:	mov	r5, #1
    6abc:	ldr	r4, [sp, #80]	; 0x50
    6ac0:	ldr	r0, [r9, #52]	; 0x34
    6ac4:	ldr	r1, [sp, #100]	; 0x64
    6ac8:	add	sl, r1, r0
    6acc:	ldr	r2, [sp, #80]	; 0x50
    6ad0:	add	r3, r2, #1
    6ad4:	str	r3, [sp, #80]	; 0x50
    6ad8:	ldr	r2, [r9, #48]	; 0x30
    6adc:	ldr	r3, [sp, #80]	; 0x50
    6ae0:	cmp	r3, r2
    6ae4:	bge	6b1c <compile_branch+0x2b4c>
    6ae8:	ldr	r1, [sp, #100]	; 0x64
    6aec:	add	r0, r1, #2
    6af0:	add	r1, sl, #2
    6af4:	bl	0 <strcmp>
    6af8:	cmp	r0, #0
    6afc:	bne	6b1c <compile_branch+0x2b4c>
    6b00:	add	r5, r5, #1
    6b04:	ldr	r2, [r9, #52]	; 0x34
    6b08:	add	sl, sl, r2
    6b0c:	ldr	r0, [sp, #80]	; 0x50
    6b10:	add	r1, r0, #1
    6b14:	str	r1, [sp, #80]	; 0x50
    6b18:	b	6ad8 <compile_branch+0x2b08>
    6b1c:	cmp	r5, #1
    6b20:	ble	6de8 <compile_branch+0x2e18>
    6b24:	ldr	r2, [sp, #88]	; 0x58
    6b28:	cmn	r2, #2
    6b2c:	bne	6b38 <compile_branch+0x2b68>
    6b30:	mvn	r0, #0
    6b34:	str	r0, [sp, #88]	; 0x58
    6b38:	mov	r8, fp
    6b3c:	ldr	r1, [r9, #32]
    6b40:	ldr	r0, [r9, #16]
    6b44:	sub	r2, r1, r0
    6b48:	str	r2, [sp, #108]	; 0x6c
    6b4c:	add	r0, fp, #1
    6b50:	ldr	r1, [sp, #96]	; 0x60
    6b54:	and	r1, r1, #1
    6b58:	cmp	r1, #0
    6b5c:	bne	6b68 <compile_branch+0x2b98>
    6b60:	mov	ip, #115	; 0x73
    6b64:	b	6b6c <compile_branch+0x2b9c>
    6b68:	mov	ip, #116	; 0x74
    6b6c:	and	r2, ip, #255	; 0xff
    6b70:	strb	r2, [fp]
    6b74:	lsr	r1, r4, #8
    6b78:	and	r1, r1, #255	; 0xff
    6b7c:	strb	r1, [r0]
    6b80:	and	r2, r4, #255	; 0xff
    6b84:	strb	r2, [r0, #1]
    6b88:	add	r3, r0, #2
    6b8c:	asr	r2, r5, #8
    6b90:	and	ip, r2, #255	; 0xff
    6b94:	strb	ip, [r3]
    6b98:	and	r0, r5, #255	; 0xff
    6b9c:	strb	r0, [r3, #1]
    6ba0:	add	fp, r3, #2
    6ba4:	ldr	ip, [sp, #100]	; 0x64
    6ba8:	cmp	ip, sl
    6bac:	bcs	9600 <compile_branch+0x5630>
    6bb0:	ldrb	r3, [ip, #1]
    6bb4:	ldrb	r1, [ip]
    6bb8:	orr	ip, r3, r1, lsl #8
    6bbc:	cmp	ip, #32
    6bc0:	bge	6bd0 <compile_branch+0x2c00>
    6bc4:	mov	r0, #1
    6bc8:	lsl	r0, r0, ip
    6bcc:	b	6bd4 <compile_branch+0x2c04>
    6bd0:	mov	r0, #1
    6bd4:	ldr	r2, [r9, #80]	; 0x50
    6bd8:	orr	r0, r2, r0
    6bdc:	str	r0, [r9, #80]	; 0x50
    6be0:	ldr	r3, [r9, #76]	; 0x4c
    6be4:	cmp	ip, r3
    6be8:	ble	6bf0 <compile_branch+0x2c20>
    6bec:	str	ip, [r9, #76]	; 0x4c
    6bf0:	ldr	r2, [r9, #36]	; 0x24
    6bf4:	cmp	r2, #0
    6bf8:	beq	6c1c <compile_branch+0x2c4c>
    6bfc:	ldrh	r3, [r2, #4]
    6c00:	cmp	r3, ip
    6c04:	bne	6c14 <compile_branch+0x2c44>
    6c08:	mov	r1, #1
    6c0c:	strh	r1, [r2, #6]
    6c10:	b	6c1c <compile_branch+0x2c4c>
    6c14:	ldr	r2, [r2]
    6c18:	b	6bf4 <compile_branch+0x2c24>
    6c1c:	ldr	ip, [r9, #52]	; 0x34
    6c20:	ldr	r0, [sp, #100]	; 0x64
    6c24:	add	r3, r0, ip
    6c28:	str	r3, [sp, #100]	; 0x64
    6c2c:	b	6ba4 <compile_branch+0x2bd4>
    6c30:	mov	r8, fp
    6c34:	ldr	r1, [r9, #32]
    6c38:	ldr	r2, [r9, #16]
    6c3c:	sub	r2, r1, r2
    6c40:	str	r2, [sp, #108]	; 0x6c
    6c44:	ldr	r4, [r9, #20]
    6c48:	ldr	r0, [sp, #84]	; 0x54
    6c4c:	cmp	r0, #0
    6c50:	bne	6d8c <compile_branch+0x2dbc>
    6c54:	mov	r2, #0
    6c58:	strb	r2, [fp]
    6c5c:	cmp	r7, #0
    6c60:	beq	6c78 <compile_branch+0x2ca8>
    6c64:	ldr	r0, [r9, #20]
    6c68:	mov	r2, r7
    6c6c:	ldr	r1, [sp, #136]	; 0x88
    6c70:	bl	17a4 <coda__pcre_find_bracket>
    6c74:	mov	r4, r0
    6c78:	cmp	r4, #0
    6c7c:	bne	6d18 <compile_branch+0x2d48>
    6c80:	ldr	r2, [r9, #68]	; 0x44
    6c84:	cmp	r7, r2
    6c88:	ble	6c98 <compile_branch+0x2cc8>
    6c8c:	mov	ip, #15
    6c90:	str	ip, [r6]
    6c94:	b	9428 <compile_branch+0x5458>
    6c98:	ldr	ip, [r9, #20]
    6c9c:	add	r4, ip, r7
    6ca0:	ldr	r0, [r9, #32]
    6ca4:	ldr	ip, [r9, #16]
    6ca8:	ldr	r1, [r9, #60]	; 0x3c
    6cac:	add	ip, ip, r1
    6cb0:	sub	r1, ip, #100	; 0x64
    6cb4:	cmp	r0, r1
    6cb8:	bcc	6cd4 <compile_branch+0x2d04>
    6cbc:	mov	r0, r9
    6cc0:	bl	64 <expand_workspace>
    6cc4:	str	r0, [r6]
    6cc8:	ldr	r2, [r6]
    6ccc:	cmp	r2, #0
    6cd0:	bne	9428 <compile_branch+0x5458>
    6cd4:	ldr	r3, [r9, #32]
    6cd8:	ldr	r1, [r9, #20]
    6cdc:	sub	r2, fp, r1
    6ce0:	add	r1, r2, #1
    6ce4:	asr	ip, r1, #8
    6ce8:	and	ip, ip, #255	; 0xff
    6cec:	strb	ip, [r3]
    6cf0:	ldr	r2, [r9, #32]
    6cf4:	ldr	r3, [r9, #20]
    6cf8:	sub	ip, fp, r3
    6cfc:	add	r3, ip, #1
    6d00:	and	r3, r3, #255	; 0xff
    6d04:	strb	r3, [r2, #1]
    6d08:	ldr	r1, [r9, #32]
    6d0c:	add	ip, r1, #2
    6d10:	str	ip, [r9, #32]
    6d14:	b	6d8c <compile_branch+0x2dbc>
    6d18:	ldrb	r0, [r4, #2]
    6d1c:	ldrb	r1, [r4, #1]
    6d20:	orr	r3, r0, r1, lsl #8
    6d24:	cmp	r3, #0
    6d28:	beq	6d34 <compile_branch+0x2d64>
    6d2c:	mov	ip, #0
    6d30:	b	6d44 <compile_branch+0x2d74>
    6d34:	ldr	r3, [sp, #184]	; 0xb8
    6d38:	cmp	r3, #0
    6d3c:	movle	ip, #1
    6d40:	movgt	ip, #0
    6d44:	cmp	ip, #0
    6d48:	beq	6d74 <compile_branch+0x2da4>
    6d4c:	str	r9, [sp]
    6d50:	ldr	r3, [sp, #136]	; 0x88
    6d54:	ldr	r2, [sp, #196]	; 0xc4
    6d58:	mov	r1, fp
    6d5c:	mov	r0, r4
    6d60:	bl	2360 <could_be_empty>
    6d64:	cmp	r0, #0
    6d68:	movne	r3, #1
    6d6c:	moveq	r3, #0
    6d70:	b	6d78 <compile_branch+0x2da8>
    6d74:	mov	r3, #0
    6d78:	cmp	r3, #0
    6d7c:	beq	6d8c <compile_branch+0x2dbc>
    6d80:	mov	ip, #40	; 0x28
    6d84:	str	ip, [r6]
    6d88:	b	9428 <compile_branch+0x5458>
    6d8c:	mov	r1, #117	; 0x75
    6d90:	strb	r1, [fp]
    6d94:	ldr	r0, [r9, #20]
    6d98:	sub	ip, r4, r0
    6d9c:	asr	r3, ip, #8
    6da0:	and	r3, r3, #255	; 0xff
    6da4:	strb	r3, [fp, #1]
    6da8:	ldr	r2, [r9, #20]
    6dac:	sub	ip, r4, r2
    6db0:	and	ip, ip, #255	; 0xff
    6db4:	strb	ip, [fp, #2]
    6db8:	add	fp, fp, #3
    6dbc:	mov	r3, #0
    6dc0:	str	r3, [sp, #164]	; 0xa4
    6dc4:	ldr	r0, [sp, #88]	; 0x58
    6dc8:	cmn	r0, #2
    6dcc:	bne	9600 <compile_branch+0x5630>
    6dd0:	mvn	r0, #0
    6dd4:	str	r0, [sp, #88]	; 0x58
    6dd8:	b	9600 <compile_branch+0x5630>
    6ddc:	cmp	r0, #0
    6de0:	bge	6eb0 <compile_branch+0x2ee0>
    6de4:	rsb	r7, r0, #0
    6de8:	ldr	r2, [sp, #88]	; 0x58
    6dec:	cmn	r2, #2
    6df0:	bne	6dfc <compile_branch+0x2e2c>
    6df4:	mvn	ip, #0
    6df8:	str	ip, [sp, #88]	; 0x58
    6dfc:	mov	r8, fp
    6e00:	ldr	r3, [r9, #32]
    6e04:	ldr	r2, [r9, #16]
    6e08:	sub	r1, r3, r2
    6e0c:	str	r1, [sp, #108]	; 0x6c
    6e10:	add	r2, fp, #1
    6e14:	ldr	r1, [sp, #96]	; 0x60
    6e18:	and	r1, r1, #1
    6e1c:	cmp	r1, #0
    6e20:	bne	6e2c <compile_branch+0x2e5c>
    6e24:	mov	r0, #113	; 0x71
    6e28:	b	6e30 <compile_branch+0x2e60>
    6e2c:	mov	r0, #114	; 0x72
    6e30:	and	r3, r0, #255	; 0xff
    6e34:	strb	r3, [fp]
    6e38:	asr	r1, r7, #8
    6e3c:	and	r3, r1, #255	; 0xff
    6e40:	strb	r3, [r2]
    6e44:	and	ip, r7, #255	; 0xff
    6e48:	strb	ip, [r2, #1]
    6e4c:	add	fp, r2, #2
    6e50:	cmp	r7, #32
    6e54:	bge	6e64 <compile_branch+0x2e94>
    6e58:	mov	r1, #1
    6e5c:	lsl	r0, r1, r7
    6e60:	b	6e68 <compile_branch+0x2e98>
    6e64:	mov	r0, #1
    6e68:	ldr	r1, [r9, #80]	; 0x50
    6e6c:	orr	r1, r1, r0
    6e70:	str	r1, [r9, #80]	; 0x50
    6e74:	ldr	r1, [r9, #76]	; 0x4c
    6e78:	cmp	r7, r1
    6e7c:	ble	6e84 <compile_branch+0x2eb4>
    6e80:	str	r7, [r9, #76]	; 0x4c
    6e84:	ldr	r0, [r9, #36]	; 0x24
    6e88:	cmp	r0, #0
    6e8c:	beq	9600 <compile_branch+0x5630>
    6e90:	ldrh	r2, [r0, #4]
    6e94:	cmp	r2, r7
    6e98:	bne	6ea8 <compile_branch+0x2ed8>
    6e9c:	mov	r3, #1
    6ea0:	strh	r3, [r0, #6]
    6ea4:	b	9600 <compile_branch+0x5630>
    6ea8:	ldr	r0, [r0]
    6eac:	b	6e88 <compile_branch+0x2eb8>
    6eb0:	cmp	r0, #22
    6eb4:	beq	6ec8 <compile_branch+0x2ef8>
    6eb8:	cmp	r0, #15
    6ebc:	moveq	r1, #1
    6ec0:	movne	r1, #0
    6ec4:	b	6ecc <compile_branch+0x2efc>
    6ec8:	mov	r1, #1
    6ecc:	cmp	r1, #0
    6ed0:	bne	6ee4 <compile_branch+0x2f14>
    6ed4:	cmp	r0, #16
    6ed8:	moveq	r1, #1
    6edc:	movne	r1, #0
    6ee0:	b	6ee8 <compile_branch+0x2f18>
    6ee4:	mov	r1, #1
    6ee8:	cmp	r1, #0
    6eec:	bne	6fd8 <compile_branch+0x3008>
    6ef0:	cmp	r0, #5
    6ef4:	beq	6f08 <compile_branch+0x2f38>
    6ef8:	cmp	r0, #4
    6efc:	moveq	ip, #1
    6f00:	movne	ip, #0
    6f04:	b	6f0c <compile_branch+0x2f3c>
    6f08:	mov	ip, #1
    6f0c:	cmp	ip, #0
    6f10:	bne	6f24 <compile_branch+0x2f54>
    6f14:	cmp	r0, #1
    6f18:	moveq	r1, #1
    6f1c:	movne	r1, #0
    6f20:	b	6f28 <compile_branch+0x2f58>
    6f24:	mov	r1, #1
    6f28:	cmp	r1, #0
    6f2c:	beq	6f44 <compile_branch+0x2f74>
    6f30:	ldr	ip, [r9, #72]	; 0x48
    6f34:	cmp	ip, #0
    6f38:	moveq	r1, #1
    6f3c:	movne	r1, #0
    6f40:	b	6f48 <compile_branch+0x2f78>
    6f44:	mov	r1, #0
    6f48:	cmp	r1, #0
    6f4c:	beq	6f58 <compile_branch+0x2f88>
    6f50:	mov	ip, #1
    6f54:	str	ip, [r9, #72]	; 0x48
    6f58:	cmp	r0, #5
    6f5c:	bgt	6f68 <compile_branch+0x2f98>
    6f60:	mov	r1, #0
    6f64:	b	6f74 <compile_branch+0x2fa4>
    6f68:	cmp	r0, #23
    6f6c:	movlt	r1, #1
    6f70:	movge	r1, #0
    6f74:	cmp	r1, #0
    6f78:	bne	6f84 <compile_branch+0x2fb4>
    6f7c:	mov	r8, #0
    6f80:	b	6f88 <compile_branch+0x2fb8>
    6f84:	mov	r8, fp
    6f88:	ldr	r1, [r9, #32]
    6f8c:	ldr	r2, [r9, #16]
    6f90:	sub	r2, r1, r2
    6f94:	str	r2, [sp, #108]	; 0x6c
    6f98:	mov	r1, fp
    6f9c:	add	fp, r1, #1
    6fa0:	ldr	r2, [sp, #136]	; 0x88
    6fa4:	cmp	r2, #0
    6fa8:	beq	6fb4 <compile_branch+0x2fe4>
    6fac:	mov	ip, #0
    6fb0:	b	6fc0 <compile_branch+0x2ff0>
    6fb4:	cmp	r0, #14
    6fb8:	moveq	ip, #1
    6fbc:	movne	ip, #0
    6fc0:	cmp	ip, #0
    6fc4:	beq	6fcc <compile_branch+0x2ffc>
    6fc8:	mov	r0, #13
    6fcc:	and	r2, r0, #255	; 0xff
    6fd0:	strb	r2, [r1]
    6fd4:	b	9600 <compile_branch+0x5630>
    6fd8:	mov	ip, #45	; 0x2d
    6fdc:	str	ip, [r6]
    6fe0:	b	9428 <compile_branch+0x5458>
    6fe4:	ldr	r0, [sp, #300]	; 0x12c
    6fe8:	and	ip, r0, #255	; 0xff
    6fec:	strb	ip, [sp, #312]	; 0x138
    6ff0:	mov	r1, #1
    6ff4:	b	9470 <compile_branch+0x54a0>
    6ff8:	ldr	r2, [sp, #272]	; 0x110
    6ffc:	add	r0, r2, #1
    7000:	ldr	r1, [pc, #3856]	; 7f18 <compile_branch+0x3f48>
    7004:	mov	r2, #6
    7008:	bl	0 <strncmp>
    700c:	cmp	r0, #0
    7010:	bne	702c <compile_branch+0x305c>
    7014:	ldr	r0, [sp, #272]	; 0x110
    7018:	add	r0, r0, #7
    701c:	str	r0, [sp, #140]	; 0x8c
    7020:	ldr	r0, [pc, #3812]	; 7f0c <compile_branch+0x3f3c>
    7024:	str	r0, [sp, #272]	; 0x110
    7028:	b	9600 <compile_branch+0x5630>
    702c:	ldr	r0, [sp, #272]	; 0x110
    7030:	add	r0, r0, #1
    7034:	ldr	r1, [pc, #3788]	; 7f08 <compile_branch+0x3f38>
    7038:	mov	r2, #6
    703c:	bl	0 <strncmp>
    7040:	cmp	r0, #0
    7044:	bne	7060 <compile_branch+0x3090>
    7048:	ldr	r1, [sp, #272]	; 0x110
    704c:	add	r3, r1, #7
    7050:	str	r3, [sp, #140]	; 0x8c
    7054:	ldr	r2, [pc, #3776]	; 7f1c <compile_branch+0x3f4c>
    7058:	str	r2, [sp, #272]	; 0x110
    705c:	b	9600 <compile_branch+0x5630>
    7060:	mov	r8, fp
    7064:	ldr	r3, [r9, #32]
    7068:	ldr	r1, [r9, #16]
    706c:	sub	ip, r3, r1
    7070:	str	ip, [sp, #108]	; 0x6c
    7074:	ldr	r3, [sp, #272]	; 0x110
    7078:	ldrb	r3, [r3, #1]
    707c:	cmp	r3, #58	; 0x3a
    7080:	beq	709c <compile_branch+0x30cc>
    7084:	ldr	r1, [sp, #272]	; 0x110
    7088:	ldrb	r0, [r1, #1]
    708c:	cmp	r0, #46	; 0x2e
    7090:	moveq	r1, #1
    7094:	movne	r1, #0
    7098:	b	70a0 <compile_branch+0x30d0>
    709c:	mov	r1, #1
    70a0:	cmp	r1, #0
    70a4:	bne	70c0 <compile_branch+0x30f0>
    70a8:	ldr	r1, [sp, #272]	; 0x110
    70ac:	ldrb	r2, [r1, #1]
    70b0:	cmp	r2, #61	; 0x3d
    70b4:	moveq	r2, #1
    70b8:	movne	r2, #0
    70bc:	b	70c4 <compile_branch+0x30f4>
    70c0:	mov	r2, #1
    70c4:	cmp	r2, #0
    70c8:	beq	70e8 <compile_branch+0x3118>
    70cc:	ldr	r0, [sp, #272]	; 0x110
    70d0:	add	r1, sp, #276	; 0x114
    70d4:	bl	389c <check_posix_syntax>
    70d8:	cmp	r0, #0
    70dc:	movne	r1, #1
    70e0:	moveq	r1, #0
    70e4:	b	70ec <compile_branch+0x311c>
    70e8:	mov	r1, #0
    70ec:	cmp	r1, #0
    70f0:	beq	7118 <compile_branch+0x3148>
    70f4:	ldr	r1, [sp, #272]	; 0x110
    70f8:	ldrb	r2, [r1, #1]
    70fc:	cmp	r2, #58	; 0x3a
    7100:	beq	710c <compile_branch+0x313c>
    7104:	mov	r2, #31
    7108:	b	7110 <compile_branch+0x3140>
    710c:	mov	r2, #13
    7110:	str	r2, [r6]
    7114:	b	9428 <compile_branch+0x5458>
    7118:	mov	r7, #0
    711c:	ldr	r1, [sp, #272]	; 0x110
    7120:	add	ip, r1, #1
    7124:	str	ip, [sp, #272]	; 0x110
    7128:	ldrb	r5, [ip]
    712c:	cmp	r5, #92	; 0x5c
    7130:	bne	7180 <compile_branch+0x31b0>
    7134:	ldr	r0, [sp, #272]	; 0x110
    7138:	ldrb	ip, [r0, #1]
    713c:	cmp	ip, #69	; 0x45
    7140:	beq	7170 <compile_branch+0x31a0>
    7144:	ldr	r3, [sp, #272]	; 0x110
    7148:	add	r0, r3, #1
    714c:	ldr	r1, [pc, #3520]	; 7f14 <compile_branch+0x3f44>
    7150:	mov	r2, #3
    7154:	bl	0 <strncmp>
    7158:	cmp	r0, #0
    715c:	bne	71ac <compile_branch+0x31dc>
    7160:	ldr	r1, [sp, #272]	; 0x110
    7164:	add	r1, r1, #3
    7168:	str	r1, [sp, #272]	; 0x110
    716c:	b	711c <compile_branch+0x314c>
    7170:	ldr	r0, [sp, #272]	; 0x110
    7174:	add	ip, r0, #1
    7178:	str	ip, [sp, #272]	; 0x110
    717c:	b	711c <compile_branch+0x314c>
    7180:	cmp	r7, #0
    7184:	beq	7190 <compile_branch+0x31c0>
    7188:	mov	r3, #0
    718c:	b	719c <compile_branch+0x31cc>
    7190:	cmp	r5, #94	; 0x5e
    7194:	moveq	r3, #1
    7198:	movne	r3, #0
    719c:	cmp	r3, #0
    71a0:	beq	71ac <compile_branch+0x31dc>
    71a4:	mov	r7, #1
    71a8:	b	711c <compile_branch+0x314c>
    71ac:	cmp	r5, #93	; 0x5d
    71b0:	bne	71cc <compile_branch+0x31fc>
    71b4:	ldr	r2, [r9, #96]	; 0x60
    71b8:	and	r0, r2, #33554432	; 0x2000000
    71bc:	cmp	r0, #0
    71c0:	movne	r3, #1
    71c4:	moveq	r3, #0
    71c8:	b	71d0 <compile_branch+0x3200>
    71cc:	mov	r3, #0
    71d0:	cmp	r3, #0
    71d4:	beq	7224 <compile_branch+0x3254>
    71d8:	mov	r2, fp
    71dc:	add	fp, r2, #1
    71e0:	cmp	r7, #0
    71e4:	bne	71f0 <compile_branch+0x3220>
    71e8:	mov	ip, #157	; 0x9d
    71ec:	b	71f4 <compile_branch+0x3224>
    71f0:	mov	ip, #13
    71f4:	and	r3, ip, #255	; 0xff
    71f8:	strb	r3, [r2]
    71fc:	ldr	r3, [sp, #88]	; 0x58
    7200:	cmn	r3, #2
    7204:	bne	7210 <compile_branch+0x3240>
    7208:	mvn	r1, #0
    720c:	str	r1, [sp, #88]	; 0x58
    7210:	ldr	ip, [sp, #124]	; 0x7c
    7214:	str	ip, [sp, #148]	; 0x94
    7218:	ldr	r3, [sp, #88]	; 0x58
    721c:	str	r3, [sp, #112]	; 0x70
    7220:	b	9600 <compile_branch+0x5630>
    7224:	mov	r4, #0
    7228:	mov	sl, #0
    722c:	add	r0, sp, #320	; 0x140
    7230:	mov	r1, #0
    7234:	mov	r2, #32
    7238:	bl	0 <memset>
    723c:	cmp	r5, #0
    7240:	beq	7dd8 <compile_branch+0x3e08>
    7244:	ldr	r3, [sp, #120]	; 0x78
    7248:	cmp	r3, #0
    724c:	beq	7294 <compile_branch+0x32c4>
    7250:	cmp	r5, #92	; 0x5c
    7254:	bne	7270 <compile_branch+0x32a0>
    7258:	ldr	r2, [sp, #272]	; 0x110
    725c:	ldrb	r3, [r2, #1]
    7260:	cmp	r3, #69	; 0x45
    7264:	moveq	ip, #1
    7268:	movne	ip, #0
    726c:	b	7274 <compile_branch+0x32a4>
    7270:	mov	ip, #0
    7274:	cmp	ip, #0
    7278:	beq	7894 <compile_branch+0x38c4>
    727c:	mov	r1, #0
    7280:	str	r1, [sp, #120]	; 0x78
    7284:	ldr	r3, [sp, #272]	; 0x110
    7288:	add	r3, r3, #1
    728c:	str	r3, [sp, #272]	; 0x110
    7290:	b	7d2c <compile_branch+0x3d5c>
    7294:	cmp	r5, #91	; 0x5b
    7298:	bne	72fc <compile_branch+0x332c>
    729c:	ldr	r3, [sp, #272]	; 0x110
    72a0:	ldrb	r1, [r3, #1]
    72a4:	cmp	r1, #58	; 0x3a
    72a8:	beq	72c4 <compile_branch+0x32f4>
    72ac:	ldr	r1, [sp, #272]	; 0x110
    72b0:	ldrb	r2, [r1, #1]
    72b4:	cmp	r2, #46	; 0x2e
    72b8:	moveq	r3, #1
    72bc:	movne	r3, #0
    72c0:	b	72c8 <compile_branch+0x32f8>
    72c4:	mov	r3, #1
    72c8:	cmp	r3, #0
    72cc:	bne	72f4 <compile_branch+0x3324>
    72d0:	ldr	r0, [sp, #272]	; 0x110
    72d4:	ldrb	r2, [r0, #1]
    72d8:	cmp	r2, #61	; 0x3d
    72dc:	moveq	r1, #1
    72e0:	movne	r1, #0
    72e4:	cmp	r1, #0
    72e8:	movne	r2, #1
    72ec:	moveq	r2, #0
    72f0:	b	7300 <compile_branch+0x3330>
    72f4:	mov	r2, #1
    72f8:	b	7300 <compile_branch+0x3330>
    72fc:	mov	r2, #0
    7300:	cmp	r2, #0
    7304:	beq	7324 <compile_branch+0x3354>
    7308:	ldr	r0, [sp, #272]	; 0x110
    730c:	add	r1, sp, #276	; 0x114
    7310:	bl	389c <check_posix_syntax>
    7314:	cmp	r0, #0
    7318:	movne	r3, #1
    731c:	moveq	r3, #0
    7320:	b	7328 <compile_branch+0x3358>
    7324:	mov	r3, #0
    7328:	cmp	r3, #0
    732c:	beq	755c <compile_branch+0x358c>
    7330:	mov	r2, #0
    7334:	str	r2, [sp, #56]	; 0x38
    7338:	ldr	r5, [r9, #8]
    733c:	ldr	r0, [sp, #272]	; 0x110
    7340:	ldrb	r0, [r0, #1]
    7344:	cmp	r0, #58	; 0x3a
    7348:	beq	7358 <compile_branch+0x3388>
    734c:	mov	r3, #31
    7350:	str	r3, [r6]
    7354:	b	9428 <compile_branch+0x5458>
    7358:	ldr	r3, [sp, #272]	; 0x110
    735c:	add	ip, r3, #2
    7360:	str	ip, [sp, #272]	; 0x110
    7364:	ldr	r0, [sp, #272]	; 0x110
    7368:	ldrb	r0, [r0]
    736c:	cmp	r0, #94	; 0x5e
    7370:	bne	738c <compile_branch+0x33bc>
    7374:	mov	r1, #1
    7378:	str	r1, [sp, #56]	; 0x38
    737c:	mov	r4, #1
    7380:	ldr	r3, [sp, #272]	; 0x110
    7384:	add	r2, r3, #1
    7388:	str	r2, [sp, #272]	; 0x110
    738c:	ldr	r0, [sp, #272]	; 0x110
    7390:	ldr	r2, [sp, #276]	; 0x114
    7394:	ldr	r1, [sp, #272]	; 0x110
    7398:	sub	r1, r2, r1
    739c:	bl	39cc <check_posix_name>
    73a0:	cmp	r0, #0
    73a4:	bge	73b4 <compile_branch+0x33e4>
    73a8:	mov	r2, #30
    73ac:	str	r2, [r6]
    73b0:	b	9428 <compile_branch+0x5458>
    73b4:	ldr	r1, [sp, #96]	; 0x60
    73b8:	and	ip, r1, #1
    73bc:	cmp	ip, #0
    73c0:	bne	73cc <compile_branch+0x33fc>
    73c4:	mov	r3, #0
    73c8:	b	73d8 <compile_branch+0x3408>
    73cc:	cmp	r0, #2
    73d0:	movle	r3, #1
    73d4:	movgt	r3, #0
    73d8:	cmp	r3, #0
    73dc:	beq	73e4 <compile_branch+0x3414>
    73e0:	mov	r0, #0
    73e4:	add	sl, r0, r0, lsl #1
    73e8:	add	r0, sp, #352	; 0x160
    73ec:	ldr	r3, [pc, #2864]	; 7f24 <compile_branch+0x3f54>
    73f0:	ldr	r3, [r3, sl, lsl #2]
    73f4:	add	r1, r5, r3
    73f8:	mov	r2, #32
    73fc:	bl	0 <memcpy>
    7400:	ldr	r3, [pc, #2844]	; 7f24 <compile_branch+0x3f54>
    7404:	lsl	r0, sl, #2
    7408:	add	r3, r3, r0
    740c:	ldr	r0, [r3, #4]
    7410:	ldr	r3, [pc, #2828]	; 7f24 <compile_branch+0x3f54>
    7414:	lsl	ip, sl, #2
    7418:	add	r1, r3, ip
    741c:	ldr	sl, [r1, #8]
    7420:	cmp	r0, #0
    7424:	blt	7498 <compile_branch+0x34c8>
    7428:	cmp	sl, #0
    742c:	bge	7464 <compile_branch+0x3494>
    7430:	mov	ip, #0
    7434:	cmp	ip, #32
    7438:	bcs	7498 <compile_branch+0x34c8>
    743c:	add	r2, sp, #352	; 0x160
    7440:	add	r1, sp, #352	; 0x160
    7444:	ldrb	r3, [r1, ip]
    7448:	add	r1, ip, r0
    744c:	ldrb	r1, [r5, r1]
    7450:	bic	r3, r3, r1
    7454:	and	r3, r3, #255	; 0xff
    7458:	strb	r3, [r2, ip]
    745c:	add	ip, ip, #1
    7460:	b	7434 <compile_branch+0x3464>
    7464:	mov	r3, #0
    7468:	cmp	r3, #32
    746c:	bcs	7498 <compile_branch+0x34c8>
    7470:	add	r1, sp, #352	; 0x160
    7474:	add	ip, sp, #352	; 0x160
    7478:	ldrb	ip, [ip, r3]
    747c:	add	r2, r3, r0
    7480:	ldrb	r2, [r5, r2]
    7484:	orr	r2, ip, r2
    7488:	and	r2, r2, #255	; 0xff
    748c:	strb	r2, [r1, r3]
    7490:	add	r3, r3, #1
    7494:	b	7468 <compile_branch+0x3498>
    7498:	cmp	sl, #0
    749c:	bge	74a4 <compile_branch+0x34d4>
    74a0:	rsb	sl, sl, #0
    74a4:	cmp	sl, #1
    74a8:	beq	74c4 <compile_branch+0x34f4>
    74ac:	cmp	sl, #2
    74b0:	bne	74d0 <compile_branch+0x3500>
    74b4:	ldrb	r0, [sp, #363]	; 0x16b
    74b8:	and	r2, r0, #127	; 0x7f
    74bc:	strb	r2, [sp, #363]	; 0x16b
    74c0:	b	74d0 <compile_branch+0x3500>
    74c4:	ldrb	r3, [sp, #353]	; 0x161
    74c8:	and	r1, r3, #195	; 0xc3
    74cc:	strb	r1, [sp, #353]	; 0x161
    74d0:	ldr	ip, [sp, #56]	; 0x38
    74d4:	cmp	ip, #0
    74d8:	beq	7514 <compile_branch+0x3544>
    74dc:	mov	r1, #0
    74e0:	cmp	r1, #32
    74e4:	bcs	7548 <compile_branch+0x3578>
    74e8:	add	r3, sp, #320	; 0x140
    74ec:	add	ip, sp, #320	; 0x140
    74f0:	ldrb	ip, [ip, r1]
    74f4:	add	r2, sp, #352	; 0x160
    74f8:	ldrb	r2, [r2, r1]
    74fc:	mvn	r0, r2
    7500:	orr	r0, ip, r0
    7504:	and	ip, r0, #255	; 0xff
    7508:	strb	ip, [r3, r1]
    750c:	add	r1, r1, #1
    7510:	b	74e0 <compile_branch+0x3510>
    7514:	mov	r3, #0
    7518:	cmp	r3, #32
    751c:	bcs	7548 <compile_branch+0x3578>
    7520:	add	r2, sp, #320	; 0x140
    7524:	add	r1, sp, #320	; 0x140
    7528:	ldrb	r0, [r1, r3]
    752c:	add	r1, sp, #352	; 0x160
    7530:	ldrb	ip, [r1, r3]
    7534:	orr	ip, r0, ip
    7538:	and	ip, ip, #255	; 0xff
    753c:	strb	ip, [r2, r3]
    7540:	add	r3, r3, #1
    7544:	b	7518 <compile_branch+0x3548>
    7548:	ldr	r3, [sp, #276]	; 0x114
    754c:	add	r0, r3, #1
    7550:	str	r0, [sp, #272]	; 0x110
    7554:	mov	sl, #2
    7558:	b	7d2c <compile_branch+0x3d5c>
    755c:	cmp	r5, #92	; 0x5c
    7560:	bne	7894 <compile_branch+0x38c4>
    7564:	add	r0, sp, #272	; 0x110
    7568:	add	r1, sp, #300	; 0x12c
    756c:	ldr	r3, [r9, #64]	; 0x40
    7570:	mov	r2, #1
    7574:	str	r2, [sp, #4]
    7578:	ldr	ip, [sp, #96]	; 0x60
    757c:	str	ip, [sp]
    7580:	mov	r2, r6
    7584:	bl	2a4 <check_escape>
    7588:	mov	ip, r0
    758c:	ldr	r0, [r6]
    7590:	cmp	r0, #0
    7594:	bne	9428 <compile_branch+0x5458>
    7598:	cmp	ip, #0
    759c:	beq	7890 <compile_branch+0x38c0>
    75a0:	cmp	ip, #5
    75a4:	beq	7888 <compile_branch+0x38b8>
    75a8:	cmp	ip, #12
    75ac:	beq	787c <compile_branch+0x38ac>
    75b0:	cmp	ip, #26
    75b4:	beq	782c <compile_branch+0x385c>
    75b8:	cmp	ip, #25
    75bc:	beq	7d2c <compile_branch+0x3d5c>
    75c0:	ldr	r3, [r9, #8]
    75c4:	add	sl, sl, #2
    75c8:	sub	ip, ip, #6
    75cc:	cmp	ip, #16
    75d0:	bcs	7800 <compile_branch+0x3830>
    75d4:	add	pc, pc, ip, lsl #2
    75d8:	nop	{0}
    75dc:	b	7650 <compile_branch+0x3680>
    75e0:	b	761c <compile_branch+0x364c>
    75e4:	b	772c <compile_branch+0x375c>
    75e8:	b	76fc <compile_branch+0x372c>
    75ec:	b	76c0 <compile_branch+0x36f0>
    75f0:	b	768c <compile_branch+0x36bc>
    75f4:	b	7800 <compile_branch+0x3830>
    75f8:	b	7800 <compile_branch+0x3830>
    75fc:	b	7800 <compile_branch+0x3830>
    7600:	b	77f4 <compile_branch+0x3824>
    7604:	b	77f4 <compile_branch+0x3824>
    7608:	b	7800 <compile_branch+0x3830>
    760c:	b	778c <compile_branch+0x37bc>
    7610:	b	7764 <compile_branch+0x3794>
    7614:	b	77d4 <compile_branch+0x3804>
    7618:	b	77ac <compile_branch+0x37dc>
    761c:	mov	r0, #0
    7620:	cmp	r0, #32
    7624:	bcs	7d2c <compile_branch+0x3d5c>
    7628:	add	r1, sp, #320	; 0x140
    762c:	add	r2, sp, #320	; 0x140
    7630:	ldrb	ip, [r2, r0]
    7634:	add	r2, r3, r0
    7638:	ldrb	r2, [r2, #64]	; 0x40
    763c:	orr	ip, ip, r2
    7640:	and	ip, ip, #255	; 0xff
    7644:	strb	ip, [r1, r0]
    7648:	add	r0, r0, #1
    764c:	b	7620 <compile_branch+0x3650>
    7650:	mov	r4, #1
    7654:	mov	r0, #0
    7658:	cmp	r0, #32
    765c:	bcs	7d2c <compile_branch+0x3d5c>
    7660:	add	r1, sp, #320	; 0x140
    7664:	add	r2, sp, #320	; 0x140
    7668:	ldrb	r2, [r2, r0]
    766c:	add	ip, r3, r0
    7670:	ldrb	ip, [ip, #64]	; 0x40
    7674:	mvn	ip, ip
    7678:	orr	r2, r2, ip
    767c:	and	r2, r2, #255	; 0xff
    7680:	strb	r2, [r1, r0]
    7684:	add	r0, r0, #1
    7688:	b	7658 <compile_branch+0x3688>
    768c:	mov	r0, #0
    7690:	cmp	r0, #32
    7694:	bcs	7d2c <compile_branch+0x3d5c>
    7698:	add	r1, sp, #320	; 0x140
    769c:	add	ip, sp, #320	; 0x140
    76a0:	ldrb	r2, [ip, r0]
    76a4:	add	ip, r3, r0
    76a8:	ldrb	ip, [ip, #160]	; 0xa0
    76ac:	orr	r2, r2, ip
    76b0:	and	r2, r2, #255	; 0xff
    76b4:	strb	r2, [r1, r0]
    76b8:	add	r0, r0, #1
    76bc:	b	7690 <compile_branch+0x36c0>
    76c0:	mov	r4, #1
    76c4:	mov	r1, #0
    76c8:	cmp	r1, #32
    76cc:	bcs	7d2c <compile_branch+0x3d5c>
    76d0:	add	r2, sp, #320	; 0x140
    76d4:	add	ip, sp, #320	; 0x140
    76d8:	ldrb	r0, [ip, r1]
    76dc:	add	ip, r3, r1
    76e0:	ldrb	ip, [ip, #160]	; 0xa0
    76e4:	mvn	ip, ip
    76e8:	orr	ip, r0, ip
    76ec:	and	r0, ip, #255	; 0xff
    76f0:	strb	r0, [r2, r1]
    76f4:	add	r1, r1, #1
    76f8:	b	76c8 <compile_branch+0x36f8>
    76fc:	mov	ip, #0
    7700:	cmp	ip, #32
    7704:	bcs	7d2c <compile_branch+0x3d5c>
    7708:	add	r1, sp, #320	; 0x140
    770c:	add	r0, sp, #320	; 0x140
    7710:	ldrb	r0, [r0, ip]
    7714:	ldrb	r2, [r3, ip]
    7718:	orr	r2, r0, r2
    771c:	and	r2, r2, #255	; 0xff
    7720:	strb	r2, [r1, ip]
    7724:	add	ip, ip, #1
    7728:	b	7700 <compile_branch+0x3730>
    772c:	mov	r4, #1
    7730:	mov	r2, #0
    7734:	cmp	r2, #32
    7738:	bcs	7d2c <compile_branch+0x3d5c>
    773c:	add	ip, sp, #320	; 0x140
    7740:	add	r0, sp, #320	; 0x140
    7744:	ldrb	r1, [r0, r2]
    7748:	ldrb	r0, [r3, r2]
    774c:	mvn	r0, r0
    7750:	orr	r1, r1, r0
    7754:	and	r0, r1, #255	; 0xff
    7758:	strb	r0, [ip, r2]
    775c:	add	r2, r2, #1
    7760:	b	7734 <compile_branch+0x3764>
    7764:	add	r0, sp, #320	; 0x140
    7768:	add	r1, sp, #280	; 0x118
    776c:	ldr	r2, [pc, #1964]	; 7f20 <compile_branch+0x3f50>
    7770:	mvn	r3, #0
    7774:	str	r3, [sp, #4]
    7778:	str	r2, [sp]
    777c:	mov	r3, r9
    7780:	ldr	r2, [sp, #96]	; 0x60
    7784:	bl	3d98 <add_list_to_class>
    7788:	b	7d2c <compile_branch+0x3d5c>
    778c:	add	r0, sp, #320	; 0x140
    7790:	add	r1, sp, #280	; 0x118
    7794:	ldr	r2, [pc, #1924]	; 7f20 <compile_branch+0x3f50>
    7798:	str	r2, [sp]
    779c:	mov	r3, r9
    77a0:	ldr	r2, [sp, #96]	; 0x60
    77a4:	bl	3e90 <add_not_list_to_class>
    77a8:	b	7d2c <compile_branch+0x3d5c>
    77ac:	add	r0, sp, #320	; 0x140
    77b0:	add	r1, sp, #280	; 0x118
    77b4:	ldr	r2, [pc, #1876]	; 7f10 <compile_branch+0x3f40>
    77b8:	mvn	r3, #0
    77bc:	str	r3, [sp, #4]
    77c0:	str	r2, [sp]
    77c4:	mov	r3, r9
    77c8:	ldr	r2, [sp, #96]	; 0x60
    77cc:	bl	3d98 <add_list_to_class>
    77d0:	b	7d2c <compile_branch+0x3d5c>
    77d4:	add	r0, sp, #320	; 0x140
    77d8:	add	r1, sp, #280	; 0x118
    77dc:	ldr	r2, [pc, #1836]	; 7f10 <compile_branch+0x3f40>
    77e0:	str	r2, [sp]
    77e4:	mov	r3, r9
    77e8:	ldr	r2, [sp, #96]	; 0x60
    77ec:	bl	3e90 <add_not_list_to_class>
    77f0:	b	7d2c <compile_branch+0x3d5c>
    77f4:	mov	ip, #45	; 0x2d
    77f8:	str	ip, [r6]
    77fc:	b	9428 <compile_branch+0x5458>
    7800:	ldr	r3, [sp, #96]	; 0x60
    7804:	and	r1, r3, #64	; 0x40
    7808:	cmp	r1, #0
    780c:	beq	781c <compile_branch+0x384c>
    7810:	mov	r1, #7
    7814:	str	r1, [r6]
    7818:	b	9428 <compile_branch+0x5458>
    781c:	sub	sl, sl, #2
    7820:	ldr	r3, [sp, #272]	; 0x110
    7824:	ldrb	r5, [r3]
    7828:	b	7894 <compile_branch+0x38c4>
    782c:	ldr	r1, [sp, #272]	; 0x110
    7830:	ldrb	r2, [r1, #1]
    7834:	cmp	r2, #92	; 0x5c
    7838:	bne	7854 <compile_branch+0x3884>
    783c:	ldr	r1, [sp, #272]	; 0x110
    7840:	ldrb	ip, [r1, #2]
    7844:	cmp	ip, #69	; 0x45
    7848:	moveq	r3, #1
    784c:	movne	r3, #0
    7850:	b	7858 <compile_branch+0x3888>
    7854:	mov	r3, #0
    7858:	cmp	r3, #0
    785c:	beq	7870 <compile_branch+0x38a0>
    7860:	ldr	r0, [sp, #272]	; 0x110
    7864:	add	r2, r0, #2
    7868:	str	r2, [sp, #272]	; 0x110
    786c:	b	7d2c <compile_branch+0x3d5c>
    7870:	mov	r2, #1
    7874:	str	r2, [sp, #120]	; 0x78
    7878:	b	7d2c <compile_branch+0x3d5c>
    787c:	mov	r2, #71	; 0x47
    7880:	str	r2, [r6]
    7884:	b	9428 <compile_branch+0x5458>
    7888:	mov	r5, #8
    788c:	b	7894 <compile_branch+0x38c4>
    7890:	ldr	r5, [sp, #300]	; 0x12c
    7894:	ldr	r0, [sp, #272]	; 0x110
    7898:	ldrb	r3, [r0, #1]
    789c:	cmp	r3, #92	; 0x5c
    78a0:	bne	78bc <compile_branch+0x38ec>
    78a4:	ldr	r1, [sp, #272]	; 0x110
    78a8:	ldrb	r1, [r1, #2]
    78ac:	cmp	r1, #69	; 0x45
    78b0:	moveq	r3, #1
    78b4:	movne	r3, #0
    78b8:	b	78c0 <compile_branch+0x38f0>
    78bc:	mov	r3, #0
    78c0:	cmp	r3, #0
    78c4:	beq	78e0 <compile_branch+0x3910>
    78c8:	mov	r1, #0
    78cc:	str	r1, [sp, #120]	; 0x78
    78d0:	ldr	r0, [sp, #272]	; 0x110
    78d4:	add	r0, r0, #2
    78d8:	str	r0, [sp, #272]	; 0x110
    78dc:	b	7894 <compile_branch+0x38c4>
    78e0:	ldr	ip, [sp, #272]	; 0x110
    78e4:	cmp	r5, #13
    78e8:	beq	78fc <compile_branch+0x392c>
    78ec:	cmp	r5, #10
    78f0:	moveq	r2, #1
    78f4:	movne	r2, #0
    78f8:	b	7900 <compile_branch+0x3930>
    78fc:	mov	r2, #1
    7900:	cmp	r2, #0
    7904:	beq	7914 <compile_branch+0x3944>
    7908:	ldr	r2, [r9, #100]	; 0x64
    790c:	orr	r0, r2, #2048	; 0x800
    7910:	str	r0, [r9, #100]	; 0x64
    7914:	ldr	r0, [sp, #120]	; 0x78
    7918:	cmp	r0, #0
    791c:	bne	7938 <compile_branch+0x3968>
    7920:	ldr	r3, [sp, #272]	; 0x110
    7924:	ldrb	r3, [r3, #1]
    7928:	cmp	r3, #45	; 0x2d
    792c:	moveq	r1, #1
    7930:	movne	r1, #0
    7934:	b	793c <compile_branch+0x396c>
    7938:	mov	r1, #0
    793c:	cmp	r1, #0
    7940:	beq	7c24 <compile_branch+0x3c54>
    7944:	ldr	r2, [sp, #272]	; 0x110
    7948:	add	r1, r2, #2
    794c:	str	r1, [sp, #272]	; 0x110
    7950:	ldr	r0, [sp, #272]	; 0x110
    7954:	ldrb	r0, [r0]
    7958:	cmp	r0, #92	; 0x5c
    795c:	bne	7978 <compile_branch+0x39a8>
    7960:	ldr	r0, [sp, #272]	; 0x110
    7964:	ldrb	r0, [r0, #1]
    7968:	cmp	r0, #69	; 0x45
    796c:	moveq	r1, #1
    7970:	movne	r1, #0
    7974:	b	797c <compile_branch+0x39ac>
    7978:	mov	r1, #0
    797c:	cmp	r1, #0
    7980:	beq	7994 <compile_branch+0x39c4>
    7984:	ldr	r3, [sp, #272]	; 0x110
    7988:	add	r0, r3, #2
    798c:	str	r0, [sp, #272]	; 0x110
    7990:	b	7950 <compile_branch+0x3980>
    7994:	ldr	r0, [sp, #272]	; 0x110
    7998:	ldrb	r3, [r0]
    799c:	cmp	r3, #92	; 0x5c
    79a0:	bne	79bc <compile_branch+0x39ec>
    79a4:	ldr	r0, [sp, #272]	; 0x110
    79a8:	ldrb	r0, [r0, #1]
    79ac:	cmp	r0, #81	; 0x51
    79b0:	moveq	r0, #1
    79b4:	movne	r0, #0
    79b8:	b	79c0 <compile_branch+0x39f0>
    79bc:	mov	r0, #0
    79c0:	cmp	r0, #0
    79c4:	beq	7a20 <compile_branch+0x3a50>
    79c8:	ldr	r2, [sp, #272]	; 0x110
    79cc:	add	r1, r2, #2
    79d0:	str	r1, [sp, #272]	; 0x110
    79d4:	ldr	r0, [sp, #272]	; 0x110
    79d8:	ldrb	r0, [r0]
    79dc:	cmp	r0, #92	; 0x5c
    79e0:	bne	79fc <compile_branch+0x3a2c>
    79e4:	ldr	r3, [sp, #272]	; 0x110
    79e8:	ldrb	r0, [r3, #1]
    79ec:	cmp	r0, #69	; 0x45
    79f0:	moveq	r3, #1
    79f4:	movne	r3, #0
    79f8:	b	7a00 <compile_branch+0x3a30>
    79fc:	mov	r3, #0
    7a00:	cmp	r3, #0
    7a04:	beq	7a18 <compile_branch+0x3a48>
    7a08:	ldr	r0, [sp, #272]	; 0x110
    7a0c:	add	r0, r0, #2
    7a10:	str	r0, [sp, #272]	; 0x110
    7a14:	b	7994 <compile_branch+0x39c4>
    7a18:	mov	r0, #1
    7a1c:	str	r0, [sp, #120]	; 0x78
    7a20:	ldr	r1, [sp, #272]	; 0x110
    7a24:	ldrb	r0, [r1]
    7a28:	cmp	r0, #0
    7a2c:	beq	7a68 <compile_branch+0x3a98>
    7a30:	ldr	r0, [sp, #120]	; 0x78
    7a34:	cmp	r0, #0
    7a38:	bne	7a60 <compile_branch+0x3a90>
    7a3c:	ldr	r1, [sp, #272]	; 0x110
    7a40:	ldrb	r3, [r1]
    7a44:	cmp	r3, #93	; 0x5d
    7a48:	moveq	r0, #1
    7a4c:	movne	r0, #0
    7a50:	cmp	r0, #0
    7a54:	movne	r3, #1
    7a58:	moveq	r3, #0
    7a5c:	b	7a6c <compile_branch+0x3a9c>
    7a60:	mov	r3, #0
    7a64:	b	7a6c <compile_branch+0x3a9c>
    7a68:	mov	r3, #1
    7a6c:	cmp	r3, #0
    7a70:	beq	7a7c <compile_branch+0x3aac>
    7a74:	str	ip, [sp, #272]	; 0x110
    7a78:	b	7c24 <compile_branch+0x3c54>
    7a7c:	ldr	r1, [sp, #272]	; 0x110
    7a80:	ldrb	r2, [r1]
    7a84:	str	r2, [sp, #304]	; 0x130
    7a88:	ldr	r0, [sp, #120]	; 0x78
    7a8c:	cmp	r0, #0
    7a90:	bne	7ba0 <compile_branch+0x3bd0>
    7a94:	ldr	r1, [sp, #304]	; 0x130
    7a98:	cmp	r1, #92	; 0x5c
    7a9c:	beq	7b4c <compile_branch+0x3b7c>
    7aa0:	ldr	r2, [sp, #304]	; 0x130
    7aa4:	cmp	r2, #91	; 0x5b
    7aa8:	bne	7b0c <compile_branch+0x3b3c>
    7aac:	ldr	ip, [sp, #272]	; 0x110
    7ab0:	ldrb	r2, [ip, #1]
    7ab4:	cmp	r2, #58	; 0x3a
    7ab8:	beq	7ad4 <compile_branch+0x3b04>
    7abc:	ldr	ip, [sp, #272]	; 0x110
    7ac0:	ldrb	ip, [ip, #1]
    7ac4:	cmp	ip, #46	; 0x2e
    7ac8:	moveq	r2, #1
    7acc:	movne	r2, #0
    7ad0:	b	7ad8 <compile_branch+0x3b08>
    7ad4:	mov	r2, #1
    7ad8:	cmp	r2, #0
    7adc:	bne	7b04 <compile_branch+0x3b34>
    7ae0:	ldr	r2, [sp, #272]	; 0x110
    7ae4:	ldrb	r0, [r2, #1]
    7ae8:	cmp	r0, #61	; 0x3d
    7aec:	moveq	r1, #1
    7af0:	movne	r1, #0
    7af4:	cmp	r1, #0
    7af8:	movne	r2, #1
    7afc:	moveq	r2, #0
    7b00:	b	7b10 <compile_branch+0x3b40>
    7b04:	mov	r2, #1
    7b08:	b	7b10 <compile_branch+0x3b40>
    7b0c:	mov	r2, #0
    7b10:	cmp	r2, #0
    7b14:	beq	7b34 <compile_branch+0x3b64>
    7b18:	ldr	r0, [sp, #272]	; 0x110
    7b1c:	add	r1, sp, #276	; 0x114
    7b20:	bl	389c <check_posix_syntax>
    7b24:	cmp	r0, #0
    7b28:	movne	r1, #1
    7b2c:	moveq	r1, #0
    7b30:	b	7b38 <compile_branch+0x3b68>
    7b34:	mov	r1, #0
    7b38:	cmp	r1, #0
    7b3c:	beq	7ba0 <compile_branch+0x3bd0>
    7b40:	mov	r1, #83	; 0x53
    7b44:	str	r1, [r6]
    7b48:	b	9428 <compile_branch+0x5458>
    7b4c:	add	r0, sp, #272	; 0x110
    7b50:	add	r1, sp, #304	; 0x130
    7b54:	ldr	r3, [r9, #64]	; 0x40
    7b58:	mov	r2, #1
    7b5c:	str	r2, [sp, #4]
    7b60:	ldr	ip, [sp, #96]	; 0x60
    7b64:	str	ip, [sp]
    7b68:	mov	r2, r6
    7b6c:	bl	2a4 <check_escape>
    7b70:	ldr	r1, [r6]
    7b74:	cmp	r1, #0
    7b78:	bne	9428 <compile_branch+0x5458>
    7b7c:	cmp	r0, #0
    7b80:	beq	7ba0 <compile_branch+0x3bd0>
    7b84:	cmp	r0, #5
    7b88:	beq	7b98 <compile_branch+0x3bc8>
    7b8c:	mov	r1, #83	; 0x53
    7b90:	str	r1, [r6]
    7b94:	b	9428 <compile_branch+0x5458>
    7b98:	mov	r3, #8
    7b9c:	str	r3, [sp, #304]	; 0x130
    7ba0:	ldr	ip, [sp, #304]	; 0x130
    7ba4:	cmp	ip, r5
    7ba8:	bcs	7bb8 <compile_branch+0x3be8>
    7bac:	mov	r2, #8
    7bb0:	str	r2, [r6]
    7bb4:	b	9428 <compile_branch+0x5458>
    7bb8:	ldr	r2, [sp, #304]	; 0x130
    7bbc:	cmp	r2, r5
    7bc0:	beq	7c24 <compile_branch+0x3c54>
    7bc4:	mov	sl, #2
    7bc8:	ldr	r0, [sp, #304]	; 0x130
    7bcc:	cmp	r0, #13
    7bd0:	beq	7be8 <compile_branch+0x3c18>
    7bd4:	ldr	r2, [sp, #304]	; 0x130
    7bd8:	cmp	r2, #10
    7bdc:	moveq	r0, #1
    7be0:	movne	r0, #0
    7be4:	b	7bec <compile_branch+0x3c1c>
    7be8:	mov	r0, #1
    7bec:	cmp	r0, #0
    7bf0:	beq	7c00 <compile_branch+0x3c30>
    7bf4:	ldr	ip, [r9, #100]	; 0x64
    7bf8:	orr	r1, ip, #2048	; 0x800
    7bfc:	str	r1, [r9, #100]	; 0x64
    7c00:	add	r0, sp, #320	; 0x140
    7c04:	add	r1, sp, #280	; 0x118
    7c08:	ldr	r2, [sp, #304]	; 0x130
    7c0c:	str	r2, [sp, #4]
    7c10:	str	r5, [sp]
    7c14:	mov	r3, r9
    7c18:	ldr	r2, [sp, #96]	; 0x60
    7c1c:	bl	3c88 <add_to_class>
    7c20:	b	7d2c <compile_branch+0x3d5c>
    7c24:	cmp	sl, #2
    7c28:	bge	7c30 <compile_branch+0x3c60>
    7c2c:	add	sl, sl, #1
    7c30:	ldr	r1, [sp, #120]	; 0x78
    7c34:	cmp	r1, #0
    7c38:	beq	7c44 <compile_branch+0x3c74>
    7c3c:	mov	r1, #0
    7c40:	b	7c50 <compile_branch+0x3c80>
    7c44:	cmp	sl, #1
    7c48:	moveq	r1, #1
    7c4c:	movne	r1, #0
    7c50:	cmp	r1, #0
    7c54:	beq	7c70 <compile_branch+0x3ca0>
    7c58:	ldr	ip, [sp, #272]	; 0x110
    7c5c:	ldrb	r0, [ip, #1]
    7c60:	cmp	r0, #93	; 0x5d
    7c64:	moveq	r2, #1
    7c68:	movne	r2, #0
    7c6c:	b	7c74 <compile_branch+0x3ca4>
    7c70:	mov	r2, #0
    7c74:	cmp	r2, #0
    7c78:	beq	7d10 <compile_branch+0x3d40>
    7c7c:	ldr	r2, [sp, #272]	; 0x110
    7c80:	add	r0, r2, #1
    7c84:	str	r0, [sp, #272]	; 0x110
    7c88:	ldr	ip, [sp, #116]	; 0x74
    7c8c:	str	ip, [sp, #132]	; 0x84
    7c90:	ldr	r2, [sp, #104]	; 0x68
    7c94:	str	r2, [sp, #128]	; 0x80
    7c98:	cmp	r7, #0
    7c9c:	beq	7d00 <compile_branch+0x3d30>
    7ca0:	ldr	r0, [sp, #88]	; 0x58
    7ca4:	cmn	r0, #2
    7ca8:	bne	7cb4 <compile_branch+0x3ce4>
    7cac:	mvn	r1, #0
    7cb0:	str	r1, [sp, #88]	; 0x58
    7cb4:	ldr	ip, [sp, #124]	; 0x7c
    7cb8:	str	ip, [sp, #148]	; 0x94
    7cbc:	ldr	r2, [sp, #88]	; 0x58
    7cc0:	str	r2, [sp, #112]	; 0x70
    7cc4:	add	r2, fp, #1
    7cc8:	ldr	r3, [sp, #96]	; 0x60
    7ccc:	and	r3, r3, #1
    7cd0:	cmp	r3, #0
    7cd4:	bne	7ce0 <compile_branch+0x3d10>
    7cd8:	mov	ip, #31
    7cdc:	b	7ce4 <compile_branch+0x3d14>
    7ce0:	mov	ip, #32
    7ce4:	and	ip, ip, #255	; 0xff
    7ce8:	strb	ip, [fp]
    7cec:	mov	r0, r2
    7cf0:	add	fp, r0, #1
    7cf4:	and	r1, r5, #255	; 0xff
    7cf8:	strb	r1, [r0]
    7cfc:	b	9600 <compile_branch+0x5630>
    7d00:	and	r3, r5, #255	; 0xff
    7d04:	strb	r3, [sp, #312]	; 0x138
    7d08:	mov	r1, #1
    7d0c:	b	9470 <compile_branch+0x54a0>
    7d10:	add	r0, sp, #320	; 0x140
    7d14:	add	r1, sp, #280	; 0x118
    7d18:	str	r5, [sp, #4]
    7d1c:	str	r5, [sp]
    7d20:	mov	r3, r9
    7d24:	ldr	r2, [sp, #96]	; 0x60
    7d28:	bl	3c88 <add_to_class>
    7d2c:	ldr	r1, [sp, #272]	; 0x110
    7d30:	add	r3, r1, #1
    7d34:	str	r3, [sp, #272]	; 0x110
    7d38:	ldrb	r5, [r3]
    7d3c:	cmp	r5, #0
    7d40:	bne	7d90 <compile_branch+0x3dc0>
    7d44:	ldr	ip, [sp, #140]	; 0x8c
    7d48:	cmp	ip, #0
    7d4c:	beq	7d88 <compile_branch+0x3db8>
    7d50:	str	ip, [sp, #272]	; 0x110
    7d54:	mov	r0, #0
    7d58:	str	r0, [sp, #140]	; 0x8c
    7d5c:	ldr	r0, [sp, #272]	; 0x110
    7d60:	add	r1, r0, #1
    7d64:	str	r1, [sp, #272]	; 0x110
    7d68:	ldrb	r5, [r1]
    7d6c:	cmp	r5, #0
    7d70:	movne	ip, #1
    7d74:	moveq	ip, #0
    7d78:	cmp	ip, #0
    7d7c:	movne	r1, #1
    7d80:	moveq	r1, #0
    7d84:	b	7d94 <compile_branch+0x3dc4>
    7d88:	mov	r1, #0
    7d8c:	b	7d94 <compile_branch+0x3dc4>
    7d90:	mov	r1, #1
    7d94:	cmp	r1, #0
    7d98:	beq	7dcc <compile_branch+0x3dfc>
    7d9c:	cmp	r5, #93	; 0x5d
    7da0:	bne	7dc4 <compile_branch+0x3df4>
    7da4:	ldr	ip, [sp, #120]	; 0x78
    7da8:	cmp	ip, #0
    7dac:	movne	r0, #1
    7db0:	moveq	r0, #0
    7db4:	cmp	r0, #0
    7db8:	movne	ip, #1
    7dbc:	moveq	ip, #0
    7dc0:	b	7dd0 <compile_branch+0x3e00>
    7dc4:	mov	ip, #1
    7dc8:	b	7dd0 <compile_branch+0x3e00>
    7dcc:	mov	ip, #0
    7dd0:	cmp	ip, #0
    7dd4:	bne	7244 <compile_branch+0x3274>
    7dd8:	cmp	r5, #0
    7ddc:	bne	7dec <compile_branch+0x3e1c>
    7de0:	mov	r3, #6
    7de4:	str	r3, [r6]
    7de8:	b	9428 <compile_branch+0x5458>
    7dec:	ldr	r0, [sp, #88]	; 0x58
    7df0:	cmn	r0, #2
    7df4:	bne	7e00 <compile_branch+0x3e30>
    7df8:	mvn	r0, #0
    7dfc:	str	r0, [sp, #88]	; 0x58
    7e00:	ldr	ip, [sp, #124]	; 0x7c
    7e04:	str	ip, [sp, #148]	; 0x94
    7e08:	ldr	ip, [sp, #88]	; 0x58
    7e0c:	str	ip, [sp, #112]	; 0x70
    7e10:	ldr	r0, [sp, #116]	; 0x74
    7e14:	str	r0, [sp, #132]	; 0x84
    7e18:	ldr	ip, [sp, #104]	; 0x68
    7e1c:	str	ip, [sp, #128]	; 0x80
    7e20:	mov	ip, fp
    7e24:	add	r5, ip, #1
    7e28:	cmp	r7, r4
    7e2c:	beq	7e38 <compile_branch+0x3e68>
    7e30:	mov	r1, #111	; 0x6f
    7e34:	b	7e3c <compile_branch+0x3e6c>
    7e38:	mov	r1, #110	; 0x6e
    7e3c:	and	r2, r1, #255	; 0xff
    7e40:	strb	r2, [ip]
    7e44:	ldr	ip, [sp, #84]	; 0x54
    7e48:	cmp	ip, #0
    7e4c:	bne	7e94 <compile_branch+0x3ec4>
    7e50:	cmp	r7, #0
    7e54:	beq	7e84 <compile_branch+0x3eb4>
    7e58:	mov	r1, #0
    7e5c:	cmp	r1, #32
    7e60:	bcs	7e84 <compile_branch+0x3eb4>
    7e64:	add	r0, sp, #320	; 0x140
    7e68:	add	ip, sp, #320	; 0x140
    7e6c:	ldrb	r2, [ip, r1]
    7e70:	mvn	r2, r2
    7e74:	and	r2, r2, #255	; 0xff
    7e78:	strb	r2, [r0, r1]
    7e7c:	add	r1, r1, #1
    7e80:	b	7e5c <compile_branch+0x3e8c>
    7e84:	add	r1, sp, #320	; 0x140
    7e88:	mov	r2, #32
    7e8c:	mov	r0, r5
    7e90:	bl	0 <memcpy>
    7e94:	add	fp, r5, #32
    7e98:	b	9600 <compile_branch+0x5630>
    7e9c:	mov	ip, #0
    7ea0:	str	ip, [sp, #256]	; 0x100
    7ea4:	mov	r3, #1
    7ea8:	str	r3, [sp, #260]	; 0x104
    7eac:	b	803c <compile_branch+0x406c>
    7eb0:	cmp	r2, #123	; 0x7b
    7eb4:	bcs	7f58 <compile_branch+0x3f88>
    7eb8:	cmp	r2, #93	; 0x5d
    7ebc:	beq	7f3c <compile_branch+0x3f6c>
    7ec0:	cmp	r2, #94	; 0x5e
    7ec4:	bne	9464 <compile_branch+0x5494>
    7ec8:	mov	r8, #0
    7ecc:	ldr	r3, [sp, #96]	; 0x60
    7ed0:	and	r1, r3, #2
    7ed4:	cmp	r1, #0
    7ed8:	beq	7f28 <compile_branch+0x3f58>
    7edc:	ldr	ip, [sp, #88]	; 0x58
    7ee0:	cmn	ip, #2
    7ee4:	bne	7ef4 <compile_branch+0x3f24>
    7ee8:	mvn	r1, #0
    7eec:	str	r1, [sp, #88]	; 0x58
    7ef0:	str	r1, [sp, #112]	; 0x70
    7ef4:	mov	r1, fp
    7ef8:	add	fp, r1, #1
    7efc:	mov	ip, #28
    7f00:	strb	ip, [r1]
    7f04:	b	9600 <compile_branch+0x5630>
    7f08:	.word	0x000000af
    7f0c:	.word	0x000001f3
    7f10:	.word	0x00000000
    7f14:	.word	0x00000036
    7f18:	.word	0x00000095
    7f1c:	.word	0x000001fc
    7f20:	.word	0x00000000
    7f24:	.word	0x0000026c
    7f28:	mov	r3, fp
    7f2c:	add	fp, r3, #1
    7f30:	mov	ip, #27
    7f34:	strb	ip, [r3]
    7f38:	b	9600 <compile_branch+0x5630>
    7f3c:	ldr	r2, [r9, #96]	; 0x60
    7f40:	and	r0, r2, #33554432	; 0x2000000
    7f44:	cmp	r0, #0
    7f48:	beq	9464 <compile_branch+0x5494>
    7f4c:	mov	ip, #64	; 0x40
    7f50:	str	ip, [r6]
    7f54:	b	9428 <compile_branch+0x5458>
    7f58:	cmp	r2, #123	; 0x7b
    7f5c:	beq	800c <compile_branch+0x403c>
    7f60:	cmp	r2, #124	; 0x7c
    7f64:	bne	9464 <compile_branch+0x5494>
    7f68:	ldr	r3, [sp, #208]	; 0xd0
    7f6c:	ldr	ip, [sp, #124]	; 0x7c
    7f70:	str	ip, [r3]
    7f74:	ldr	r3, [sp, #204]	; 0xcc
    7f78:	ldr	r0, [sp, #88]	; 0x58
    7f7c:	str	r0, [r3]
    7f80:	ldr	ip, [sp, #200]	; 0xc8
    7f84:	ldr	r0, [sp, #116]	; 0x74
    7f88:	str	r0, [ip]
    7f8c:	ldr	r3, [sp, #212]	; 0xd4
    7f90:	ldr	r1, [sp, #104]	; 0x68
    7f94:	str	r1, [r3]
    7f98:	ldr	r1, [sp, #192]	; 0xc0
    7f9c:	str	fp, [r1]
    7fa0:	ldr	ip, [sp, #272]	; 0x110
    7fa4:	ldr	r2, [sp, #172]	; 0xac
    7fa8:	str	ip, [r2]
    7fac:	ldr	r2, [sp, #84]	; 0x54
    7fb0:	cmp	r2, #0
    7fb4:	beq	8004 <compile_branch+0x4034>
    7fb8:	ldr	r3, [r2]
    7fbc:	rsb	r3, r3, #235	; 0xeb
    7fc0:	add	r3, r3, #65280	; 0xff00
    7fc4:	add	r3, r3, #16711680	; 0xff0000
    7fc8:	add	r3, r3, #2130706432	; 0x7f000000
    7fcc:	ldr	r2, [sp, #152]	; 0x98
    7fd0:	sub	ip, fp, r2
    7fd4:	cmp	r3, ip
    7fd8:	bge	7fe8 <compile_branch+0x4018>
    7fdc:	mov	r3, #20
    7fe0:	str	r3, [r6]
    7fe4:	b	9428 <compile_branch+0x5458>
    7fe8:	ldr	ip, [sp, #84]	; 0x54
    7fec:	ldr	ip, [ip]
    7ff0:	ldr	r0, [sp, #152]	; 0x98
    7ff4:	sub	r0, fp, r0
    7ff8:	add	r1, ip, r0
    7ffc:	ldr	r3, [sp, #84]	; 0x54
    8000:	str	r1, [r3]
    8004:	mov	r0, #1
    8008:	b	9438 <compile_branch+0x5468>
    800c:	cmp	r5, #0
    8010:	beq	9464 <compile_branch+0x5494>
    8014:	ldr	r1, [sp, #272]	; 0x110
    8018:	add	r0, r1, #1
    801c:	add	r1, sp, #256	; 0x100
    8020:	add	r2, sp, #260	; 0x104
    8024:	mov	r3, r6
    8028:	bl	f54 <read_repeat_counts>
    802c:	str	r0, [sp, #272]	; 0x110
    8030:	ldr	r1, [r6]
    8034:	cmp	r1, #0
    8038:	bne	9428 <compile_branch+0x5458>
    803c:	cmp	r8, #0
    8040:	bne	8050 <compile_branch+0x4080>
    8044:	mov	r0, #9
    8048:	str	r0, [r6]
    804c:	b	9428 <compile_branch+0x5458>
    8050:	ldr	ip, [sp, #256]	; 0x100
    8054:	cmp	ip, #0
    8058:	bne	807c <compile_branch+0x40ac>
    805c:	ldr	r3, [sp, #148]	; 0x94
    8060:	str	r3, [sp, #124]	; 0x7c
    8064:	ldr	r0, [sp, #112]	; 0x70
    8068:	str	r0, [sp, #88]	; 0x58
    806c:	ldr	r2, [sp, #132]	; 0x84
    8070:	str	r2, [sp, #116]	; 0x74
    8074:	ldr	r2, [sp, #128]	; 0x80
    8078:	str	r2, [sp, #104]	; 0x68
    807c:	ldr	r3, [sp, #256]	; 0x100
    8080:	ldr	ip, [sp, #260]	; 0x104
    8084:	cmp	r3, ip
    8088:	beq	8094 <compile_branch+0x40c4>
    808c:	mov	r3, #2
    8090:	b	8098 <compile_branch+0x40c8>
    8094:	mov	r3, #0
    8098:	str	r3, [sp, #72]	; 0x48
    809c:	mov	r1, #0
    80a0:	str	r1, [sp, #68]	; 0x44
    80a4:	str	r8, [sp, #268]	; 0x10c
    80a8:	ldr	ip, [sp, #96]	; 0x60
    80ac:	and	ip, ip, #8
    80b0:	cmp	ip, #0
    80b4:	beq	81ec <compile_branch+0x421c>
    80b8:	ldr	r1, [sp, #272]	; 0x110
    80bc:	add	r4, r1, #1
    80c0:	ldr	r2, [r9, #12]
    80c4:	ldrb	r1, [r4]
    80c8:	ldrb	r3, [r2, r1]
    80cc:	and	r0, r3, #1
    80d0:	cmp	r0, #0
    80d4:	movne	r0, #1
    80d8:	moveq	r0, #0
    80dc:	cmp	r0, #0
    80e0:	beq	80ec <compile_branch+0x411c>
    80e4:	add	r4, r4, #1
    80e8:	b	80c0 <compile_branch+0x40f0>
    80ec:	ldrb	r1, [r4]
    80f0:	cmp	r1, #35	; 0x23
    80f4:	bne	81e4 <compile_branch+0x4214>
    80f8:	add	r4, r4, #1
    80fc:	ldrb	r0, [r4]
    8100:	cmp	r0, #0
    8104:	beq	80c0 <compile_branch+0x40f0>
    8108:	ldr	r3, [r9, #132]	; 0x84
    810c:	cmp	r3, #0
    8110:	beq	8154 <compile_branch+0x4184>
    8114:	ldr	r2, [r9, #28]
    8118:	cmp	r4, r2
    811c:	bcs	814c <compile_branch+0x417c>
    8120:	ldr	r1, [r9, #132]	; 0x84
    8124:	ldr	r2, [r9, #28]
    8128:	add	r3, r9, #136	; 0x88
    812c:	ldr	ip, [sp, #136]	; 0x88
    8130:	str	ip, [sp]
    8134:	mov	r0, r4
    8138:	bl	0 <coda__pcre_is_newline>
    813c:	cmp	r0, #0
    8140:	movne	r2, #1
    8144:	moveq	r2, #0
    8148:	b	81c8 <compile_branch+0x41f8>
    814c:	mov	r2, #0
    8150:	b	81c8 <compile_branch+0x41f8>
    8154:	ldr	r3, [r9, #28]
    8158:	ldr	r1, [r9, #136]	; 0x88
    815c:	sub	r2, r3, r1
    8160:	cmp	r4, r2
    8164:	bhi	8180 <compile_branch+0x41b0>
    8168:	ldrb	r0, [r4]
    816c:	ldrb	ip, [r9, #140]	; 0x8c
    8170:	cmp	r0, ip
    8174:	moveq	r1, #1
    8178:	movne	r1, #0
    817c:	b	8184 <compile_branch+0x41b4>
    8180:	mov	r1, #0
    8184:	cmp	r1, #0
    8188:	beq	81c4 <compile_branch+0x41f4>
    818c:	ldr	r2, [r9, #136]	; 0x88
    8190:	cmp	r2, #1
    8194:	beq	81bc <compile_branch+0x41ec>
    8198:	ldrb	r3, [r4, #1]
    819c:	ldrb	ip, [r9, #141]	; 0x8d
    81a0:	cmp	r3, ip
    81a4:	moveq	r2, #1
    81a8:	movne	r2, #0
    81ac:	cmp	r2, #0
    81b0:	movne	r2, #1
    81b4:	moveq	r2, #0
    81b8:	b	81c8 <compile_branch+0x41f8>
    81bc:	mov	r2, #1
    81c0:	b	81c8 <compile_branch+0x41f8>
    81c4:	mov	r2, #0
    81c8:	cmp	r2, #0
    81cc:	beq	81dc <compile_branch+0x420c>
    81d0:	ldr	r1, [r9, #136]	; 0x88
    81d4:	add	r4, r4, r1
    81d8:	b	80c0 <compile_branch+0x40f0>
    81dc:	add	r4, r4, #1
    81e0:	b	80fc <compile_branch+0x412c>
    81e4:	sub	r2, r4, #1
    81e8:	str	r2, [sp, #272]	; 0x110
    81ec:	ldr	r1, [sp, #272]	; 0x110
    81f0:	ldrb	r1, [r1, #1]
    81f4:	cmp	r1, #43	; 0x2b
    81f8:	beq	8228 <compile_branch+0x4258>
    81fc:	ldr	r3, [sp, #272]	; 0x110
    8200:	ldrb	r0, [r3, #1]
    8204:	cmp	r0, #63	; 0x3f
    8208:	bne	8220 <compile_branch+0x4250>
    820c:	ldr	r5, [sp, #176]	; 0xb0
    8210:	ldr	ip, [sp, #272]	; 0x110
    8214:	add	r3, ip, #1
    8218:	str	r3, [sp, #272]	; 0x110
    821c:	b	8240 <compile_branch+0x4270>
    8220:	ldr	r5, [sp, #180]	; 0xb4
    8224:	b	8240 <compile_branch+0x4270>
    8228:	mov	r5, #0
    822c:	mov	r0, #1
    8230:	str	r0, [sp, #68]	; 0x44
    8234:	ldr	r0, [sp, #272]	; 0x110
    8238:	add	r3, r0, #1
    823c:	str	r3, [sp, #272]	; 0x110
    8240:	ldrb	r0, [r8]
    8244:	cmp	r0, #117	; 0x75
    8248:	bne	8328 <compile_branch+0x4358>
    824c:	add	r0, r8, #3
    8250:	mov	r2, #3
    8254:	mov	r1, r8
    8258:	bl	0 <memmove>
    825c:	mov	r0, #129	; 0x81
    8260:	strb	r0, [r8]
    8264:	mov	r3, #0
    8268:	strb	r3, [r8, #1]
    826c:	mov	r0, #6
    8270:	strb	r0, [r8, #2]
    8274:	mov	r3, #120	; 0x78
    8278:	strb	r3, [r8, #6]
    827c:	mov	r0, #0
    8280:	strb	r0, [r8, #7]
    8284:	mov	ip, #6
    8288:	strb	ip, [r8, #8]
    828c:	add	fp, fp, #6
    8290:	mov	r3, #9
    8294:	str	r3, [sp, #264]	; 0x108
    8298:	ldr	ip, [sp, #84]	; 0x54
    829c:	cmp	ip, #0
    82a0:	bne	82c0 <compile_branch+0x42f0>
    82a4:	ldr	r1, [r9, #32]
    82a8:	ldr	r2, [r9, #16]
    82ac:	add	r2, r2, #2
    82b0:	cmp	r1, r2
    82b4:	movcs	r3, #1
    82b8:	movcc	r3, #0
    82bc:	b	82c4 <compile_branch+0x42f4>
    82c0:	mov	r3, #0
    82c4:	cmp	r3, #0
    82c8:	beq	8328 <compile_branch+0x4358>
    82cc:	ldr	ip, [r9, #32]
    82d0:	sub	lr, ip, #4096	; 0x1000
    82d4:	ldrb	r2, [lr, #4095]	; 0xfff
    82d8:	ldr	r3, [r9, #32]
    82dc:	sub	lr, r3, #4096	; 0x1000
    82e0:	ldrb	r3, [lr, #4094]	; 0xffe
    82e4:	orr	r2, r2, r3, lsl #8
    82e8:	ldr	r0, [r9, #20]
    82ec:	sub	ip, r8, r0
    82f0:	add	ip, ip, #1
    82f4:	cmp	r2, ip
    82f8:	bne	8328 <compile_branch+0x4358>
    82fc:	ldr	r3, [r9, #32]
    8300:	add	ip, r2, #3
    8304:	asr	r1, ip, #8
    8308:	and	ip, r1, #255	; 0xff
    830c:	sub	lr, r3, #4096	; 0x1000
    8310:	strb	ip, [lr, #4094]	; 0xffe
    8314:	ldr	r3, [r9, #32]
    8318:	add	ip, r2, #3
    831c:	and	ip, ip, #255	; 0xff
    8320:	sub	lr, r3, #4096	; 0x1000
    8324:	strb	ip, [lr, #4095]	; 0xfff
    8328:	ldrb	r3, [r8]
    832c:	cmp	r3, #29
    8330:	beq	8348 <compile_branch+0x4378>
    8334:	ldrb	r0, [r8]
    8338:	cmp	r0, #30
    833c:	moveq	r2, #1
    8340:	movne	r2, #0
    8344:	b	834c <compile_branch+0x437c>
    8348:	mov	r2, #1
    834c:	cmp	r2, #0
    8350:	bne	8368 <compile_branch+0x4398>
    8354:	ldrb	r3, [r8]
    8358:	cmp	r3, #31
    835c:	moveq	r1, #1
    8360:	movne	r1, #0
    8364:	b	836c <compile_branch+0x439c>
    8368:	mov	r1, #1
    836c:	cmp	r1, #0
    8370:	bne	8388 <compile_branch+0x43b8>
    8374:	ldrb	r3, [r8]
    8378:	cmp	r3, #32
    837c:	moveq	r1, #1
    8380:	movne	r1, #0
    8384:	b	838c <compile_branch+0x43bc>
    8388:	mov	r1, #1
    838c:	cmp	r1, #0
    8390:	bne	8ee8 <compile_branch+0x4f18>
    8394:	ldrb	r2, [r8]
    8398:	cmp	r2, #23
    839c:	blt	8edc <compile_branch+0x4f0c>
    83a0:	ldrb	ip, [r8]
    83a4:	cmp	ip, #110	; 0x6e
    83a8:	beq	83c0 <compile_branch+0x43f0>
    83ac:	ldrb	r0, [r8]
    83b0:	cmp	r0, #111	; 0x6f
    83b4:	moveq	ip, #1
    83b8:	movne	ip, #0
    83bc:	b	83c4 <compile_branch+0x43f4>
    83c0:	mov	ip, #1
    83c4:	cmp	ip, #0
    83c8:	bne	83e0 <compile_branch+0x4410>
    83cc:	ldrb	r1, [r8]
    83d0:	cmp	r1, #113	; 0x71
    83d4:	moveq	ip, #1
    83d8:	movne	ip, #0
    83dc:	b	83e4 <compile_branch+0x4414>
    83e0:	mov	ip, #1
    83e4:	cmp	ip, #0
    83e8:	bne	8400 <compile_branch+0x4430>
    83ec:	ldrb	r2, [r8]
    83f0:	cmp	r2, #114	; 0x72
    83f4:	moveq	ip, #1
    83f8:	movne	ip, #0
    83fc:	b	8404 <compile_branch+0x4434>
    8400:	mov	ip, #1
    8404:	cmp	ip, #0
    8408:	bne	8420 <compile_branch+0x4450>
    840c:	ldrb	r2, [r8]
    8410:	cmp	r2, #115	; 0x73
    8414:	moveq	ip, #1
    8418:	movne	ip, #0
    841c:	b	8424 <compile_branch+0x4454>
    8420:	mov	ip, #1
    8424:	cmp	ip, #0
    8428:	bne	8440 <compile_branch+0x4470>
    842c:	ldrb	r3, [r8]
    8430:	cmp	r3, #116	; 0x74
    8434:	moveq	r1, #1
    8438:	movne	r1, #0
    843c:	b	8444 <compile_branch+0x4474>
    8440:	mov	r1, #1
    8444:	cmp	r1, #0
    8448:	bne	8d94 <compile_branch+0x4dc4>
    844c:	ldrb	ip, [r8]
    8450:	cmp	ip, #125	; 0x7d
    8454:	blt	846c <compile_branch+0x449c>
    8458:	ldrb	r3, [r8]
    845c:	cmp	r3, #135	; 0x87
    8460:	movle	r0, #1
    8464:	movgt	r0, #0
    8468:	b	8470 <compile_branch+0x44a0>
    846c:	mov	r0, #0
    8470:	cmp	r0, #0
    8474:	beq	8d7c <compile_branch+0x4dac>
    8478:	sub	r0, fp, r8
    847c:	str	r0, [sp, #60]	; 0x3c
    8480:	ldr	r1, [sp, #108]	; 0x6c
    8484:	str	r1, [sp, #56]	; 0x38
    8488:	mov	r4, #0
    848c:	mov	ip, #0
    8490:	str	ip, [sp, #64]	; 0x40
    8494:	ldrb	r0, [r8]
    8498:	cmp	r0, #135	; 0x87
    849c:	bne	84b4 <compile_branch+0x44e4>
    84a0:	ldrb	r0, [r8, #3]
    84a4:	cmp	r0, #145	; 0x91
    84a8:	moveq	r2, #1
    84ac:	movne	r2, #0
    84b0:	b	84b8 <compile_branch+0x44e8>
    84b4:	mov	r2, #0
    84b8:	cmp	r2, #0
    84bc:	bne	9410 <compile_branch+0x5440>
    84c0:	ldrb	r2, [r8]
    84c4:	cmp	r2, #129	; 0x81
    84c8:	bge	850c <compile_branch+0x453c>
    84cc:	ldr	r0, [sp, #256]	; 0x100
    84d0:	cmp	r0, #0
    84d4:	bgt	9410 <compile_branch+0x5440>
    84d8:	ldr	r3, [sp, #260]	; 0x104
    84dc:	cmp	r3, #0
    84e0:	blt	84f8 <compile_branch+0x4528>
    84e4:	ldr	ip, [sp, #260]	; 0x104
    84e8:	cmp	ip, #1
    84ec:	movgt	r2, #1
    84f0:	movle	r2, #0
    84f4:	b	84fc <compile_branch+0x452c>
    84f8:	mov	r2, #1
    84fc:	cmp	r2, #0
    8500:	beq	850c <compile_branch+0x453c>
    8504:	mov	ip, #1
    8508:	str	ip, [sp, #260]	; 0x104
    850c:	ldr	ip, [sp, #256]	; 0x100
    8510:	cmp	ip, #0
    8514:	beq	872c <compile_branch+0x475c>
    8518:	ldr	ip, [sp, #256]	; 0x100
    851c:	cmp	ip, #1
    8520:	ble	870c <compile_branch+0x473c>
    8524:	ldr	ip, [sp, #84]	; 0x54
    8528:	cmp	ip, #0
    852c:	bne	8664 <compile_branch+0x4694>
    8530:	ldr	r2, [sp, #164]	; 0xa4
    8534:	cmp	r2, #0
    8538:	bne	8544 <compile_branch+0x4574>
    853c:	mov	r2, #0
    8540:	b	8554 <compile_branch+0x4584>
    8544:	ldr	r2, [sp, #104]	; 0x68
    8548:	cmp	r2, #0
    854c:	movlt	r2, #1
    8550:	movge	r2, #0
    8554:	cmp	r2, #0
    8558:	beq	856c <compile_branch+0x459c>
    855c:	ldr	r1, [sp, #124]	; 0x7c
    8560:	str	r1, [sp, #116]	; 0x74
    8564:	ldr	r3, [sp, #88]	; 0x58
    8568:	str	r3, [sp, #104]	; 0x68
    856c:	mov	r7, #1
    8570:	ldr	r2, [sp, #256]	; 0x100
    8574:	cmp	r7, r2
    8578:	bge	870c <compile_branch+0x473c>
    857c:	ldr	r2, [r9, #32]
    8580:	ldr	r0, [r9, #16]
    8584:	sub	sl, r2, r0
    8588:	ldr	r2, [sp, #60]	; 0x3c
    858c:	mov	r1, r8
    8590:	mov	r0, fp
    8594:	bl	0 <memcpy>
    8598:	ldr	ip, [r9, #32]
    859c:	ldr	r1, [r9, #16]
    85a0:	ldr	r2, [r9, #60]	; 0x3c
    85a4:	add	r2, r1, r2
    85a8:	ldr	r1, [sp, #56]	; 0x38
    85ac:	sub	r0, sl, r1
    85b0:	sub	r3, r2, r0
    85b4:	sub	r2, r3, #100	; 0x64
    85b8:	cmp	ip, r2
    85bc:	bls	85dc <compile_branch+0x460c>
    85c0:	mov	r0, r9
    85c4:	bl	64 <expand_workspace>
    85c8:	str	r0, [r6]
    85cc:	ldr	r1, [r6]
    85d0:	cmp	r1, #0
    85d4:	bne	9428 <compile_branch+0x5458>
    85d8:	b	8598 <compile_branch+0x45c8>
    85dc:	ldr	r3, [r9, #16]
    85e0:	ldr	ip, [sp, #56]	; 0x38
    85e4:	add	r3, r3, ip
    85e8:	ldr	r0, [r9, #16]
    85ec:	add	ip, r0, sl
    85f0:	cmp	r3, ip
    85f4:	bcs	8650 <compile_branch+0x4680>
    85f8:	ldr	r1, [r9, #32]
    85fc:	ldrb	ip, [r3, #1]
    8600:	ldrb	r2, [r3]
    8604:	orr	ip, ip, r2, lsl #8
    8608:	ldr	r0, [sp, #60]	; 0x3c
    860c:	add	ip, ip, r0
    8610:	asr	r0, ip, #8
    8614:	and	r2, r0, #255	; 0xff
    8618:	strb	r2, [r1]
    861c:	ldr	ip, [r9, #32]
    8620:	ldrb	r0, [r3, #1]
    8624:	ldrb	r2, [r3]
    8628:	orr	r2, r0, r2, lsl #8
    862c:	ldr	r0, [sp, #60]	; 0x3c
    8630:	add	r0, r2, r0
    8634:	and	r0, r0, #255	; 0xff
    8638:	strb	r0, [ip, #1]
    863c:	ldr	r2, [r9, #32]
    8640:	add	r0, r2, #2
    8644:	str	r0, [r9, #32]
    8648:	add	r3, r3, #2
    864c:	b	85e8 <compile_branch+0x4618>
    8650:	str	sl, [sp, #56]	; 0x38
    8654:	ldr	r2, [sp, #60]	; 0x3c
    8658:	add	fp, fp, r2
    865c:	add	r7, r7, #1
    8660:	b	8570 <compile_branch+0x45a0>
    8664:	ldr	ip, [sp, #256]	; 0x100
    8668:	sub	r1, ip, #1
    866c:	ldr	r2, [sp, #264]	; 0x108
    8670:	mul	sl, r1, r2
    8674:	ldr	r1, [sp, #256]	; 0x100
    8678:	sub	r0, r1, #1
    867c:	asr	ip, r0, #31
    8680:	ldr	r3, [sp, #264]	; 0x108
    8684:	asr	r7, r3, #31
    8688:	umull	r1, r2, r0, r3
    868c:	mla	r0, r0, r7, r2
    8690:	mla	r2, ip, r3, r0
    8694:	mov	r3, #0
    8698:	cmp	r2, r3
    869c:	bne	86b0 <compile_branch+0x46e0>
    86a0:	mvn	r2, #-2147483648	; 0x80000000
    86a4:	cmp	r1, r2
    86a8:	bhi	86e4 <compile_branch+0x4714>
    86ac:	b	86bc <compile_branch+0x46ec>
    86b0:	mov	r3, #0
    86b4:	cmp	r2, r3
    86b8:	bgt	86e4 <compile_branch+0x4714>
    86bc:	ldr	r1, [sp, #84]	; 0x54
    86c0:	ldr	r3, [r1]
    86c4:	rsb	r0, r3, #235	; 0xeb
    86c8:	add	r0, r0, #65280	; 0xff00
    86cc:	add	r0, r0, #16711680	; 0xff0000
    86d0:	add	r0, r0, #2130706432	; 0x7f000000
    86d4:	cmp	r0, sl
    86d8:	movlt	r3, #1
    86dc:	movge	r3, #0
    86e0:	b	86e8 <compile_branch+0x4718>
    86e4:	mov	r3, #1
    86e8:	cmp	r3, #0
    86ec:	beq	86fc <compile_branch+0x472c>
    86f0:	mov	r0, #20
    86f4:	str	r0, [r6]
    86f8:	b	9428 <compile_branch+0x5458>
    86fc:	ldr	ip, [sp, #84]	; 0x54
    8700:	ldr	r3, [ip]
    8704:	add	r1, r3, sl
    8708:	str	r1, [ip]
    870c:	ldr	r2, [sp, #260]	; 0x104
    8710:	cmp	r2, #0
    8714:	ble	8834 <compile_branch+0x4864>
    8718:	ldr	r3, [sp, #260]	; 0x104
    871c:	ldr	ip, [sp, #256]	; 0x100
    8720:	sub	r1, r3, ip
    8724:	str	r1, [sp, #260]	; 0x104
    8728:	b	8834 <compile_branch+0x4864>
    872c:	ldr	r0, [sp, #260]	; 0x104
    8730:	cmp	r0, #1
    8734:	ble	87c0 <compile_branch+0x47f0>
    8738:	mov	r2, #0
    873c:	strb	r2, [fp]
    8740:	mov	r1, #4
    8744:	ldr	ip, [sp, #108]	; 0x6c
    8748:	str	ip, [sp]
    874c:	mov	r3, r9
    8750:	ldr	r2, [sp, #136]	; 0x88
    8754:	mov	r0, r8
    8758:	bl	3a8c <adjust_recurse>
    875c:	add	r0, r8, #4
    8760:	ldr	r2, [sp, #60]	; 0x3c
    8764:	mov	r1, r8
    8768:	bl	0 <memmove>
    876c:	add	fp, fp, #4
    8770:	add	r0, r8, #1
    8774:	add	r1, r5, #146	; 0x92
    8778:	and	ip, r1, #255	; 0xff
    877c:	strb	ip, [r8]
    8780:	add	ip, r0, #1
    8784:	mov	r1, #131	; 0x83
    8788:	strb	r1, [r0]
    878c:	cmp	r4, #0
    8790:	beq	879c <compile_branch+0x47cc>
    8794:	sub	r2, ip, r4
    8798:	b	87a0 <compile_branch+0x47d0>
    879c:	mov	r2, #0
    87a0:	mov	r4, ip
    87a4:	asr	r3, r2, #8
    87a8:	and	r0, r3, #255	; 0xff
    87ac:	strb	r0, [ip]
    87b0:	and	r0, r2, #255	; 0xff
    87b4:	strb	r0, [ip, #1]
    87b8:	add	r8, ip, #2
    87bc:	b	8828 <compile_branch+0x4858>
    87c0:	mov	r0, #0
    87c4:	strb	r0, [fp]
    87c8:	mov	r1, #1
    87cc:	ldr	ip, [sp, #108]	; 0x6c
    87d0:	str	ip, [sp]
    87d4:	mov	r3, r9
    87d8:	ldr	r2, [sp, #136]	; 0x88
    87dc:	mov	r0, r8
    87e0:	bl	3a8c <adjust_recurse>
    87e4:	add	r0, r8, #1
    87e8:	ldr	r2, [sp, #60]	; 0x3c
    87ec:	mov	r1, r8
    87f0:	bl	0 <memmove>
    87f4:	add	fp, fp, #1
    87f8:	ldr	r2, [sp, #260]	; 0x104
    87fc:	cmp	r2, #0
    8800:	bne	8810 <compile_branch+0x4840>
    8804:	mov	ip, #161	; 0xa1
    8808:	strb	ip, [r8]
    880c:	b	9410 <compile_branch+0x5440>
    8810:	str	r8, [sp, #64]	; 0x40
    8814:	mov	r0, r8
    8818:	add	r8, r0, #1
    881c:	add	r1, r5, #146	; 0x92
    8820:	and	ip, r1, #255	; 0xff
    8824:	strb	ip, [r0]
    8828:	ldr	r2, [sp, #260]	; 0x104
    882c:	sub	r2, r2, #1
    8830:	str	r2, [sp, #260]	; 0x104
    8834:	ldr	r2, [sp, #260]	; 0x104
    8838:	cmp	r2, #0
    883c:	blt	8b08 <compile_branch+0x4b38>
    8840:	ldr	r2, [sp, #84]	; 0x54
    8844:	cmp	r2, #0
    8848:	beq	8860 <compile_branch+0x4890>
    884c:	ldr	r3, [sp, #260]	; 0x104
    8850:	cmp	r3, #0
    8854:	movgt	ip, #1
    8858:	movle	ip, #0
    885c:	b	8864 <compile_branch+0x4894>
    8860:	mov	ip, #0
    8864:	cmp	ip, #0
    8868:	bne	89ec <compile_branch+0x4a1c>
    886c:	ldr	r3, [sp, #260]	; 0x104
    8870:	sub	sl, r3, #1
    8874:	cmp	sl, #0
    8878:	blt	8a98 <compile_branch+0x4ac8>
    887c:	ldr	r3, [r9, #32]
    8880:	ldr	ip, [r9, #16]
    8884:	sub	r7, r3, ip
    8888:	mov	r0, fp
    888c:	add	fp, r0, #1
    8890:	add	r3, r5, #146	; 0x92
    8894:	and	r1, r3, #255	; 0xff
    8898:	strb	r1, [r0]
    889c:	cmp	sl, #0
    88a0:	beq	88e0 <compile_branch+0x4910>
    88a4:	add	r1, fp, #1
    88a8:	mov	r2, #131	; 0x83
    88ac:	strb	r2, [fp]
    88b0:	cmp	r4, #0
    88b4:	beq	88c0 <compile_branch+0x48f0>
    88b8:	sub	r2, r1, r4
    88bc:	b	88c4 <compile_branch+0x48f4>
    88c0:	mov	r2, #0
    88c4:	mov	r4, r1
    88c8:	asr	r0, r2, #8
    88cc:	and	r3, r0, #255	; 0xff
    88d0:	strb	r3, [r1]
    88d4:	and	ip, r2, #255	; 0xff
    88d8:	strb	ip, [r1, #1]
    88dc:	add	fp, r1, #2
    88e0:	ldr	r2, [sp, #60]	; 0x3c
    88e4:	mov	r1, r8
    88e8:	mov	r0, fp
    88ec:	bl	0 <memcpy>
    88f0:	ldr	r1, [r9, #32]
    88f4:	ldr	r2, [r9, #16]
    88f8:	ldr	r0, [r9, #60]	; 0x3c
    88fc:	add	ip, r2, r0
    8900:	ldr	r3, [sp, #56]	; 0x38
    8904:	sub	r3, r7, r3
    8908:	sub	r3, ip, r3
    890c:	sub	r2, r3, #100	; 0x64
    8910:	cmp	r1, r2
    8914:	bls	8934 <compile_branch+0x4964>
    8918:	mov	r0, r9
    891c:	bl	64 <expand_workspace>
    8920:	str	r0, [r6]
    8924:	ldr	r0, [r6]
    8928:	cmp	r0, #0
    892c:	bne	9428 <compile_branch+0x5458>
    8930:	b	88f0 <compile_branch+0x4920>
    8934:	ldr	r1, [r9, #16]
    8938:	ldr	r2, [sp, #56]	; 0x38
    893c:	add	r0, r1, r2
    8940:	ldr	r2, [r9, #16]
    8944:	add	ip, r2, r7
    8948:	cmp	r0, ip
    894c:	bcs	89d8 <compile_branch+0x4a08>
    8950:	cmp	sl, #0
    8954:	bne	8960 <compile_branch+0x4990>
    8958:	mov	r2, #1
    895c:	b	8964 <compile_branch+0x4994>
    8960:	mov	r2, #4
    8964:	ldr	r1, [r9, #32]
    8968:	ldrb	r3, [r0, #1]
    896c:	ldrb	ip, [r0]
    8970:	orr	r3, r3, ip, lsl #8
    8974:	ldr	ip, [sp, #60]	; 0x3c
    8978:	add	r3, r3, ip
    897c:	add	ip, r3, r2
    8980:	asr	r3, ip, #8
    8984:	and	ip, r3, #255	; 0xff
    8988:	strb	ip, [r1]
    898c:	cmp	sl, #0
    8990:	bne	899c <compile_branch+0x49cc>
    8994:	mov	r1, #1
    8998:	b	89a0 <compile_branch+0x49d0>
    899c:	mov	r1, #4
    89a0:	ldr	r2, [r9, #32]
    89a4:	ldrb	ip, [r0, #1]
    89a8:	ldrb	r3, [r0]
    89ac:	orr	r3, ip, r3, lsl #8
    89b0:	ldr	ip, [sp, #60]	; 0x3c
    89b4:	add	r3, r3, ip
    89b8:	add	r3, r3, r1
    89bc:	and	r3, r3, #255	; 0xff
    89c0:	strb	r3, [r2, #1]
    89c4:	ldr	r1, [r9, #32]
    89c8:	add	r2, r1, #2
    89cc:	str	r2, [r9, #32]
    89d0:	add	r0, r0, #2
    89d4:	b	8940 <compile_branch+0x4970>
    89d8:	str	r7, [sp, #56]	; 0x38
    89dc:	ldr	r3, [sp, #60]	; 0x3c
    89e0:	add	fp, fp, r3
    89e4:	sub	sl, sl, #1
    89e8:	b	8874 <compile_branch+0x48a4>
    89ec:	ldr	r1, [sp, #260]	; 0x104
    89f0:	ldr	ip, [sp, #264]	; 0x108
    89f4:	add	r2, ip, #7
    89f8:	mul	r3, r1, r2
    89fc:	sub	r7, r3, #6
    8a00:	ldr	r1, [sp, #260]	; 0x104
    8a04:	asr	r5, r1, #31
    8a08:	ldr	ip, [sp, #264]	; 0x108
    8a0c:	add	r2, ip, #7
    8a10:	asr	r3, r2, #31
    8a14:	umull	ip, r0, r1, r2
    8a18:	mla	r3, r1, r3, r0
    8a1c:	mla	r1, r5, r2, r3
    8a20:	mov	r3, #0
    8a24:	cmp	r1, r3
    8a28:	bne	8a3c <compile_branch+0x4a6c>
    8a2c:	mvn	r0, #-2147483648	; 0x80000000
    8a30:	cmp	ip, r0
    8a34:	bhi	8a70 <compile_branch+0x4aa0>
    8a38:	b	8a48 <compile_branch+0x4a78>
    8a3c:	mov	ip, #0
    8a40:	cmp	r1, ip
    8a44:	bgt	8a70 <compile_branch+0x4aa0>
    8a48:	ldr	r3, [sp, #84]	; 0x54
    8a4c:	ldr	r3, [r3]
    8a50:	rsb	r0, r3, #235	; 0xeb
    8a54:	add	r0, r0, #65280	; 0xff00
    8a58:	add	r0, r0, #16711680	; 0xff0000
    8a5c:	add	r0, r0, #2130706432	; 0x7f000000
    8a60:	cmp	r0, r7
    8a64:	movlt	r1, #1
    8a68:	movge	r1, #0
    8a6c:	b	8a74 <compile_branch+0x4aa4>
    8a70:	mov	r1, #1
    8a74:	cmp	r1, #0
    8a78:	beq	8a88 <compile_branch+0x4ab8>
    8a7c:	mov	ip, #20
    8a80:	str	ip, [r6]
    8a84:	b	9428 <compile_branch+0x5458>
    8a88:	ldr	r2, [sp, #84]	; 0x54
    8a8c:	ldr	r1, [r2]
    8a90:	add	ip, r1, r7
    8a94:	str	ip, [r2]
    8a98:	cmp	r4, #0
    8a9c:	beq	920c <compile_branch+0x523c>
    8aa0:	sub	r3, fp, r4
    8aa4:	add	r2, r3, #1
    8aa8:	sub	r1, fp, r2
    8aac:	ldrb	ip, [r1, #2]
    8ab0:	ldrb	r3, [r1, #1]
    8ab4:	orr	r3, ip, r3, lsl #8
    8ab8:	cmp	r3, #0
    8abc:	beq	8ac8 <compile_branch+0x4af8>
    8ac0:	sub	r4, r4, r3
    8ac4:	b	8acc <compile_branch+0x4afc>
    8ac8:	mov	r4, #0
    8acc:	add	r3, fp, #1
    8ad0:	mov	r0, #120	; 0x78
    8ad4:	strb	r0, [fp]
    8ad8:	asr	ip, r2, #8
    8adc:	and	r0, ip, #255	; 0xff
    8ae0:	strb	r0, [r3]
    8ae4:	and	ip, r2, #255	; 0xff
    8ae8:	strb	ip, [r3, #1]
    8aec:	add	fp, r3, #2
    8af0:	asr	r3, r2, #8
    8af4:	and	ip, r3, #255	; 0xff
    8af8:	strb	ip, [r1, #1]
    8afc:	and	ip, r2, #255	; 0xff
    8b00:	strb	ip, [r1, #2]
    8b04:	b	8a98 <compile_branch+0x4ac8>
    8b08:	sub	r8, fp, #3
    8b0c:	ldrb	r0, [r8, #2]
    8b10:	ldrb	r2, [r8, #1]
    8b14:	orr	r2, r0, r2, lsl #8
    8b18:	sub	r4, r8, r2
    8b1c:	ldrb	ip, [r4]
    8b20:	cmp	ip, #129	; 0x81
    8b24:	beq	8b3c <compile_branch+0x4b6c>
    8b28:	ldrb	r2, [r4]
    8b2c:	cmp	r2, #130	; 0x82
    8b30:	moveq	r2, #1
    8b34:	movne	r2, #0
    8b38:	b	8b40 <compile_branch+0x4b70>
    8b3c:	mov	r2, #1
    8b40:	cmp	r2, #0
    8b44:	bne	8b50 <compile_branch+0x4b80>
    8b48:	mov	r0, #0
    8b4c:	b	8b60 <compile_branch+0x4b90>
    8b50:	ldr	r0, [sp, #68]	; 0x44
    8b54:	cmp	r0, #0
    8b58:	movne	r0, #1
    8b5c:	moveq	r0, #0
    8b60:	cmp	r0, #0
    8b64:	beq	8b70 <compile_branch+0x4ba0>
    8b68:	mov	r3, #131	; 0x83
    8b6c:	strb	r3, [r4]
    8b70:	ldrb	r3, [r4]
    8b74:	cmp	r3, #129	; 0x81
    8b78:	beq	8b90 <compile_branch+0x4bc0>
    8b7c:	ldrb	r0, [r4]
    8b80:	cmp	r0, #130	; 0x82
    8b84:	moveq	r0, #1
    8b88:	movne	r0, #0
    8b8c:	b	8b94 <compile_branch+0x4bc4>
    8b90:	mov	r0, #1
    8b94:	cmp	r0, #0
    8b98:	bne	8d6c <compile_branch+0x4d9c>
    8b9c:	ldr	r3, [sp, #84]	; 0x54
    8ba0:	cmp	r3, #0
    8ba4:	bne	8c00 <compile_branch+0x4c30>
    8ba8:	mov	r7, r4
    8bac:	mov	r2, #0
    8bb0:	str	r2, [sp]
    8bb4:	mov	r3, r9
    8bb8:	ldr	r2, [sp, #136]	; 0x88
    8bbc:	mov	r1, r8
    8bc0:	mov	r0, r7
    8bc4:	bl	1afc <could_be_empty_branch>
    8bc8:	cmp	r0, #0
    8bcc:	beq	8be4 <compile_branch+0x4c14>
    8bd0:	ldrb	ip, [r4]
    8bd4:	add	r3, ip, #5
    8bd8:	and	r1, r3, #255	; 0xff
    8bdc:	strb	r1, [r4]
    8be0:	b	8c00 <compile_branch+0x4c30>
    8be4:	ldrb	r3, [r7, #2]
    8be8:	ldrb	r0, [r7, #1]
    8bec:	orr	r0, r3, r0, lsl #8
    8bf0:	add	r7, r7, r0
    8bf4:	ldrb	r2, [r7]
    8bf8:	cmp	r2, #119	; 0x77
    8bfc:	beq	8bac <compile_branch+0x4bdc>
    8c00:	ldrb	r0, [r4]
    8c04:	cmp	r0, #135	; 0x87
    8c08:	bne	8c2c <compile_branch+0x4c5c>
    8c0c:	ldrb	ip, [r4, #2]
    8c10:	ldrb	r1, [r4, #1]
    8c14:	orr	ip, ip, r1, lsl #8
    8c18:	ldrb	r1, [r4, ip]
    8c1c:	cmp	r1, #119	; 0x77
    8c20:	movne	r3, #1
    8c24:	moveq	r3, #0
    8c28:	b	8c30 <compile_branch+0x4c60>
    8c2c:	mov	r3, #0
    8c30:	cmp	r3, #0
    8c34:	beq	8c40 <compile_branch+0x4c70>
    8c38:	mov	r2, #140	; 0x8c
    8c3c:	strb	r2, [r4]
    8c40:	ldr	r0, [sp, #68]	; 0x44
    8c44:	cmp	r0, #0
    8c48:	beq	8d5c <compile_branch+0x4d8c>
    8c4c:	ldrb	r0, [r4]
    8c50:	cmp	r0, #135	; 0x87
    8c54:	beq	8c6c <compile_branch+0x4c9c>
    8c58:	ldrb	r0, [r4]
    8c5c:	cmp	r0, #140	; 0x8c
    8c60:	moveq	r3, #1
    8c64:	movne	r3, #0
    8c68:	b	8c70 <compile_branch+0x4ca0>
    8c6c:	mov	r3, #1
    8c70:	cmp	r3, #0
    8c74:	beq	8d18 <compile_branch+0x4d48>
    8c78:	sub	r5, fp, r4
    8c7c:	mov	ip, #0
    8c80:	strb	ip, [fp]
    8c84:	mov	r1, #3
    8c88:	ldr	ip, [sp, #108]	; 0x6c
    8c8c:	str	ip, [sp]
    8c90:	mov	r3, r9
    8c94:	ldr	r2, [sp, #136]	; 0x88
    8c98:	mov	r0, r4
    8c9c:	bl	3a8c <adjust_recurse>
    8ca0:	add	r0, r4, #3
    8ca4:	mov	r2, r5
    8ca8:	mov	r1, r4
    8cac:	bl	0 <memmove>
    8cb0:	add	r1, fp, #3
    8cb4:	add	ip, r5, #3
    8cb8:	ldrb	r2, [r4]
    8cbc:	cmp	r2, #135	; 0x87
    8cc0:	beq	8ccc <compile_branch+0x4cfc>
    8cc4:	mov	r2, #137	; 0x89
    8cc8:	b	8cd0 <compile_branch+0x4d00>
    8ccc:	mov	r2, #132	; 0x84
    8cd0:	and	r0, r2, #255	; 0xff
    8cd4:	strb	r0, [r4]
    8cd8:	mov	r0, r1
    8cdc:	add	r1, r0, #1
    8ce0:	mov	r3, #123	; 0x7b
    8ce4:	strb	r3, [r0]
    8ce8:	asr	r2, ip, #8
    8cec:	and	r0, r2, #255	; 0xff
    8cf0:	strb	r0, [r1]
    8cf4:	and	r0, ip, #255	; 0xff
    8cf8:	strb	r0, [r1, #1]
    8cfc:	add	fp, r1, #2
    8d00:	asr	r0, ip, #8
    8d04:	and	r3, r0, #255	; 0xff
    8d08:	strb	r3, [r4, #1]
    8d0c:	and	r1, ip, #255	; 0xff
    8d10:	strb	r1, [r4, #2]
    8d14:	b	8d30 <compile_branch+0x4d60>
    8d18:	ldrb	r0, [r4]
    8d1c:	add	r3, r0, #1
    8d20:	and	r0, r3, #255	; 0xff
    8d24:	strb	r0, [r4]
    8d28:	mov	ip, #123	; 0x7b
    8d2c:	strb	ip, [r8]
    8d30:	ldr	r2, [sp, #64]	; 0x40
    8d34:	cmp	r2, #0
    8d38:	beq	8d44 <compile_branch+0x4d74>
    8d3c:	mov	r1, #148	; 0x94
    8d40:	strb	r1, [r2]
    8d44:	ldr	r1, [sp, #256]	; 0x100
    8d48:	cmp	r1, #2
    8d4c:	bge	920c <compile_branch+0x523c>
    8d50:	mov	r0, #0
    8d54:	str	r0, [sp, #68]	; 0x44
    8d58:	b	920c <compile_branch+0x523c>
    8d5c:	add	r1, r5, #121	; 0x79
    8d60:	and	ip, r1, #255	; 0xff
    8d64:	strb	ip, [r8]
    8d68:	b	920c <compile_branch+0x523c>
    8d6c:	add	r3, r5, #121	; 0x79
    8d70:	and	r1, r3, #255	; 0xff
    8d74:	strb	r1, [r8]
    8d78:	b	920c <compile_branch+0x523c>
    8d7c:	ldrb	ip, [r8]
    8d80:	cmp	ip, #157	; 0x9d
    8d84:	beq	9410 <compile_branch+0x5440>
    8d88:	mov	r2, #11
    8d8c:	str	r2, [r6]
    8d90:	b	9428 <compile_branch+0x5458>
    8d94:	ldr	r2, [sp, #260]	; 0x104
    8d98:	cmp	r2, #0
    8d9c:	bne	8da8 <compile_branch+0x4dd8>
    8da0:	mov	fp, r8
    8da4:	b	9410 <compile_branch+0x5440>
    8da8:	ldr	ip, [sp, #256]	; 0x100
    8dac:	cmp	ip, #0
    8db0:	bne	8dc8 <compile_branch+0x4df8>
    8db4:	ldr	r0, [sp, #260]	; 0x104
    8db8:	cmn	r0, #1
    8dbc:	moveq	r3, #1
    8dc0:	movne	r3, #0
    8dc4:	b	8dcc <compile_branch+0x4dfc>
    8dc8:	mov	r3, #0
    8dcc:	cmp	r3, #0
    8dd0:	bne	8ec4 <compile_branch+0x4ef4>
    8dd4:	ldr	ip, [sp, #256]	; 0x100
    8dd8:	cmp	ip, #1
    8ddc:	bne	8df4 <compile_branch+0x4e24>
    8de0:	ldr	r0, [sp, #260]	; 0x104
    8de4:	cmn	r0, #1
    8de8:	moveq	r0, #1
    8dec:	movne	r0, #0
    8df0:	b	8df8 <compile_branch+0x4e28>
    8df4:	mov	r0, #0
    8df8:	cmp	r0, #0
    8dfc:	bne	8eac <compile_branch+0x4edc>
    8e00:	ldr	r0, [sp, #256]	; 0x100
    8e04:	cmp	r0, #0
    8e08:	bne	8e20 <compile_branch+0x4e50>
    8e0c:	ldr	ip, [sp, #260]	; 0x104
    8e10:	cmp	ip, #1
    8e14:	moveq	r2, #1
    8e18:	movne	r2, #0
    8e1c:	b	8e24 <compile_branch+0x4e54>
    8e20:	mov	r2, #0
    8e24:	cmp	r2, #0
    8e28:	bne	8e94 <compile_branch+0x4ec4>
    8e2c:	add	r3, fp, #1
    8e30:	add	ip, r5, #104	; 0x68
    8e34:	and	ip, ip, #255	; 0xff
    8e38:	strb	ip, [fp]
    8e3c:	ldr	ip, [sp, #256]	; 0x100
    8e40:	asr	ip, ip, #8
    8e44:	and	r0, ip, #255	; 0xff
    8e48:	strb	r0, [r3]
    8e4c:	ldr	ip, [sp, #256]	; 0x100
    8e50:	and	ip, ip, #255	; 0xff
    8e54:	strb	ip, [r3, #1]
    8e58:	add	ip, r3, #2
    8e5c:	ldr	r1, [sp, #260]	; 0x104
    8e60:	cmn	r1, #1
    8e64:	bne	8e70 <compile_branch+0x4ea0>
    8e68:	mov	r3, #0
    8e6c:	str	r3, [sp, #260]	; 0x104
    8e70:	ldr	r2, [sp, #260]	; 0x104
    8e74:	asr	r3, r2, #8
    8e78:	and	r3, r3, #255	; 0xff
    8e7c:	strb	r3, [ip]
    8e80:	ldr	r3, [sp, #260]	; 0x104
    8e84:	and	r0, r3, #255	; 0xff
    8e88:	strb	r0, [ip, #1]
    8e8c:	add	fp, ip, #2
    8e90:	b	920c <compile_branch+0x523c>
    8e94:	mov	r2, fp
    8e98:	add	fp, r2, #1
    8e9c:	add	r1, r5, #102	; 0x66
    8ea0:	and	r3, r1, #255	; 0xff
    8ea4:	strb	r3, [r2]
    8ea8:	b	920c <compile_branch+0x523c>
    8eac:	mov	ip, fp
    8eb0:	add	fp, ip, #1
    8eb4:	add	r0, r5, #100	; 0x64
    8eb8:	and	r0, r0, #255	; 0xff
    8ebc:	strb	r0, [ip]
    8ec0:	b	920c <compile_branch+0x523c>
    8ec4:	mov	r1, fp
    8ec8:	add	fp, r1, #1
    8ecc:	add	r3, r5, #98	; 0x62
    8ed0:	and	r2, r3, #255	; 0xff
    8ed4:	strb	r2, [r1]
    8ed8:	b	920c <compile_branch+0x523c>
    8edc:	mov	ip, #52	; 0x34
    8ee0:	ldrb	r2, [r8]
    8ee4:	b	8f78 <compile_branch+0x4fa8>
    8ee8:	ldrb	ip, [r8]
    8eec:	cmp	ip, #31
    8ef0:	bcs	8f0c <compile_branch+0x4f3c>
    8ef4:	cmp	ip, #29
    8ef8:	beq	8f1c <compile_branch+0x4f4c>
    8efc:	cmp	ip, #30
    8f00:	bne	8f1c <compile_branch+0x4f4c>
    8f04:	mov	ip, #13
    8f08:	b	8f30 <compile_branch+0x4f60>
    8f0c:	cmp	ip, #31
    8f10:	beq	8f2c <compile_branch+0x4f5c>
    8f14:	cmp	ip, #32
    8f18:	beq	8f24 <compile_branch+0x4f54>
    8f1c:	mov	ip, #0
    8f20:	b	8f30 <compile_branch+0x4f60>
    8f24:	mov	ip, #39	; 0x27
    8f28:	b	8f30 <compile_branch+0x4f60>
    8f2c:	mov	ip, #26
    8f30:	sub	lr, fp, #4096	; 0x1000
    8f34:	ldrb	r2, [lr, #4095]	; 0xfff
    8f38:	ldrb	r0, [r8]
    8f3c:	cmp	r0, #30
    8f40:	bgt	8f58 <compile_branch+0x4f88>
    8f44:	ldr	r0, [sp, #256]	; 0x100
    8f48:	cmp	r0, #1
    8f4c:	movgt	r0, #1
    8f50:	movle	r0, #0
    8f54:	b	8f5c <compile_branch+0x4f8c>
    8f58:	mov	r0, #0
    8f5c:	cmp	r0, #0
    8f60:	beq	8f78 <compile_branch+0x4fa8>
    8f64:	str	r2, [sp, #116]	; 0x74
    8f68:	ldr	r3, [r9, #104]	; 0x68
    8f6c:	ldr	r0, [sp, #156]	; 0x9c
    8f70:	orr	r3, r0, r3
    8f74:	str	r3, [sp, #104]	; 0x68
    8f78:	ldrb	r3, [r8]
    8f7c:	cmp	r3, #16
    8f80:	beq	8f98 <compile_branch+0x4fc8>
    8f84:	ldrb	r0, [r8]
    8f88:	cmp	r0, #15
    8f8c:	moveq	r1, #1
    8f90:	movne	r1, #0
    8f94:	b	8f9c <compile_branch+0x4fcc>
    8f98:	mov	r1, #1
    8f9c:	cmp	r1, #0
    8fa0:	beq	8fb0 <compile_branch+0x4fe0>
    8fa4:	ldrb	r3, [r8, #1]
    8fa8:	ldrb	r0, [r8, #2]
    8fac:	b	8fb8 <compile_branch+0x4fe8>
    8fb0:	mvn	r0, #0
    8fb4:	mov	r3, r0
    8fb8:	mov	r1, fp
    8fbc:	mov	fp, r8
    8fc0:	ldr	r4, [sp, #260]	; 0x104
    8fc4:	cmp	r4, #0
    8fc8:	beq	9410 <compile_branch+0x5440>
    8fcc:	add	r5, r5, ip
    8fd0:	ldr	r4, [sp, #256]	; 0x100
    8fd4:	cmp	r4, #0
    8fd8:	beq	9184 <compile_branch+0x51b4>
    8fdc:	ldr	r4, [sp, #256]	; 0x100
    8fe0:	cmp	r4, #1
    8fe4:	beq	9114 <compile_branch+0x5144>
    8fe8:	add	r1, fp, #1
    8fec:	add	ip, ip, #41	; 0x29
    8ff0:	and	ip, ip, #255	; 0xff
    8ff4:	strb	ip, [fp]
    8ff8:	ldr	ip, [sp, #256]	; 0x100
    8ffc:	asr	ip, ip, #8
    9000:	and	ip, ip, #255	; 0xff
    9004:	strb	ip, [r1]
    9008:	ldr	ip, [sp, #256]	; 0x100
    900c:	and	ip, ip, #255	; 0xff
    9010:	strb	ip, [r1, #1]
    9014:	add	r1, r1, #2
    9018:	ldr	ip, [sp, #260]	; 0x104
    901c:	cmp	ip, #0
    9020:	blt	90cc <compile_branch+0x50fc>
    9024:	ldr	ip, [sp, #260]	; 0x104
    9028:	ldr	r4, [sp, #256]	; 0x100
    902c:	cmp	ip, r4
    9030:	beq	91fc <compile_branch+0x522c>
    9034:	add	r4, r1, #1
    9038:	and	ip, r2, #255	; 0xff
    903c:	strb	ip, [r1]
    9040:	cmp	r3, #0
    9044:	blt	9064 <compile_branch+0x5094>
    9048:	add	ip, r4, #1
    904c:	and	r1, r3, #255	; 0xff
    9050:	strb	r1, [r4]
    9054:	mov	r1, ip
    9058:	add	r4, r1, #1
    905c:	and	r0, r0, #255	; 0xff
    9060:	strb	r0, [r1]
    9064:	ldr	r1, [sp, #260]	; 0x104
    9068:	ldr	ip, [sp, #256]	; 0x100
    906c:	sub	r3, r1, ip
    9070:	str	r3, [sp, #260]	; 0x104
    9074:	ldr	ip, [sp, #260]	; 0x104
    9078:	cmp	ip, #1
    907c:	beq	90b4 <compile_branch+0x50e4>
    9080:	add	r1, r4, #1
    9084:	add	r3, r5, #39	; 0x27
    9088:	and	r3, r3, #255	; 0xff
    908c:	strb	r3, [r4]
    9090:	ldr	r3, [sp, #260]	; 0x104
    9094:	asr	ip, r3, #8
    9098:	and	r0, ip, #255	; 0xff
    909c:	strb	r0, [r1]
    90a0:	ldr	r3, [sp, #260]	; 0x104
    90a4:	and	r3, r3, #255	; 0xff
    90a8:	strb	r3, [r1, #1]
    90ac:	add	r1, r1, #2
    90b0:	b	91fc <compile_branch+0x522c>
    90b4:	mov	r0, r4
    90b8:	add	r1, r0, #1
    90bc:	add	r3, r5, #37	; 0x25
    90c0:	and	r3, r3, #255	; 0xff
    90c4:	strb	r3, [r0]
    90c8:	b	91fc <compile_branch+0x522c>
    90cc:	add	r4, r1, #1
    90d0:	and	ip, r2, #255	; 0xff
    90d4:	strb	ip, [r1]
    90d8:	cmp	r3, #0
    90dc:	blt	90fc <compile_branch+0x512c>
    90e0:	add	r1, r4, #1
    90e4:	and	r3, r3, #255	; 0xff
    90e8:	strb	r3, [r4]
    90ec:	mov	ip, r1
    90f0:	add	r4, ip, #1
    90f4:	and	r3, r0, #255	; 0xff
    90f8:	strb	r3, [ip]
    90fc:	mov	r3, r4
    9100:	add	r1, r3, #1
    9104:	add	ip, r5, #33	; 0x21
    9108:	and	r0, ip, #255	; 0xff
    910c:	strb	r0, [r3]
    9110:	b	91fc <compile_branch+0x522c>
    9114:	ldr	r3, [sp, #260]	; 0x104
    9118:	cmn	r3, #1
    911c:	beq	916c <compile_branch+0x519c>
    9120:	mov	fp, r1
    9124:	ldr	r0, [sp, #260]	; 0x104
    9128:	cmp	r0, #1
    912c:	beq	9410 <compile_branch+0x5440>
    9130:	add	r0, fp, #1
    9134:	add	r3, r5, #39	; 0x27
    9138:	and	r1, r3, #255	; 0xff
    913c:	strb	r1, [fp]
    9140:	ldr	ip, [sp, #260]	; 0x104
    9144:	sub	r1, ip, #1
    9148:	asr	r1, r1, #8
    914c:	and	r1, r1, #255	; 0xff
    9150:	strb	r1, [r0]
    9154:	ldr	r1, [sp, #260]	; 0x104
    9158:	sub	r1, r1, #1
    915c:	and	r1, r1, #255	; 0xff
    9160:	strb	r1, [r0, #1]
    9164:	add	r1, r0, #2
    9168:	b	91fc <compile_branch+0x522c>
    916c:	mov	r3, fp
    9170:	add	r1, r3, #1
    9174:	add	ip, r5, #35	; 0x23
    9178:	and	ip, ip, #255	; 0xff
    917c:	strb	ip, [r3]
    9180:	b	91fc <compile_branch+0x522c>
    9184:	ldr	ip, [sp, #260]	; 0x104
    9188:	cmn	ip, #1
    918c:	beq	91e8 <compile_branch+0x5218>
    9190:	ldr	r3, [sp, #260]	; 0x104
    9194:	cmp	r3, #1
    9198:	beq	91d0 <compile_branch+0x5200>
    919c:	add	ip, fp, #1
    91a0:	add	r3, r5, #39	; 0x27
    91a4:	and	r0, r3, #255	; 0xff
    91a8:	strb	r0, [fp]
    91ac:	ldr	r3, [sp, #260]	; 0x104
    91b0:	asr	r3, r3, #8
    91b4:	and	r3, r3, #255	; 0xff
    91b8:	strb	r3, [ip]
    91bc:	ldr	r1, [sp, #260]	; 0x104
    91c0:	and	r3, r1, #255	; 0xff
    91c4:	strb	r3, [ip, #1]
    91c8:	add	r1, ip, #2
    91cc:	b	91fc <compile_branch+0x522c>
    91d0:	mov	ip, fp
    91d4:	add	r1, ip, #1
    91d8:	add	r3, r5, #37	; 0x25
    91dc:	and	r3, r3, #255	; 0xff
    91e0:	strb	r3, [ip]
    91e4:	b	91fc <compile_branch+0x522c>
    91e8:	mov	r3, fp
    91ec:	add	r1, r3, #1
    91f0:	add	ip, r5, #33	; 0x21
    91f4:	and	ip, ip, #255	; 0xff
    91f8:	strb	ip, [r3]
    91fc:	mov	r3, r1
    9200:	add	fp, r3, #1
    9204:	and	ip, r2, #255	; 0xff
    9208:	strb	ip, [r3]
    920c:	ldr	r0, [sp, #68]	; 0x44
    9210:	cmp	r0, #0
    9214:	beq	9410 <compile_branch+0x5440>
    9218:	ldr	r2, [sp, #268]	; 0x10c
    921c:	ldrb	r0, [r2]
    9220:	cmp	r0, #54	; 0x36
    9224:	bcs	9260 <compile_branch+0x5290>
    9228:	cmp	r0, #31
    922c:	bcs	9244 <compile_branch+0x5274>
    9230:	cmp	r0, #29
    9234:	beq	9280 <compile_branch+0x52b0>
    9238:	cmp	r0, #30
    923c:	beq	9280 <compile_branch+0x52b0>
    9240:	b	9328 <compile_branch+0x5358>
    9244:	cmp	r0, #31
    9248:	beq	9280 <compile_branch+0x52b0>
    924c:	cmp	r0, #32
    9250:	beq	9280 <compile_branch+0x52b0>
    9254:	cmp	r0, #41	; 0x29
    9258:	beq	9280 <compile_branch+0x52b0>
    925c:	b	9328 <compile_branch+0x5358>
    9260:	cmp	r0, #93	; 0x5d
    9264:	bcs	92a0 <compile_branch+0x52d0>
    9268:	cmp	r0, #54	; 0x36
    926c:	beq	9280 <compile_branch+0x52b0>
    9270:	cmp	r0, #67	; 0x43
    9274:	beq	9280 <compile_branch+0x52b0>
    9278:	cmp	r0, #80	; 0x50
    927c:	bne	9328 <compile_branch+0x5358>
    9280:	ldr	r2, [sp, #268]	; 0x10c
    9284:	ldr	r1, [pc, #900]	; 9610 <compile_branch+0x5640>
    9288:	ldr	r0, [sp, #268]	; 0x10c
    928c:	ldrb	r3, [r0]
    9290:	ldrb	r0, [r1, r3]
    9294:	add	r0, r2, r0
    9298:	str	r0, [sp, #268]	; 0x10c
    929c:	b	9328 <compile_branch+0x5358>
    92a0:	cmp	r0, #93	; 0x5d
    92a4:	beq	92c8 <compile_branch+0x52f8>
    92a8:	cmp	r0, #110	; 0x6e
    92ac:	beq	92b8 <compile_branch+0x52e8>
    92b0:	cmp	r0, #111	; 0x6f
    92b4:	bne	9328 <compile_branch+0x5358>
    92b8:	ldr	r0, [sp, #268]	; 0x10c
    92bc:	add	r3, r0, #33	; 0x21
    92c0:	str	r3, [sp, #268]	; 0x10c
    92c4:	b	9328 <compile_branch+0x5358>
    92c8:	ldr	r2, [sp, #268]	; 0x10c
    92cc:	ldrb	r0, [r2, #3]
    92d0:	cmp	r0, #16
    92d4:	beq	92f0 <compile_branch+0x5320>
    92d8:	ldr	r0, [sp, #268]	; 0x10c
    92dc:	ldrb	r3, [r0, #3]
    92e0:	cmp	r3, #15
    92e4:	moveq	r2, #1
    92e8:	movne	r2, #0
    92ec:	b	92f4 <compile_branch+0x5324>
    92f0:	mov	r2, #1
    92f4:	cmp	r2, #0
    92f8:	bne	9304 <compile_branch+0x5334>
    92fc:	mov	r2, #0
    9300:	b	9308 <compile_branch+0x5338>
    9304:	mov	r2, #2
    9308:	ldr	r0, [sp, #268]	; 0x10c
    930c:	ldr	ip, [pc, #764]	; 9610 <compile_branch+0x5640>
    9310:	ldr	r3, [sp, #268]	; 0x10c
    9314:	ldrb	r1, [r3]
    9318:	ldrb	ip, [ip, r1]
    931c:	add	r1, ip, r2
    9320:	add	ip, r0, r1
    9324:	str	ip, [sp, #268]	; 0x10c
    9328:	ldr	ip, [sp, #268]	; 0x10c
    932c:	sub	r4, fp, ip
    9330:	cmp	r4, #0
    9334:	ble	9410 <compile_branch+0x5440>
    9338:	ldr	r0, [sp, #268]	; 0x10c
    933c:	ldrb	r3, [r0]
    9340:	cmp	r3, #118	; 0x76
    9344:	bcs	9360 <compile_branch+0x5390>
    9348:	ldr	r0, [pc, #708]	; 9614 <compile_branch+0x5644>
    934c:	ldrb	r2, [r0, r3]
    9350:	cmp	r2, #0
    9354:	movgt	r2, #1
    9358:	movle	r2, #0
    935c:	b	9364 <compile_branch+0x5394>
    9360:	mov	r2, #0
    9364:	cmp	r2, #0
    9368:	bne	93fc <compile_branch+0x542c>
    936c:	mov	r1, #0
    9370:	strb	r1, [fp]
    9374:	ldr	r0, [sp, #268]	; 0x10c
    9378:	mov	r1, #3
    937c:	ldr	ip, [sp, #108]	; 0x6c
    9380:	str	ip, [sp]
    9384:	mov	r3, r9
    9388:	ldr	r2, [sp, #136]	; 0x88
    938c:	bl	3a8c <adjust_recurse>
    9390:	ldr	r3, [sp, #268]	; 0x10c
    9394:	add	r0, r3, #3
    9398:	ldr	r1, [sp, #268]	; 0x10c
    939c:	mov	r2, r4
    93a0:	bl	0 <memmove>
    93a4:	add	r0, fp, #3
    93a8:	add	r1, r4, #3
    93ac:	ldr	r3, [sp, #268]	; 0x10c
    93b0:	mov	r2, #129	; 0x81
    93b4:	strb	r2, [r3]
    93b8:	add	r2, r0, #1
    93bc:	mov	ip, #120	; 0x78
    93c0:	strb	ip, [r0]
    93c4:	asr	r0, r1, #8
    93c8:	and	r0, r0, #255	; 0xff
    93cc:	strb	r0, [r2]
    93d0:	and	r0, r1, #255	; 0xff
    93d4:	strb	r0, [r2, #1]
    93d8:	add	fp, r2, #2
    93dc:	ldr	ip, [sp, #268]	; 0x10c
    93e0:	asr	r0, r1, #8
    93e4:	and	r3, r0, #255	; 0xff
    93e8:	strb	r3, [ip, #1]
    93ec:	ldr	r2, [sp, #268]	; 0x10c
    93f0:	and	r3, r1, #255	; 0xff
    93f4:	strb	r3, [r2, #2]
    93f8:	b	9410 <compile_branch+0x5440>
    93fc:	ldr	r2, [sp, #268]	; 0x10c
    9400:	ldr	ip, [pc, #524]	; 9614 <compile_branch+0x5644>
    9404:	ldrb	ip, [ip, r3]
    9408:	and	r1, ip, #255	; 0xff
    940c:	strb	r1, [r2]
    9410:	mov	r8, #0
    9414:	ldr	r2, [r9, #104]	; 0x68
    9418:	ldr	r3, [sp, #72]	; 0x48
    941c:	orr	r1, r2, r3
    9420:	str	r1, [r9, #104]	; 0x68
    9424:	b	9600 <compile_branch+0x5630>
    9428:	ldr	r0, [sp, #272]	; 0x110
    942c:	ldr	r1, [sp, #172]	; 0xac
    9430:	str	r0, [r1]
    9434:	mov	r0, #0
    9438:	ldr	r4, [sp, #216]	; 0xd8
    943c:	ldr	r5, [sp, #220]	; 0xdc
    9440:	ldr	r6, [sp, #224]	; 0xe0
    9444:	ldr	r7, [sp, #228]	; 0xe4
    9448:	ldr	r8, [sp, #232]	; 0xe8
    944c:	ldr	r9, [sp, #236]	; 0xec
    9450:	ldr	sl, [sp, #240]	; 0xf0
    9454:	ldr	fp, [sp, #244]	; 0xf4
    9458:	ldr	lr, [sp, #48]	; 0x30
    945c:	add	sp, sp, #384	; 0x180
    9460:	bx	lr
    9464:	mov	r1, #1
    9468:	and	ip, r4, #255	; 0xff
    946c:	strb	ip, [sp, #312]	; 0x138
    9470:	mov	r8, fp
    9474:	ldr	ip, [r9, #32]
    9478:	ldr	r3, [r9, #16]
    947c:	sub	r0, ip, r3
    9480:	str	r0, [sp, #108]	; 0x6c
    9484:	mov	ip, fp
    9488:	add	fp, ip, #1
    948c:	ldr	r0, [sp, #96]	; 0x60
    9490:	and	r0, r0, #1
    9494:	cmp	r0, #0
    9498:	bne	94a4 <compile_branch+0x54d4>
    949c:	mov	r3, #29
    94a0:	b	94a8 <compile_branch+0x54d8>
    94a4:	mov	r3, #30
    94a8:	and	r0, r3, #255	; 0xff
    94ac:	strb	r0, [ip]
    94b0:	mov	r3, #0
    94b4:	cmp	r3, r1
    94b8:	bcs	94dc <compile_branch+0x550c>
    94bc:	mov	r0, fp
    94c0:	add	fp, r0, #1
    94c4:	add	r2, sp, #312	; 0x138
    94c8:	ldrb	r2, [r2, r3]
    94cc:	and	ip, r2, #255	; 0xff
    94d0:	strb	ip, [r0]
    94d4:	add	r3, r3, #1
    94d8:	b	94b4 <compile_branch+0x54e4>
    94dc:	ldrb	ip, [sp, #312]	; 0x138
    94e0:	cmp	ip, #13
    94e4:	beq	94fc <compile_branch+0x552c>
    94e8:	ldrb	ip, [sp, #312]	; 0x138
    94ec:	cmp	ip, #10
    94f0:	moveq	r3, #1
    94f4:	movne	r3, #0
    94f8:	b	9500 <compile_branch+0x5530>
    94fc:	mov	r3, #1
    9500:	cmp	r3, #0
    9504:	beq	9514 <compile_branch+0x5544>
    9508:	ldr	r2, [r9, #100]	; 0x64
    950c:	orr	ip, r2, #2048	; 0x800
    9510:	str	ip, [r9, #100]	; 0x64
    9514:	ldr	r3, [sp, #88]	; 0x58
    9518:	cmn	r3, #2
    951c:	bne	95a0 <compile_branch+0x55d0>
    9520:	mvn	ip, #0
    9524:	str	ip, [sp, #112]	; 0x70
    9528:	ldr	r0, [sp, #116]	; 0x74
    952c:	str	r0, [sp, #132]	; 0x84
    9530:	ldr	r2, [sp, #104]	; 0x68
    9534:	str	r2, [sp, #128]	; 0x80
    9538:	cmp	r1, #1
    953c:	beq	9554 <compile_branch+0x5584>
    9540:	ldr	ip, [sp, #156]	; 0x9c
    9544:	cmp	ip, #0
    9548:	moveq	r0, #1
    954c:	movne	r0, #0
    9550:	b	9558 <compile_branch+0x5588>
    9554:	mov	r0, #1
    9558:	cmp	r0, #0
    955c:	beq	9590 <compile_branch+0x55c0>
    9560:	ldrb	ip, [sp, #312]	; 0x138
    9564:	str	ip, [sp, #124]	; 0x7c
    9568:	ldr	r0, [sp, #156]	; 0x9c
    956c:	str	r0, [sp, #88]	; 0x58
    9570:	cmp	r1, #1
    9574:	beq	9600 <compile_branch+0x5630>
    9578:	sub	lr, fp, #4096	; 0x1000
    957c:	ldrb	r2, [lr, #4095]	; 0xfff
    9580:	str	r2, [sp, #116]	; 0x74
    9584:	ldr	r1, [r9, #104]	; 0x68
    9588:	str	r1, [sp, #104]	; 0x68
    958c:	b	9600 <compile_branch+0x5630>
    9590:	mvn	r0, #0
    9594:	str	r0, [sp, #104]	; 0x68
    9598:	str	r0, [sp, #88]	; 0x58
    959c:	b	9600 <compile_branch+0x5630>
    95a0:	ldr	r2, [sp, #124]	; 0x7c
    95a4:	str	r2, [sp, #148]	; 0x94
    95a8:	str	r3, [sp, #112]	; 0x70
    95ac:	ldr	r2, [sp, #116]	; 0x74
    95b0:	str	r2, [sp, #132]	; 0x84
    95b4:	ldr	r2, [sp, #104]	; 0x68
    95b8:	str	r2, [sp, #128]	; 0x80
    95bc:	cmp	r1, #1
    95c0:	beq	95d8 <compile_branch+0x5608>
    95c4:	ldr	ip, [sp, #156]	; 0x9c
    95c8:	cmp	ip, #0
    95cc:	moveq	r0, #1
    95d0:	movne	r0, #0
    95d4:	b	95dc <compile_branch+0x560c>
    95d8:	mov	r0, #1
    95dc:	cmp	r0, #0
    95e0:	beq	9600 <compile_branch+0x5630>
    95e4:	sub	lr, fp, #4096	; 0x1000
    95e8:	ldrb	r3, [lr, #4095]	; 0xfff
    95ec:	str	r3, [sp, #116]	; 0x74
    95f0:	ldr	r0, [r9, #104]	; 0x68
    95f4:	ldr	r3, [sp, #156]	; 0x9c
    95f8:	orr	r3, r3, r0
    95fc:	str	r3, [sp, #104]	; 0x68
    9600:	ldr	r0, [sp, #272]	; 0x110
    9604:	add	r1, r0, #1
    9608:	str	r1, [sp, #272]	; 0x110
    960c:	b	4158 <compile_branch+0x188>
    9610:	.word	0x00000000
    9614:	.word	0x00001274

00009618 <compile_regex>:
    9618:	mov	ip, sp
    961c:	sub	sp, sp, #208	; 0xd0
    9620:	str	ip, [sp, #32]
    9624:	str	lr, [sp, #36]	; 0x24
    9628:	str	r4, [sp, #124]	; 0x7c
    962c:	str	r5, [sp, #128]	; 0x80
    9630:	str	r6, [sp, #132]	; 0x84
    9634:	str	r7, [sp, #136]	; 0x88
    9638:	str	r8, [sp, #140]	; 0x8c
    963c:	str	r9, [sp, #144]	; 0x90
    9640:	str	sl, [sp, #148]	; 0x94
    9644:	str	fp, [sp, #152]	; 0x98
    9648:	ldr	r7, [ip, #40]	; 0x28
    964c:	ldr	r8, [ip, #36]	; 0x24
    9650:	ldr	r5, [ip, #32]
    9654:	ldr	ip, [ip, #28]
    9658:	str	ip, [sp, #112]	; 0x70
    965c:	ldr	ip, [sp, #32]
    9660:	ldr	ip, [ip, #24]
    9664:	str	ip, [sp, #116]	; 0x74
    9668:	ldr	ip, [sp, #32]
    966c:	ldr	ip, [ip, #20]
    9670:	str	ip, [sp, #120]	; 0x78
    9674:	ldr	ip, [sp, #32]
    9678:	ldr	ip, [ip, #16]
    967c:	str	ip, [sp, #108]	; 0x6c
    9680:	ldr	ip, [sp, #32]
    9684:	ldr	ip, [ip, #12]
    9688:	str	ip, [sp, #100]	; 0x64
    968c:	ldr	ip, [sp, #32]
    9690:	ldr	ip, [ip, #8]
    9694:	str	ip, [sp, #68]	; 0x44
    9698:	ldr	ip, [sp, #32]
    969c:	ldr	ip, [ip, #4]
    96a0:	str	ip, [sp, #96]	; 0x60
    96a4:	ldr	ip, [sp, #32]
    96a8:	ldr	ip, [ip]
    96ac:	str	ip, [sp, #88]	; 0x58
    96b0:	str	r3, [sp, #40]	; 0x28
    96b4:	mov	fp, r2
    96b8:	str	r1, [sp, #76]	; 0x4c
    96bc:	str	r0, [sp, #164]	; 0xa4
    96c0:	ldr	r1, [fp]
    96c4:	str	r1, [sp, #168]	; 0xa8
    96c8:	ldr	ip, [sp, #76]	; 0x4c
    96cc:	ldr	r3, [ip]
    96d0:	str	r3, [sp, #172]	; 0xac
    96d4:	ldr	r4, [sp, #172]	; 0xac
    96d8:	ldr	r9, [sp, #172]	; 0xac
    96dc:	mov	ip, #0
    96e0:	str	ip, [sp, #80]	; 0x50
    96e4:	mov	r1, #0
    96e8:	str	r1, [sp, #92]	; 0x5c
    96ec:	ldr	r1, [pc, #1772]	; 9de0 <compile_regex+0x7c8>
    96f0:	ldr	r3, [r1]
    96f4:	cmp	r3, #0
    96f8:	beq	9718 <compile_regex+0x100>
    96fc:	ldr	ip, [pc, #1756]	; 9de0 <compile_regex+0x7c8>
    9700:	ldr	ip, [ip]
    9704:	blx	ip
    9708:	cmp	r0, #0
    970c:	movne	r0, #1
    9710:	moveq	r0, #0
    9714:	b	971c <compile_regex+0x104>
    9718:	mov	r0, #0
    971c:	cmp	r0, #0
    9720:	beq	9738 <compile_regex+0x120>
    9724:	mov	r0, #85	; 0x55
    9728:	ldr	r2, [sp, #40]	; 0x28
    972c:	str	r0, [r2]
    9730:	mov	r0, #0
    9734:	b	9d28 <compile_regex+0x710>
    9738:	str	r5, [sp, #192]	; 0xc0
    973c:	ldr	r2, [sp, #172]	; 0xac
    9740:	str	r2, [sp, #196]	; 0xc4
    9744:	mov	r6, #0
    9748:	str	r6, [sp, #52]	; 0x34
    974c:	mvn	r5, #1
    9750:	mov	sl, r5
    9754:	ldr	r1, [r8, #32]
    9758:	ldr	ip, [r8, #16]
    975c:	sub	r1, r1, ip
    9760:	str	r1, [sp, #104]	; 0x68
    9764:	ldr	r2, [sp, #68]	; 0x44
    9768:	add	r1, r2, #6
    976c:	str	r1, [sp, #160]	; 0xa0
    9770:	ldr	r0, [sp, #172]	; 0xac
    9774:	ldrb	r0, [r0]
    9778:	cmp	r0, #133	; 0x85
    977c:	bne	97bc <compile_regex+0x1a4>
    9780:	ldr	ip, [sp, #172]	; 0xac
    9784:	ldrb	ip, [ip, #4]
    9788:	ldr	r0, [sp, #172]	; 0xac
    978c:	ldrb	r3, [r0, #3]
    9790:	orr	r2, ip, r3, lsl #8
    9794:	str	r2, [sp, #92]	; 0x5c
    9798:	bic	r3, r2, #16711680	; 0xff0000
    979c:	bic	r3, r3, #-16777216	; 0xff000000
    97a0:	strh	r3, [sp, #204]	; 0xcc
    97a4:	ldr	r2, [r8, #36]	; 0x24
    97a8:	str	r2, [sp, #200]	; 0xc8
    97ac:	mov	r1, #0
    97b0:	strh	r1, [sp, #206]	; 0xce
    97b4:	add	r0, sp, #200	; 0xc8
    97b8:	str	r0, [r8, #36]	; 0x24
    97bc:	ldr	r1, [sp, #172]	; 0xac
    97c0:	mov	r0, #0
    97c4:	strb	r0, [r1, #1]
    97c8:	ldr	r2, [sp, #172]	; 0xac
    97cc:	mov	r1, #0
    97d0:	strb	r1, [r2, #2]
    97d4:	ldr	r2, [sp, #172]	; 0xac
    97d8:	ldr	r3, [sp, #68]	; 0x44
    97dc:	add	r3, r2, r3
    97e0:	add	ip, r3, #3
    97e4:	str	ip, [sp, #172]	; 0xac
    97e8:	ldr	r0, [r8, #64]	; 0x40
    97ec:	str	r0, [sp, #72]	; 0x48
    97f0:	str	r0, [sp, #84]	; 0x54
    97f4:	ldr	r1, [sp, #96]	; 0x60
    97f8:	cmp	r1, #0
    97fc:	beq	9808 <compile_regex+0x1f0>
    9800:	ldr	ip, [sp, #84]	; 0x54
    9804:	str	ip, [r8, #64]	; 0x40
    9808:	ldr	r2, [sp, #88]	; 0x58
    980c:	cmp	r2, #0
    9810:	beq	9860 <compile_regex+0x248>
    9814:	ldr	r0, [sp, #172]	; 0xac
    9818:	add	ip, r0, #1
    981c:	str	ip, [sp, #172]	; 0xac
    9820:	mov	r1, #124	; 0x7c
    9824:	strb	r1, [r0]
    9828:	ldr	r2, [sp, #172]	; 0xac
    982c:	str	r2, [sp, #80]	; 0x50
    9830:	ldr	r2, [sp, #172]	; 0xac
    9834:	mov	r0, #0
    9838:	strb	r0, [r2]
    983c:	ldr	r2, [sp, #172]	; 0xac
    9840:	mov	r3, #0
    9844:	strb	r3, [r2, #1]
    9848:	ldr	ip, [sp, #172]	; 0xac
    984c:	add	r0, ip, #2
    9850:	str	r0, [sp, #172]	; 0xac
    9854:	ldr	r0, [sp, #160]	; 0xa0
    9858:	add	ip, r0, #3
    985c:	str	ip, [sp, #160]	; 0xa0
    9860:	cmp	r7, #0
    9864:	beq	9870 <compile_regex+0x258>
    9868:	add	r1, sp, #160	; 0xa0
    986c:	b	9874 <compile_regex+0x25c>
    9870:	mov	r1, #0
    9874:	add	ip, sp, #164	; 0xa4
    9878:	str	ip, [sp, #64]	; 0x40
    987c:	add	r2, sp, #172	; 0xac
    9880:	str	r2, [sp, #60]	; 0x3c
    9884:	add	r0, sp, #168	; 0xa8
    9888:	str	r0, [sp, #56]	; 0x38
    988c:	add	r3, sp, #176	; 0xb0
    9890:	add	ip, sp, #184	; 0xb8
    9894:	str	ip, [sp, #48]	; 0x30
    9898:	add	r2, sp, #180	; 0xb4
    989c:	add	ip, sp, #188	; 0xbc
    98a0:	str	ip, [sp, #44]	; 0x2c
    98a4:	add	r0, sp, #192	; 0xc0
    98a8:	str	r1, [sp, #28]
    98ac:	str	r8, [sp, #24]
    98b0:	ldr	ip, [sp, #100]	; 0x64
    98b4:	str	ip, [sp, #20]
    98b8:	str	r0, [sp, #16]
    98bc:	ldr	ip, [sp, #44]	; 0x2c
    98c0:	str	ip, [sp, #12]
    98c4:	str	r2, [sp, #8]
    98c8:	ldr	ip, [sp, #48]	; 0x30
    98cc:	str	ip, [sp, #4]
    98d0:	str	r3, [sp]
    98d4:	ldr	r3, [sp, #40]	; 0x28
    98d8:	ldr	r2, [sp, #56]	; 0x38
    98dc:	ldr	r1, [sp, #60]	; 0x3c
    98e0:	ldr	r0, [sp, #64]	; 0x40
    98e4:	bl	3fd0 <compile_branch>
    98e8:	cmp	r0, #0
    98ec:	bne	9900 <compile_regex+0x2e8>
    98f0:	ldr	ip, [sp, #168]	; 0xa8
    98f4:	str	ip, [fp]
    98f8:	mov	r0, #0
    98fc:	b	9d28 <compile_regex+0x710>
    9900:	ldr	r1, [r8, #64]	; 0x40
    9904:	ldr	r2, [sp, #72]	; 0x48
    9908:	cmp	r1, r2
    990c:	bls	9918 <compile_regex+0x300>
    9910:	ldr	ip, [r8, #64]	; 0x40
    9914:	str	ip, [sp, #72]	; 0x48
    9918:	cmp	r7, #0
    991c:	bne	9b08 <compile_regex+0x4f0>
    9920:	ldrb	r3, [r4]
    9924:	cmp	r3, #119	; 0x77
    9928:	bne	9a30 <compile_regex+0x418>
    992c:	cmp	r5, #0
    9930:	blt	996c <compile_regex+0x354>
    9934:	ldr	ip, [sp, #184]	; 0xb8
    9938:	cmp	r5, ip
    993c:	bne	9964 <compile_regex+0x34c>
    9940:	ldr	r0, [sp, #176]	; 0xb0
    9944:	ldr	r1, [sp, #52]	; 0x34
    9948:	cmp	r1, r0
    994c:	movne	r0, #1
    9950:	moveq	r0, #0
    9954:	cmp	r0, #0
    9958:	movne	r2, #1
    995c:	moveq	r2, #0
    9960:	b	9970 <compile_regex+0x358>
    9964:	mov	r2, #1
    9968:	b	9970 <compile_regex+0x358>
    996c:	mov	r2, #0
    9970:	cmp	r2, #0
    9974:	beq	998c <compile_regex+0x374>
    9978:	cmp	sl, #0
    997c:	bge	9988 <compile_regex+0x370>
    9980:	ldr	r6, [sp, #52]	; 0x34
    9984:	mov	sl, r5
    9988:	mvn	r5, #0
    998c:	cmp	r5, #0
    9990:	bge	99a8 <compile_regex+0x390>
    9994:	ldr	r0, [sp, #184]	; 0xb8
    9998:	cmp	r0, #0
    999c:	movge	r3, #1
    99a0:	movlt	r3, #0
    99a4:	b	99ac <compile_regex+0x394>
    99a8:	mov	r3, #0
    99ac:	cmp	r3, #0
    99b0:	beq	99c8 <compile_regex+0x3b0>
    99b4:	ldr	r2, [sp, #188]	; 0xbc
    99b8:	cmp	r2, #0
    99bc:	movlt	r1, #1
    99c0:	movge	r1, #0
    99c4:	b	99cc <compile_regex+0x3b4>
    99c8:	mov	r1, #0
    99cc:	cmp	r1, #0
    99d0:	beq	99e4 <compile_regex+0x3cc>
    99d4:	ldr	r3, [sp, #176]	; 0xb0
    99d8:	str	r3, [sp, #180]	; 0xb4
    99dc:	ldr	r2, [sp, #184]	; 0xb8
    99e0:	str	r2, [sp, #188]	; 0xbc
    99e4:	bic	r0, sl, #2
    99e8:	ldr	ip, [sp, #188]	; 0xbc
    99ec:	bic	r1, ip, #2
    99f0:	cmp	r0, r1
    99f4:	bne	9a0c <compile_regex+0x3f4>
    99f8:	ldr	r2, [sp, #180]	; 0xb4
    99fc:	cmp	r6, r2
    9a00:	movne	r2, #1
    9a04:	moveq	r2, #0
    9a08:	b	9a10 <compile_regex+0x3f8>
    9a0c:	mov	r2, #1
    9a10:	cmp	r2, #0
    9a14:	bne	9a28 <compile_regex+0x410>
    9a18:	ldr	r6, [sp, #180]	; 0xb4
    9a1c:	ldr	r3, [sp, #188]	; 0xbc
    9a20:	orr	sl, sl, r3
    9a24:	b	9a44 <compile_regex+0x42c>
    9a28:	mvn	sl, #0
    9a2c:	b	9a44 <compile_regex+0x42c>
    9a30:	ldr	r3, [sp, #176]	; 0xb0
    9a34:	str	r3, [sp, #52]	; 0x34
    9a38:	ldr	r5, [sp, #184]	; 0xb8
    9a3c:	ldr	r6, [sp, #180]	; 0xb4
    9a40:	ldr	sl, [sp, #188]	; 0xbc
    9a44:	ldr	ip, [sp, #88]	; 0x58
    9a48:	cmp	ip, #0
    9a4c:	beq	9b08 <compile_regex+0x4f0>
    9a50:	ldr	r3, [sp, #172]	; 0xac
    9a54:	mov	ip, #0
    9a58:	strb	ip, [r3]
    9a5c:	ldr	ip, [sp, #164]	; 0xa4
    9a60:	and	r3, ip, #2048	; 0x800
    9a64:	cmp	r3, #0
    9a68:	movne	r1, #1
    9a6c:	moveq	r1, #0
    9a70:	mov	r2, #0
    9a74:	mov	r3, #0
    9a78:	str	r3, [sp]
    9a7c:	mov	r3, r8
    9a80:	mov	r0, r4
    9a84:	bl	1184 <find_fixedlength>
    9a88:	cmn	r0, #3
    9a8c:	beq	9b00 <compile_regex+0x4e8>
    9a90:	cmp	r0, #0
    9a94:	blt	9ac4 <compile_regex+0x4ac>
    9a98:	ldr	r3, [r8, #72]	; 0x48
    9a9c:	cmp	r0, r3
    9aa0:	ble	9aa8 <compile_regex+0x490>
    9aa4:	str	r0, [r8, #72]	; 0x48
    9aa8:	asr	r1, r0, #8
    9aac:	and	r2, r1, #255	; 0xff
    9ab0:	ldr	r3, [sp, #80]	; 0x50
    9ab4:	strb	r2, [r3]
    9ab8:	and	r0, r0, #255	; 0xff
    9abc:	strb	r0, [r3, #1]
    9ac0:	b	9b08 <compile_regex+0x4f0>
    9ac4:	cmn	r0, #2
    9ac8:	beq	9ae4 <compile_regex+0x4cc>
    9acc:	cmn	r0, #4
    9ad0:	beq	9adc <compile_regex+0x4c4>
    9ad4:	mov	r1, #25
    9ad8:	b	9ae8 <compile_regex+0x4d0>
    9adc:	mov	r1, #70	; 0x46
    9ae0:	b	9ae8 <compile_regex+0x4d0>
    9ae4:	mov	r1, #36	; 0x24
    9ae8:	ldr	r0, [sp, #40]	; 0x28
    9aec:	str	r1, [r0]
    9af0:	ldr	r3, [sp, #168]	; 0xa8
    9af4:	str	r3, [fp]
    9af8:	mov	r0, #0
    9afc:	b	9d28 <compile_regex+0x710>
    9b00:	mov	r0, #1
    9b04:	str	r0, [r8, #116]	; 0x74
    9b08:	ldr	r2, [sp, #168]	; 0xa8
    9b0c:	ldrb	ip, [r2]
    9b10:	cmp	ip, #124	; 0x7c
    9b14:	beq	9d54 <compile_regex+0x73c>
    9b18:	cmp	r7, #0
    9b1c:	bne	9b58 <compile_regex+0x540>
    9b20:	ldr	ip, [sp, #172]	; 0xac
    9b24:	sub	r0, ip, r4
    9b28:	ldrb	r2, [r4, #2]
    9b2c:	ldrb	r3, [r4, #1]
    9b30:	orr	r1, r2, r3, lsl #8
    9b34:	asr	r2, r0, #8
    9b38:	and	ip, r2, #255	; 0xff
    9b3c:	strb	ip, [r4, #1]
    9b40:	and	r2, r0, #255	; 0xff
    9b44:	strb	r2, [r4, #2]
    9b48:	mov	r0, r1
    9b4c:	sub	r4, r4, r0
    9b50:	cmp	r0, #0
    9b54:	bgt	9b28 <compile_regex+0x510>
    9b58:	ldr	r1, [sp, #172]	; 0xac
    9b5c:	mov	r3, #120	; 0x78
    9b60:	strb	r3, [r1]
    9b64:	ldr	r2, [sp, #172]	; 0xac
    9b68:	ldr	r3, [sp, #172]	; 0xac
    9b6c:	sub	r0, r3, r9
    9b70:	asr	ip, r0, #8
    9b74:	and	r1, ip, #255	; 0xff
    9b78:	strb	r1, [r2, #1]
    9b7c:	ldr	ip, [sp, #172]	; 0xac
    9b80:	ldr	r0, [sp, #172]	; 0xac
    9b84:	sub	r2, r0, r9
    9b88:	and	r0, r2, #255	; 0xff
    9b8c:	strb	r0, [ip, #2]
    9b90:	ldr	r3, [sp, #172]	; 0xac
    9b94:	add	r1, r3, #3
    9b98:	str	r1, [sp, #172]	; 0xac
    9b9c:	ldr	r0, [sp, #92]	; 0x5c
    9ba0:	cmp	r0, #0
    9ba4:	ble	9c98 <compile_regex+0x680>
    9ba8:	ldr	r3, [r8, #36]	; 0x24
    9bac:	ldrh	ip, [r3, #6]
    9bb0:	cmp	ip, #0
    9bb4:	beq	9c8c <compile_regex+0x674>
    9bb8:	ldr	r3, [sp, #172]	; 0xac
    9bbc:	mov	ip, #0
    9bc0:	strb	ip, [r3]
    9bc4:	mov	r1, #3
    9bc8:	ldr	r2, [sp, #164]	; 0xa4
    9bcc:	and	r0, r2, #2048	; 0x800
    9bd0:	cmp	r0, #0
    9bd4:	movne	r2, #1
    9bd8:	moveq	r2, #0
    9bdc:	ldr	ip, [sp, #104]	; 0x68
    9be0:	str	ip, [sp]
    9be4:	mov	r3, r8
    9be8:	mov	r0, r9
    9bec:	bl	3a8c <adjust_recurse>
    9bf0:	add	r0, r9, #3
    9bf4:	ldr	r1, [sp, #172]	; 0xac
    9bf8:	sub	r2, r1, r9
    9bfc:	mov	r1, r9
    9c00:	bl	0 <memmove>
    9c04:	mov	r2, #129	; 0x81
    9c08:	strb	r2, [r9]
    9c0c:	ldr	ip, [sp, #172]	; 0xac
    9c10:	add	r1, ip, #3
    9c14:	str	r1, [sp, #172]	; 0xac
    9c18:	ldr	r3, [sp, #172]	; 0xac
    9c1c:	sub	r3, r3, r9
    9c20:	asr	r0, r3, #8
    9c24:	and	r3, r0, #255	; 0xff
    9c28:	strb	r3, [r9, #1]
    9c2c:	ldr	r0, [sp, #172]	; 0xac
    9c30:	sub	r2, r0, r9
    9c34:	and	ip, r2, #255	; 0xff
    9c38:	strb	ip, [r9, #2]
    9c3c:	ldr	r3, [sp, #172]	; 0xac
    9c40:	mov	ip, #120	; 0x78
    9c44:	strb	ip, [r3]
    9c48:	ldr	r1, [sp, #172]	; 0xac
    9c4c:	ldr	r0, [sp, #172]	; 0xac
    9c50:	sub	r2, r0, r9
    9c54:	asr	r2, r2, #8
    9c58:	and	r2, r2, #255	; 0xff
    9c5c:	strb	r2, [r1, #1]
    9c60:	ldr	r0, [sp, #172]	; 0xac
    9c64:	ldr	r1, [sp, #172]	; 0xac
    9c68:	sub	ip, r1, r9
    9c6c:	and	r1, ip, #255	; 0xff
    9c70:	strb	r1, [r0, #2]
    9c74:	ldr	r2, [sp, #172]	; 0xac
    9c78:	add	r0, r2, #3
    9c7c:	str	r0, [sp, #172]	; 0xac
    9c80:	ldr	r2, [sp, #160]	; 0xa0
    9c84:	add	r1, r2, #6
    9c88:	str	r1, [sp, #160]	; 0xa0
    9c8c:	ldr	r0, [r8, #36]	; 0x24
    9c90:	ldr	ip, [r0]
    9c94:	str	ip, [r8, #36]	; 0x24
    9c98:	ldr	r3, [sp, #72]	; 0x48
    9c9c:	str	r3, [r8, #64]	; 0x40
    9ca0:	ldr	r3, [sp, #172]	; 0xac
    9ca4:	ldr	ip, [sp, #76]	; 0x4c
    9ca8:	str	r3, [ip]
    9cac:	ldr	r1, [sp, #168]	; 0xa8
    9cb0:	str	r1, [fp]
    9cb4:	ldr	r3, [sp, #108]	; 0x6c
    9cb8:	ldr	r2, [sp, #52]	; 0x34
    9cbc:	str	r2, [r3]
    9cc0:	ldr	r1, [sp, #120]	; 0x78
    9cc4:	str	r5, [r1]
    9cc8:	ldr	r0, [sp, #116]	; 0x74
    9ccc:	str	r6, [r0]
    9cd0:	ldr	r1, [sp, #112]	; 0x70
    9cd4:	str	sl, [r1]
    9cd8:	cmp	r7, #0
    9cdc:	beq	9d24 <compile_regex+0x70c>
    9ce0:	ldr	r1, [r7]
    9ce4:	rsb	ip, r1, #235	; 0xeb
    9ce8:	add	ip, ip, #65280	; 0xff00
    9cec:	add	ip, ip, #16711680	; 0xff0000
    9cf0:	add	ip, ip, #2130706432	; 0x7f000000
    9cf4:	ldr	r0, [sp, #160]	; 0xa0
    9cf8:	cmp	ip, r0
    9cfc:	bge	9d14 <compile_regex+0x6fc>
    9d00:	mov	r3, #20
    9d04:	ldr	ip, [sp, #40]	; 0x28
    9d08:	str	r3, [ip]
    9d0c:	mov	r0, #0
    9d10:	b	9d28 <compile_regex+0x710>
    9d14:	ldr	r1, [r7]
    9d18:	ldr	r2, [sp, #160]	; 0xa0
    9d1c:	add	r2, r1, r2
    9d20:	str	r2, [r7]
    9d24:	mov	r0, #1
    9d28:	ldr	r4, [sp, #124]	; 0x7c
    9d2c:	ldr	r5, [sp, #128]	; 0x80
    9d30:	ldr	r6, [sp, #132]	; 0x84
    9d34:	ldr	r7, [sp, #136]	; 0x88
    9d38:	ldr	r8, [sp, #140]	; 0x8c
    9d3c:	ldr	r9, [sp, #144]	; 0x90
    9d40:	ldr	sl, [sp, #148]	; 0x94
    9d44:	ldr	fp, [sp, #152]	; 0x98
    9d48:	ldr	lr, [sp, #36]	; 0x24
    9d4c:	add	sp, sp, #208	; 0xd0
    9d50:	bx	lr
    9d54:	cmp	r7, #0
    9d58:	bne	9dac <compile_regex+0x794>
    9d5c:	ldr	r1, [sp, #172]	; 0xac
    9d60:	mov	r3, #119	; 0x77
    9d64:	strb	r3, [r1]
    9d68:	ldr	r0, [sp, #172]	; 0xac
    9d6c:	ldr	r3, [sp, #172]	; 0xac
    9d70:	sub	ip, r3, r4
    9d74:	asr	r1, ip, #8
    9d78:	and	r1, r1, #255	; 0xff
    9d7c:	strb	r1, [r0, #1]
    9d80:	ldr	ip, [sp, #172]	; 0xac
    9d84:	ldr	r2, [sp, #172]	; 0xac
    9d88:	sub	r1, r2, r4
    9d8c:	and	r0, r1, #255	; 0xff
    9d90:	strb	r0, [ip, #2]
    9d94:	ldr	r4, [sp, #172]	; 0xac
    9d98:	str	r4, [sp, #196]	; 0xc4
    9d9c:	ldr	r1, [sp, #172]	; 0xac
    9da0:	add	ip, r1, #3
    9da4:	str	ip, [sp, #172]	; 0xac
    9da8:	b	9dd0 <compile_regex+0x7b8>
    9dac:	ldr	r1, [sp, #76]	; 0x4c
    9db0:	ldr	r3, [r1]
    9db4:	ldr	ip, [sp, #68]	; 0x44
    9db8:	add	r3, r3, ip
    9dbc:	add	r0, r3, #3
    9dc0:	str	r0, [sp, #172]	; 0xac
    9dc4:	ldr	r2, [sp, #160]	; 0xa0
    9dc8:	add	r0, r2, #3
    9dcc:	str	r0, [sp, #160]	; 0xa0
    9dd0:	ldr	r3, [sp, #168]	; 0xa8
    9dd4:	add	r2, r3, #1
    9dd8:	str	r2, [sp, #168]	; 0xa8
    9ddc:	b	97f4 <compile_regex+0x1dc>
    9de0:	.word	0x00000000

00009de4 <is_anchored>:
    9de4:	mov	ip, sp
    9de8:	sub	sp, sp, #32
    9dec:	str	ip, [sp]
    9df0:	str	lr, [sp, #4]
    9df4:	str	r4, [sp, #8]
    9df8:	str	r5, [sp, #12]
    9dfc:	str	r6, [sp, #16]
    9e00:	str	r7, [sp, #20]
    9e04:	str	r8, [sp, #24]
    9e08:	mov	r4, r3
    9e0c:	mov	r5, r2
    9e10:	mov	r6, r1
    9e14:	mov	r7, r0
    9e18:	ldr	r0, [pc, #756]	; a114 <is_anchored+0x330>
    9e1c:	ldrb	r2, [r7]
    9e20:	ldrb	r3, [r0, r2]
    9e24:	add	r0, r7, r3
    9e28:	mov	r1, #0
    9e2c:	bl	1090 <first_significant_code>
    9e30:	ldrb	r8, [r0]
    9e34:	cmp	r8, #131	; 0x83
    9e38:	beq	9e4c <is_anchored+0x68>
    9e3c:	cmp	r8, #132	; 0x84
    9e40:	moveq	r2, #1
    9e44:	movne	r2, #0
    9e48:	b	9e50 <is_anchored+0x6c>
    9e4c:	mov	r2, #1
    9e50:	cmp	r2, #0
    9e54:	bne	9e68 <is_anchored+0x84>
    9e58:	cmp	r8, #136	; 0x88
    9e5c:	moveq	r1, #1
    9e60:	movne	r1, #0
    9e64:	b	9e6c <is_anchored+0x88>
    9e68:	mov	r1, #1
    9e6c:	cmp	r1, #0
    9e70:	bne	9e84 <is_anchored+0xa0>
    9e74:	cmp	r8, #137	; 0x89
    9e78:	moveq	r1, #1
    9e7c:	movne	r1, #0
    9e80:	b	9e88 <is_anchored+0xa4>
    9e84:	mov	r1, #1
    9e88:	cmp	r1, #0
    9e8c:	bne	a0b4 <is_anchored+0x2d0>
    9e90:	cmp	r8, #133	; 0x85
    9e94:	beq	9ea8 <is_anchored+0xc4>
    9e98:	cmp	r8, #134	; 0x86
    9e9c:	moveq	r1, #1
    9ea0:	movne	r1, #0
    9ea4:	b	9eac <is_anchored+0xc8>
    9ea8:	mov	r1, #1
    9eac:	cmp	r1, #0
    9eb0:	bne	9ec4 <is_anchored+0xe0>
    9eb4:	cmp	r8, #138	; 0x8a
    9eb8:	moveq	r3, #1
    9ebc:	movne	r3, #0
    9ec0:	b	9ec8 <is_anchored+0xe4>
    9ec4:	mov	r3, #1
    9ec8:	cmp	r3, #0
    9ecc:	bne	9ee0 <is_anchored+0xfc>
    9ed0:	cmp	r8, #139	; 0x8b
    9ed4:	moveq	ip, #1
    9ed8:	movne	ip, #0
    9edc:	b	9ee4 <is_anchored+0x100>
    9ee0:	mov	ip, #1
    9ee4:	cmp	ip, #0
    9ee8:	beq	9f30 <is_anchored+0x14c>
    9eec:	ldrb	r1, [r0, #4]
    9ef0:	ldrb	ip, [r0, #3]
    9ef4:	orr	r1, r1, ip, lsl #8
    9ef8:	cmp	r1, #32
    9efc:	bge	9f0c <is_anchored+0x128>
    9f00:	mov	r3, #1
    9f04:	lsl	r3, r3, r1
    9f08:	b	9f10 <is_anchored+0x12c>
    9f0c:	mov	r3, #1
    9f10:	orr	r1, r6, r3
    9f14:	mov	r3, r4
    9f18:	mov	r2, r5
    9f1c:	bl	9de4 <is_anchored>
    9f20:	cmp	r0, #0
    9f24:	bne	a0d4 <is_anchored+0x2f0>
    9f28:	mov	r0, #0
    9f2c:	b	a0f4 <is_anchored+0x310>
    9f30:	cmp	r8, #125	; 0x7d
    9f34:	beq	9f48 <is_anchored+0x164>
    9f38:	cmp	r8, #135	; 0x87
    9f3c:	moveq	r2, #1
    9f40:	movne	r2, #0
    9f44:	b	9f4c <is_anchored+0x168>
    9f48:	mov	r2, #1
    9f4c:	cmp	r2, #0
    9f50:	bne	a094 <is_anchored+0x2b0>
    9f54:	cmp	r8, #129	; 0x81
    9f58:	beq	9f6c <is_anchored+0x188>
    9f5c:	cmp	r8, #130	; 0x82
    9f60:	moveq	r3, #1
    9f64:	movne	r3, #0
    9f68:	b	9f70 <is_anchored+0x18c>
    9f6c:	mov	r3, #1
    9f70:	cmp	r3, #0
    9f74:	bne	a074 <is_anchored+0x290>
    9f78:	cmp	r8, #85	; 0x55
    9f7c:	beq	9f90 <is_anchored+0x1ac>
    9f80:	cmp	r8, #86	; 0x56
    9f84:	moveq	r1, #1
    9f88:	movne	r1, #0
    9f8c:	b	9f94 <is_anchored+0x1b0>
    9f90:	mov	r1, #1
    9f94:	cmp	r1, #0
    9f98:	bne	9fac <is_anchored+0x1c8>
    9f9c:	cmp	r8, #94	; 0x5e
    9fa0:	moveq	r1, #1
    9fa4:	movne	r1, #0
    9fa8:	b	9fb0 <is_anchored+0x1cc>
    9fac:	mov	r1, #1
    9fb0:	cmp	r1, #0
    9fb4:	beq	a02c <is_anchored+0x248>
    9fb8:	ldrb	r1, [r0, #1]
    9fbc:	cmp	r1, #13
    9fc0:	bne	9fdc <is_anchored+0x1f8>
    9fc4:	ldr	r3, [r5, #80]	; 0x50
    9fc8:	and	r2, r6, r3
    9fcc:	cmp	r2, #0
    9fd0:	movne	ip, #1
    9fd4:	moveq	ip, #0
    9fd8:	b	9fe0 <is_anchored+0x1fc>
    9fdc:	mov	ip, #1
    9fe0:	cmp	ip, #0
    9fe4:	bne	9ff8 <is_anchored+0x214>
    9fe8:	cmp	r4, #0
    9fec:	movgt	r1, #1
    9ff0:	movle	r1, #0
    9ff4:	b	9ffc <is_anchored+0x218>
    9ff8:	mov	r1, #1
    9ffc:	cmp	r1, #0
    a000:	bne	a018 <is_anchored+0x234>
    a004:	ldr	r0, [r5, #112]	; 0x70
    a008:	cmp	r0, #0
    a00c:	movne	r1, #1
    a010:	moveq	r1, #0
    a014:	b	a01c <is_anchored+0x238>
    a018:	mov	r1, #1
    a01c:	cmp	r1, #0
    a020:	beq	a0d4 <is_anchored+0x2f0>
    a024:	mov	r0, #0
    a028:	b	a0f4 <is_anchored+0x310>
    a02c:	cmp	r8, #1
    a030:	bne	a03c <is_anchored+0x258>
    a034:	mov	r2, #0
    a038:	b	a048 <is_anchored+0x264>
    a03c:	cmp	r8, #2
    a040:	movne	r2, #1
    a044:	moveq	r2, #0
    a048:	cmp	r2, #0
    a04c:	bne	a058 <is_anchored+0x274>
    a050:	mov	r1, #0
    a054:	b	a064 <is_anchored+0x280>
    a058:	cmp	r8, #27
    a05c:	movne	r1, #1
    a060:	moveq	r1, #0
    a064:	cmp	r1, #0
    a068:	beq	a0d4 <is_anchored+0x2f0>
    a06c:	mov	r0, #0
    a070:	b	a0f4 <is_anchored+0x310>
    a074:	add	r3, r4, #1
    a078:	mov	r2, r5
    a07c:	mov	r1, r6
    a080:	bl	9de4 <is_anchored>
    a084:	cmp	r0, #0
    a088:	bne	a0d4 <is_anchored+0x2f0>
    a08c:	mov	r0, #0
    a090:	b	a0f4 <is_anchored+0x310>
    a094:	mov	r3, r4
    a098:	mov	r2, r5
    a09c:	mov	r1, r6
    a0a0:	bl	9de4 <is_anchored>
    a0a4:	cmp	r0, #0
    a0a8:	bne	a0d4 <is_anchored+0x2f0>
    a0ac:	mov	r0, #0
    a0b0:	b	a0f4 <is_anchored+0x310>
    a0b4:	mov	r3, r4
    a0b8:	mov	r2, r5
    a0bc:	mov	r1, r6
    a0c0:	bl	9de4 <is_anchored>
    a0c4:	cmp	r0, #0
    a0c8:	bne	a0d4 <is_anchored+0x2f0>
    a0cc:	mov	r0, #0
    a0d0:	b	a0f4 <is_anchored+0x310>
    a0d4:	ldrb	r3, [r7, #2]
    a0d8:	ldrb	ip, [r7, #1]
    a0dc:	orr	r2, r3, ip, lsl #8
    a0e0:	add	r7, r7, r2
    a0e4:	ldrb	r0, [r7]
    a0e8:	cmp	r0, #119	; 0x77
    a0ec:	beq	9e18 <is_anchored+0x34>
    a0f0:	mov	r0, #1
    a0f4:	ldr	r4, [sp, #8]
    a0f8:	ldr	r5, [sp, #12]
    a0fc:	ldr	r6, [sp, #16]
    a100:	ldr	r7, [sp, #20]
    a104:	ldr	r8, [sp, #24]
    a108:	ldr	lr, [sp, #4]
    a10c:	add	sp, sp, #32
    a110:	bx	lr
    a114:	.word	0x00000000

0000a118 <is_startline>:
    a118:	mov	ip, sp
    a11c:	sub	sp, sp, #32
    a120:	str	ip, [sp]
    a124:	str	lr, [sp, #4]
    a128:	str	r4, [sp, #8]
    a12c:	str	r5, [sp, #12]
    a130:	str	r6, [sp, #16]
    a134:	str	r7, [sp, #20]
    a138:	str	r8, [sp, #24]
    a13c:	mov	r4, r3
    a140:	mov	r5, r2
    a144:	mov	r6, r1
    a148:	mov	r7, r0
    a14c:	ldr	r2, [pc, #892]	; a4d0 <is_startline+0x3b8>
    a150:	ldrb	r0, [r7]
    a154:	ldrb	r2, [r2, r0]
    a158:	add	r0, r7, r2
    a15c:	mov	r1, #0
    a160:	bl	1090 <first_significant_code>
    a164:	ldrb	r8, [r0]
    a168:	cmp	r8, #135	; 0x87
    a16c:	bne	a228 <is_startline+0x110>
    a170:	add	r8, r0, #3
    a174:	ldrb	r0, [r8]
    a178:	cmp	r0, #118	; 0x76
    a17c:	bne	a18c <is_startline+0x74>
    a180:	ldr	r0, [pc, #844]	; a4d4 <is_startline+0x3bc>
    a184:	ldrb	r1, [r0]
    a188:	add	r8, r8, r1
    a18c:	ldrb	r3, [r8]
    a190:	cmp	r3, #144	; 0x90
    a194:	bcs	a1b4 <is_startline+0x9c>
    a198:	cmp	r3, #141	; 0x8d
    a19c:	beq	a220 <is_startline+0x108>
    a1a0:	cmp	r3, #142	; 0x8e
    a1a4:	beq	a220 <is_startline+0x108>
    a1a8:	cmp	r3, #143	; 0x8f
    a1ac:	beq	a220 <is_startline+0x108>
    a1b0:	b	a1cc <is_startline+0xb4>
    a1b4:	cmp	r3, #144	; 0x90
    a1b8:	beq	a220 <is_startline+0x108>
    a1bc:	cmp	r3, #145	; 0x91
    a1c0:	beq	a220 <is_startline+0x108>
    a1c4:	cmp	r3, #157	; 0x9d
    a1c8:	beq	a220 <is_startline+0x108>
    a1cc:	mov	r3, r4
    a1d0:	mov	r2, r5
    a1d4:	mov	r1, r6
    a1d8:	mov	r0, r8
    a1dc:	bl	a118 <is_startline>
    a1e0:	cmp	r0, #0
    a1e4:	bne	a1f0 <is_startline+0xd8>
    a1e8:	mov	r0, #0
    a1ec:	b	a4b0 <is_startline+0x398>
    a1f0:	ldrb	r1, [r8, #2]
    a1f4:	ldrb	ip, [r8, #1]
    a1f8:	orr	r1, r1, ip, lsl #8
    a1fc:	add	r8, r8, r1
    a200:	ldrb	r3, [r8]
    a204:	cmp	r3, #119	; 0x77
    a208:	beq	a1f0 <is_startline+0xd8>
    a20c:	add	r0, r8, #3
    a210:	mov	r1, #0
    a214:	bl	1090 <first_significant_code>
    a218:	ldrb	r8, [r0]
    a21c:	b	a228 <is_startline+0x110>
    a220:	mov	r0, #0
    a224:	b	a4b0 <is_startline+0x398>
    a228:	cmp	r8, #131	; 0x83
    a22c:	beq	a240 <is_startline+0x128>
    a230:	cmp	r8, #132	; 0x84
    a234:	moveq	r1, #1
    a238:	movne	r1, #0
    a23c:	b	a244 <is_startline+0x12c>
    a240:	mov	r1, #1
    a244:	cmp	r1, #0
    a248:	bne	a25c <is_startline+0x144>
    a24c:	cmp	r8, #136	; 0x88
    a250:	moveq	r2, #1
    a254:	movne	r2, #0
    a258:	b	a260 <is_startline+0x148>
    a25c:	mov	r2, #1
    a260:	cmp	r2, #0
    a264:	bne	a278 <is_startline+0x160>
    a268:	cmp	r8, #137	; 0x89
    a26c:	moveq	r1, #1
    a270:	movne	r1, #0
    a274:	b	a27c <is_startline+0x164>
    a278:	mov	r1, #1
    a27c:	cmp	r1, #0
    a280:	bne	a470 <is_startline+0x358>
    a284:	cmp	r8, #133	; 0x85
    a288:	beq	a29c <is_startline+0x184>
    a28c:	cmp	r8, #134	; 0x86
    a290:	moveq	r3, #1
    a294:	movne	r3, #0
    a298:	b	a2a0 <is_startline+0x188>
    a29c:	mov	r3, #1
    a2a0:	cmp	r3, #0
    a2a4:	bne	a2b8 <is_startline+0x1a0>
    a2a8:	cmp	r8, #138	; 0x8a
    a2ac:	moveq	r3, #1
    a2b0:	movne	r3, #0
    a2b4:	b	a2bc <is_startline+0x1a4>
    a2b8:	mov	r3, #1
    a2bc:	cmp	r3, #0
    a2c0:	bne	a2d4 <is_startline+0x1bc>
    a2c4:	cmp	r8, #139	; 0x8b
    a2c8:	moveq	r1, #1
    a2cc:	movne	r1, #0
    a2d0:	b	a2d8 <is_startline+0x1c0>
    a2d4:	mov	r1, #1
    a2d8:	cmp	r1, #0
    a2dc:	beq	a324 <is_startline+0x20c>
    a2e0:	ldrb	r1, [r0, #4]
    a2e4:	ldrb	r3, [r0, #3]
    a2e8:	orr	r3, r1, r3, lsl #8
    a2ec:	cmp	r3, #32
    a2f0:	bge	a300 <is_startline+0x1e8>
    a2f4:	mov	r1, #1
    a2f8:	lsl	r2, r1, r3
    a2fc:	b	a304 <is_startline+0x1ec>
    a300:	mov	r2, #1
    a304:	orr	r1, r6, r2
    a308:	mov	r3, r4
    a30c:	mov	r2, r5
    a310:	bl	a118 <is_startline>
    a314:	cmp	r0, #0
    a318:	bne	a490 <is_startline+0x378>
    a31c:	mov	r0, #0
    a320:	b	a4b0 <is_startline+0x398>
    a324:	cmp	r8, #125	; 0x7d
    a328:	beq	a450 <is_startline+0x338>
    a32c:	cmp	r8, #129	; 0x81
    a330:	beq	a344 <is_startline+0x22c>
    a334:	cmp	r8, #130	; 0x82
    a338:	moveq	ip, #1
    a33c:	movne	ip, #0
    a340:	b	a348 <is_startline+0x230>
    a344:	mov	ip, #1
    a348:	cmp	ip, #0
    a34c:	bne	a430 <is_startline+0x318>
    a350:	cmp	r8, #85	; 0x55
    a354:	beq	a368 <is_startline+0x250>
    a358:	cmp	r8, #86	; 0x56
    a35c:	moveq	ip, #1
    a360:	movne	ip, #0
    a364:	b	a36c <is_startline+0x254>
    a368:	mov	ip, #1
    a36c:	cmp	ip, #0
    a370:	bne	a384 <is_startline+0x26c>
    a374:	cmp	r8, #94	; 0x5e
    a378:	moveq	ip, #1
    a37c:	movne	ip, #0
    a380:	b	a388 <is_startline+0x270>
    a384:	mov	ip, #1
    a388:	cmp	ip, #0
    a38c:	beq	a404 <is_startline+0x2ec>
    a390:	ldrb	r1, [r0, #1]
    a394:	cmp	r1, #12
    a398:	bne	a3b4 <is_startline+0x29c>
    a39c:	ldr	r2, [r5, #80]	; 0x50
    a3a0:	and	r2, r6, r2
    a3a4:	cmp	r2, #0
    a3a8:	movne	ip, #1
    a3ac:	moveq	ip, #0
    a3b0:	b	a3b8 <is_startline+0x2a0>
    a3b4:	mov	ip, #1
    a3b8:	cmp	ip, #0
    a3bc:	bne	a3d0 <is_startline+0x2b8>
    a3c0:	cmp	r4, #0
    a3c4:	movgt	ip, #1
    a3c8:	movle	ip, #0
    a3cc:	b	a3d4 <is_startline+0x2bc>
    a3d0:	mov	ip, #1
    a3d4:	cmp	ip, #0
    a3d8:	bne	a3f0 <is_startline+0x2d8>
    a3dc:	ldr	ip, [r5, #112]	; 0x70
    a3e0:	cmp	ip, #0
    a3e4:	movne	r3, #1
    a3e8:	moveq	r3, #0
    a3ec:	b	a3f4 <is_startline+0x2dc>
    a3f0:	mov	r3, #1
    a3f4:	cmp	r3, #0
    a3f8:	beq	a490 <is_startline+0x378>
    a3fc:	mov	r0, #0
    a400:	b	a4b0 <is_startline+0x398>
    a404:	cmp	r8, #27
    a408:	bne	a414 <is_startline+0x2fc>
    a40c:	mov	r0, #0
    a410:	b	a420 <is_startline+0x308>
    a414:	cmp	r8, #28
    a418:	movne	r0, #1
    a41c:	moveq	r0, #0
    a420:	cmp	r0, #0
    a424:	beq	a490 <is_startline+0x378>
    a428:	mov	r0, #0
    a42c:	b	a4b0 <is_startline+0x398>
    a430:	add	r3, r4, #1
    a434:	mov	r2, r5
    a438:	mov	r1, r6
    a43c:	bl	a118 <is_startline>
    a440:	cmp	r0, #0
    a444:	bne	a490 <is_startline+0x378>
    a448:	mov	r0, #0
    a44c:	b	a4b0 <is_startline+0x398>
    a450:	mov	r3, r4
    a454:	mov	r2, r5
    a458:	mov	r1, r6
    a45c:	bl	a118 <is_startline>
    a460:	cmp	r0, #0
    a464:	bne	a490 <is_startline+0x378>
    a468:	mov	r0, #0
    a46c:	b	a4b0 <is_startline+0x398>
    a470:	mov	r3, r4
    a474:	mov	r2, r5
    a478:	mov	r1, r6
    a47c:	bl	a118 <is_startline>
    a480:	cmp	r0, #0
    a484:	bne	a490 <is_startline+0x378>
    a488:	mov	r0, #0
    a48c:	b	a4b0 <is_startline+0x398>
    a490:	ldrb	r0, [r7, #2]
    a494:	ldrb	ip, [r7, #1]
    a498:	orr	ip, r0, ip, lsl #8
    a49c:	add	r7, r7, ip
    a4a0:	ldrb	r3, [r7]
    a4a4:	cmp	r3, #119	; 0x77
    a4a8:	beq	a14c <is_startline+0x34>
    a4ac:	mov	r0, #1
    a4b0:	ldr	r4, [sp, #8]
    a4b4:	ldr	r5, [sp, #12]
    a4b8:	ldr	r6, [sp, #16]
    a4bc:	ldr	r7, [sp, #20]
    a4c0:	ldr	r8, [sp, #24]
    a4c4:	ldr	lr, [sp, #4]
    a4c8:	add	sp, sp, #32
    a4cc:	bx	lr
    a4d0:	.word	0x00000000
    a4d4:	.word	0x00000076

0000a4d8 <find_firstassertedchar>:
    a4d8:	mov	ip, sp
    a4dc:	sub	sp, sp, #40	; 0x28
    a4e0:	str	ip, [sp]
    a4e4:	str	lr, [sp, #4]
    a4e8:	str	r4, [sp, #8]
    a4ec:	str	r5, [sp, #12]
    a4f0:	str	r6, [sp, #16]
    a4f4:	str	r7, [sp, #20]
    a4f8:	str	r8, [sp, #24]
    a4fc:	mov	r4, r2
    a500:	mov	r5, r1
    a504:	mov	r6, r0
    a508:	mov	r7, #0
    a50c:	mvn	r8, #0
    a510:	mvn	r2, #0
    a514:	str	r2, [r5]
    a518:	ldrb	r3, [r6]
    a51c:	cmp	r3, #133	; 0x85
    a520:	beq	a538 <find_firstassertedchar+0x60>
    a524:	ldrb	ip, [r6]
    a528:	cmp	ip, #138	; 0x8a
    a52c:	moveq	ip, #1
    a530:	movne	ip, #0
    a534:	b	a53c <find_firstassertedchar+0x64>
    a538:	mov	ip, #1
    a53c:	cmp	ip, #0
    a540:	bne	a558 <find_firstassertedchar+0x80>
    a544:	ldrb	r1, [r6]
    a548:	cmp	r1, #134	; 0x86
    a54c:	moveq	r2, #1
    a550:	movne	r2, #0
    a554:	b	a55c <find_firstassertedchar+0x84>
    a558:	mov	r2, #1
    a55c:	cmp	r2, #0
    a560:	bne	a578 <find_firstassertedchar+0xa0>
    a564:	ldrb	r3, [r6]
    a568:	cmp	r3, #139	; 0x8b
    a56c:	moveq	r0, #1
    a570:	movne	r0, #0
    a574:	b	a57c <find_firstassertedchar+0xa4>
    a578:	mov	r0, #1
    a57c:	cmp	r0, #0
    a580:	bne	a58c <find_firstassertedchar+0xb4>
    a584:	mov	r1, #0
    a588:	b	a590 <find_firstassertedchar+0xb8>
    a58c:	mov	r1, #2
    a590:	add	r2, r6, r1
    a594:	add	r0, r2, #3
    a598:	mov	r1, #1
    a59c:	bl	1090 <first_significant_code>
    a5a0:	ldrb	r1, [r0]
    a5a4:	and	r2, r1, #255	; 0xff
    a5a8:	cmp	r2, #56	; 0x38
    a5ac:	bcs	a660 <find_firstassertedchar+0x188>
    a5b0:	cmp	r2, #41	; 0x29
    a5b4:	bcs	a5e8 <find_firstassertedchar+0x110>
    a5b8:	cmp	r2, #35	; 0x23
    a5bc:	bcs	a5d4 <find_firstassertedchar+0xfc>
    a5c0:	cmp	r2, #29
    a5c4:	beq	a608 <find_firstassertedchar+0x130>
    a5c8:	cmp	r2, #30
    a5cc:	beq	a684 <find_firstassertedchar+0x1ac>
    a5d0:	b	a6dc <find_firstassertedchar+0x204>
    a5d4:	cmp	r2, #35	; 0x23
    a5d8:	beq	a608 <find_firstassertedchar+0x130>
    a5dc:	cmp	r2, #36	; 0x24
    a5e0:	beq	a608 <find_firstassertedchar+0x130>
    a5e4:	b	a6dc <find_firstassertedchar+0x204>
    a5e8:	cmp	r2, #48	; 0x30
    a5ec:	bcs	a640 <find_firstassertedchar+0x168>
    a5f0:	cmp	r2, #41	; 0x29
    a5f4:	beq	a604 <find_firstassertedchar+0x12c>
    a5f8:	cmp	r2, #43	; 0x2b
    a5fc:	beq	a608 <find_firstassertedchar+0x130>
    a600:	b	a6dc <find_firstassertedchar+0x204>
    a604:	add	r0, r0, #2
    a608:	cmp	r4, #0
    a60c:	bne	a618 <find_firstassertedchar+0x140>
    a610:	mov	r0, #0
    a614:	b	a770 <find_firstassertedchar+0x298>
    a618:	cmp	r8, #0
    a61c:	blt	a634 <find_firstassertedchar+0x15c>
    a620:	ldrb	ip, [r0, #1]
    a624:	cmp	r7, ip
    a628:	beq	a74c <find_firstassertedchar+0x274>
    a62c:	mov	r0, #0
    a630:	b	a770 <find_firstassertedchar+0x298>
    a634:	ldrb	r7, [r0, #1]
    a638:	mov	r8, #0
    a63c:	b	a74c <find_firstassertedchar+0x274>
    a640:	cmp	r2, #48	; 0x30
    a644:	beq	a684 <find_firstassertedchar+0x1ac>
    a648:	cmp	r2, #49	; 0x31
    a64c:	beq	a684 <find_firstassertedchar+0x1ac>
    a650:	cmp	r2, #54	; 0x36
    a654:	bne	a6dc <find_firstassertedchar+0x204>
    a658:	add	r0, r0, #2
    a65c:	b	a684 <find_firstassertedchar+0x1ac>
    a660:	cmp	r2, #132	; 0x84
    a664:	bcs	a6bc <find_firstassertedchar+0x1e4>
    a668:	cmp	r2, #129	; 0x81
    a66c:	bcs	a6e4 <find_firstassertedchar+0x20c>
    a670:	cmp	r2, #56	; 0x38
    a674:	beq	a684 <find_firstassertedchar+0x1ac>
    a678:	cmp	r2, #125	; 0x7d
    a67c:	beq	a6e4 <find_firstassertedchar+0x20c>
    a680:	b	a6dc <find_firstassertedchar+0x204>
    a684:	cmp	r4, #0
    a688:	bne	a694 <find_firstassertedchar+0x1bc>
    a68c:	mov	r0, #0
    a690:	b	a770 <find_firstassertedchar+0x298>
    a694:	cmp	r8, #0
    a698:	blt	a6b0 <find_firstassertedchar+0x1d8>
    a69c:	ldrb	r2, [r0, #1]
    a6a0:	cmp	r7, r2
    a6a4:	beq	a74c <find_firstassertedchar+0x274>
    a6a8:	mov	r0, #0
    a6ac:	b	a770 <find_firstassertedchar+0x298>
    a6b0:	ldrb	r7, [r0, #1]
    a6b4:	mov	r8, #1
    a6b8:	b	a74c <find_firstassertedchar+0x274>
    a6bc:	cmp	r2, #134	; 0x86
    a6c0:	bcc	a6e4 <find_firstassertedchar+0x20c>
    a6c4:	cmp	r2, #134	; 0x86
    a6c8:	beq	a6e4 <find_firstassertedchar+0x20c>
    a6cc:	cmp	r2, #138	; 0x8a
    a6d0:	beq	a6e4 <find_firstassertedchar+0x20c>
    a6d4:	cmp	r2, #139	; 0x8b
    a6d8:	beq	a6e4 <find_firstassertedchar+0x20c>
    a6dc:	mov	r0, #0
    a6e0:	b	a770 <find_firstassertedchar+0x298>
    a6e4:	add	r1, sp, #32
    a6e8:	cmp	r2, #125	; 0x7d
    a6ec:	moveq	r2, #1
    a6f0:	movne	r2, #0
    a6f4:	bl	a4d8 <find_firstassertedchar>
    a6f8:	ldr	r3, [sp, #32]
    a6fc:	cmp	r3, #0
    a700:	bge	a70c <find_firstassertedchar+0x234>
    a704:	mov	r0, #0
    a708:	b	a770 <find_firstassertedchar+0x298>
    a70c:	cmp	r8, #0
    a710:	blt	a744 <find_firstassertedchar+0x26c>
    a714:	cmp	r7, r0
    a718:	bne	a730 <find_firstassertedchar+0x258>
    a71c:	ldr	r0, [sp, #32]
    a720:	cmp	r8, r0
    a724:	movne	r1, #1
    a728:	moveq	r1, #0
    a72c:	b	a734 <find_firstassertedchar+0x25c>
    a730:	mov	r1, #1
    a734:	cmp	r1, #0
    a738:	beq	a74c <find_firstassertedchar+0x274>
    a73c:	mov	r0, #0
    a740:	b	a770 <find_firstassertedchar+0x298>
    a744:	mov	r7, r0
    a748:	ldr	r8, [sp, #32]
    a74c:	ldrb	r0, [r6, #2]
    a750:	ldrb	r3, [r6, #1]
    a754:	orr	r3, r0, r3, lsl #8
    a758:	add	r6, r6, r3
    a75c:	ldrb	r1, [r6]
    a760:	cmp	r1, #119	; 0x77
    a764:	beq	a518 <find_firstassertedchar+0x40>
    a768:	str	r8, [r5]
    a76c:	mov	r0, r7
    a770:	ldr	r4, [sp, #8]
    a774:	ldr	r5, [sp, #12]
    a778:	ldr	r6, [sp, #16]
    a77c:	ldr	r7, [sp, #20]
    a780:	ldr	r8, [sp, #24]
    a784:	ldr	lr, [sp, #4]
    a788:	add	sp, sp, #40	; 0x28
    a78c:	bx	lr

0000a790 <add_name>:
    a790:	mov	ip, sp
    a794:	sub	sp, sp, #32
    a798:	str	ip, [sp]
    a79c:	str	lr, [sp, #4]
    a7a0:	str	r4, [sp, #8]
    a7a4:	str	r5, [sp, #12]
    a7a8:	str	r6, [sp, #16]
    a7ac:	str	r7, [sp, #20]
    a7b0:	str	r8, [sp, #24]
    a7b4:	str	r9, [sp, #28]
    a7b8:	mov	r6, r3
    a7bc:	mov	r4, r2
    a7c0:	mov	r5, r1
    a7c4:	mov	r7, r0
    a7c8:	ldr	r8, [r7, #44]	; 0x2c
    a7cc:	mov	r9, #0
    a7d0:	ldr	r1, [r7, #48]	; 0x30
    a7d4:	cmp	r9, r1
    a7d8:	bge	a858 <add_name+0xc8>
    a7dc:	add	r1, r8, #2
    a7e0:	mov	r2, r4
    a7e4:	mov	r0, r5
    a7e8:	bl	0 <memcmp>
    a7ec:	cmp	r0, #0
    a7f0:	bne	a80c <add_name+0x7c>
    a7f4:	add	r3, r8, r4
    a7f8:	ldrb	r2, [r3, #2]
    a7fc:	cmp	r2, #0
    a800:	movne	ip, #1
    a804:	moveq	ip, #0
    a808:	b	a810 <add_name+0x80>
    a80c:	mov	ip, #0
    a810:	cmp	ip, #0
    a814:	beq	a81c <add_name+0x8c>
    a818:	mvn	r0, #0
    a81c:	cmp	r0, #0
    a820:	bge	a848 <add_name+0xb8>
    a824:	ldr	r1, [r7, #52]	; 0x34
    a828:	add	r0, r8, r1
    a82c:	ldr	r2, [r7, #48]	; 0x30
    a830:	sub	r2, r2, r9
    a834:	ldr	r1, [r7, #52]	; 0x34
    a838:	mul	r2, r2, r1
    a83c:	mov	r1, r8
    a840:	bl	0 <memmove>
    a844:	b	a858 <add_name+0xc8>
    a848:	ldr	r3, [r7, #52]	; 0x34
    a84c:	add	r8, r8, r3
    a850:	add	r9, r9, #1
    a854:	b	a7d0 <add_name+0x40>
    a858:	lsr	ip, r6, #8
    a85c:	and	r2, ip, #255	; 0xff
    a860:	strb	r2, [r8]
    a864:	and	r1, r6, #255	; 0xff
    a868:	strb	r1, [r8, #1]
    a86c:	add	r0, r8, #2
    a870:	mov	r2, r4
    a874:	mov	r1, r5
    a878:	bl	0 <memcpy>
    a87c:	add	r2, r8, r4
    a880:	mov	r0, #0
    a884:	strb	r0, [r2, #2]
    a888:	ldr	r1, [r7, #48]	; 0x30
    a88c:	add	r3, r1, #1
    a890:	str	r3, [r7, #48]	; 0x30
    a894:	ldr	r4, [sp, #8]
    a898:	ldr	r5, [sp, #12]
    a89c:	ldr	r6, [sp, #16]
    a8a0:	ldr	r7, [sp, #20]
    a8a4:	ldr	r8, [sp, #24]
    a8a8:	ldr	r9, [sp, #28]
    a8ac:	ldr	lr, [sp, #4]
    a8b0:	add	sp, sp, #32
    a8b4:	bx	lr

0000a8b8 <coda_pcre_compile>:
    a8b8:	mov	ip, sp
    a8bc:	sub	sp, sp, #24
    a8c0:	str	ip, [sp, #8]
    a8c4:	str	lr, [sp, #12]
    a8c8:	str	r4, [sp, #16]
    a8cc:	str	r5, [sp, #20]
    a8d0:	ldr	r5, [ip]
    a8d4:	mov	r4, r3
    a8d8:	mov	r3, r2
    a8dc:	mov	r2, #0
    a8e0:	str	r5, [sp, #4]
    a8e4:	str	r4, [sp]
    a8e8:	bl	a900 <coda_pcre_compile2>
    a8ec:	ldr	r4, [sp, #16]
    a8f0:	ldr	r5, [sp, #20]
    a8f4:	ldr	lr, [sp, #12]
    a8f8:	add	sp, sp, #24
    a8fc:	bx	lr

0000a900 <coda_pcre_compile2>:
    a900:	mov	ip, sp
    a904:	sub	sp, sp, #560	; 0x230
    a908:	sub	sp, sp, #4096	; 0x1000
    a90c:	str	ip, [sp, #44]	; 0x2c
    a910:	str	lr, [sp, #48]	; 0x30
    a914:	str	r4, [sp, #108]	; 0x6c
    a918:	str	r5, [sp, #112]	; 0x70
    a91c:	str	r6, [sp, #116]	; 0x74
    a920:	str	r7, [sp, #120]	; 0x78
    a924:	str	r8, [sp, #124]	; 0x7c
    a928:	str	r9, [sp, #128]	; 0x80
    a92c:	str	sl, [sp, #132]	; 0x84
    a930:	str	fp, [sp, #136]	; 0x88
    a934:	ldr	r7, [ip, #4]
    a938:	ldr	ip, [ip]
    a93c:	str	ip, [sp, #100]	; 0x64
    a940:	str	r3, [sp, #104]	; 0x68
    a944:	str	r2, [sp, #96]	; 0x60
    a948:	mov	r5, r1
    a94c:	str	r0, [sp, #88]	; 0x58
    a950:	mov	r3, #1
    a954:	str	r3, [sp, #144]	; 0x90
    a958:	mvn	ip, #0
    a95c:	str	ip, [sp, #92]	; 0x5c
    a960:	mvn	r9, #0
    a964:	mov	r1, #0
    a968:	str	r1, [sp, #164]	; 0xa4
    a96c:	mov	r8, #0
    a970:	mov	sl, #0
    a974:	add	r6, sp, #176	; 0xb0
    a978:	ldr	ip, [sp, #88]	; 0x58
    a97c:	str	ip, [sp, #172]	; 0xac
    a980:	ldr	r2, [sp, #104]	; 0x68
    a984:	cmp	r2, #0
    a988:	bne	a9a8 <coda_pcre_compile2+0xa8>
    a98c:	ldr	r3, [sp, #96]	; 0x60
    a990:	cmp	r3, #0
    a994:	beq	a9a0 <coda_pcre_compile2+0xa0>
    a998:	mov	ip, #99	; 0x63
    a99c:	str	ip, [r3]
    a9a0:	mov	r0, #0
    a9a4:	b	b9e0 <coda_pcre_compile2+0x10e0>
    a9a8:	mov	r1, #0
    a9ac:	str	r1, [r2]
    a9b0:	ldr	r1, [sp, #96]	; 0x60
    a9b4:	cmp	r1, #0
    a9b8:	beq	a9c4 <coda_pcre_compile2+0xc4>
    a9bc:	mov	r2, #0
    a9c0:	str	r2, [r1]
    a9c4:	ldr	r3, [sp, #100]	; 0x64
    a9c8:	cmp	r3, #0
    a9cc:	bne	a9dc <coda_pcre_compile2+0xdc>
    a9d0:	mov	r2, #16
    a9d4:	str	r2, [sp, #164]	; 0xa4
    a9d8:	b	b9b8 <coda_pcre_compile2+0x10b8>
    a9dc:	mov	r0, #0
    a9e0:	str	r0, [r3]
    a9e4:	cmp	r7, #0
    a9e8:	bne	a9f0 <coda_pcre_compile2+0xf0>
    a9ec:	ldr	r7, [pc, #3968]	; b974 <coda_pcre_compile2+0x1074>
    a9f0:	str	r7, [r6]
    a9f4:	add	r2, r7, #256	; 0x100
    a9f8:	str	r2, [r6, #4]
    a9fc:	add	r0, r7, #512	; 0x200
    aa00:	str	r0, [r6, #8]
    aa04:	add	ip, r7, #832	; 0x340
    aa08:	str	ip, [r6, #12]
    aa0c:	bic	r3, r5, #127	; 0x7f
    aa10:	bic	r3, r3, #31232	; 0x7a00
    aa14:	bic	r3, r3, #16711680	; 0xff0000
    aa18:	bic	r3, r3, #654311424	; 0x27000000
    aa1c:	cmp	r3, #0
    aa20:	beq	aa30 <coda_pcre_compile2+0x130>
    aa24:	mov	ip, #17
    aa28:	str	ip, [sp, #164]	; 0xa4
    aa2c:	b	b9a4 <coda_pcre_compile2+0x10a4>
    aa30:	and	r1, r5, #65536	; 0x10000
    aa34:	cmp	r1, #0
    aa38:	beq	aa40 <coda_pcre_compile2+0x140>
    aa3c:	mov	sl, #1
    aa40:	mov	ip, #0
    aa44:	str	ip, [r6, #100]	; 0x64
    aa48:	ldr	r3, [sp, #172]	; 0xac
    aa4c:	ldrb	r2, [r3, r8]
    aa50:	cmp	r2, #40	; 0x28
    aa54:	bne	aa74 <coda_pcre_compile2+0x174>
    aa58:	ldr	r3, [sp, #172]	; 0xac
    aa5c:	add	r3, r3, r8
    aa60:	ldrb	ip, [r3, #1]
    aa64:	cmp	ip, #42	; 0x2a
    aa68:	moveq	r1, #1
    aa6c:	movne	r1, #0
    aa70:	b	aa78 <coda_pcre_compile2+0x178>
    aa74:	mov	r1, #0
    aa78:	cmp	r1, #0
    aa7c:	beq	ae28 <coda_pcre_compile2+0x528>
    aa80:	mov	r4, #0
    aa84:	mov	fp, #0
    aa88:	ldr	r2, [sp, #172]	; 0xac
    aa8c:	add	ip, r2, r8
    aa90:	add	r0, ip, #2
    aa94:	ldr	r1, [pc, #3776]	; b95c <coda_pcre_compile2+0x105c>
    aa98:	mov	r2, #5
    aa9c:	bl	0 <strncmp>
    aaa0:	cmp	r0, #0
    aaa4:	beq	ae1c <coda_pcre_compile2+0x51c>
    aaa8:	ldr	ip, [sp, #172]	; 0xac
    aaac:	add	r2, ip, r8
    aab0:	add	r0, r2, #2
    aab4:	ldr	r1, [pc, #3720]	; b944 <coda_pcre_compile2+0x1044>
    aab8:	mov	r2, #4
    aabc:	bl	0 <strncmp>
    aac0:	cmp	r0, #0
    aac4:	beq	ae10 <coda_pcre_compile2+0x510>
    aac8:	ldr	r3, [sp, #172]	; 0xac
    aacc:	add	r2, r3, r8
    aad0:	add	r0, r2, #2
    aad4:	ldr	r1, [pc, #3732]	; b970 <coda_pcre_compile2+0x1070>
    aad8:	mov	r2, #4
    aadc:	bl	0 <strncmp>
    aae0:	cmp	r0, #0
    aae4:	beq	ae04 <coda_pcre_compile2+0x504>
    aae8:	ldr	r3, [sp, #172]	; 0xac
    aaec:	add	r3, r3, r8
    aaf0:	add	r0, r3, #2
    aaf4:	ldr	r1, [pc, #3652]	; b940 <coda_pcre_compile2+0x1040>
    aaf8:	mov	r2, #16
    aafc:	bl	0 <strncmp>
    ab00:	cmp	r0, #0
    ab04:	beq	adf8 <coda_pcre_compile2+0x4f8>
    ab08:	ldr	ip, [sp, #172]	; 0xac
    ab0c:	add	r0, ip, r8
    ab10:	add	r0, r0, #2
    ab14:	ldr	r1, [pc, #3656]	; b964 <coda_pcre_compile2+0x1064>
    ab18:	mov	r2, #13
    ab1c:	bl	0 <strncmp>
    ab20:	cmp	r0, #0
    ab24:	beq	adec <coda_pcre_compile2+0x4ec>
    ab28:	ldr	ip, [sp, #172]	; 0xac
    ab2c:	add	r1, ip, r8
    ab30:	add	r0, r1, #2
    ab34:	ldr	r1, [pc, #3596]	; b948 <coda_pcre_compile2+0x1048>
    ab38:	mov	r2, #12
    ab3c:	bl	0 <strncmp>
    ab40:	cmp	r0, #0
    ab44:	beq	ad54 <coda_pcre_compile2+0x454>
    ab48:	ldr	r1, [sp, #172]	; 0xac
    ab4c:	add	r3, r1, r8
    ab50:	add	r0, r3, #2
    ab54:	ldr	r1, [pc, #3596]	; b968 <coda_pcre_compile2+0x1068>
    ab58:	mov	r2, #16
    ab5c:	bl	0 <strncmp>
    ab60:	cmp	r0, #0
    ab64:	bne	abfc <coda_pcre_compile2+0x2fc>
    ab68:	mov	fp, #0
    ab6c:	add	r4, r8, #18
    ab70:	bl	0 <__ctype_b_loc>
    ab74:	ldr	ip, [r0]
    ab78:	ldr	r1, [sp, #172]	; 0xac
    ab7c:	ldrb	r0, [r1, r4]
    ab80:	add	r0, ip, r0, lsl #1
    ab84:	ldrh	r3, [r0]
    ab88:	and	r0, r3, #2048	; 0x800
    ab8c:	cmp	r0, #0
    ab90:	beq	abc8 <coda_pcre_compile2+0x2c8>
    ab94:	movw	lr, #39320	; 0x9998
    ab98:	movt	lr, #6553	; 0x1999
    ab9c:	cmp	fp, lr
    aba0:	bhi	abc8 <coda_pcre_compile2+0x2c8>
    aba4:	mov	r0, r4
    aba8:	add	r4, r0, #1
    abac:	lsl	ip, fp, #3
    abb0:	add	ip, ip, fp, lsl #1
    abb4:	ldr	r1, [sp, #172]	; 0xac
    abb8:	ldrb	r0, [r1, r0]
    abbc:	add	r3, ip, r0
    abc0:	sub	fp, r3, #48	; 0x30
    abc4:	b	ab70 <coda_pcre_compile2+0x270>
    abc8:	add	r3, r4, #1
    abcc:	ldr	ip, [sp, #172]	; 0xac
    abd0:	ldrb	ip, [ip, r4]
    abd4:	cmp	ip, #41	; 0x29
    abd8:	bne	ae28 <coda_pcre_compile2+0x528>
    abdc:	cmp	fp, r9
    abe0:	bcs	abf4 <coda_pcre_compile2+0x2f4>
    abe4:	mov	r9, fp
    abe8:	ldr	ip, [r6, #100]	; 0x64
    abec:	orr	r1, ip, #16384	; 0x4000
    abf0:	str	r1, [r6, #100]	; 0x64
    abf4:	mov	r8, r3
    abf8:	b	aa48 <coda_pcre_compile2+0x148>
    abfc:	ldr	ip, [sp, #172]	; 0xac
    ac00:	add	r1, ip, r8
    ac04:	add	r0, r1, #2
    ac08:	ldr	r1, [pc, #3436]	; b97c <coda_pcre_compile2+0x107c>
    ac0c:	mov	r2, #3
    ac10:	bl	0 <strncmp>
    ac14:	cmp	r0, #0
    ac18:	beq	ad24 <coda_pcre_compile2+0x424>
    ac1c:	ldr	r2, [sp, #172]	; 0xac
    ac20:	add	ip, r2, r8
    ac24:	add	r0, ip, #2
    ac28:	ldr	r1, [pc, #3356]	; b94c <coda_pcre_compile2+0x104c>
    ac2c:	mov	r2, #3
    ac30:	bl	0 <strncmp>
    ac34:	cmp	r0, #0
    ac38:	beq	ad18 <coda_pcre_compile2+0x418>
    ac3c:	ldr	r0, [sp, #172]	; 0xac
    ac40:	add	r3, r0, r8
    ac44:	add	r0, r3, #2
    ac48:	ldr	r1, [pc, #3308]	; b93c <coda_pcre_compile2+0x103c>
    ac4c:	mov	r2, #5
    ac50:	bl	0 <strncmp>
    ac54:	cmp	r0, #0
    ac58:	beq	ad0c <coda_pcre_compile2+0x40c>
    ac5c:	ldr	r3, [sp, #172]	; 0xac
    ac60:	add	r1, r3, r8
    ac64:	add	r0, r1, #2
    ac68:	ldr	r1, [pc, #3336]	; b978 <coda_pcre_compile2+0x1078>
    ac6c:	mov	r2, #4
    ac70:	bl	0 <strncmp>
    ac74:	cmp	r0, #0
    ac78:	beq	ad00 <coda_pcre_compile2+0x400>
    ac7c:	ldr	r2, [sp, #172]	; 0xac
    ac80:	add	r1, r2, r8
    ac84:	add	r0, r1, #2
    ac88:	ldr	r1, [pc, #3264]	; b950 <coda_pcre_compile2+0x1050>
    ac8c:	mov	r2, #8
    ac90:	bl	0 <strncmp>
    ac94:	cmp	r0, #0
    ac98:	beq	acf4 <coda_pcre_compile2+0x3f4>
    ac9c:	ldr	r2, [sp, #172]	; 0xac
    aca0:	add	ip, r2, r8
    aca4:	add	r0, ip, #2
    aca8:	ldr	r1, [pc, #3248]	; b960 <coda_pcre_compile2+0x1060>
    acac:	mov	r2, #12
    acb0:	bl	0 <strncmp>
    acb4:	cmp	r0, #0
    acb8:	beq	ace8 <coda_pcre_compile2+0x3e8>
    acbc:	ldr	r0, [sp, #172]	; 0xac
    acc0:	add	r1, r0, r8
    acc4:	add	r0, r1, #2
    acc8:	ldr	r1, [pc, #3208]	; b958 <coda_pcre_compile2+0x1058>
    accc:	mov	r2, #12
    acd0:	bl	0 <strncmp>
    acd4:	cmp	r0, #0
    acd8:	bne	ad2c <coda_pcre_compile2+0x42c>
    acdc:	add	r8, r8, #14
    ace0:	mov	fp, #16777216	; 0x1000000
    ace4:	b	ad2c <coda_pcre_compile2+0x42c>
    ace8:	add	r8, r8, #14
    acec:	mov	fp, #8388608	; 0x800000
    acf0:	b	ad2c <coda_pcre_compile2+0x42c>
    acf4:	add	r8, r8, #10
    acf8:	mov	r4, #5242880	; 0x500000
    acfc:	b	ad2c <coda_pcre_compile2+0x42c>
    ad00:	add	r8, r8, #6
    ad04:	mov	r4, #4194304	; 0x400000
    ad08:	b	ad2c <coda_pcre_compile2+0x42c>
    ad0c:	add	r8, r8, #7
    ad10:	mov	r4, #3145728	; 0x300000
    ad14:	b	ad2c <coda_pcre_compile2+0x42c>
    ad18:	add	r8, r8, #5
    ad1c:	mov	r4, #2097152	; 0x200000
    ad20:	b	ad2c <coda_pcre_compile2+0x42c>
    ad24:	add	r8, r8, #5
    ad28:	mov	r4, #1048576	; 0x100000
    ad2c:	cmp	r4, #0
    ad30:	bne	ad48 <coda_pcre_compile2+0x448>
    ad34:	cmp	fp, #0
    ad38:	beq	ae28 <coda_pcre_compile2+0x528>
    ad3c:	bic	r1, r5, #25165824	; 0x1800000
    ad40:	orr	r5, r1, fp
    ad44:	b	aa48 <coda_pcre_compile2+0x148>
    ad48:	bic	ip, r5, #7340032	; 0x700000
    ad4c:	orr	r5, ip, r4
    ad50:	b	aa48 <coda_pcre_compile2+0x148>
    ad54:	mov	fp, #0
    ad58:	add	r4, r8, #14
    ad5c:	bl	0 <__ctype_b_loc>
    ad60:	ldr	r0, [r0]
    ad64:	ldr	r1, [sp, #172]	; 0xac
    ad68:	ldrb	r1, [r1, r4]
    ad6c:	add	r1, r0, r1, lsl #1
    ad70:	ldrh	r0, [r1]
    ad74:	and	r1, r0, #2048	; 0x800
    ad78:	cmp	r1, #0
    ad7c:	beq	adb4 <coda_pcre_compile2+0x4b4>
    ad80:	movw	lr, #39320	; 0x9998
    ad84:	movt	lr, #6553	; 0x1999
    ad88:	cmp	fp, lr
    ad8c:	bhi	adb4 <coda_pcre_compile2+0x4b4>
    ad90:	mov	r2, r4
    ad94:	add	r4, r2, #1
    ad98:	lsl	r3, fp, #3
    ad9c:	add	r1, r3, fp, lsl #1
    ada0:	ldr	r3, [sp, #172]	; 0xac
    ada4:	ldrb	ip, [r3, r2]
    ada8:	add	r2, r1, ip
    adac:	sub	fp, r2, #48	; 0x30
    adb0:	b	ad5c <coda_pcre_compile2+0x45c>
    adb4:	add	ip, r4, #1
    adb8:	ldr	r2, [sp, #172]	; 0xac
    adbc:	ldrb	r3, [r2, r4]
    adc0:	cmp	r3, #41	; 0x29
    adc4:	bne	ae28 <coda_pcre_compile2+0x528>
    adc8:	ldr	r2, [sp, #92]	; 0x5c
    adcc:	cmp	fp, r2
    add0:	bcs	ade4 <coda_pcre_compile2+0x4e4>
    add4:	str	fp, [sp, #92]	; 0x5c
    add8:	ldr	r1, [r6, #100]	; 0x64
    addc:	orr	r2, r1, #8192	; 0x2000
    ade0:	str	r2, [r6, #100]	; 0x64
    ade4:	mov	r8, ip
    ade8:	b	aa48 <coda_pcre_compile2+0x148>
    adec:	add	r8, r8, #15
    adf0:	orr	r5, r5, #67108864	; 0x4000000
    adf4:	b	aa48 <coda_pcre_compile2+0x148>
    adf8:	add	r8, r8, #18
    adfc:	orr	r5, r5, #131072	; 0x20000
    ae00:	b	aa48 <coda_pcre_compile2+0x148>
    ae04:	add	r8, r8, #6
    ae08:	orr	r5, r5, #536870912	; 0x20000000
    ae0c:	b	aa48 <coda_pcre_compile2+0x148>
    ae10:	add	r8, r8, #6
    ae14:	orr	r5, r5, #2048	; 0x800
    ae18:	b	aa48 <coda_pcre_compile2+0x148>
    ae1c:	add	r8, r8, #7
    ae20:	orr	r5, r5, #2048	; 0x800
    ae24:	b	aa48 <coda_pcre_compile2+0x148>
    ae28:	and	r2, r5, #2048	; 0x800
    ae2c:	cmp	r2, #0
    ae30:	movne	r0, #1
    ae34:	moveq	r0, #0
    ae38:	str	r0, [sp, #84]	; 0x54
    ae3c:	cmp	r0, #0
    ae40:	bne	ae4c <coda_pcre_compile2+0x54c>
    ae44:	mov	r0, #0
    ae48:	b	ae58 <coda_pcre_compile2+0x558>
    ae4c:	cmp	sl, #0
    ae50:	movne	r0, #1
    ae54:	moveq	r0, #0
    ae58:	cmp	r0, #0
    ae5c:	beq	ae6c <coda_pcre_compile2+0x56c>
    ae60:	mov	r2, #78	; 0x4e
    ae64:	str	r2, [sp, #164]	; 0xa4
    ae68:	b	b9b8 <coda_pcre_compile2+0x10b8>
    ae6c:	ldr	ip, [sp, #84]	; 0x54
    ae70:	cmp	ip, #0
    ae74:	beq	ae84 <coda_pcre_compile2+0x584>
    ae78:	mov	r1, #32
    ae7c:	str	r1, [sp, #164]	; 0xa4
    ae80:	b	b9a4 <coda_pcre_compile2+0x10a4>
    ae84:	and	r3, r5, #536870912	; 0x20000000
    ae88:	cmp	r3, #0
    ae8c:	beq	ae9c <coda_pcre_compile2+0x59c>
    ae90:	mov	r0, #67	; 0x43
    ae94:	str	r0, [sp, #164]	; 0xa4
    ae98:	b	b9a4 <coda_pcre_compile2+0x10a4>
    ae9c:	and	r0, r5, #25165824	; 0x1800000
    aea0:	cmp	r0, #25165824	; 0x1800000
    aea4:	bne	aeb4 <coda_pcre_compile2+0x5b4>
    aea8:	mov	ip, #56	; 0x38
    aeac:	str	ip, [sp, #164]	; 0xa4
    aeb0:	b	b9a4 <coda_pcre_compile2+0x10a4>
    aeb4:	and	r0, r5, #7340032	; 0x700000
    aeb8:	cmp	r0, #3145728	; 0x300000
    aebc:	bcs	aef0 <coda_pcre_compile2+0x5f0>
    aec0:	cmp	r0, #0
    aec4:	beq	aee8 <coda_pcre_compile2+0x5e8>
    aec8:	cmp	r0, #1048576	; 0x100000
    aecc:	beq	aee0 <coda_pcre_compile2+0x5e0>
    aed0:	cmp	r0, #2097152	; 0x200000
    aed4:	bne	af10 <coda_pcre_compile2+0x610>
    aed8:	mov	r1, #10
    aedc:	b	af28 <coda_pcre_compile2+0x628>
    aee0:	mov	r1, #13
    aee4:	b	af28 <coda_pcre_compile2+0x628>
    aee8:	mov	r1, #10
    aeec:	b	af28 <coda_pcre_compile2+0x628>
    aef0:	cmp	r0, #3145728	; 0x300000
    aef4:	beq	af24 <coda_pcre_compile2+0x624>
    aef8:	cmp	r0, #4194304	; 0x400000
    aefc:	beq	af1c <coda_pcre_compile2+0x61c>
    af00:	cmp	r0, #5242880	; 0x500000
    af04:	bne	af10 <coda_pcre_compile2+0x610>
    af08:	mvn	r1, #1
    af0c:	b	af28 <coda_pcre_compile2+0x628>
    af10:	mov	r2, #56	; 0x38
    af14:	str	r2, [sp, #164]	; 0xa4
    af18:	b	b9a4 <coda_pcre_compile2+0x10a4>
    af1c:	mvn	r1, #0
    af20:	b	af28 <coda_pcre_compile2+0x628>
    af24:	movw	r1, #3338	; 0xd0a
    af28:	cmn	r1, #2
    af2c:	beq	af88 <coda_pcre_compile2+0x688>
    af30:	cmp	r1, #0
    af34:	blt	af7c <coda_pcre_compile2+0x67c>
    af38:	mov	r2, #0
    af3c:	str	r2, [r6, #132]	; 0x84
    af40:	cmp	r1, #255	; 0xff
    af44:	ble	af68 <coda_pcre_compile2+0x668>
    af48:	mov	r0, #2
    af4c:	str	r0, [r6, #136]	; 0x88
    af50:	asr	r2, r1, #8
    af54:	and	ip, r2, #255	; 0xff
    af58:	strb	ip, [r6, #140]	; 0x8c
    af5c:	and	r1, r1, #255	; 0xff
    af60:	strb	r1, [r6, #141]	; 0x8d
    af64:	b	af90 <coda_pcre_compile2+0x690>
    af68:	mov	r2, #1
    af6c:	str	r2, [r6, #136]	; 0x88
    af70:	and	r3, r1, #255	; 0xff
    af74:	strb	r3, [r6, #140]	; 0x8c
    af78:	b	af90 <coda_pcre_compile2+0x690>
    af7c:	mov	ip, #1
    af80:	str	ip, [r6, #132]	; 0x84
    af84:	b	af90 <coda_pcre_compile2+0x690>
    af88:	mov	r1, #2
    af8c:	str	r1, [r6, #132]	; 0x84
    af90:	mov	r2, #0
    af94:	str	r2, [r6, #76]	; 0x4c
    af98:	mov	ip, #0
    af9c:	str	ip, [r6, #80]	; 0x50
    afa0:	mov	r0, #0
    afa4:	str	r0, [r6, #68]	; 0x44
    afa8:	str	r0, [r6, #64]	; 0x40
    afac:	mov	r3, #0
    afb0:	str	r3, [r6, #48]	; 0x30
    afb4:	mov	r0, #0
    afb8:	str	r0, [r6, #52]	; 0x34
    afbc:	mov	r3, #0
    afc0:	str	r3, [r6, #44]	; 0x2c
    afc4:	mov	r2, #0
    afc8:	str	r2, [r6, #120]	; 0x78
    afcc:	mov	r1, #0
    afd0:	str	r1, [r6, #124]	; 0x7c
    afd4:	mov	r1, #0
    afd8:	str	r1, [r6, #84]	; 0x54
    afdc:	add	r2, sp, #560	; 0x230
    afe0:	str	r2, [r6, #20]
    afe4:	add	r0, sp, #560	; 0x230
    afe8:	str	r0, [r6, #32]
    afec:	mov	r3, #0
    aff0:	str	r3, [r6, #128]	; 0x80
    aff4:	add	r2, sp, #560	; 0x230
    aff8:	str	r2, [r6, #16]
    affc:	mov	r3, #4096	; 0x1000
    b000:	str	r3, [r6, #60]	; 0x3c
    b004:	add	r3, sp, #320	; 0x140
    b008:	str	r3, [r6, #40]	; 0x28
    b00c:	mov	r1, #20
    b010:	str	r1, [r6, #56]	; 0x38
    b014:	ldr	ip, [sp, #88]	; 0x58
    b018:	str	ip, [r6, #24]
    b01c:	ldr	r0, [sp, #88]	; 0x58
    b020:	bl	0 <strlen>
    b024:	ldr	ip, [sp, #88]	; 0x58
    b028:	add	ip, ip, r0
    b02c:	str	ip, [r6, #28]
    b030:	mov	ip, #0
    b034:	str	ip, [r6, #104]	; 0x68
    b038:	mov	r3, #0
    b03c:	str	r3, [r6, #88]	; 0x58
    b040:	mov	r3, #0
    b044:	str	r3, [r6, #92]	; 0x5c
    b048:	mov	r2, #0
    b04c:	str	r2, [r6, #72]	; 0x48
    b050:	str	r5, [r6, #96]	; 0x60
    b054:	mov	r1, #0
    b058:	str	r1, [r6, #36]	; 0x24
    b05c:	ldr	r1, [sp, #172]	; 0xac
    b060:	add	ip, r1, r8
    b064:	str	ip, [sp, #172]	; 0xac
    b068:	add	r0, sp, #560	; 0x230
    b06c:	str	r0, [sp, #168]	; 0xa8
    b070:	ldr	r3, [sp, #168]	; 0xa8
    b074:	mov	ip, #131	; 0x83
    b078:	strb	ip, [r3]
    b07c:	ldr	r0, [r6, #96]	; 0x60
    b080:	str	r0, [sp, #80]	; 0x50
    b084:	add	r1, sp, #168	; 0xa8
    b088:	str	r1, [sp, #76]	; 0x4c
    b08c:	add	r2, sp, #172	; 0xac
    b090:	str	r2, [sp, #60]	; 0x3c
    b094:	add	r3, sp, #164	; 0xa4
    b098:	mov	r0, #0
    b09c:	mov	sl, #0
    b0a0:	mov	r1, #0
    b0a4:	mov	r2, #0
    b0a8:	str	r2, [sp, #64]	; 0x40
    b0ac:	add	r2, sp, #156	; 0x9c
    b0b0:	str	r2, [sp, #72]	; 0x48
    b0b4:	add	fp, sp, #148	; 0x94
    b0b8:	add	ip, sp, #160	; 0xa0
    b0bc:	str	ip, [sp, #68]	; 0x44
    b0c0:	add	r2, sp, #152	; 0x98
    b0c4:	mov	ip, #0
    b0c8:	add	r4, sp, #144	; 0x90
    b0cc:	str	r4, [sp, #56]	; 0x38
    b0d0:	ldr	r4, [sp, #56]	; 0x38
    b0d4:	str	r4, [sp, #40]	; 0x28
    b0d8:	str	r6, [sp, #36]	; 0x24
    b0dc:	str	ip, [sp, #32]
    b0e0:	str	r2, [sp, #28]
    b0e4:	ldr	r4, [sp, #68]	; 0x44
    b0e8:	str	r4, [sp, #24]
    b0ec:	str	fp, [sp, #20]
    b0f0:	ldr	r4, [sp, #72]	; 0x48
    b0f4:	str	r4, [sp, #16]
    b0f8:	ldr	r4, [sp, #64]	; 0x40
    b0fc:	str	r4, [sp, #12]
    b100:	str	r1, [sp, #8]
    b104:	str	sl, [sp, #4]
    b108:	str	r0, [sp]
    b10c:	ldr	r2, [sp, #60]	; 0x3c
    b110:	ldr	r1, [sp, #76]	; 0x4c
    b114:	ldr	r0, [sp, #80]	; 0x50
    b118:	bl	9618 <compile_regex>
    b11c:	ldr	r3, [sp, #164]	; 0xa4
    b120:	cmp	r3, #0
    b124:	bne	b9a4 <coda_pcre_compile2+0x10a4>
    b128:	ldr	r3, [sp, #144]	; 0x90
    b12c:	cmp	r3, #65536	; 0x10000
    b130:	ble	b140 <coda_pcre_compile2+0x840>
    b134:	mov	r3, #20
    b138:	str	r3, [sp, #164]	; 0xa4
    b13c:	b	b9a4 <coda_pcre_compile2+0x10a4>
    b140:	ldr	ip, [r6, #48]	; 0x30
    b144:	ldr	r3, [r6, #52]	; 0x34
    b148:	ldr	r2, [sp, #144]	; 0x90
    b14c:	mla	r2, ip, r3, r2
    b150:	add	sl, r2, #56	; 0x38
    b154:	ldr	r1, [pc, #2040]	; b954 <coda_pcre_compile2+0x1054>
    b158:	ldr	ip, [r1]
    b15c:	mov	r0, sl
    b160:	blx	ip
    b164:	mov	r4, r0
    b168:	cmp	r4, #0
    b16c:	bne	b17c <coda_pcre_compile2+0x87c>
    b170:	mov	r3, #21
    b174:	str	r3, [sp, #164]	; 0xa4
    b178:	b	b9a4 <coda_pcre_compile2+0x10a4>
    b17c:	movw	r2, #21061	; 0x5245
    b180:	movt	r2, #20547	; 0x5043
    b184:	str	r2, [r4]
    b188:	str	sl, [r4, #4]
    b18c:	ldr	r3, [r6, #96]	; 0x60
    b190:	str	r3, [r4, #8]
    b194:	ldr	r2, [r6, #100]	; 0x64
    b198:	str	r2, [r4, #12]
    b19c:	ldr	r2, [sp, #92]	; 0x5c
    b1a0:	str	r2, [r4, #16]
    b1a4:	str	r9, [r4, #20]
    b1a8:	mov	ip, #0
    b1ac:	strh	ip, [r4, #24]
    b1b0:	mov	r2, #0
    b1b4:	strh	r2, [r4, #26]
    b1b8:	mov	r1, #56	; 0x38
    b1bc:	strh	r1, [r4, #34]	; 0x22
    b1c0:	ldr	r0, [r6, #52]	; 0x34
    b1c4:	bic	r3, r0, #16711680	; 0xff0000
    b1c8:	bic	r3, r3, #-16777216	; 0xff000000
    b1cc:	strh	r3, [r4, #36]	; 0x24
    b1d0:	ldr	r0, [r6, #48]	; 0x30
    b1d4:	bic	ip, r0, #16711680	; 0xff0000
    b1d8:	bic	ip, ip, #-16777216	; 0xff000000
    b1dc:	strh	ip, [r4, #38]	; 0x26
    b1e0:	mov	r0, #0
    b1e4:	strh	r0, [r4, #40]	; 0x28
    b1e8:	ldr	r0, [pc, #1924]	; b974 <coda_pcre_compile2+0x1074>
    b1ec:	cmp	r7, r0
    b1f0:	bne	b1f8 <coda_pcre_compile2+0x8f8>
    b1f4:	mov	r7, #0
    b1f8:	str	r7, [r4, #48]	; 0x30
    b1fc:	mov	r2, #0
    b200:	str	r2, [r4, #52]	; 0x34
    b204:	mov	r0, #0
    b208:	bic	ip, r0, #16711680	; 0xff0000
    b20c:	bic	ip, ip, #-16777216	; 0xff000000
    b210:	strh	ip, [r4, #46]	; 0x2e
    b214:	bic	r3, r0, #16711680	; 0xff0000
    b218:	bic	r3, r3, #-16777216	; 0xff000000
    b21c:	bic	r2, r3, #16711680	; 0xff0000
    b220:	bic	r2, r2, #-16777216	; 0xff000000
    b224:	strh	r2, [r4, #44]	; 0x2c
    b228:	bic	r3, r3, #16711680	; 0xff0000
    b22c:	bic	r3, r3, #-16777216	; 0xff000000
    b230:	strh	r3, [r4, #42]	; 0x2a
    b234:	ldr	ip, [r6, #64]	; 0x40
    b238:	str	ip, [r6, #68]	; 0x44
    b23c:	mov	ip, #0
    b240:	str	ip, [r6, #88]	; 0x58
    b244:	mov	r2, #0
    b248:	str	r2, [r6, #92]	; 0x5c
    b24c:	mov	r0, #0
    b250:	str	r0, [r6, #64]	; 0x40
    b254:	mov	r2, #0
    b258:	str	r2, [r6, #72]	; 0x48
    b25c:	ldrh	ip, [r4, #34]	; 0x22
    b260:	add	r3, r4, ip
    b264:	str	r3, [r6, #44]	; 0x2c
    b268:	ldrh	r0, [r4, #36]	; 0x24
    b26c:	ldrh	r2, [r4, #38]	; 0x26
    b270:	ldr	ip, [r6, #44]	; 0x2c
    b274:	mla	r7, r0, r2, ip
    b278:	str	r7, [r6, #20]
    b27c:	ldr	r0, [r6, #16]
    b280:	str	r0, [r6, #32]
    b284:	mov	r0, #0
    b288:	str	r0, [r6, #128]	; 0x80
    b28c:	mov	r0, #0
    b290:	str	r0, [r6, #104]	; 0x68
    b294:	mov	r3, #0
    b298:	str	r3, [r6, #108]	; 0x6c
    b29c:	mov	ip, #0
    b2a0:	str	ip, [r6, #112]	; 0x70
    b2a4:	mov	r0, #0
    b2a8:	str	r0, [r6, #116]	; 0x74
    b2ac:	mov	r1, #0
    b2b0:	str	r1, [r6, #36]	; 0x24
    b2b4:	ldr	r3, [r6, #48]	; 0x30
    b2b8:	cmp	r3, #0
    b2bc:	ble	b314 <coda_pcre_compile2+0xa14>
    b2c0:	ldr	sl, [r6, #48]	; 0x30
    b2c4:	ldr	r9, [r6, #40]	; 0x28
    b2c8:	mov	r3, #0
    b2cc:	str	r3, [r6, #48]	; 0x30
    b2d0:	cmp	sl, #0
    b2d4:	ble	b2f8 <coda_pcre_compile2+0x9f8>
    b2d8:	ldr	r1, [r9]
    b2dc:	ldr	r2, [r9, #4]
    b2e0:	ldr	r3, [r9, #8]
    b2e4:	mov	r0, r6
    b2e8:	bl	a790 <add_name>
    b2ec:	sub	sl, sl, #1
    b2f0:	add	r9, r9, #12
    b2f4:	b	b2d0 <coda_pcre_compile2+0x9d0>
    b2f8:	ldr	r1, [r6, #56]	; 0x38
    b2fc:	cmp	r1, #20
    b300:	ble	b314 <coda_pcre_compile2+0xa14>
    b304:	ldr	r1, [pc, #1632]	; b96c <coda_pcre_compile2+0x106c>
    b308:	ldr	ip, [r1]
    b30c:	ldr	r0, [r6, #40]	; 0x28
    b310:	blx	ip
    b314:	ldr	r0, [sp, #88]	; 0x58
    b318:	add	r2, r0, r8
    b31c:	str	r2, [sp, #172]	; 0xac
    b320:	str	r7, [sp, #168]	; 0xa8
    b324:	ldr	r0, [sp, #168]	; 0xa8
    b328:	mov	ip, #131	; 0x83
    b32c:	strb	ip, [r0]
    b330:	ldr	r0, [r4, #8]
    b334:	add	r2, sp, #168	; 0xa8
    b338:	str	r2, [sp, #64]	; 0x40
    b33c:	add	r2, sp, #172	; 0xac
    b340:	add	r1, sp, #164	; 0xa4
    b344:	str	r1, [sp, #76]	; 0x4c
    b348:	mov	fp, #0
    b34c:	mov	sl, #0
    b350:	mov	r9, #0
    b354:	mov	r3, #0
    b358:	str	r3, [sp, #72]	; 0x48
    b35c:	add	r8, sp, #156	; 0x9c
    b360:	add	r3, sp, #148	; 0x94
    b364:	add	r1, sp, #160	; 0xa0
    b368:	str	r1, [sp, #68]	; 0x44
    b36c:	add	ip, sp, #152	; 0x98
    b370:	str	ip, [sp, #60]	; 0x3c
    b374:	mov	ip, #0
    b378:	str	ip, [sp, #56]	; 0x38
    b37c:	mov	r1, #0
    b380:	str	r1, [sp, #40]	; 0x28
    b384:	str	r6, [sp, #36]	; 0x24
    b388:	ldr	ip, [sp, #56]	; 0x38
    b38c:	str	ip, [sp, #32]
    b390:	ldr	ip, [sp, #60]	; 0x3c
    b394:	str	ip, [sp, #28]
    b398:	ldr	ip, [sp, #68]	; 0x44
    b39c:	str	ip, [sp, #24]
    b3a0:	str	r3, [sp, #20]
    b3a4:	str	r8, [sp, #16]
    b3a8:	ldr	ip, [sp, #72]	; 0x48
    b3ac:	str	ip, [sp, #12]
    b3b0:	str	r9, [sp, #8]
    b3b4:	str	sl, [sp, #4]
    b3b8:	str	fp, [sp]
    b3bc:	ldr	r3, [sp, #76]	; 0x4c
    b3c0:	ldr	r1, [sp, #64]	; 0x40
    b3c4:	bl	9618 <compile_regex>
    b3c8:	ldr	ip, [r6, #64]	; 0x40
    b3cc:	bic	r0, ip, #16711680	; 0xff0000
    b3d0:	bic	r0, r0, #-16777216	; 0xff000000
    b3d4:	strh	r0, [r4, #30]
    b3d8:	ldr	r0, [r6, #76]	; 0x4c
    b3dc:	bic	ip, r0, #16711680	; 0xff0000
    b3e0:	bic	ip, ip, #-16777216	; 0xff000000
    b3e4:	strh	ip, [r4, #32]
    b3e8:	ldr	r2, [r6, #72]	; 0x48
    b3ec:	bic	ip, r2, #16711680	; 0xff0000
    b3f0:	bic	ip, ip, #-16777216	; 0xff000000
    b3f4:	strh	ip, [r4, #28]
    b3f8:	ldr	r3, [r6, #100]	; 0x64
    b3fc:	orr	r2, r3, #1
    b400:	str	r2, [r4, #12]
    b404:	ldr	r2, [r6, #108]	; 0x6c
    b408:	cmp	r2, #0
    b40c:	beq	b420 <coda_pcre_compile2+0xb20>
    b410:	mov	r0, #0
    b414:	str	r0, [sp, #160]	; 0xa0
    b418:	mvn	r0, #0
    b41c:	str	r0, [sp, #152]	; 0x98
    b420:	ldr	r1, [sp, #164]	; 0xa4
    b424:	cmp	r1, #0
    b428:	bne	b444 <coda_pcre_compile2+0xb44>
    b42c:	ldr	ip, [sp, #172]	; 0xac
    b430:	ldrb	r2, [ip]
    b434:	cmp	r2, #0
    b438:	movne	r0, #1
    b43c:	moveq	r0, #0
    b440:	b	b448 <coda_pcre_compile2+0xb48>
    b444:	mov	r0, #0
    b448:	cmp	r0, #0
    b44c:	beq	b458 <coda_pcre_compile2+0xb58>
    b450:	mov	ip, #22
    b454:	str	ip, [sp, #164]	; 0xa4
    b458:	ldr	r1, [sp, #168]	; 0xa8
    b45c:	add	r3, r1, #1
    b460:	str	r3, [sp, #168]	; 0xa8
    b464:	mov	r3, #0
    b468:	strb	r3, [r1]
    b46c:	ldr	r1, [sp, #168]	; 0xa8
    b470:	sub	r0, r1, r7
    b474:	ldr	r2, [sp, #144]	; 0x90
    b478:	cmp	r0, r2
    b47c:	ble	b488 <coda_pcre_compile2+0xb88>
    b480:	mov	r1, #23
    b484:	str	r1, [sp, #164]	; 0xa4
    b488:	ldr	r0, [r6, #32]
    b48c:	ldr	r1, [r6, #16]
    b490:	cmp	r0, r1
    b494:	bls	b590 <coda_pcre_compile2+0xc90>
    b498:	mvn	r1, #0
    b49c:	mov	r0, #0
    b4a0:	ldr	r2, [sp, #164]	; 0xa4
    b4a4:	cmp	r2, #0
    b4a8:	bne	b4c4 <coda_pcre_compile2+0xbc4>
    b4ac:	ldr	r2, [r6, #32]
    b4b0:	ldr	r3, [r6, #16]
    b4b4:	cmp	r2, r3
    b4b8:	movhi	r2, #1
    b4bc:	movls	r2, #0
    b4c0:	b	b4c8 <coda_pcre_compile2+0xbc8>
    b4c4:	mov	r2, #0
    b4c8:	cmp	r2, #0
    b4cc:	beq	b590 <coda_pcre_compile2+0xc90>
    b4d0:	ldr	r2, [r6, #32]
    b4d4:	sub	ip, r2, #2
    b4d8:	str	ip, [r6, #32]
    b4dc:	ldr	r3, [r6, #32]
    b4e0:	ldrb	r3, [r3, #1]
    b4e4:	ldr	r2, [r6, #32]
    b4e8:	ldrb	r2, [r2]
    b4ec:	orr	r8, r3, r2, lsl #8
    b4f0:	cmp	r8, #0
    b4f4:	beq	b514 <coda_pcre_compile2+0xc14>
    b4f8:	add	ip, r7, r8
    b4fc:	sub	lr, ip, #4096	; 0x1000
    b500:	ldrb	ip, [lr, #4095]	; 0xfff
    b504:	cmp	ip, #117	; 0x75
    b508:	movne	r2, #1
    b50c:	moveq	r2, #0
    b510:	b	b518 <coda_pcre_compile2+0xc18>
    b514:	mov	r2, #1
    b518:	cmp	r2, #0
    b51c:	beq	b52c <coda_pcre_compile2+0xc2c>
    b520:	mov	r0, #10
    b524:	str	r0, [sp, #164]	; 0xa4
    b528:	b	b590 <coda_pcre_compile2+0xc90>
    b52c:	add	r2, r7, r8
    b530:	ldrb	r3, [r2, #1]
    b534:	ldrb	r2, [r7, r8]
    b538:	orr	r9, r3, r2, lsl #8
    b53c:	cmp	r9, r1
    b540:	beq	b558 <coda_pcre_compile2+0xc58>
    b544:	mov	r2, r9
    b548:	ldr	r1, [sp, #84]	; 0x54
    b54c:	mov	r0, r7
    b550:	bl	17a4 <coda__pcre_find_bracket>
    b554:	mov	r1, r9
    b558:	cmp	r0, #0
    b55c:	beq	b584 <coda_pcre_compile2+0xc84>
    b560:	sub	r3, r0, r7
    b564:	asr	r2, r3, #8
    b568:	and	r2, r2, #255	; 0xff
    b56c:	strb	r2, [r7, r8]
    b570:	add	r3, r7, r8
    b574:	sub	ip, r0, r7
    b578:	and	ip, ip, #255	; 0xff
    b57c:	strb	ip, [r3, #1]
    b580:	b	b4a0 <coda_pcre_compile2+0xba0>
    b584:	mov	r2, #53	; 0x35
    b588:	str	r2, [sp, #164]	; 0xa4
    b58c:	b	b4a0 <coda_pcre_compile2+0xba0>
    b590:	ldr	r3, [r6, #60]	; 0x3c
    b594:	cmp	r3, #4096	; 0x1000
    b598:	ble	b5ac <coda_pcre_compile2+0xcac>
    b59c:	ldr	r1, [pc, #968]	; b96c <coda_pcre_compile2+0x106c>
    b5a0:	ldr	ip, [r1]
    b5a4:	ldr	r0, [r6, #16]
    b5a8:	blx	ip
    b5ac:	mov	r3, #0
    b5b0:	str	r3, [r6, #16]
    b5b4:	ldr	r2, [sp, #164]	; 0xa4
    b5b8:	cmp	r2, #0
    b5bc:	bne	b5d8 <coda_pcre_compile2+0xcd8>
    b5c0:	ldrh	ip, [r4, #32]
    b5c4:	ldrh	r1, [r4, #30]
    b5c8:	cmp	ip, r1
    b5cc:	movgt	r1, #1
    b5d0:	movle	r1, #0
    b5d4:	b	b5dc <coda_pcre_compile2+0xcdc>
    b5d8:	mov	r1, #0
    b5dc:	cmp	r1, #0
    b5e0:	beq	b5ec <coda_pcre_compile2+0xcec>
    b5e4:	mov	r3, #15
    b5e8:	str	r3, [sp, #164]	; 0xa4
    b5ec:	ldr	r2, [sp, #164]	; 0xa4
    b5f0:	cmp	r2, #0
    b5f4:	bne	b60c <coda_pcre_compile2+0xd0c>
    b5f8:	and	r1, r5, #131072	; 0x20000
    b5fc:	cmp	r1, #0
    b600:	moveq	r3, #1
    b604:	movne	r3, #0
    b608:	b	b610 <coda_pcre_compile2+0xd10>
    b60c:	mov	r3, #0
    b610:	cmp	r3, #0
    b614:	beq	b628 <coda_pcre_compile2+0xd28>
    b618:	mov	r2, r6
    b61c:	ldr	r1, [sp, #84]	; 0x54
    b620:	mov	r0, r7
    b624:	bl	3428 <auto_possessify>
    b628:	ldr	ip, [sp, #164]	; 0xa4
    b62c:	cmp	ip, #0
    b630:	bne	b648 <coda_pcre_compile2+0xd48>
    b634:	ldr	ip, [r6, #116]	; 0x74
    b638:	cmp	ip, #0
    b63c:	movne	r2, #1
    b640:	moveq	r2, #0
    b644:	b	b64c <coda_pcre_compile2+0xd4c>
    b648:	mov	r2, #0
    b64c:	cmp	r2, #0
    b650:	beq	b750 <coda_pcre_compile2+0xe50>
    b654:	mvn	r2, #0
    b658:	ldr	r1, [sp, #84]	; 0x54
    b65c:	mov	r0, r7
    b660:	bl	17a4 <coda__pcre_find_bracket>
    b664:	mov	r9, r0
    b668:	cmp	r9, #0
    b66c:	beq	b750 <coda_pcre_compile2+0xe50>
    b670:	ldrb	r3, [r9, #2]
    b674:	ldrb	ip, [r9, #1]
    b678:	orr	r2, r3, ip, lsl #8
    b67c:	cmp	r2, #0
    b680:	bne	b738 <coda_pcre_compile2+0xe38>
    b684:	sub	lr, r9, #4096	; 0x1000
    b688:	ldrb	ip, [lr, #4095]	; 0xfff
    b68c:	sub	lr, r9, #4096	; 0x1000
    b690:	ldrb	r1, [lr, #4094]	; 0xffe
    b694:	orr	r2, ip, r1, lsl #8
    b698:	add	r0, r9, r2
    b69c:	sub	r5, r0, #3
    b6a0:	ldrb	r8, [r5]
    b6a4:	mov	r0, #0
    b6a8:	strb	r0, [r5]
    b6ac:	ldr	ip, [r4, #8]
    b6b0:	and	r3, ip, #2048	; 0x800
    b6b4:	cmp	r3, #0
    b6b8:	movne	r1, #1
    b6bc:	moveq	r1, #0
    b6c0:	mov	r2, #1
    b6c4:	mov	r0, #0
    b6c8:	str	r0, [sp]
    b6cc:	mov	r3, r6
    b6d0:	mov	r0, r9
    b6d4:	bl	1184 <find_fixedlength>
    b6d8:	and	r1, r8, #255	; 0xff
    b6dc:	strb	r1, [r5]
    b6e0:	cmp	r0, #0
    b6e4:	bge	b714 <coda_pcre_compile2+0xe14>
    b6e8:	cmn	r0, #2
    b6ec:	beq	b708 <coda_pcre_compile2+0xe08>
    b6f0:	cmn	r0, #4
    b6f4:	beq	b700 <coda_pcre_compile2+0xe00>
    b6f8:	mov	r0, #25
    b6fc:	b	b70c <coda_pcre_compile2+0xe0c>
    b700:	mov	r0, #70	; 0x46
    b704:	b	b70c <coda_pcre_compile2+0xe0c>
    b708:	mov	r0, #36	; 0x24
    b70c:	str	r0, [sp, #164]	; 0xa4
    b710:	b	b750 <coda_pcre_compile2+0xe50>
    b714:	ldr	r2, [r6, #72]	; 0x48
    b718:	cmp	r0, r2
    b71c:	ble	b724 <coda_pcre_compile2+0xe24>
    b720:	str	r0, [r6, #72]	; 0x48
    b724:	asr	r1, r0, #8
    b728:	and	r3, r1, #255	; 0xff
    b72c:	strb	r3, [r9, #1]
    b730:	and	r2, r0, #255	; 0xff
    b734:	strb	r2, [r9, #2]
    b738:	add	r0, r9, #3
    b73c:	mvn	r2, #0
    b740:	ldr	r1, [sp, #84]	; 0x54
    b744:	bl	17a4 <coda__pcre_find_bracket>
    b748:	mov	r9, r0
    b74c:	b	b668 <coda_pcre_compile2+0xd68>
    b750:	ldr	r0, [sp, #164]	; 0xa4
    b754:	cmp	r0, #0
    b758:	beq	b770 <coda_pcre_compile2+0xe70>
    b75c:	ldr	r2, [pc, #520]	; b96c <coda_pcre_compile2+0x106c>
    b760:	ldr	ip, [r2]
    b764:	mov	r0, r4
    b768:	blx	ip
    b76c:	b	b9a4 <coda_pcre_compile2+0x10a4>
    b770:	ldr	r3, [r4, #8]
    b774:	and	r2, r3, #16
    b778:	cmp	r2, #0
    b77c:	bne	b85c <coda_pcre_compile2+0xf5c>
    b780:	mov	r1, #0
    b784:	mov	r3, #0
    b788:	mov	r2, r6
    b78c:	mov	r0, r7
    b790:	bl	9de4 <is_anchored>
    b794:	cmp	r0, #0
    b798:	bne	b850 <coda_pcre_compile2+0xf50>
    b79c:	ldr	r0, [sp, #148]	; 0x94
    b7a0:	cmp	r0, #0
    b7a4:	bge	b7bc <coda_pcre_compile2+0xebc>
    b7a8:	add	r1, sp, #148	; 0x94
    b7ac:	mov	r2, #0
    b7b0:	mov	r0, r7
    b7b4:	bl	a4d8 <find_firstassertedchar>
    b7b8:	str	r0, [sp, #156]	; 0x9c
    b7bc:	ldr	r2, [sp, #148]	; 0x94
    b7c0:	cmp	r2, #0
    b7c4:	blt	b824 <coda_pcre_compile2+0xf24>
    b7c8:	ldr	ip, [sp, #156]	; 0x9c
    b7cc:	and	r2, ip, #255	; 0xff
    b7d0:	strh	r2, [r4, #24]
    b7d4:	ldr	r2, [sp, #148]	; 0x94
    b7d8:	and	ip, r2, #1
    b7dc:	cmp	ip, #0
    b7e0:	beq	b814 <coda_pcre_compile2+0xf14>
    b7e4:	ldr	r1, [r6, #4]
    b7e8:	ldrh	r2, [r4, #24]
    b7ec:	ldrb	r0, [r1, r2]
    b7f0:	ldrh	r1, [r4, #24]
    b7f4:	cmp	r0, r1
    b7f8:	movne	r3, #1
    b7fc:	moveq	r3, #0
    b800:	cmp	r3, #0
    b804:	beq	b814 <coda_pcre_compile2+0xf14>
    b808:	ldr	ip, [r4, #12]
    b80c:	orr	ip, ip, #32
    b810:	str	ip, [r4, #12]
    b814:	ldr	r1, [r4, #12]
    b818:	orr	r1, r1, #16
    b81c:	str	r1, [r4, #12]
    b820:	b	b85c <coda_pcre_compile2+0xf5c>
    b824:	mov	r1, #0
    b828:	mov	r3, #0
    b82c:	mov	r2, r6
    b830:	mov	r0, r7
    b834:	bl	a118 <is_startline>
    b838:	cmp	r0, #0
    b83c:	beq	b85c <coda_pcre_compile2+0xf5c>
    b840:	ldr	ip, [r4, #12]
    b844:	orr	r0, ip, #256	; 0x100
    b848:	str	r0, [r4, #12]
    b84c:	b	b85c <coda_pcre_compile2+0xf5c>
    b850:	ldr	r0, [r4, #8]
    b854:	orr	r0, r0, #16
    b858:	str	r0, [r4, #8]
    b85c:	ldr	r3, [sp, #152]	; 0x98
    b860:	cmp	r3, #0
    b864:	blt	b8a4 <coda_pcre_compile2+0xfa4>
    b868:	ldr	r3, [r4, #8]
    b86c:	and	r0, r3, #16
    b870:	cmp	r0, #0
    b874:	beq	b89c <coda_pcre_compile2+0xf9c>
    b878:	ldr	r3, [sp, #152]	; 0x98
    b87c:	and	r1, r3, #2
    b880:	cmp	r1, #0
    b884:	movne	r0, #1
    b888:	moveq	r0, #0
    b88c:	cmp	r0, #0
    b890:	movne	ip, #1
    b894:	moveq	ip, #0
    b898:	b	b8a8 <coda_pcre_compile2+0xfa8>
    b89c:	mov	ip, #1
    b8a0:	b	b8a8 <coda_pcre_compile2+0xfa8>
    b8a4:	mov	ip, #0
    b8a8:	cmp	ip, #0
    b8ac:	beq	b908 <coda_pcre_compile2+0x1008>
    b8b0:	ldr	r1, [sp, #160]	; 0xa0
    b8b4:	and	r1, r1, #255	; 0xff
    b8b8:	strh	r1, [r4, #26]
    b8bc:	ldr	r2, [sp, #152]	; 0x98
    b8c0:	and	ip, r2, #1
    b8c4:	cmp	ip, #0
    b8c8:	beq	b8fc <coda_pcre_compile2+0xffc>
    b8cc:	ldr	r2, [r6, #4]
    b8d0:	ldrh	r3, [r4, #26]
    b8d4:	ldrb	ip, [r2, r3]
    b8d8:	ldrh	r0, [r4, #26]
    b8dc:	cmp	ip, r0
    b8e0:	movne	r0, #1
    b8e4:	moveq	r0, #0
    b8e8:	cmp	r0, #0
    b8ec:	beq	b8fc <coda_pcre_compile2+0xffc>
    b8f0:	ldr	r0, [r4, #12]
    b8f4:	orr	r3, r0, #128	; 0x80
    b8f8:	str	r3, [r4, #12]
    b8fc:	ldr	r2, [r4, #12]
    b900:	orr	ip, r2, #64	; 0x40
    b904:	str	ip, [r4, #12]
    b908:	ldr	r1, [sp, #168]	; 0xa8
    b90c:	mov	r2, #0
    b910:	str	r2, [sp]
    b914:	mov	r3, r6
    b918:	ldr	r2, [sp, #84]	; 0x54
    b91c:	mov	r0, r7
    b920:	bl	1afc <could_be_empty_branch>
    b924:	cmp	r0, #0
    b928:	beq	b980 <coda_pcre_compile2+0x1080>
    b92c:	ldr	r1, [r4, #12]
    b930:	orr	r3, r1, #32768	; 0x8000
    b934:	str	r3, [r4, #12]
    b938:	b	b99c <coda_pcre_compile2+0x109c>
    b93c:	.word	0x00000030
    b940:	.word	0x00000015
    b944:	.word	0x0000002b
    b948:	.word	0x0000003a
    b94c:	.word	0x00000011
    b950:	.word	0x0000008c
    b954:	.word	0x00000000
    b958:	.word	0x0000006c
    b95c:	.word	0x00000079
    b960:	.word	0x0000007f
    b964:	.word	0x000000a1
	...
    b970:	.word	0x00000026
    b974:	.word	0x00000000
    b978:	.word	0x0000009c
    b97c:	.word	0x000000b6
    b980:	ldrb	r3, [r7, #2]
    b984:	ldrb	r1, [r7, #1]
    b988:	orr	r2, r3, r1, lsl #8
    b98c:	add	r7, r7, r2
    b990:	ldrb	r0, [r7]
    b994:	cmp	r0, #119	; 0x77
    b998:	beq	b908 <coda_pcre_compile2+0x1008>
    b99c:	mov	r0, r4
    b9a0:	b	b9e0 <coda_pcre_compile2+0x10e0>
    b9a4:	ldr	r0, [sp, #172]	; 0xac
    b9a8:	ldr	r1, [sp, #88]	; 0x58
    b9ac:	sub	ip, r0, r1
    b9b0:	ldr	r3, [sp, #100]	; 0x64
    b9b4:	str	ip, [r3]
    b9b8:	ldr	r0, [sp, #164]	; 0xa4
    b9bc:	bl	0 <find_error_text>
    b9c0:	ldr	r1, [sp, #104]	; 0x68
    b9c4:	str	r0, [r1]
    b9c8:	ldr	r3, [sp, #96]	; 0x60
    b9cc:	cmp	r3, #0
    b9d0:	beq	b9dc <coda_pcre_compile2+0x10dc>
    b9d4:	ldr	r0, [sp, #164]	; 0xa4
    b9d8:	str	r0, [r3]
    b9dc:	mov	r0, #0
    b9e0:	ldr	r4, [sp, #108]	; 0x6c
    b9e4:	ldr	r5, [sp, #112]	; 0x70
    b9e8:	ldr	r6, [sp, #116]	; 0x74
    b9ec:	ldr	r7, [sp, #120]	; 0x78
    b9f0:	ldr	r8, [sp, #124]	; 0x7c
    b9f4:	ldr	r9, [sp, #128]	; 0x80
    b9f8:	ldr	sl, [sp, #132]	; 0x84
    b9fc:	ldr	fp, [sp, #136]	; 0x88
    ba00:	ldr	lr, [sp, #48]	; 0x30
    ba04:	ldr	sp, [sp, #44]	; 0x2c
    ba08:	bx	lr
