report number csl tr 77 142 institution stanford university computer systems laboratory title optimal layout of cmos functional arrays author uehara t author vancleemput willem m date march 1978 abstract designers of mos lsi circuits can take advantage of complex functional cells in order to achieve better performance this paper discusses the implementation of a random logic function on an array of cmos transistors a graph theoretical algorithm which minimizes the size of an array is presented this method is useful for the design of cells used in conventional design automation systems ftp reports stanford edu pub cstr reports csl tr 77 142 csl tr 77 142 pdf
