// Seed: 4107765148
module module_0 (
    output tri0 id_0
);
  genvar id_2;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd93
) (
    output wor   id_0,
    input  uwire _id_1,
    output tri1  id_2,
    output logic id_3,
    output wor   id_4
);
  assign id_2 = id_1;
  wire [id_1 : id_1] id_6, id_7;
  initial id_3 <= ~-1'b0;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input wire id_0,
    output tri1 id_1,
    output logic id_2,
    input tri1 id_3,
    input supply0 id_4,
    output logic id_5,
    input wor id_6,
    input wor id_7,
    output logic id_8,
    output tri1 id_9,
    input wand id_10,
    input uwire id_11,
    input tri0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    output tri0 id_15,
    input wor id_16,
    input tri id_17,
    output tri0 id_18
    , id_30,
    output tri0 id_19,
    input uwire id_20,
    input wand id_21[1 : -1],
    output logic id_22,
    output wand id_23,
    output tri id_24,
    output tri1 void id_25,
    input supply0 id_26,
    output tri1 id_27,
    input wor id_28
);
  always_comb begin : LABEL_0
    $signed(13);
    ;
    id_22 <= id_14;
    begin : LABEL_1
      if (1) SystemTFIdentifier;
      begin : LABEL_2
        begin : LABEL_3
          id_30 <= -1;
        end
        do id_8 <= -1; while (id_3);
      end
      id_2 = -1;
    end
    begin : LABEL_4
      begin : LABEL_5
        begin : LABEL_6
          if (1) id_5 = id_6;
          begin : LABEL_7
            id_5 = -1;
          end
        end
      end
      id_22 = 1;
    end
  end : SymbolIdentifier
  module_0 modCall_1 (id_19);
  wire id_31;
endmodule
