

================================================================
== Vivado HLS Report for 'dateport_update_C5'
================================================================
* Date:           Tue May 09 23:13:44 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        Le_7
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  117362|  117362|  117362|  117362|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1               |  117120|  117120|       244|          -|          -|   480|    no    |
        | + L_update_C5_label7  |      29|      29|         6|          1|          1|    25|    yes   |
        | + Loop 1.2            |     210|     210|        42|          -|          -|     5|    no    |
        |  ++ Loop 1.2.1        |      40|      40|         8|          -|          -|     5|    no    |
        |- Loop 2               |     240|     240|         8|          -|          -|    30|    no    |
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    265|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        0|      -|      64|     13|
|Multiplexer      |        -|      -|       -|    156|
|Register         |        -|      -|     368|      7|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     780|   1152|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U93  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U94   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                      |                                       |        0|      5|  348|  711|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +-------+------------------------+---------+----+----+------+-----+------+-------------+
    | Memory|         Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------+---------+----+----+------+-----+------+-------------+
    |tmp_U  |dateport_update_C1_tmp  |        0|  64|  13|    25|   32|     1|          800|
    +-------+------------------------+---------+----+----+------+-----+------+-------------+
    |Total  |                        |        0|  64|  13|    25|   32|     1|          800|
    +-------+------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |C5_dmapData_addr2_fu_482_p2     |     +    |      0|  0|  10|          10|          10|
    |C5_dmapData_addr3_fu_503_p2     |     +    |      0|  0|  32|          32|          32|
    |C5_dmapData_addr4_fu_531_p2     |     +    |      0|  0|  32|          32|          32|
    |C5_dmapData_addr5_fu_542_p2     |     +    |      0|  0|  32|          32|          32|
    |C5_dmapData_addr6_fu_591_p2     |     +    |      0|  0|  32|          32|          32|
    |S4_y_addr1_fu_396_p2            |     +    |      0|  0|   8|           8|           8|
    |S4_y_addr2_fu_420_p2            |     +    |      0|  0|   4|          32|          32|
    |S4_y_addr3_fu_426_p2            |     +    |      0|  0|   4|          32|          32|
    |S4_y_addr9_fu_341_p2            |     +    |      0|  0|   8|           8|           8|
    |i_19_fu_627_p2                  |     +    |      0|  0|   5|           5|           1|
    |i_4_fu_305_p2                   |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next8_fu_285_p2  |     +    |      0|  0|   9|           9|           1|
    |indvar_flatten_next_fu_353_p2   |     +    |      0|  0|   5|           5|           1|
    |j_16_fu_570_p2                  |     +    |      0|  0|   5|           5|           1|
    |k_5_fu_515_p2                   |     +    |      0|  0|   3|           3|           1|
    |k_s_fu_373_p2                   |     +    |      0|  0|   3|           3|           1|
    |m_7_fu_387_p2                   |     +    |      0|  0|   3|           3|           1|
    |m_8_fu_581_p2                   |     +    |      0|  0|   3|           3|           1|
    |p_addr10_fu_611_p2              |     +    |      0|  0|   6|           6|           6|
    |p_addr11_fu_454_p2              |     +    |      0|  0|   4|           6|           6|
    |p_addr12_fu_460_p2              |     +    |      0|  0|   4|           6|           6|
    |p_addr_fu_564_p2                |     +    |      0|  0|   6|           6|           6|
    |tmp_101_fu_521_p2               |     -    |      0|  0|   4|           4|           3|
    |tmp_102_fu_601_p2               |     -    |      0|  0|   4|           4|           3|
    |i_mid2_fu_311_p3                |  Select  |      0|  0|   5|           1|           5|
    |j_mid2_fu_297_p3                |  Select  |      0|  0|   5|           1|           1|
    |k_mid2_fu_379_p3                |  Select  |      0|  0|   3|           1|           3|
    |m_mid2_fu_365_p3                |  Select  |      0|  0|   3|           1|           1|
    |exitcond16_fu_291_p2            |   icmp   |      0|  0|   3|           5|           6|
    |exitcond17_fu_359_p2            |   icmp   |      0|  0|   2|           3|           3|
    |exitcond1_fu_575_p2             |   icmp   |      0|  0|   2|           3|           3|
    |exitcond2_fu_509_p2             |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_flatten9_fu_279_p2     |   icmp   |      0|  0|   3|           9|           7|
    |exitcond_flatten_fu_347_p2      |   icmp   |      0|  0|   2|           5|           4|
    |exitcond_fu_621_p2              |   icmp   |      0|  0|   2|           5|           3|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 265|         328|         296|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |C5_d_address0            |   5|          3|    5|         15|
    |C5_dbias_address0        |   5|          3|    5|         15|
    |C5_dmapData_address0     |  14|          3|   14|         42|
    |ap_NS_fsm                |  18|         23|    1|         23|
    |ap_reg_ppiten_pp0_it5    |   1|          2|    1|          2|
    |grp_fu_257_p0            |  32|          3|   32|         96|
    |grp_fu_257_p1            |  32|          3|   32|         96|
    |i_1_reg_246              |   5|          2|    5|         10|
    |i_reg_169                |   5|          2|    5|         10|
    |indvar_flatten7_reg_158  |   9|          2|    9|         18|
    |indvar_flatten_reg_191   |   5|          2|    5|         10|
    |j_reg_180                |   5|          2|    5|         10|
    |k_1_reg_224              |   3|          2|    3|          6|
    |k_phi_fu_206_p4          |   3|          2|    3|          6|
    |k_reg_202                |   3|          2|    3|          6|
    |m_1_reg_235              |   3|          2|    3|          6|
    |m_reg_213                |   3|          2|    3|          6|
    |tmp_address0             |   5|          3|    5|         15|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 156|         63|  139|        392|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |C5_dbias_addr_reg_778         |   5|   0|    5|          0|
    |C5_dbias_load_reg_788         |  32|   0|   32|          0|
    |C5_dmapData_addr3_reg_714     |  32|   0|   32|          0|
    |C5_dmapData_addr5_reg_727     |  32|   0|   32|          0|
    |C5_dmapData_addr_reg_750      |  14|   0|   14|          0|
    |C5_dmapData_load_reg_760      |  32|   0|   32|          0|
    |S4_y_addr9_reg_671            |   8|   0|    8|          0|
    |ap_CS_fsm                     |  22|   0|   22|          0|
    |ap_reg_ppiten_pp0_it0         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5         |   1|   0|    1|          0|
    |empty_69_reg_765              |  32|   0|   32|          0|
    |exitcond_flatten_reg_676      |   1|   0|    1|          0|
    |i_19_reg_773                  |   5|   0|    5|          0|
    |i_1_reg_246                   |   5|   0|    5|          0|
    |i_mid2_reg_655                |   5|   0|    5|          0|
    |i_reg_169                     |   5|   0|    5|          0|
    |indvar_flatten7_reg_158       |   9|   0|    9|          0|
    |indvar_flatten_next8_reg_642  |   9|   0|    9|          0|
    |indvar_flatten_reg_191        |   5|   0|    5|          0|
    |j_mid2_reg_647                |   5|   0|    5|          0|
    |j_reg_180                     |   5|   0|    5|          0|
    |k_1_reg_224                   |   3|   0|    3|          0|
    |k_5_reg_722                   |   3|   0|    3|          0|
    |k_mid2_reg_691                |   3|   0|    3|          0|
    |k_reg_202                     |   3|   0|    3|          0|
    |m_1_reg_235                   |   3|   0|    3|          0|
    |m_8_reg_745                   |   3|   0|    3|          0|
    |m_mid2_reg_685                |   3|   0|    3|          0|
    |m_reg_213                     |   3|   0|    3|          0|
    |p_addr_reg_732                |   6|   0|    6|          0|
    |reg_267                       |  32|   0|   32|          0|
    |reg_273                       |  32|   0|   32|          0|
    |tmp_154_trn_cast1_reg_666     |   5|   0|   10|          5|
    |exitcond_flatten_reg_676      |   0|   1|    1|          0|
    |k_mid2_reg_691                |   0|   3|    3|          0|
    |m_mid2_reg_685                |   0|   3|    3|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 368|   7|  380|          5|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|ap_done               | out |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|S4_y_address0         | out |    9|  ap_memory |        S4_y        |     array    |
|S4_y_ce0              | out |    1|  ap_memory |        S4_y        |     array    |
|S4_y_q0               |  in |   32|  ap_memory |        S4_y        |     array    |
|C5_dmapData_address0  | out |   14|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_ce0       | out |    1|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_we0       | out |    1|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_d0        | out |   32|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_q0        |  in |   32|  ap_memory |     C5_dmapData    |     array    |
|C5_d_address0         | out |    5|  ap_memory |        C5_d        |     array    |
|C5_d_ce0              | out |    1|  ap_memory |        C5_d        |     array    |
|C5_d_q0               |  in |   32|  ap_memory |        C5_d        |     array    |
|C5_dbias_address0     | out |    5|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_ce0          | out |    1|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_we0          | out |    1|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_d0           | out |   32|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_q0           |  in |   32|  ap_memory |      C5_dbias      |     array    |
+----------------------+-----+-----+------------+--------------------+--------------+

