INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/project_8_saved/project_8_saved.srcs/sources_1/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/project_8_saved/project_8_saved.srcs/sim_1/new/TB_LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_LUT_16_7
