v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 42400 48000 1 0 0 RF_TRANSFORMER_1-2.sym
{
T 42500 51000 5 8 1 1 0 0 1
symversion=1.0
T 42600 50100 5 10 1 1 0 0 1
refdes=T1
T 42000 49900 5 10 0 0 0 0 1
value=FT50-75 12T:12T:12T
}
C 41300 49200 1 0 0 capacitor-1.sym
{
T 41500 49900 5 10 0 0 0 0 1
device=CAPACITOR
T 41500 50100 5 10 1 1 0 0 1
symversion=0.1
T 41500 49700 5 10 1 1 0 0 1
refdes=C1
T 41400 49000 5 10 0 0 0 0 1
value=1u, 100V
}
C 41300 48000 1 0 0 capacitor-1.sym
{
T 41500 48700 5 10 0 0 0 0 1
device=CAPACITOR
T 41500 48900 5 10 1 1 0 0 1
symversion=0.1
T 41500 48500 5 10 1 1 0 0 1
refdes=C2
T 41400 47800 5 10 0 0 0 0 1
value=1u, 100V
}
C 43900 49200 1 0 0 capacitor-1.sym
{
T 44100 49900 5 10 0 0 0 0 1
device=CAPACITOR
T 44100 50100 5 10 1 1 0 0 1
symversion=0.1
T 44100 49700 5 10 1 1 0 0 1
refdes=C3
T 44500 49200 5 10 0 0 0 0 1
value=1u
}
C 44300 42100 1 90 0 coil-1.sym
{
T 43900 42300 5 10 0 0 90 0 1
device=COIL
T 43700 42300 5 10 1 1 90 0 1
symversion=0.1
T 44100 43100 5 10 1 1 180 0 1
refdes=L9
T 44400 42300 5 10 0 0 0 0 1
value=100n
}
C 44300 41000 1 90 0 coil-1.sym
{
T 43900 41200 5 10 0 0 90 0 1
device=COIL
T 43700 41200 5 10 1 1 90 0 1
symversion=0.1
T 44200 42000 5 10 1 1 180 0 1
refdes=L10
T 44400 41200 5 10 0 0 0 0 1
value=100n
}
C 40700 48900 1 0 0 MCX-1.sym
{
T 40700 50250 5 10 0 0 0 0 1
device=MCX
T 40700 49700 5 10 1 1 0 0 1
refdes=J1
}
N 40800 47600 40800 48900 4
N 40800 48200 41300 48200 4
C 43400 47700 1 0 0 gnd-1.sym
C 43400 48700 1 0 0 gnd-1.sym
C 43200 43400 1 0 0 capacitor-1.sym
{
T 43400 44100 5 10 0 0 0 0 1
device=CAPACITOR
T 43400 44300 5 10 1 1 0 0 1
symversion=0.1
T 43300 43900 5 10 1 1 0 0 1
refdes=C16
T 43800 43400 5 10 0 0 0 0 1
value=47p
}
C 43300 44500 1 0 0 capacitor-1.sym
{
T 43500 45200 5 10 0 0 0 0 1
device=CAPACITOR
T 43500 45400 5 10 1 1 0 0 1
symversion=0.1
T 43300 44900 5 10 1 1 0 0 1
refdes=C17
T 43900 44400 5 10 0 0 0 0 1
value=33p
}
C 44300 43400 1 0 0 capacitor-1.sym
{
T 44500 44100 5 10 0 0 0 0 1
device=CAPACITOR
T 44500 44300 5 10 1 1 0 0 1
symversion=0.1
T 44500 43900 5 10 1 1 0 0 1
refdes=C18
T 44900 43400 5 10 0 0 0 0 1
value=1n
}
C 47600 44100 1 90 1 coil-1.sym
{
T 47200 43900 5 10 0 0 270 2 1
device=COIL
T 47000 43900 5 10 1 1 270 2 1
symversion=0.1
T 47400 44000 5 10 1 1 0 6 1
refdes=L11
T 48100 43200 5 10 0 0 0 6 1
value=180n
}
C 48300 42800 1 0 0 capacitor-1.sym
{
T 48500 43500 5 10 0 0 0 0 1
device=CAPACITOR
T 48500 43700 5 10 1 1 0 0 1
symversion=0.1
T 48300 43200 5 10 1 1 0 0 1
refdes=C22
T 49000 42800 5 10 0 0 0 0 1
value=1n
}
N 43200 43600 43200 48600 4
N 43200 48600 43100 48600 4
N 43100 49000 43500 49000 4
C 45200 42200 1 0 0 gnd-1.sym
C 44200 40500 1 0 0 gnd-1.sym
C 46800 44400 1 0 0 gnd-1.sym
C 47100 45000 1 90 0 capacitor-1.sym
{
T 46400 45200 5 10 0 0 90 0 1
device=CAPACITOR
T 46200 45200 5 10 1 1 90 0 1
symversion=0.1
T 46700 45700 5 10 1 1 180 0 1
refdes=C21
T 47100 45200 5 10 0 0 0 0 1
value=1n
}
C 45000 45000 1 90 0 capacitor-1.sym
{
T 44300 45200 5 10 0 0 90 0 1
device=CAPACITOR
T 44100 45200 5 10 1 1 90 0 1
symversion=0.1
T 44600 45700 5 10 1 1 180 0 1
refdes=C19
T 44900 45200 5 10 0 0 0 0 1
value=1u
}
C 46100 45000 1 90 0 capacitor-1.sym
{
T 45400 45200 5 10 0 0 90 0 1
device=CAPACITOR
T 45200 45200 5 10 1 1 90 0 1
symversion=0.1
T 45700 45700 5 10 1 1 180 0 1
refdes=C20
T 46000 45200 5 10 0 0 0 0 1
value=0.1u
}
C 47600 45900 1 90 0 coil-1.sym
{
T 47200 46100 5 10 0 0 90 0 1
device=COIL
T 47000 46100 5 10 1 1 90 0 1
symversion=0.1
T 47500 46800 5 10 1 1 180 0 1
refdes=L12
T 47700 46100 5 10 0 0 0 0 1
value=BLM18TG601
}
N 47600 45900 44800 45900 4
N 44800 45000 46900 45000 4
N 47600 45900 47600 44100 4
C 40700 47300 1 0 0 fgnd-1.sym
C 47400 46900 1 0 0 vcc_2.sym
C 49300 42900 1 0 0 output-1.sym
{
T 49400 43200 5 10 0 0 0 0 1
device=OUTPUT
T 50100 42900 5 10 1 1 0 0 1
net=FMOUT
}
N 49300 43000 49200 43000 4
T 45200 50600 9 10 1 0 0 0 1
LPF:40MHz
C 45300 48000 1 90 0 capacitor-1.sym
{
T 44600 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 44800 48700 5 10 1 1 180 0 1
refdes=C5
T 44400 48200 5 10 1 1 90 0 1
symversion=0.1
T 45300 48000 5 10 0 0 0 0 1
value=47p
}
C 46200 48000 1 90 0 capacitor-1.sym
{
T 45500 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 45700 48200 5 10 1 1 90 0 1
refdes=C6
T 45300 48200 5 10 1 1 90 0 1
symversion=0.1
T 46200 48000 5 10 0 0 0 0 1
value=15p
}
C 48500 48000 1 90 0 capacitor-1.sym
{
T 47800 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 48200 48700 5 10 1 1 180 0 1
refdes=C7
T 47600 48200 5 10 1 1 90 0 1
symversion=0.1
T 48400 48200 5 10 0 0 0 0 1
value=68p
}
C 43900 50000 1 0 0 capacitor-1.sym
{
T 44100 50700 5 10 0 0 0 0 1
device=CAPACITOR
T 44100 50500 5 10 1 1 0 0 1
refdes=C4
T 44100 50900 5 10 1 1 0 0 1
symversion=0.1
T 44500 49900 5 10 0 0 0 0 1
value=10n
}
C 50100 48000 1 90 0 capacitor-1.sym
{
T 49400 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 49700 48700 5 10 1 1 180 0 1
refdes=C9
T 49200 48200 5 10 1 1 90 0 1
symversion=0.1
T 50000 48200 5 10 0 0 0 0 1
value=82p
}
C 50900 48000 1 90 0 capacitor-1.sym
{
T 50200 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 50600 48700 5 10 1 1 180 0 1
refdes=C10
T 50000 48200 5 10 1 1 90 0 1
symversion=0.1
T 50800 48200 5 10 0 0 0 0 1
value=47p
}
C 51700 48000 1 90 0 capacitor-1.sym
{
T 51000 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 51400 48700 5 10 1 1 180 0 1
refdes=C11
T 50800 48200 5 10 1 1 90 0 1
symversion=0.1
T 51600 48200 5 10 0 0 0 0 1
value=10p
}
C 49400 48000 1 90 0 capacitor-1.sym
{
T 48700 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 49000 48700 5 10 1 1 180 0 1
refdes=C8
T 48500 48200 5 10 1 1 90 0 1
symversion=0.1
T 49300 48200 5 10 0 0 0 0 1
value=68p
}
C 54000 49200 1 0 0 capacitor-1.sym
{
T 54200 49900 5 10 0 0 0 0 1
device=CAPACITOR
T 54200 49700 5 10 1 1 0 0 1
refdes=C15
T 54200 50100 5 10 1 1 0 0 1
symversion=0.1
T 54000 49200 5 10 0 0 0 0 1
value=10n
}
C 49600 49400 1 0 0 coil-1.sym
{
T 49800 49800 5 10 0 0 0 0 1
device=COIL
T 49800 49600 5 10 1 1 0 0 1
refdes=L5
T 49800 50000 5 10 1 1 0 0 1
symversion=0.1
T 49600 49400 5 10 0 0 0 0 1
value=100n
}
C 48500 49400 1 0 0 coil-1.sym
{
T 48700 49800 5 10 0 0 0 0 1
device=COIL
T 48700 49600 5 10 1 1 0 0 1
refdes=L4
T 48700 50000 5 10 1 1 0 0 1
symversion=0.1
T 48500 49400 5 10 0 0 0 0 1
value=220n
}
C 45100 49400 1 0 0 coil-1.sym
{
T 45300 49800 5 10 0 0 0 0 1
device=COIL
T 45300 49600 5 10 1 1 0 0 1
refdes=L1
T 45300 50000 5 10 1 1 0 0 1
symversion=0.1
T 45600 49200 5 10 0 0 0 0 1
value=270n
}
C 46200 49400 1 0 0 coil-1.sym
{
T 46400 49800 5 10 0 0 0 0 1
device=COIL
T 46400 49600 5 10 1 1 0 0 1
refdes=L2
T 46400 50000 5 10 1 1 0 0 1
symversion=0.1
T 46700 49200 5 10 0 0 0 0 1
value=4.7n
}
C 50800 49400 1 0 0 coil-1.sym
{
T 51000 49800 5 10 0 0 0 0 1
device=COIL
T 51000 49600 5 10 1 1 0 0 1
refdes=L6
T 51000 50000 5 10 1 1 0 0 1
symversion=0.1
T 50800 49400 5 10 0 0 0 0 1
value=270n
}
C 52000 49400 1 0 0 coil-1.sym
{
T 52200 49800 5 10 0 0 0 0 1
device=COIL
T 52200 49600 5 10 1 1 0 0 1
refdes=L7
T 52200 50000 5 10 1 1 0 0 1
symversion=0.1
T 52000 49400 5 10 0 0 0 0 1
value=4.7n
}
C 47300 49400 1 0 0 coil-1.sym
{
T 47500 49800 5 10 0 0 0 0 1
device=COIL
T 47500 49600 5 10 1 1 0 0 1
refdes=L3
T 47500 50000 5 10 1 1 0 0 1
symversion=0.1
T 47800 49200 5 10 0 0 0 0 1
value=3.3n
}
N 46200 49400 46100 49400 4
N 44800 49400 45100 49400 4
N 43900 49400 43100 49400 4
N 49900 48900 51500 48900 4
C 53000 49400 1 0 0 coil-1.sym
{
T 53200 49800 5 10 0 0 0 0 1
device=COIL
T 53200 49600 5 10 1 1 0 0 1
refdes=L8
T 53200 50000 5 10 1 1 0 0 1
symversion=0.1
T 53000 49400 5 10 0 0 0 0 1
value=3.3n
}
C 54000 50000 1 0 0 capacitor-1.sym
{
T 54200 50700 5 10 0 0 0 0 1
device=CAPACITOR
T 54200 50500 5 10 1 1 0 0 1
refdes=C14
T 54200 50900 5 10 1 1 0 0 1
symversion=0.1
T 54000 50000 5 10 0 0 0 0 1
value=1u
}
C 54200 48000 1 90 0 capacitor-1.sym
{
T 53500 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 53800 48700 5 10 1 1 180 0 1
refdes=C12
T 53300 48200 5 10 1 1 90 0 1
symversion=0.1
T 54100 48200 5 10 0 0 0 0 1
value=47p
}
C 55000 48000 1 90 0 capacitor-1.sym
{
T 54300 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 54600 48700 5 10 1 1 180 0 1
refdes=C13
T 54100 48200 5 10 1 1 90 0 1
symversion=0.1
T 54900 48200 5 10 0 0 0 0 1
value=15p
}
N 48300 48900 48300 49400 4
N 48300 48900 49200 48900 4
N 50600 49400 50800 49400 4
N 54000 48900 54000 50200 4
N 54800 48900 54000 48900 4
N 54900 50200 54900 49400 4
N 45000 50200 45000 49400 4
N 43900 50200 43900 49400 4
N 47200 49400 47300 49400 4
N 48300 49400 48500 49400 4
N 45100 49400 45100 48900 4
N 45100 48900 46000 48900 4
N 49500 49400 49600 49400 4
N 51800 49400 52000 49400 4
C 53900 47700 1 0 0 gnd-1.sym
C 48200 47700 1 0 0 gnd-1.sym
C 50600 47700 1 0 0 gnd-1.sym
C 45000 47700 1 0 0 gnd-1.sym
N 43100 48200 43500 48200 4
N 43500 48200 43500 48000 4
N 46000 48000 45100 48000 4
N 48300 48000 49200 48000 4
N 49900 48000 51500 48000 4
N 50700 48900 50700 49400 4
N 54000 48000 54800 48000 4
C 55000 49300 1 0 0 output-1.sym
{
T 55100 49600 5 10 0 0 0 0 1
device=OUTPUT
T 55900 49300 5 10 1 1 0 0 1
net=IA1
}
N 54900 49400 55000 49400 4
N 46900 45000 46900 44700 4
N 45300 43600 45200 43600 4
N 45300 43000 45300 42500 4
N 46600 43000 48300 43000 4
N 47600 43000 47600 43100 4
C 46900 42200 1 0 0 gnd-1.sym
N 46600 43600 47000 43600 4
N 47000 43600 47000 42500 4
C 45300 42800 1 0 0 BGA416.sym
{
T 45495 43900 5 10 1 1 0 0 1
refdes=U1
T 45800 42500 5 10 1 1 0 0 1
value=BGA416
}
N 43200 44700 43300 44700 4
N 41200 49400 41300 49400 4
N 42200 48200 42400 48200 4
N 42200 49400 42400 49400 4
N 45000 50200 44800 50200 4
N 44300 40800 44300 41000 4
N 44300 42000 44300 42100 4
N 44300 43600 44100 43600 4
N 44300 43100 44300 44700 4
N 44300 44700 44200 44700 4
T 50200 40700 9 10 1 0 0 0 2
Advanced Dongle Converter
RF INPUT1
T 50000 40400 9 10 1 0 0 0 1
PART00_INPUT1.sch
T 50900 40100 9 10 1 0 0 0 1
01
T 53900 40400 9 10 1 0 0 0 1
1.00
