// Seed: 690575781
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_8(
      .id_0()
  ); id_9 :
  assert property (@(1 or negedge id_7) 1) $display(!id_7);
endmodule
module module_1 (
    output tri1 id_0
);
  wire id_3;
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
