// Seed: 1634604986
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    inout id_5
);
  logic id_6;
  assign id_3 = 1 ? 1 : 1;
endmodule
