

*** CYCLE 0
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000000
ifid:
	instr	add x0 x0 x0
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:



*** CYCLE 1
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000004
ifid:
	instr	flw f0 (88)x0
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:



*** CYCLE 2
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	fmult.s f0 f0 f0
IQ:
		0  flw f0 (88)x0  READY (0)  READY (88)  NOT ISSUED
CQ:
		0  flw f0 (88)x0  TAG=64  READY   NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  flw f0 (88)x0  NOT COMPLETED



*** CYCLE 3
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	lw x1 (84)x0
IQ:
		1  fmult.s f0 f0 f0  TAG= 0  TAG= 0  NOT ISSUED
CQ:
		0  flw f0 (88)x0  TAG=64  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 64
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  flw f0 (88)x0  NOT COMPLETED
		1  fmult.s f0 f0 f0  NOT COMPLETED



*** CYCLE 4
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f2 (100)x0
IQ:
		1  fmult.s f0 f0 f0  TAG= 0  TAG= 0  NOT ISSUED
		2  lw x1 (84)x0  READY (0)  READY (84)  NOT ISSUED
CQ:
		0  flw f0 (88)x0  TAG=64  READY   NOT ISSUED
		2  lw x1 (84)x0  TAG=66  READY   NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 64, result = 0x00000058
floating writeback ports:
branch PC update:
ROB:
		0  flw f0 (88)x0  NOT COMPLETED
		1  fmult.s f0 f0 f0  NOT COMPLETED
		2  lw x1 (84)x0  NOT COMPLETED



*** CYCLE 5
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f4 (92)x0
IQ:
		1  fmult.s f0 f0 f0  TAG= 0  TAG= 0  NOT ISSUED
		2  lw x1 (84)x0  READY (0)  READY (84)  ISSUED
		3  flw f2 (100)x0  READY (0)  READY (100)  NOT ISSUED
CQ:
		2  lw x1 (84)x0  TAG=66  READY   NOT ISSUED
		3  flw f2 (100)x0  TAG=67  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 66
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 0
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  flw f0 (88)x0  NOT COMPLETED
		1  fmult.s f0 f0 f0  NOT COMPLETED
		2  lw x1 (84)x0  NOT COMPLETED
		3  flw f2 (100)x0  NOT COMPLETED



*** CYCLE 6
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f6 (100)x0
IQ:
		1  fmult.s f0 f0 f0  TAG= 0  TAG= 0  NOT ISSUED
		2  lw x1 (84)x0  READY (0)  READY (84)  ISSUED
		3  flw f2 (100)x0  READY (0)  READY (100)  ISSUED
		4  flw f4 (92)x0  READY (0)  READY (92)  NOT ISSUED
CQ:
		2  lw x1 (84)x0  TAG=66  READY   NOT ISSUED
		3  flw f2 (100)x0  TAG=67  READY   NOT ISSUED
		4  flw f4 (92)x0  TAG=68  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 67
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 66, result = 0x00000054
floating writeback ports:
		TAG = 0, result = 0x3F800000
branch PC update:
ROB:
		0  flw f0 (88)x0  NOT COMPLETED
		1  fmult.s f0 f0 f0  NOT COMPLETED
		2  lw x1 (84)x0  NOT COMPLETED
		3  flw f2 (100)x0  NOT COMPLETED
		4  flw f4 (92)x0  NOT COMPLETED



*** CYCLE 7
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	flw f8 (96)x0
IQ:
		4  flw f4 (92)x0  READY (0)  READY (92)  NOT ISSUED
		5  flw f6 (100)x0  READY (0)  READY (100)  NOT ISSUED
CQ:
		3  flw f2 (100)x0  TAG=67  READY   NOT ISSUED
		4  flw f4 (92)x0  TAG=68  READY   NOT ISSUED
		5  flw f6 (100)x0  TAG=69  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 2
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 1
DIV fu:
integer writeback ports:
		TAG = 67, result = 0x00000064
floating writeback ports:
branch PC update:
ROB:
		0  flw f0 (88)x0  COMPLETED
		1  fmult.s f0 f0 f0  NOT COMPLETED
		2  lw x1 (84)x0  NOT COMPLETED
		3  flw f2 (100)x0  NOT COMPLETED
		4  flw f4 (92)x0  NOT COMPLETED
		5  flw f6 (100)x0  NOT COMPLETED



*** CYCLE 8
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	flw f10 (100)x0
IQ:
		5  flw f6 (100)x0  READY (0)  READY (100)  NOT ISSUED
		6  flw f8 (96)x0  READY (0)  READY (96)  NOT ISSUED
CQ:
		4  flw f4 (92)x0  TAG=68  READY   NOT ISSUED
		5  flw f6 (100)x0  TAG=69  READY   NOT ISSUED
		6  flw f8 (96)x0  TAG=70  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 68
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 3
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 1
DIV fu:
integer writeback ports:
		TAG = 2, result = 0x0000000A
floating writeback ports:
branch PC update:
ROB:
		1  fmult.s f0 f0 f0  NOT COMPLETED
		2  lw x1 (84)x0  NOT COMPLETED
		3  flw f2 (100)x0  NOT COMPLETED
		4  flw f4 (92)x0  NOT COMPLETED
		5  flw f6 (100)x0  NOT COMPLETED
		6  flw f8 (96)x0  NOT COMPLETED



*** CYCLE 9
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
IQ:
		6  flw f8 (96)x0  READY (0)  READY (96)  NOT ISSUED
		7  flw f10 (100)x0  READY (0)  READY (100)  NOT ISSUED
CQ:
		4  flw f4 (92)x0  TAG=68  READY   NOT ISSUED
		5  flw f6 (100)x0  TAG=69  READY   NOT ISSUED
		6  flw f8 (96)x0  TAG=70  READY   NOT ISSUED
		7  flw f10 (100)x0  TAG=71  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 69
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 1
DIV fu:
integer writeback ports:
		TAG = 68, result = 0x0000005C
floating writeback ports:
		TAG = 3, result = 0x3F800000
branch PC update:
ROB:
		1  fmult.s f0 f0 f0  NOT COMPLETED
		2  lw x1 (84)x0  COMPLETED
		3  flw f2 (100)x0  NOT COMPLETED
		4  flw f4 (92)x0  NOT COMPLETED
		5  flw f6 (100)x0  NOT COMPLETED
		6  flw f8 (96)x0  NOT COMPLETED
		7  flw f10 (100)x0  NOT COMPLETED



*** CYCLE 10
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		7  flw f10 (100)x0  READY (0)  READY (100)  NOT ISSUED
		8  beq x1 x0 #40  READY (10)  READY (0)  NOT ISSUED
CQ:
		5  flw f6 (100)x0  TAG=69  READY   NOT ISSUED
		6  flw f8 (96)x0  TAG=70  READY   NOT ISSUED
		7  flw f10 (100)x0  TAG=71  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 70
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 4
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 1
DIV fu:
integer writeback ports:
		TAG = 69, result = 0x00000064
floating writeback ports:
branch PC update:
ROB:
		1  fmult.s f0 f0 f0  NOT COMPLETED
		2  lw x1 (84)x0  COMPLETED
		3  flw f2 (100)x0  COMPLETED
		4  flw f4 (92)x0  NOT COMPLETED
		5  flw f6 (100)x0  NOT COMPLETED
		6  flw f8 (96)x0  NOT COMPLETED
		7  flw f10 (100)x0  NOT COMPLETED
		8  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 11
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		8  beq x1 x0 #40  READY (10)  READY (0)  NOT ISSUED
CQ:
		6  flw f8 (96)x0  TAG=70  READY   NOT ISSUED
		7  flw f10 (100)x0  TAG=71  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 71
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 70, result = 0x00000060
floating writeback ports:
		TAG = 4, result = 0x00000000
		TAG = 1, result = 0x3F800000
branch PC update:
ROB:
		1  fmult.s f0 f0 f0  NOT COMPLETED
		2  lw x1 (84)x0  COMPLETED
		3  flw f2 (100)x0  COMPLETED
		4  flw f4 (92)x0  NOT COMPLETED
		5  flw f6 (100)x0  NOT COMPLETED
		6  flw f8 (96)x0  NOT COMPLETED
		7  flw f10 (100)x0  NOT COMPLETED
		8  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 12
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
CQ:
		7  flw f10 (100)x0  TAG=71  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 8
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 6
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 71, result = 0x00000064
floating writeback ports:
		TAG = 5, result = 0x3F800000
branch PC update:
ROB:
		1  fmult.s f0 f0 f0  COMPLETED
		2  lw x1 (84)x0  COMPLETED
		3  flw f2 (100)x0  COMPLETED
		4  flw f4 (92)x0  COMPLETED
		5  flw f6 (100)x0  NOT COMPLETED
		6  flw f8 (96)x0  NOT COMPLETED
		7  flw f10 (100)x0  NOT COMPLETED
		8  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 13
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
CQ:
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 7
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 6, result = 0xBF800000
branch PC update:
		TAG = 8, outcome = 0, target = 0x00000048
ROB:
		2  lw x1 (84)x0  COMPLETED
		3  flw f2 (100)x0  COMPLETED
		4  flw f4 (92)x0  COMPLETED
		5  flw f6 (100)x0  COMPLETED
		6  flw f8 (96)x0  NOT COMPLETED
		7  flw f10 (100)x0  NOT COMPLETED
		8  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 14
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		9  fadd.s f4 f4 f10  READY (0)  TAG= 7  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 7, result = 0x3F800000
branch PC update:
ROB:
		3  flw f2 (100)x0  COMPLETED
		4  flw f4 (92)x0  COMPLETED
		5  flw f6 (100)x0  COMPLETED
		6  flw f8 (96)x0  COMPLETED
		7  flw f10 (100)x0  NOT COMPLETED
		8  beq x1 x0 #40  COMPLETED
		9  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 15
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		10  fdiv.s f2 f2 f4  READY (1065353216)  TAG= 9  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 9
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		4  flw f4 (92)x0  COMPLETED
		5  flw f6 (100)x0  COMPLETED
		6  flw f8 (96)x0  COMPLETED
		7  flw f10 (100)x0  COMPLETED
		8  beq x1 x0 #40  COMPLETED
		9  fadd.s f4 f4 f10  NOT COMPLETED
		10  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 16
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		10  fdiv.s f2 f2 f4  READY (1065353216)  TAG= 9  NOT ISSUED
		11  fadd.s f4 f4 f10  TAG= 9  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 9
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		5  flw f6 (100)x0  COMPLETED
		6  flw f8 (96)x0  COMPLETED
		7  flw f10 (100)x0  COMPLETED
		8  beq x1 x0 #40  COMPLETED
		9  fadd.s f4 f4 f10  NOT COMPLETED
		10  fdiv.s f2 f2 f4  NOT COMPLETED
		11  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 17
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=0         	F5=0         	F6=1         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
IQ:
		10  fdiv.s f2 f2 f4  READY (1065353216)  TAG= 9  NOT ISSUED
		11  fadd.s f4 f4 f10  TAG= 9  READY (1065353216)  NOT ISSUED
		12  fdiv.s f2 f2 f4  TAG=10  TAG=11  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 9
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		6  flw f8 (96)x0  COMPLETED
		7  flw f10 (100)x0  COMPLETED
		8  beq x1 x0 #40  COMPLETED
		9  fadd.s f4 f4 f10  NOT COMPLETED
		10  fdiv.s f2 f2 f4  NOT COMPLETED
		11  fadd.s f4 f4 f10  NOT COMPLETED
		12  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 18
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=0         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		10  fdiv.s f2 f2 f4  READY (1065353216)  TAG= 9  NOT ISSUED
		11  fadd.s f4 f4 f10  TAG= 9  READY (1065353216)  NOT ISSUED
		12  fdiv.s f2 f2 f4  TAG=10  TAG=11  NOT ISSUED
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 9, result = 0x3F800000
branch PC update:
ROB:
		7  flw f10 (100)x0  COMPLETED
		8  beq x1 x0 #40  COMPLETED
		9  fadd.s f4 f4 f10  NOT COMPLETED
		10  fdiv.s f2 f2 f4  NOT COMPLETED
		11  fadd.s f4 f4 f10  NOT COMPLETED
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 19
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=0         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		11  fadd.s f4 f4 f10  READY (1065353216)  READY (1065353216)  NOT ISSUED
		12  fdiv.s f2 f2 f4  TAG=10  TAG=11  NOT ISSUED
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 10
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		8  beq x1 x0 #40  COMPLETED
		9  fadd.s f4 f4 f10  COMPLETED
		10  fdiv.s f2 f2 f4  NOT COMPLETED
		11  fadd.s f4 f4 f10  NOT COMPLETED
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 20
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=0         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		12  fdiv.s f2 f2 f4  TAG=10  TAG=11  NOT ISSUED
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 11
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 10
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		9  fadd.s f4 f4 f10  COMPLETED
		10  fdiv.s f2 f2 f4  NOT COMPLETED
		11  fadd.s f4 f4 f10  NOT COMPLETED
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 21
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=1         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
IQ:
		12  fdiv.s f2 f2 f4  TAG=10  TAG=11  NOT ISSUED
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 11
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 10
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		10  fdiv.s f2 f2 f4  NOT COMPLETED
		11  fadd.s f4 f4 f10  NOT COMPLETED
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 22
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=1         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		12  fdiv.s f2 f2 f4  TAG=10  TAG=11  NOT ISSUED
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 16
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 11
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 10
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		10  fdiv.s f2 f2 f4  NOT COMPLETED
		11  fadd.s f4 f4 f10  NOT COMPLETED
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  NOT COMPLETED
		17  jal x0 #-36  NOT COMPLETED



*** CYCLE 23
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=1         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		12  fdiv.s f2 f2 f4  TAG=10  TAG=11  NOT ISSUED
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 17
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 10
integer writeback ports:
		TAG = 16, result = 0x00000009
floating writeback ports:
		TAG = 11, result = 0x40000000
branch PC update:
ROB:
		10  fdiv.s f2 f2 f4  NOT COMPLETED
		11  fadd.s f4 f4 f10  NOT COMPLETED
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  NOT COMPLETED
		17  jal x0 #-36  NOT COMPLETED



*** CYCLE 24
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=1         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		12  fdiv.s f2 f2 f4  TAG=10  READY (1073741824)  NOT ISSUED
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 10
integer writeback ports:
		TAG = 17, result = 0x00000044
floating writeback ports:
branch PC update:
		TAG = 17, outcome = 68, target = 0x00000020
ROB:
		10  fdiv.s f2 f2 f4  NOT COMPLETED
		11  fadd.s f4 f4 f10  COMPLETED
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  NOT COMPLETED



*** CYCLE 25
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=1         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
IQ:
		12  fdiv.s f2 f2 f4  TAG=10  READY (1073741824)  NOT ISSUED
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 10
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		10  fdiv.s f2 f2 f4  NOT COMPLETED
		11  fadd.s f4 f4 f10  COMPLETED
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED



*** CYCLE 26
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=1         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		12  fdiv.s f2 f2 f4  TAG=10  READY (1073741824)  NOT ISSUED
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 10
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		10  fdiv.s f2 f2 f4  NOT COMPLETED
		11  fadd.s f4 f4 f10  COMPLETED
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 27
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=1         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		12  fdiv.s f2 f2 f4  TAG=10  READY (1073741824)  NOT ISSUED
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 18
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 10, result = 0x3F800000
branch PC update:
ROB:
		10  fdiv.s f2 f2 f4  NOT COMPLETED
		11  fadd.s f4 f4 f10  COMPLETED
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 28
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=1         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 12
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 18, outcome = 0, target = 0x00000048
ROB:
		10  fdiv.s f2 f2 f4  COMPLETED
		11  fadd.s f4 f4 f10  COMPLETED
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 29
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=1         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 12
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		11  fadd.s f4 f4 f10  COMPLETED
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 30
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  TAG=19  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 19
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 12
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  NOT COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 31
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  TAG=19  NOT ISSUED
		21  fadd.s f4 f4 f10  TAG=19  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 19
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 12
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  NOT COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 32
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
IQ:
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  TAG=19  NOT ISSUED
		21  fadd.s f4 f4 f10  TAG=19  READY (1065353216)  NOT ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  TAG=21  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 19
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 12
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  NOT COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  NOT COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 33
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  TAG=19  NOT ISSUED
		21  fadd.s f4 f4 f10  TAG=19  READY (1065353216)  NOT ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  TAG=21  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 12
integer writeback ports:
floating writeback ports:
		TAG = 19, result = 0x40400000
branch PC update:
ROB:
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  NOT COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  NOT COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 34
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  READY (1077936128)  NOT ISSUED
		21  fadd.s f4 f4 f10  READY (1077936128)  READY (1065353216)  ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  TAG=21  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 21
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 12
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  NOT COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 35
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  READY (1077936128)  NOT ISSUED
		21  fadd.s f4 f4 f10  READY (1077936128)  READY (1065353216)  ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  TAG=21  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 21
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 12
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  NOT COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 36
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
IQ:
		13  fmult.s f2 f2 f0  TAG=12  READY (1065353216)  NOT ISSUED
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  READY (1077936128)  NOT ISSUED
		21  fadd.s f4 f4 f10  READY (1077936128)  READY (1065353216)  ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  TAG=21  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 21
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 12, result = 0x3F000000
branch PC update:
ROB:
		12  fdiv.s f2 f2 f4  NOT COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  NOT COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 37
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  READY (1077936128)  NOT ISSUED
		21  fadd.s f4 f4 f10  READY (1077936128)  READY (1065353216)  ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  TAG=21  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  NOT ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 13
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 21, result = 0x40800000
branch PC update:
ROB:
		12  fdiv.s f2 f2 f4  COMPLETED
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  NOT COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  NOT COMPLETED
		27  jal x0 #-36  NOT COMPLETED



*** CYCLE 38
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  READY (1077936128)  NOT ISSUED
		21  fadd.s f4 f4 f10  READY (1077936128)  READY (1065353216)  ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 26
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 13
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  NOT COMPLETED
		27  jal x0 #-36  NOT COMPLETED



*** CYCLE 39
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  READY (1077936128)  NOT ISSUED
		21  fadd.s f4 f4 f10  READY (1077936128)  READY (1065353216)  ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 27
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 13
DIV fu:
integer writeback ports:
		TAG = 26, result = 0x00000008
floating writeback ports:
branch PC update:
ROB:
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  NOT COMPLETED
		27  jal x0 #-36  NOT COMPLETED



*** CYCLE 40
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  READY (1077936128)  NOT ISSUED
		21  fadd.s f4 f4 f10  READY (1077936128)  READY (1065353216)  ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 13
DIV fu:
integer writeback ports:
		TAG = 27, result = 0x00000044
floating writeback ports:
branch PC update:
		TAG = 27, outcome = 68, target = 0x00000020
ROB:
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  NOT COMPLETED



*** CYCLE 41
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
IQ:
		14  fmult.s f2 f2 f8  TAG=13  READY (-1082130432)  NOT ISSUED
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  READY (1077936128)  NOT ISSUED
		21  fadd.s f4 f4 f10  READY (1077936128)  READY (1065353216)  ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 13, result = 0x3F000000
branch PC update:
ROB:
		13  fmult.s f2 f2 f0  NOT COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED



*** CYCLE 42
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  READY (1077936128)  NOT ISSUED
		21  fadd.s f4 f4 f10  READY (1077936128)  READY (1065353216)  ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 14
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		13  fmult.s f2 f2 f0  COMPLETED
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 43
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  READY (1077936128)  NOT ISSUED
		21  fadd.s f4 f4 f10  READY (1077936128)  READY (1065353216)  ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 28
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 14
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 44
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  READY (1077936128)  NOT ISSUED
		21  fadd.s f4 f4 f10  READY (1077936128)  READY (1065353216)  ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 14
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 28, outcome = 0, target = 0x00000048
ROB:
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 45
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  READY (1077936128)  NOT ISSUED
		21  fadd.s f4 f4 f10  READY (1077936128)  READY (1065353216)  ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 14
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 46
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		15  fadd.s f6 f6 f2  READY (1065353216)  TAG=14  NOT ISSUED
		16  addi x1 x1 #-1  READY (10)  READY (-1)  ISSUED
		17  jal x0 #-36  READY (0)  READY (0)  ISSUED
		18  beq x1 x0 #40  READY (9)  READY (0)  ISSUED
		19  fadd.s f4 f4 f10  READY (1073741824)  READY (1065353216)  ISSUED
		20  fdiv.s f2 f2 f4  TAG=14  READY (1077936128)  NOT ISSUED
		21  fadd.s f4 f4 f10  READY (1077936128)  READY (1065353216)  ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  TAG=29  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 29
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 14, result = 0xBF000000
branch PC update:
ROB:
		14  fmult.s f2 f2 f8  NOT COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  NOT COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 47
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		20  fdiv.s f2 f2 f4  READY (-1090519040)  READY (1077936128)  NOT ISSUED
		21  fadd.s f4 f4 f10  READY (1077936128)  READY (1065353216)  ISSUED
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  TAG=29  NOT ISSUED
		31  fadd.s f4 f4 f10  TAG=29  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 29
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 15
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		14  fmult.s f2 f2 f8  COMPLETED
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  NOT COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 48
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
IQ:
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  TAG=29  NOT ISSUED
		31  fadd.s f4 f4 f10  TAG=29  READY (1065353216)  NOT ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  TAG=31  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 29
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 15
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 20
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  NOT COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  NOT COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 49
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  TAG=29  NOT ISSUED
		31  fadd.s f4 f4 f10  TAG=29  READY (1065353216)  NOT ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  TAG=31  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 15
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 20
integer writeback ports:
floating writeback ports:
		TAG = 29, result = 0x40A00000
branch PC update:
ROB:
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  NOT COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  NOT COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 50
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  TAG=15  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  TAG=31  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 31
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 20
integer writeback ports:
floating writeback ports:
		TAG = 15, result = 0x3F000000
branch PC update:
ROB:
		15  fadd.s f6 f6 f2  NOT COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  NOT COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 51
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  TAG=31  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 31
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 20
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		15  fadd.s f6 f6 f2  COMPLETED
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  NOT COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 52
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
IQ:
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  TAG=31  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 31
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 20
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		16  addi x1 x1 #-1  COMPLETED
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  NOT COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 53
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  TAG=31  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 36
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 20
integer writeback ports:
floating writeback ports:
		TAG = 31, result = 0x40C00000
branch PC update:
ROB:
		17  jal x0 #-36  COMPLETED
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  NOT COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  NOT COMPLETED
		37  jal x0 #-36  NOT COMPLETED



*** CYCLE 54
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 37
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 20
integer writeback ports:
		TAG = 36, result = 0x00000007
floating writeback ports:
branch PC update:
ROB:
		18  beq x1 x0 #40  COMPLETED
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  NOT COMPLETED
		37  jal x0 #-36  NOT COMPLETED



*** CYCLE 55
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 20
integer writeback ports:
		TAG = 37, result = 0x00000044
floating writeback ports:
branch PC update:
		TAG = 37, outcome = 68, target = 0x00000020
ROB:
		19  fadd.s f4 f4 f10  COMPLETED
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  NOT COMPLETED



*** CYCLE 56
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=3         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
IQ:
		22  fdiv.s f2 f2 f4  TAG=20  READY (1082130432)  NOT ISSUED
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 20, result = 0xBE2AAAAB
branch PC update:
ROB:
		20  fdiv.s f2 f2 f4  NOT COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED



*** CYCLE 57
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=3         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 22
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		20  fdiv.s f2 f2 f4  COMPLETED
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 58
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=3         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 38
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 22
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		21  fadd.s f4 f4 f10  COMPLETED
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 59
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 22
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 38, outcome = 0, target = 0x00000048
ROB:
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 60
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 22
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 61
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  TAG=39  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 39
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 22
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  NOT COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 62
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  TAG=39  NOT ISSUED
		41  fadd.s f4 f4 f10  TAG=39  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 39
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 22
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  NOT COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 63
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
IQ:
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  TAG=39  NOT ISSUED
		41  fadd.s f4 f4 f10  TAG=39  READY (1065353216)  NOT ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  TAG=41  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 39
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 22
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  NOT COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  NOT COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 64
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  TAG=39  NOT ISSUED
		41  fadd.s f4 f4 f10  TAG=39  READY (1065353216)  NOT ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  TAG=41  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 22
integer writeback ports:
floating writeback ports:
		TAG = 39, result = 0x40E00000
branch PC update:
ROB:
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  NOT COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  NOT COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 65
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		23  fmult.s f2 f2 f0  TAG=22  READY (1065353216)  NOT ISSUED
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  TAG=41  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 41
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 22, result = 0xBD2AAAAB
branch PC update:
ROB:
		22  fdiv.s f2 f2 f4  NOT COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  NOT COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 66
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  TAG=41  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 41
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 23
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		22  fdiv.s f2 f2 f4  COMPLETED
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  NOT COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 67
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
IQ:
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  TAG=41  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 41
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 23
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  NOT COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 68
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  TAG=41  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 46
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 23
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 41, result = 0x41000000
branch PC update:
ROB:
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  NOT COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  NOT COMPLETED
		47  jal x0 #-36  NOT COMPLETED



*** CYCLE 69
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 47
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 23
DIV fu:
integer writeback ports:
		TAG = 46, result = 0x00000006
floating writeback ports:
branch PC update:
ROB:
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  NOT COMPLETED
		47  jal x0 #-36  NOT COMPLETED



*** CYCLE 70
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		24  fmult.s f2 f2 f8  TAG=23  READY (-1082130432)  NOT ISSUED
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 47, result = 0x00000044
floating writeback ports:
		TAG = 23, result = 0xBD2AAAAB
branch PC update:
		TAG = 47, outcome = 68, target = 0x00000020
ROB:
		23  fmult.s f2 f2 f0  NOT COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  NOT COMPLETED



*** CYCLE 71
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
IQ:
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 24
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		23  fmult.s f2 f2 f0  COMPLETED
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED



*** CYCLE 72
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 24
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 73
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 48
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 24
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 74
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 24
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 48, outcome = 0, target = 0x00000048
ROB:
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 75
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		25  fadd.s f6 f6 f2  READY (1056964608)  TAG=24  NOT ISSUED
		26  addi x1 x1 #-1  READY (9)  READY (-1)  ISSUED
		27  jal x0 #-36  READY (0)  READY (0)  ISSUED
		28  beq x1 x0 #40  READY (8)  READY (0)  ISSUED
		29  fadd.s f4 f4 f10  READY (1082130432)  READY (1065353216)  ISSUED
		30  fdiv.s f2 f2 f4  TAG=24  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 24, result = 0x3D2AAAAB
branch PC update:
ROB:
		24  fmult.s f2 f2 f8  NOT COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 76
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		30  fdiv.s f2 f2 f4  READY (1026206379)  READY (1084227584)  NOT ISSUED
		31  fadd.s f4 f4 f10  READY (1084227584)  READY (1065353216)  ISSUED
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  NOT ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  TAG=49  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 25
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		24  fmult.s f2 f2 f8  COMPLETED
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  NOT COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 77
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  NOT ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  TAG=49  NOT ISSUED
		51  fadd.s f4 f4 f10  TAG=49  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 25
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 30
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  NOT COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 78
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
IQ:
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  TAG=49  NOT ISSUED
		51  fadd.s f4 f4 f10  TAG=49  READY (1065353216)  NOT ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  TAG=51  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 25
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 49
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 30
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  NOT COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  NOT COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 79
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  TAG=25  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  TAG=49  NOT ISSUED
		51  fadd.s f4 f4 f10  TAG=49  READY (1065353216)  NOT ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  TAG=51  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 49
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 30
integer writeback ports:
floating writeback ports:
		TAG = 25, result = 0x3F0AAAAB
branch PC update:
ROB:
		25  fadd.s f6 f6 f2  NOT COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  NOT COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  NOT COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 80
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  TAG=49  NOT ISSUED
		51  fadd.s f4 f4 f10  TAG=49  READY (1065353216)  NOT ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  TAG=51  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 49
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 30
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		25  fadd.s f6 f6 f2  COMPLETED
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  NOT COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  NOT COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 81
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  TAG=49  NOT ISSUED
		51  fadd.s f4 f4 f10  TAG=49  READY (1065353216)  NOT ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  TAG=51  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 30
integer writeback ports:
floating writeback ports:
		TAG = 49, result = 0x41100000
branch PC update:
ROB:
		26  addi x1 x1 #-1  COMPLETED
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  NOT COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  NOT COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 82
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
IQ:
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  TAG=51  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 51
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 30
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		27  jal x0 #-36  COMPLETED
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  NOT COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 83
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  TAG=51  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 56
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 51
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 30
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		28  beq x1 x0 #40  COMPLETED
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  NOT COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  NOT COMPLETED
		57  jal x0 #-36  NOT COMPLETED



*** CYCLE 84
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  TAG=51  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 57
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 51
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 30
integer writeback ports:
		TAG = 56, result = 0x00000005
floating writeback ports:
branch PC update:
ROB:
		29  fadd.s f4 f4 f10  COMPLETED
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  NOT COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  NOT COMPLETED
		57  jal x0 #-36  NOT COMPLETED



*** CYCLE 85
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=5         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		32  fdiv.s f2 f2 f4  TAG=30  READY (1086324736)  NOT ISSUED
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  TAG=51  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 57, result = 0x00000044
floating writeback ports:
		TAG = 51, result = 0x41200000
		TAG = 30, result = 0x3C088889
branch PC update:
		TAG = 57, outcome = 68, target = 0x00000020
ROB:
		30  fdiv.s f2 f2 f4  NOT COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  NOT COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  NOT COMPLETED



*** CYCLE 86
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=5         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
IQ:
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		30  fdiv.s f2 f2 f4  COMPLETED
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED



*** CYCLE 87
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=5         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  fadd.s f4 f4 f10  COMPLETED
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 88
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 58
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 89
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 58, outcome = 0, target = 0x00000048
ROB:
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 90
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 91
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  TAG=59  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 59
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  NOT COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 92
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  TAG=59  NOT ISSUED
		61  fadd.s f4 f4 f10  TAG=59  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 59
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  NOT COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 93
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
IQ:
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  TAG=59  NOT ISSUED
		61  fadd.s f4 f4 f10  TAG=59  READY (1065353216)  NOT ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  TAG=61  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 59
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 32
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  NOT COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  NOT COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 94
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		33  fmult.s f2 f2 f0  TAG=32  READY (1065353216)  NOT ISSUED
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  TAG=59  NOT ISSUED
		61  fadd.s f4 f4 f10  TAG=59  READY (1065353216)  NOT ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  TAG=61  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 59, result = 0x41300000
		TAG = 32, result = 0x3AB60B61
branch PC update:
ROB:
		32  fdiv.s f2 f2 f4  NOT COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  NOT COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  NOT COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 95
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  NOT ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  TAG=61  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 33
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		32  fdiv.s f2 f2 f4  COMPLETED
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  NOT COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 96
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  TAG=61  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 61
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 33
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  NOT COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 97
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  TAG=61  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 61
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 33
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  NOT COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 98
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  TAG=61  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 61
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 33
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  NOT COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 99
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		34  fmult.s f2 f2 f8  TAG=33  READY (-1082130432)  NOT ISSUED
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  TAG=61  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 61, result = 0x41400000
		TAG = 33, result = 0x3AB60B61
branch PC update:
ROB:
		33  fmult.s f2 f2 f0  NOT COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  NOT COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 100
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 34
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		33  fmult.s f2 f2 f0  COMPLETED
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 101
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 34
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 102
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 34
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 103
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 34
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 104
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		35  fadd.s f6 f6 f2  READY (1057663659)  TAG=34  NOT ISSUED
		36  addi x1 x1 #-1  READY (8)  READY (-1)  ISSUED
		37  jal x0 #-36  READY (0)  READY (100)  ISSUED
		38  beq x1 x0 #40  READY (7)  READY (0)  ISSUED
		39  fadd.s f4 f4 f10  READY (1086324736)  READY (1065353216)  ISSUED
		40  fdiv.s f2 f2 f4  TAG=34  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 34, result = 0xBAB60B61
branch PC update:
ROB:
		34  fmult.s f2 f2 f8  NOT COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 105
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
IQ:
		40  fdiv.s f2 f2 f4  READY (-1162474655)  READY (1088421888)  NOT ISSUED
		41  fadd.s f4 f4 f10  READY (1088421888)  READY (1065353216)  ISSUED
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 35
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		34  fmult.s f2 f2 f8  COMPLETED
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 106
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  NOT ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 35
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 40
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  NOT COMPLETED
		3  jal x0 #-36  NOT COMPLETED



*** CYCLE 107
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 2
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 35
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 40
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  NOT COMPLETED
		3  jal x0 #-36  NOT COMPLETED



*** CYCLE 108
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  TAG=35  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 3
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 40
integer writeback ports:
		TAG = 2, result = 0x00000004
floating writeback ports:
		TAG = 35, result = 0x3F0A4FA5
branch PC update:
ROB:
		35  fadd.s f6 f6 f2  NOT COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  NOT COMPLETED
		3  jal x0 #-36  NOT COMPLETED



*** CYCLE 109
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 40
integer writeback ports:
		TAG = 3, result = 0x00000044
floating writeback ports:
branch PC update:
		TAG = 3, outcome = 68, target = 0x00000020
ROB:
		35  fadd.s f6 f6 f2  COMPLETED
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  NOT COMPLETED



*** CYCLE 110
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
IQ:
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 40
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		36  addi x1 x1 #-1  COMPLETED
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED



*** CYCLE 111
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 40
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		37  jal x0 #-36  COMPLETED
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 112
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 4
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 40
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		38  beq x1 x0 #40  COMPLETED
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 113
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 40
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 4, outcome = 0, target = 0x00000048
ROB:
		39  fadd.s f4 f4 f10  COMPLETED
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 114
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=7         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		42  fdiv.s f2 f2 f4  TAG=40  READY (1090519040)  NOT ISSUED
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 40, result = 0xB9500D01
branch PC update:
ROB:
		40  fdiv.s f2 f2 f4  NOT COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 115
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=7         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  NOT ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  TAG= 5  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 42
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		40  fdiv.s f2 f2 f4  COMPLETED
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  NOT COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 116
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=7         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  TAG= 5  NOT ISSUED
		7  fadd.s f4 f4 f10  TAG= 5  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 5
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 42
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		41  fadd.s f4 f4 f10  COMPLETED
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  NOT COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 117
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
IQ:
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  TAG= 5  NOT ISSUED
		7  fadd.s f4 f4 f10  TAG= 5  READY (1065353216)  NOT ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  TAG= 7  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 5
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 42
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  NOT COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  NOT COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 118
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  TAG= 5  NOT ISSUED
		7  fadd.s f4 f4 f10  TAG= 5  READY (1065353216)  NOT ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  TAG= 7  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 5
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 42
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  NOT COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  NOT COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 119
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  TAG= 5  NOT ISSUED
		7  fadd.s f4 f4 f10  TAG= 5  READY (1065353216)  NOT ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  TAG= 7  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 42
integer writeback ports:
floating writeback ports:
		TAG = 5, result = 0x41500000
branch PC update:
ROB:
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  NOT COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  NOT COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 120
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  TAG= 7  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 7
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 42
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  NOT COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 121
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  TAG= 7  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 7
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 42
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  NOT COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 122
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  TAG= 7  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 7
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 42
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  NOT COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 123
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		43  fmult.s f2 f2 f0  TAG=42  READY (1065353216)  NOT ISSUED
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  TAG= 7  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 7, result = 0x41600000
		TAG = 42, result = 0xB7D00D01
branch PC update:
ROB:
		42  fdiv.s f2 f2 f4  NOT COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  NOT COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 124
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 43
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		42  fdiv.s f2 f2 f4  COMPLETED
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 125
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 43
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 126
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 43
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 127
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 43
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 128
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		44  fmult.s f2 f2 f8  TAG=43  READY (-1082130432)  NOT ISSUED
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 43, result = 0xB7D00D01
branch PC update:
ROB:
		43  fmult.s f2 f2 f0  NOT COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 129
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 44
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		43  fmult.s f2 f2 f0  COMPLETED
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 130
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 44
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 131
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 44
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 132
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 44
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 133
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		45  fadd.s f6 f6 f2  READY (1057640357)  TAG=44  NOT ISSUED
		46  addi x1 x1 #-1  READY (7)  READY (-1)  ISSUED
		47  jal x0 #-36  READY (1065353216)  READY (-1090519040)  ISSUED
		48  beq x1 x0 #40  READY (6)  READY (0)  ISSUED
		49  fadd.s f4 f4 f10  READY (1090519040)  READY (1065353216)  ISSUED
		50  fdiv.s f2 f2 f4  TAG=44  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 44, result = 0x37D00D01
branch PC update:
ROB:
		44  fmult.s f2 f2 f8  NOT COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 134
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
IQ:
		50  fdiv.s f2 f2 f4  READY (936381697)  READY (1091567616)  NOT ISSUED
		51  fadd.s f4 f4 f10  READY (1091567616)  READY (1065353216)  ISSUED
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 45
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		44  fmult.s f2 f2 f8  COMPLETED
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 135
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  NOT ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 45
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 50
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  NOT COMPLETED
		13  jal x0 #-36  NOT COMPLETED



*** CYCLE 136
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 12
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 45
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 50
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  NOT COMPLETED
		13  jal x0 #-36  NOT COMPLETED



*** CYCLE 137
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  TAG=45  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 13
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 50
integer writeback ports:
		TAG = 12, result = 0x00000003
floating writeback ports:
		TAG = 45, result = 0x3F0A5145
branch PC update:
ROB:
		45  fadd.s f6 f6 f2  NOT COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  NOT COMPLETED
		13  jal x0 #-36  NOT COMPLETED



*** CYCLE 138
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 50
integer writeback ports:
		TAG = 13, result = 0x00000044
floating writeback ports:
branch PC update:
		TAG = 13, outcome = 68, target = 0x00000020
ROB:
		45  fadd.s f6 f6 f2  COMPLETED
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  NOT COMPLETED



*** CYCLE 139
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
IQ:
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 50
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		46  addi x1 x1 #-1  COMPLETED
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED



*** CYCLE 140
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 50
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		47  jal x0 #-36  COMPLETED
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 141
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 14
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 50
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		48  beq x1 x0 #40  COMPLETED
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 142
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 50
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 14, outcome = 0, target = 0x00000048
ROB:
		49  fadd.s f4 f4 f10  COMPLETED
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 143
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=9         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		52  fdiv.s f2 f2 f4  TAG=50  READY (1092616192)  NOT ISSUED
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 50, result = 0x3638EF1D
branch PC update:
ROB:
		50  fdiv.s f2 f2 f4  NOT COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 144
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=9         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  NOT ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  TAG=15  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 52
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		50  fdiv.s f2 f2 f4  COMPLETED
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  NOT COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 145
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=9         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  TAG=15  NOT ISSUED
		17  fadd.s f4 f4 f10  TAG=15  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 15
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 52
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		51  fadd.s f4 f4 f10  COMPLETED
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  NOT COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 146
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
IQ:
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  TAG=15  NOT ISSUED
		17  fadd.s f4 f4 f10  TAG=15  READY (1065353216)  NOT ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  TAG=17  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 15
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 52
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  NOT COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  NOT COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 147
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  TAG=15  NOT ISSUED
		17  fadd.s f4 f4 f10  TAG=15  READY (1065353216)  NOT ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  TAG=17  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 15
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 52
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  NOT COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  NOT COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 148
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  TAG=15  NOT ISSUED
		17  fadd.s f4 f4 f10  TAG=15  READY (1065353216)  NOT ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  TAG=17  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 52
integer writeback ports:
floating writeback ports:
		TAG = 15, result = 0x41700000
branch PC update:
ROB:
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  NOT COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  NOT COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 149
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  TAG=17  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 17
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 52
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  NOT COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 150
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  TAG=17  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 17
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 52
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  NOT COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 151
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  TAG=17  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 17
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 52
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  NOT COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 152
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		53  fmult.s f2 f2 f0  TAG=52  READY (1065353216)  NOT ISSUED
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  TAG=17  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 17, result = 0x41800000
		TAG = 52, result = 0x3493F27E
branch PC update:
ROB:
		52  fdiv.s f2 f2 f4  NOT COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  NOT COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 153
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 53
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		52  fdiv.s f2 f2 f4  COMPLETED
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 154
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 53
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 155
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 53
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 156
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 53
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 157
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		54  fmult.s f2 f2 f8  TAG=53  READY (-1082130432)  NOT ISSUED
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 53, result = 0x3493F27E
branch PC update:
ROB:
		53  fmult.s f2 f2 f0  NOT COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 158
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 54
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		53  fmult.s f2 f2 f0  COMPLETED
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 159
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 54
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 160
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 54
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 161
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 54
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 162
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		55  fadd.s f6 f6 f2  READY (1057640773)  TAG=54  NOT ISSUED
		56  addi x1 x1 #-1  READY (6)  READY (-1)  ISSUED
		57  jal x0 #-36  READY (1056964608)  READY (1026206379)  ISSUED
		58  beq x1 x0 #40  READY (5)  READY (0)  ISSUED
		59  fadd.s f4 f4 f10  READY (1092616192)  READY (1065353216)  ISSUED
		60  fdiv.s f2 f2 f4  TAG=54  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 54, result = 0xB493F27E
branch PC update:
ROB:
		54  fmult.s f2 f2 f8  NOT COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 163
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
IQ:
		60  fdiv.s f2 f2 f4  READY (-1265372546)  READY (1093664768)  NOT ISSUED
		61  fadd.s f4 f4 f10  READY (1093664768)  READY (1065353216)  ISSUED
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 55
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		54  fmult.s f2 f2 f8  COMPLETED
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 164
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  NOT ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 55
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 60
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  NOT COMPLETED
		23  jal x0 #-36  NOT COMPLETED



*** CYCLE 165
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 22
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 55
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 60
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  NOT COMPLETED
		23  jal x0 #-36  NOT COMPLETED



*** CYCLE 166
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  TAG=55  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 23
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 60
integer writeback ports:
		TAG = 22, result = 0x00000002
floating writeback ports:
		TAG = 55, result = 0x3F0A5140
branch PC update:
ROB:
		55  fadd.s f6 f6 f2  NOT COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  NOT COMPLETED
		23  jal x0 #-36  NOT COMPLETED



*** CYCLE 167
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 60
integer writeback ports:
		TAG = 23, result = 0x00000044
floating writeback ports:
branch PC update:
		TAG = 23, outcome = 68, target = 0x00000020
ROB:
		55  fadd.s f6 f6 f2  COMPLETED
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  NOT COMPLETED



*** CYCLE 168
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
IQ:
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 60
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		56  addi x1 x1 #-1  COMPLETED
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED



*** CYCLE 169
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 60
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		57  jal x0 #-36  COMPLETED
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 170
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 24
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 60
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		58  beq x1 x0 #40  COMPLETED
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 171
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 60
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 24, outcome = 0, target = 0x00000048
ROB:
		59  fadd.s f4 f4 f10  COMPLETED
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 172
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=11        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		62  fdiv.s f2 f2 f4  TAG=60  READY (1094713344)  NOT ISSUED
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 60, result = 0xB2D7322C
branch PC update:
ROB:
		60  fdiv.s f2 f2 f4  NOT COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 173
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=11        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  NOT ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  TAG=25  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 62
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		60  fdiv.s f2 f2 f4  COMPLETED
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  NOT COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 174
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=11        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  TAG=25  NOT ISSUED
		27  fadd.s f4 f4 f10  TAG=25  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 25
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 62
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		61  fadd.s f4 f4 f10  COMPLETED
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  NOT COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 175
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
IQ:
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  TAG=25  NOT ISSUED
		27  fadd.s f4 f4 f10  TAG=25  READY (1065353216)  NOT ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  TAG=27  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 25
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 62
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  NOT COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  NOT COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 176
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  TAG=25  NOT ISSUED
		27  fadd.s f4 f4 f10  TAG=25  READY (1065353216)  NOT ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  TAG=27  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 25
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 62
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  NOT COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  NOT COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 177
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  TAG=25  NOT ISSUED
		27  fadd.s f4 f4 f10  TAG=25  READY (1065353216)  NOT ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  TAG=27  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 62
integer writeback ports:
floating writeback ports:
		TAG = 25, result = 0x41880000
branch PC update:
ROB:
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  NOT COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  NOT COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 178
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  TAG=27  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 27
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 62
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  NOT COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 179
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  TAG=27  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 27
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 62
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  NOT COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 180
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  TAG=27  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 27
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 62
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  NOT COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 181
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		63  fmult.s f2 f2 f0  TAG=62  READY (1065353216)  NOT ISSUED
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  TAG=27  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 27, result = 0x41900000
		TAG = 62, result = 0xB10F76C8
branch PC update:
ROB:
		62  fdiv.s f2 f2 f4  NOT COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  NOT COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 182
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 63
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		62  fdiv.s f2 f2 f4  COMPLETED
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 183
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 63
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 184
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 63
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 185
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 63
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 186
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		0  fmult.s f2 f2 f8  TAG=63  READY (-1082130432)  NOT ISSUED
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 63, result = 0xB10F76C8
branch PC update:
ROB:
		63  fmult.s f2 f2 f0  NOT COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 187
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 0
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		63  fmult.s f2 f2 f0  COMPLETED
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 188
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 0
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 189
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 0
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 190
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 0
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 191
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		1  fadd.s f6 f6 f2  READY (1057640768)  TAG= 0  NOT ISSUED
		2  addi x1 x1 #-1  READY (5)  READY (-1)  ISSUED
		3  jal x0 #-36  READY (1057663659)  READY (-1162474655)  ISSUED
		4  beq x1 x0 #40  READY (4)  READY (0)  ISSUED
		5  fadd.s f4 f4 f10  READY (1094713344)  READY (1065353216)  ISSUED
		6  fdiv.s f2 f2 f4  TAG= 0  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 0, result = 0x310F76C8
branch PC update:
ROB:
		0  fmult.s f2 f2 f8  NOT COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 192
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
IQ:
		6  fdiv.s f2 f2 f4  READY (823097032)  READY (1095761920)  NOT ISSUED
		7  fadd.s f4 f4 f10  READY (1095761920)  READY (1065353216)  ISSUED
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 1
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  fmult.s f2 f2 f8  COMPLETED
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 193
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  NOT ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 1
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 6
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  NOT COMPLETED
		33  jal x0 #-36  NOT COMPLETED



*** CYCLE 194
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 32
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 1
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 6
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  NOT COMPLETED
		33  jal x0 #-36  NOT COMPLETED



*** CYCLE 195
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  TAG= 1  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 33
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 6
integer writeback ports:
		TAG = 32, result = 0x00000001
floating writeback ports:
		TAG = 1, result = 0x3F0A5140
branch PC update:
ROB:
		1  fadd.s f6 f6 f2  NOT COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  NOT COMPLETED
		33  jal x0 #-36  NOT COMPLETED



*** CYCLE 196
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 6
integer writeback ports:
		TAG = 33, result = 0x00000044
floating writeback ports:
branch PC update:
		TAG = 33, outcome = 68, target = 0x00000020
ROB:
		1  fadd.s f6 f6 f2  COMPLETED
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  NOT COMPLETED



*** CYCLE 197
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
IQ:
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 6
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		2  addi x1 x1 #-1  COMPLETED
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED



*** CYCLE 198
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 6
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		3  jal x0 #-36  COMPLETED
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 199
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 34
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 6
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		4  beq x1 x0 #40  COMPLETED
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 200
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 6
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 34, outcome = 0, target = 0x00000048
ROB:
		5  fadd.s f4 f4 f10  COMPLETED
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 201
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=13        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		8  fdiv.s f2 f2 f4  TAG= 6  READY (1096810496)  NOT ISSUED
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 6, result = 0x2F309231
branch PC update:
ROB:
		6  fdiv.s f2 f2 f4  NOT COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 202
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=13        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  NOT ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  TAG=35  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 8
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		6  fdiv.s f2 f2 f4  COMPLETED
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  NOT COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 203
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=13        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
IQ:
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  TAG=35  NOT ISSUED
		37  fadd.s f4 f4 f10  TAG=35  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 35
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 8
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		7  fadd.s f4 f4 f10  COMPLETED
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  NOT COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  NOT COMPLETED



*** CYCLE 204
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
IQ:
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  TAG=35  NOT ISSUED
		37  fadd.s f4 f4 f10  TAG=35  READY (1065353216)  NOT ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  TAG=37  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 35
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 8
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  NOT COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  NOT COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED



*** CYCLE 205
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  TAG=35  NOT ISSUED
		37  fadd.s f4 f4 f10  TAG=35  READY (1065353216)  NOT ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  TAG=37  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 35
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 8
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  NOT COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  NOT COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 206
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  TAG=35  NOT ISSUED
		37  fadd.s f4 f4 f10  TAG=35  READY (1065353216)  NOT ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  TAG=37  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 8
integer writeback ports:
floating writeback ports:
		TAG = 35, result = 0x41980000
branch PC update:
ROB:
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  NOT COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  NOT COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 207
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  TAG=37  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 37
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 8
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  NOT COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 208
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  TAG=37  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 37
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 8
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  NOT COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 209
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  TAG=37  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 37
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 8
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  NOT COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 210
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
IQ:
		9  fmult.s f2 f2 f0  TAG= 8  READY (1065353216)  NOT ISSUED
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  TAG=37  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 37, result = 0x41A00000
		TAG = 8, result = 0x2D49CBA6
branch PC update:
ROB:
		8  fdiv.s f2 f2 f4  NOT COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  NOT COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED



*** CYCLE 211
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 9
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		8  fdiv.s f2 f2 f4  COMPLETED
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 212
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 9
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 213
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 9
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 214
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 9
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 215
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
IQ:
		10  fmult.s f2 f2 f8  TAG= 9  READY (-1082130432)  NOT ISSUED
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 9, result = 0x2D49CBA6
branch PC update:
ROB:
		9  fmult.s f2 f2 f0  NOT COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED



*** CYCLE 216
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 10
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		9  fmult.s f2 f2 f0  COMPLETED
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 217
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 10
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 218
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 10
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 219
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 10
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 220
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
IQ:
		11  fadd.s f6 f6 f2  READY (1057640768)  TAG=10  NOT ISSUED
		12  addi x1 x1 #-1  READY (4)  READY (-1)  ISSUED
		13  jal x0 #-36  READY (1057640357)  READY (936381697)  ISSUED
		14  beq x1 x0 #40  READY (3)  READY (0)  ISSUED
		15  fadd.s f4 f4 f10  READY (1096810496)  READY (1065353216)  ISSUED
		16  fdiv.s f2 f2 f4  TAG=10  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 10, result = 0xAD49CBA6
branch PC update:
ROB:
		10  fmult.s f2 f2 f8  NOT COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED



*** CYCLE 221
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
IQ:
		16  fdiv.s f2 f2 f4  READY (-1387672666)  READY (1097859072)  NOT ISSUED
		17  fadd.s f4 f4 f10  READY (1097859072)  READY (1065353216)  ISSUED
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 11
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		10  fmult.s f2 f2 f8  COMPLETED
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 222
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  NOT ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 11
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 16
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  NOT COMPLETED
		43  jal x0 #-36  NOT COMPLETED



*** CYCLE 223
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 42
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 11
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 16
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  NOT COMPLETED
		43  jal x0 #-36  NOT COMPLETED



*** CYCLE 224
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  TAG=11  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 43
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 16
integer writeback ports:
		TAG = 42, result = 0x00000000
floating writeback ports:
		TAG = 11, result = 0x3F0A5140
branch PC update:
ROB:
		11  fadd.s f6 f6 f2  NOT COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  NOT COMPLETED
		43  jal x0 #-36  NOT COMPLETED



*** CYCLE 225
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 16
integer writeback ports:
		TAG = 43, result = 0x00000044
floating writeback ports:
branch PC update:
		TAG = 43, outcome = 68, target = 0x00000020
ROB:
		11  fadd.s f6 f6 f2  COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  NOT COMPLETED



*** CYCLE 226
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
IQ:
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 16
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		12  addi x1 x1 #-1  COMPLETED
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED



*** CYCLE 227
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 16
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		13  jal x0 #-36  COMPLETED
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 228
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 44
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 16
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		14  beq x1 x0 #40  COMPLETED
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 229
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
IQ:
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 16
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 44, outcome = 1, target = 0x00000048
ROB:
		15  fadd.s f4 f4 f10  COMPLETED
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 230
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=15        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
IQ:
		18  fdiv.s f2 f2 f4  TAG=16  READY (1098907648)  NOT ISSUED
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 16, result = 0xAB573FA0
branch PC update:
ROB:
		16  fdiv.s f2 f2 f4  NOT COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED



*** CYCLE 231
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=15        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	halt
IQ:
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  NOT ISSUED
CQ:
		45  fsw f6 (80)x0  TAG=109  TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 18
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		16  fdiv.s f2 f2 f4  COMPLETED
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED



*** CYCLE 232
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=15        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  TAG=109  TAG=41  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 109
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 18
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		17  fadd.s f4 f4 f10  COMPLETED
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 233
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  TAG=109  TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 18
integer writeback ports:
		TAG = 109, result = 0x00000050
floating writeback ports:
branch PC update:
ROB:
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 234
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 18
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 235
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 18
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 236
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 18
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 237
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 18
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 238
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 18
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 239
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		19  fmult.s f2 f2 f0  TAG=18  READY (1065353216)  NOT ISSUED
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 18, result = 0xA9573FA0
branch PC update:
ROB:
		18  fdiv.s f2 f2 f4  NOT COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 240
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 19
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		18  fdiv.s f2 f2 f4  COMPLETED
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 241
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 19
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 242
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 19
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 243
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 19
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 244
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		20  fmult.s f2 f2 f8  TAG=19  READY (-1082130432)  NOT ISSUED
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 19, result = 0xA9573FA0
branch PC update:
ROB:
		19  fmult.s f2 f2 f0  NOT COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 245
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 20
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		19  fmult.s f2 f2 f0  COMPLETED
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 246
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 20
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 247
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 20
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 248
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 20
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 249
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		21  fadd.s f6 f6 f2  READY (1057640768)  TAG=20  NOT ISSUED
		22  addi x1 x1 #-1  READY (3)  READY (-1)  ISSUED
		23  jal x0 #-36  READY (1057640773)  READY (-1265372546)  ISSUED
		24  beq x1 x0 #40  READY (2)  READY (0)  ISSUED
		25  fadd.s f4 f4 f10  READY (1098907648)  READY (1065353216)  ISSUED
		26  fdiv.s f2 f2 f4  TAG=20  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 20, result = 0x29573FA0
branch PC update:
ROB:
		20  fmult.s f2 f2 f8  NOT COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 250
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		26  fdiv.s f2 f2 f4  READY (693583776)  READY (1099431936)  NOT ISSUED
		27  fadd.s f4 f4 f10  READY (1099431936)  READY (1065353216)  ISSUED
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 21
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		20  fmult.s f2 f2 f8  COMPLETED
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 251
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 21
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 26
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 252
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 21
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 26
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 253
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  TAG=21  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 26
integer writeback ports:
floating writeback ports:
		TAG = 21, result = 0x3F0A5140
branch PC update:
ROB:
		21  fadd.s f6 f6 f2  NOT COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 254
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 26
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		21  fadd.s f6 f6 f2  COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 255
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 26
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		22  addi x1 x1 #-1  COMPLETED
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 256
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 26
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		23  jal x0 #-36  COMPLETED
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 257
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 26
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		24  beq x1 x0 #40  COMPLETED
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 258
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 26
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		25  fadd.s f4 f4 f10  COMPLETED
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 259
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=17        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		28  fdiv.s f2 f2 f4  TAG=26  READY (1099956224)  NOT ISSUED
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 26, result = 0x274A963C
branch PC update:
ROB:
		26  fdiv.s f2 f2 f4  NOT COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 260
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=17        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 28
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		26  fdiv.s f2 f2 f4  COMPLETED
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 261
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=17        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 28
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		27  fadd.s f4 f4 f10  COMPLETED
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 262
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 28
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 263
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 28
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 264
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 28
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 265
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 28
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 266
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 28
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 267
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 28
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 268
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		29  fmult.s f2 f2 f0  TAG=28  READY (1065353216)  NOT ISSUED
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 28, result = 0x253413C4
branch PC update:
ROB:
		28  fdiv.s f2 f2 f4  NOT COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 269
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 29
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		28  fdiv.s f2 f2 f4  COMPLETED
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 270
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 29
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 271
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 29
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 272
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 29
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 273
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		30  fmult.s f2 f2 f8  TAG=29  READY (-1082130432)  NOT ISSUED
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 29, result = 0x253413C4
branch PC update:
ROB:
		29  fmult.s f2 f2 f0  NOT COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 274
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 30
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		29  fmult.s f2 f2 f0  COMPLETED
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 275
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 30
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 276
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 30
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 277
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 30
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 278
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		31  fadd.s f6 f6 f2  READY (1057640768)  TAG=30  NOT ISSUED
		32  addi x1 x1 #-1  READY (2)  READY (-1)  ISSUED
		33  jal x0 #-36  READY (1057640768)  READY (823097032)  ISSUED
		34  beq x1 x0 #40  READY (1)  READY (0)  ISSUED
		35  fadd.s f4 f4 f10  READY (1099956224)  READY (1065353216)  ISSUED
		36  fdiv.s f2 f2 f4  TAG=30  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 30, result = 0xA53413C4
branch PC update:
ROB:
		30  fmult.s f2 f2 f8  NOT COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 279
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		36  fdiv.s f2 f2 f4  READY (-1523313724)  READY (1100480512)  NOT ISSUED
		37  fadd.s f4 f4 f10  READY (1100480512)  READY (1065353216)  ISSUED
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 31
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		30  fmult.s f2 f2 f8  COMPLETED
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 280
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 31
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 36
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 281
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 31
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 36
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 282
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  TAG=31  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 36
integer writeback ports:
floating writeback ports:
		TAG = 31, result = 0x3F0A5140
branch PC update:
ROB:
		31  fadd.s f6 f6 f2  NOT COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 283
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 36
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  fadd.s f6 f6 f2  COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 284
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 36
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		32  addi x1 x1 #-1  COMPLETED
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 285
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 36
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		33  jal x0 #-36  COMPLETED
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 286
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 36
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		34  beq x1 x0 #40  COMPLETED
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 287
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 36
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		35  fadd.s f4 f4 f10  COMPLETED
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 288
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=19        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		38  fdiv.s f2 f2 f4  TAG=36  READY (1101004800)  NOT ISSUED
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 36, result = 0xA317A4DB
branch PC update:
ROB:
		36  fdiv.s f2 f2 f4  NOT COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 289
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=19        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, TAG = 38
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		36  fdiv.s f2 f2 f4  COMPLETED
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 290
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=19        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, TAG = 38
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		37  fadd.s f4 f4 f10  COMPLETED
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 291
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, TAG = 38
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 292
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, TAG = 38
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 293
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, TAG = 38
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 294
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, TAG = 38
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 295
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, TAG = 38
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 296
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, TAG = 38
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 297
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		39  fmult.s f2 f2 f0  TAG=38  READY (1065353216)  NOT ISSUED
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 38, result = 0xA0F2A15E
branch PC update:
ROB:
		38  fdiv.s f2 f2 f4  NOT COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 298
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 39
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		38  fdiv.s f2 f2 f4  COMPLETED
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 299
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 39
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 300
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 39
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 301
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 39
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 302
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		40  fmult.s f2 f2 f8  TAG=39  READY (-1082130432)  NOT ISSUED
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 39, result = 0xA0F2A15E
branch PC update:
ROB:
		39  fmult.s f2 f2 f0  NOT COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 303
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 40
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		39  fmult.s f2 f2 f0  COMPLETED
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 304
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 40
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 305
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 40
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 306
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 40
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 307
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
		41  fadd.s f6 f6 f2  READY (1057640768)  TAG=40  NOT ISSUED
		42  addi x1 x1 #-1  READY (1)  READY (-1)  ISSUED
		43  jal x0 #-36  READY (1057640768)  READY (-1387672666)  ISSUED
		44  beq x1 x0 #40  READY (0)  READY (0)  ISSUED
		45  fsw f6 (80)x0  READY (0)  READY (80)  ISSUED
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 40, result = 0x20F2A15E
branch PC update:
ROB:
		40  fmult.s f2 f2 f8  NOT COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 308
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 41
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		40  fmult.s f2 f2 f8  COMPLETED
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 309
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 41
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 310
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 41
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 311
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
CQ:
		45  fsw f6 (80)x0  READY   TAG=41  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 41, result = 0x3F0A5140
branch PC update:
ROB:
		41  fadd.s f6 f6 f2  NOT COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  NOT COMPLETED
		46  halt  COMPLETED



*** CYCLE 312
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		41  fadd.s f6 f6 f2  COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  COMPLETED
		46  halt  COMPLETED



*** CYCLE 313
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		42  addi x1 x1 #-1  COMPLETED
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  COMPLETED
		46  halt  COMPLETED



*** CYCLE 314
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		43  jal x0 #-36  COMPLETED
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  COMPLETED
		46  halt  COMPLETED



*** CYCLE 315
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		44  beq x1 x0 #40  COMPLETED
		45  fsw f6 (80)x0  COMPLETED
		46  halt  COMPLETED



*** CYCLE 316
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		45  fsw f6 (80)x0  COMPLETED
		46  halt  COMPLETED



*** CYCLE 317
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	40 51 0A 3F 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
IQ:
CQ:
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 45
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		46  halt  COMPLETED

SIMULATION COMPLETE!
COMMITTED 111 INSTRUCTIONS IN 317 CYCLES
CPI:  2.86
