{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589707073738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589707073746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 17 02:17:53 2020 " "Processing started: Sun May 17 02:17:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589707073746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707073746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_escape_room -c FPGA_escape_room_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_escape_room -c FPGA_escape_room_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707073746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589707074571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589707074571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_escape_room_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_escape_room_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_escape_room_top " "Found entity 1: FPGA_escape_room_top" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707089474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707089474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_escape_room_top " "Elaborating entity \"FPGA_escape_room_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589707089534 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR FPGA_escape_room_top.sv(7) " "Output port \"LEDR\" at FPGA_escape_room_top.sv(7) has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589707089554 "|FPGA_escape_room_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 FPGA_escape_room_top.sv(16) " "Output port \"HEX0\" at FPGA_escape_room_top.sv(16) has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589707089554 "|FPGA_escape_room_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 FPGA_escape_room_top.sv(17) " "Output port \"HEX1\" at FPGA_escape_room_top.sv(17) has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589707089554 "|FPGA_escape_room_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 FPGA_escape_room_top.sv(18) " "Output port \"HEX2\" at FPGA_escape_room_top.sv(18) has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589707089554 "|FPGA_escape_room_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 FPGA_escape_room_top.sv(19) " "Output port \"HEX3\" at FPGA_escape_room_top.sv(19) has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589707089554 "|FPGA_escape_room_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 FPGA_escape_room_top.sv(20) " "Output port \"HEX4\" at FPGA_escape_room_top.sv(20) has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589707089554 "|FPGA_escape_room_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 FPGA_escape_room_top.sv(21) " "Output port \"HEX5\" at FPGA_escape_room_top.sv(21) has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589707089554 "|FPGA_escape_room_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT FPGA_escape_room_top.sv(27) " "Output port \"AUD_DACDAT\" at FPGA_escape_room_top.sv(27) has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589707089554 "|FPGA_escape_room_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK FPGA_escape_room_top.sv(29) " "Output port \"AUD_XCK\" at FPGA_escape_room_top.sv(29) has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589707089554 "|FPGA_escape_room_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK FPGA_escape_room_top.sv(32) " "Output port \"FPGA_I2C_SCLK\" at FPGA_escape_room_top.sv(32) has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589707089554 "|FPGA_escape_room_top"}
{ "Warning" "WSGN_EMPTY_SHELL" "FPGA_escape_room_top " "Entity \"FPGA_escape_room_top\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1589707089554 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589707090179 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1589707090179 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589707090229 "|FPGA_escape_room_top|FPGA_I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589707090229 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589707090851 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589707090851 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "FPGA_escape_room_top.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/FPGA_escape_room/FPGA_escape_room_top.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589707091169 "|FPGA_escape_room_top|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589707091169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589707091169 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589707091169 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "78 " "Implemented 78 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1589707091169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589707091169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589707091219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 17 02:18:11 2020 " "Processing ended: Sun May 17 02:18:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589707091219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589707091219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589707091219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707091219 ""}
