Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 12:03:56 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_107/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.019        0.000                      0                 2657        0.010        0.000                      0                 2657        2.272        0.000                       0                  2658  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.547}        5.095           196.271         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.019        0.000                      0                 2657        0.010        0.000                      0                 2657        2.272        0.000                       0                  2658  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.547ns period=5.095ns})
  Destination:            demux/sel_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.547ns period=5.095ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.095ns  (vclock rise@5.095ns - vclock rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.974ns (39.686%)  route 3.000ns (60.314%))
  Logic Levels:           17  (CARRY8=9 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 6.851 - 5.095 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.171ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.155ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2657, routed)        1.248     2.209    demux/CLK
    SLICE_X124Y462       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y462       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.288 r  demux/sel_reg[1]/Q
                         net (fo=77, routed)          0.286     2.574    demux/sel[1]
    SLICE_X123Y463       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.226     2.800 r  demux/sel_reg[8]_i_6/O[6]
                         net (fo=37, routed)          0.320     3.120    p_1_in[7]
    SLICE_X122Y459       LUT3 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.070     3.190 r  sel[8]_i_234/O
                         net (fo=2, routed)           0.151     3.341    sel[8]_i_234_n_0
    SLICE_X122Y459       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.430 r  sel[8]_i_241/O
                         net (fo=1, routed)           0.011     3.441    demux/sel[8]_i_196_0[1]
    SLICE_X122Y459       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.596 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, routed)           0.026     3.622    demux/sel_reg[8]_i_200_n_0
    SLICE_X122Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.699 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=30, routed)          0.198     3.897    demux_n_9
    SLICE_X122Y465       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     4.001 r  sel[8]_i_101/O
                         net (fo=17, routed)          0.316     4.317    demux/sel[8]_i_64[1]
    SLICE_X122Y463       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.180     4.497 r  demux/sel_reg[8]_i_81/O[5]
                         net (fo=2, routed)           0.353     4.850    demux_n_86
    SLICE_X121Y463       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     5.013 r  sel[8]_i_36/O
                         net (fo=2, routed)           0.190     5.203    sel[8]_i_36_n_0
    SLICE_X121Y463       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     5.292 r  sel[8]_i_44/O
                         net (fo=1, routed)           0.016     5.308    demux/sel[8]_i_28_0[1]
    SLICE_X121Y463       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.498 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.524    demux/sel_reg[8]_i_20_n_0
    SLICE_X121Y464       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.580 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.359     5.939    demux/O[0]
    SLICE_X120Y464       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     6.143 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.427     6.570    demux_n_106
    SLICE_X124Y463       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.606 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.010     6.616    demux/sel_reg[6]_0[6]
    SLICE_X124Y463       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.731 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.757    demux/sel_reg[8]_i_4_n_0
    SLICE_X124Y464       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.813 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, routed)           0.191     7.004    demux/sel_reg[8]_i_3_n_15
    SLICE_X126Y462       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     7.053 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.043     7.096    demux/sel[4]_i_2_n_0
    SLICE_X126Y462       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     7.132 r  demux/sel[4]_i_1/O
                         net (fo=1, routed)           0.051     7.183    demux/sel20_in[4]
    SLICE_X126Y462       FDSE                                         r  demux/sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     5.095     5.095 r  
    AR14                                              0.000     5.095 r  clk (IN)
                         net (fo=0)                   0.000     5.095    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.454 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.454    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.454 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.741    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.765 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2657, routed)        1.086     6.851    demux/CLK
    SLICE_X126Y462       FDSE                                         r  demux/sel_reg[4]/C
                         clock pessimism              0.362     7.213    
                         clock uncertainty           -0.035     7.177    
    SLICE_X126Y462       FDSE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.202    demux/sel_reg[4]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                  0.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 demux/genblk1[212].z_reg[212][4]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.547ns period=5.095ns})
  Destination:            genblk1[212].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.547ns period=5.095ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.059ns (34.104%)  route 0.114ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.094ns (routing 0.155ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.171ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2657, routed)        1.094     1.764    demux/CLK
    SLICE_X130Y454       FDRE                                         r  demux/genblk1[212].z_reg[212][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y454       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.823 r  demux/genblk1[212].z_reg[212][4]/Q
                         net (fo=1, routed)           0.114     1.937    genblk1[212].reg_in/D[4]
    SLICE_X128Y455       FDRE                                         r  genblk1[212].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2657, routed)        1.266     2.227    genblk1[212].reg_in/CLK
    SLICE_X128Y455       FDRE                                         r  genblk1[212].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.361     1.866    
    SLICE_X128Y455       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.928    genblk1[212].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.548 }
Period(ns):         5.095
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.095       3.805      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.547       2.272      SLICE_X137Y441  demux/genblk1[303].z_reg[303][2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.547       2.272      SLICE_X134Y445  demux/genblk1[298].z_reg[298][5]/C



