
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003405                       # Number of seconds simulated
sim_ticks                                  3404985978                       # Number of ticks simulated
final_tick                               574936023654                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 335612                       # Simulator instruction rate (inst/s)
host_op_rate                                   431982                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 266078                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916848                       # Number of bytes of host memory used
host_seconds                                 12796.95                       # Real time elapsed on the host
sim_insts                                  4294808919                       # Number of instructions simulated
sim_ops                                    5528047034                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       348928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       472832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       254592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       333824                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1430912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       346112                       # Number of bytes written to this memory
system.physmem.bytes_written::total            346112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2726                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3694                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1989                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2608                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11179                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2704                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2704                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1541269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    102475606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1466085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    138864595                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1541269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     74770352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1541269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     98039758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               420240203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1541269                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1466085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1541269                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1541269                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6089893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         101648583                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              101648583                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         101648583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1541269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    102475606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1466085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    138864595                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1541269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     74770352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1541269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     98039758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              521888786                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8165435                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2851705                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2486360                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189029                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1440958                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384750                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200231                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5717                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3499849                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15844271                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2851705                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584981                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3357786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         874650                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        379113                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720592                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90658                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7921212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.305157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.286588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4563426     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600303      7.58%     65.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          295158      3.73%     68.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          224481      2.83%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          180685      2.28%     74.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160185      2.02%     76.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54304      0.69%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195275      2.47%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1647395     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7921212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349241                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.940407                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3623618                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       355214                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244286                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16465                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        681628                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312774                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2850                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17710471                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4424                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        681628                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3775286                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         168220                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41244                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107766                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       147061                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17153982                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71310                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        63250                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22716503                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78106184                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78106184                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7813053                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2142                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1141                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           372457                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2625841                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       594845                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7702                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       246226                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16134827                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2146                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13762290                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17437                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4651708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12652631                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          110                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7921212                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.737397                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.852743                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2849631     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1672050     21.11%     57.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       878850     11.09%     68.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1002163     12.65%     80.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       731286      9.23%     90.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476448      6.01%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       203280      2.57%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        61045      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46459      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7921212                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58638     73.12%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12670     15.80%     88.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8884     11.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10804126     78.51%     78.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109454      0.80%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359061     17.14%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       488653      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13762290                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.685433                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80192                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005827                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35543417                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20788798                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13282210                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13842482                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22790                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737763                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155088                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        681628                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          99354                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8011                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16136974                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63009                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2625841                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       594845                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1131                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4186                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           57                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95750                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111348                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207098                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13462825                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257506                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       299461                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2734027                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017680                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            476521                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.648758                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13307444                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13282210                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996263                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19697335                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.626638                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405957                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4766936                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187270                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7239584                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.570558                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.286254                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3403454     47.01%     47.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531981     21.16%     68.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836250     11.55%     79.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304803      4.21%     83.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       264236      3.65%     87.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117671      1.63%     89.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       282710      3.91%     93.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        78097      1.08%     94.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       420382      5.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7239584                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       420382                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22956218                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32956705                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4464                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 244223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.816543                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.816543                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.224675                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.224675                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62333995                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17438669                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18267473                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8165435                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2917142                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2367482                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198725                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1201451                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1143402                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          309709                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8550                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3051948                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16078847                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2917142                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1453111                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3391826                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1046535                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        576724                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1501204                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90159                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7863719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.520641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.324181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4471893     56.87%     56.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          211803      2.69%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          241387      3.07%     62.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          439816      5.59%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          198325      2.52%     70.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          304665      3.87%     74.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          167589      2.13%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140498      1.79%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1687743     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7863719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357255                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.969135                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3221319                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       531948                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3235943                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33189                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        841315                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       495125                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3043                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19128403                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4536                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        841315                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3397047                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         144499                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       145099                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3089315                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       246439                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18379503                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4525                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132174                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71416                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          659                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25742317                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85622973                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85622973                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15820350                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9921945                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3829                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2291                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           631366                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1715644                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       876221                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12070                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       265379                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17268845                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3825                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13899209                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27660                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5838224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17484993                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          694                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7863719                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767511                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922739                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2774927     35.29%     35.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1665471     21.18%     56.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1124107     14.29%     70.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       786435     10.00%     80.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       658170      8.37%     89.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       353438      4.49%     93.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       351212      4.47%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        80595      1.02%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69364      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7863719                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         100491     76.38%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14333     10.89%     87.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16744     12.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11587186     83.37%     83.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       196401      1.41%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1531      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1384968      9.96%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       729123      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13899209                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.702201                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131572                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009466                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35821366                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23111050                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13496325                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14030781                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26963                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       672042                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222340                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        841315                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57404                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8699                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17272670                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60242                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1715644                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       876221                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2265                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6222                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          165                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117536                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       231757                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13635634                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1291984                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       263572                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1991831                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1930758                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            699847                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.669921                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13506650                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13496325                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8835071                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24790921                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.652861                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356383                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9272921                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11389034                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5883676                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3131                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201284                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7022404                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621814                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.160429                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2795625     39.81%     39.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1901808     27.08%     66.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       780597     11.12%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       388936      5.54%     83.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       397082      5.65%     89.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       155516      2.21%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       170552      2.43%     93.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88300      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       343988      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7022404                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9272921                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11389034                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1697479                       # Number of memory references committed
system.switch_cpus1.commit.loads              1043602                       # Number of loads committed
system.switch_cpus1.commit.membars               1556                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1637545                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10260487                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       231722                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       343988                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23950970                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35387497                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 301716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9272921                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11389034                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9272921                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.880568                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.880568                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.135631                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.135631                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61300724                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18658366                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17707735                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3126                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8165435                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3023832                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2463769                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       200918                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1230477                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1172305                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          322152                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8852                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3109140                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16505365                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3023832                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1494457                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3457873                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1083023                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        506538                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1525632                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        86995                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7952714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.571354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.370005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4494841     56.52%     56.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          240909      3.03%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          251570      3.16%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          397139      4.99%     67.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          187480      2.36%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          264771      3.33%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          178240      2.24%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          131549      1.65%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1806215     22.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7952714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370321                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.021370                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3275206                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       464156                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3307529                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        27802                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        878017                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       512813                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1166                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19716916                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4242                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        878017                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3440920                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         103717                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       147632                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3167610                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       214814                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19002670                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        123702                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        63800                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26607616                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88579247                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88579247                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16199835                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10407746                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3257                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1660                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           568848                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1770677                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       913685                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10053                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       310317                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17809056                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3278                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14128225                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        24983                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6160691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19012806                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7952714                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.776529                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.928867                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2787551     35.05%     35.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1712169     21.53%     56.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1124381     14.14%     70.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       753611      9.48%     80.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       690511      8.68%     88.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       386265      4.86%     93.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       347383      4.37%     98.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        77950      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        72893      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7952714                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         106034     77.52%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15555     11.37%     88.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15186     11.10%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11791871     83.46%     83.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       187866      1.33%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1593      0.01%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1399775      9.91%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       747120      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14128225                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.730248                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             136775                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009681                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36370916                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23973145                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13724485                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14265000                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20706                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       710757                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       242864                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        878017                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          63397                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12582                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17812335                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        43201                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1770677                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       913685                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1659                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10335                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       120053                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114050                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       234103                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13872936                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1306993                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       255283                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2027354                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1971915                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            720361                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.698983                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13735072                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13724485                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9006250                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25609073                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.680803                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351682                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9439399                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11621353                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6190993                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       202628                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7074697                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.642664                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.171442                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2738297     38.71%     38.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1989919     28.13%     66.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       790622     11.18%     78.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       396407      5.60%     83.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       365394      5.16%     88.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       165916      2.35%     91.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       181394      2.56%     93.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        92535      1.31%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       354213      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7074697                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9439399                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11621353                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1730741                       # Number of memory references committed
system.switch_cpus2.commit.loads              1059920                       # Number of loads committed
system.switch_cpus2.commit.membars               1619                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1677847                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10469120                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       239495                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       354213                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24532661                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36503715                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 212721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9439399                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11621353                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9439399                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.865038                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.865038                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.156019                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.156019                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62280510                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19031724                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18151319                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3238                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8165435                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2895112                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2356411                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       194951                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1191837                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1119798                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          306018                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8623                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2891053                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15988100                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2895112                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1425816                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3519154                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1044965                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        667364                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1415625                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        82711                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7924007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.496704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4404853     55.59%     55.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          308586      3.89%     59.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          249252      3.15%     62.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          605584      7.64%     70.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          159275      2.01%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          218572      2.76%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152744      1.93%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           87495      1.10%     78.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1737646     21.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7924007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.354557                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.958022                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3018122                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       654439                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3383485                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21788                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        846167                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       493615                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19151395                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1451                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        846167                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3239847                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         112959                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       221045                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3179029                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       324955                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18468676                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          388                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        131272                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       104815                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          130                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25840535                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86215471                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86215471                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15851227                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9989245                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3932                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2382                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           907702                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1735804                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       898145                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18409                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       375486                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17441164                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3932                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13836869                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28470                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6002828                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18479564                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          772                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7924007                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.746196                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.889707                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2809726     35.46%     35.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1667646     21.05%     56.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1127488     14.23%     70.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       812525     10.25%     80.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       696687      8.79%     89.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       367260      4.63%     94.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       312541      3.94%     98.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62694      0.79%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        67440      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7924007                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81772     69.92%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17816     15.23%     85.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17361     14.84%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11505579     83.15%     83.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       193078      1.40%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1545      0.01%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1383267     10.00%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       753400      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13836869                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.694566                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             116951                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008452                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35743163                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23448106                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13481186                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13953820                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53315                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       686218                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          373                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       225280                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           27                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        846167                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          65268                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7929                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17445097                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37342                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1735804                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       898145                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2355                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          187                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117953                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111097                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       229050                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13617261                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1294686                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       219605                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2030555                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1918850                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            735869                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.667671                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13490554                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13481186                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8767455                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24910792                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.651006                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351954                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9287988                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11415476                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6029677                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       198112                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7077840                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.612847                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.137997                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2792621     39.46%     39.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1939268     27.40%     66.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       781352     11.04%     77.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       450041      6.36%     84.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       361279      5.10%     89.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       152845      2.16%     91.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       180758      2.55%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        87916      1.24%     95.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       331760      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7077840                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9287988                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11415476                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1722451                       # Number of memory references committed
system.switch_cpus3.commit.loads              1049586                       # Number of loads committed
system.switch_cpus3.commit.membars               1570                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1637345                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10288942                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       232706                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       331760                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24191077                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35737095                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 241428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9287988                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11415476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9287988                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.879139                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.879139                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.137476                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.137476                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61259118                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18628681                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17655773                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3156                       # number of misc regfile writes
system.l2.replacements                          11192                       # number of replacements
system.l2.tagsinuse                       4092.526680                       # Cycle average of tags in use
system.l2.total_refs                            77815                       # Total number of references to valid blocks.
system.l2.sampled_refs                          15282                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.091938                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            38.655581                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.318159                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    700.060254                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.695627                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    841.885868                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.645090                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    549.737759                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     10.537383                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    703.757201                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            299.752201                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            338.947911                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            259.190425                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            315.343221                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009437                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002763                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.170913                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002611                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.205539                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.003087                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.134213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002573                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.171816                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.073182                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.082751                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.063279                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.076988                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999152                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2704                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3214                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2207                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2589                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10725                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3948                       # number of Writeback hits
system.l2.Writeback_hits::total                  3948                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   181                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2728                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3271                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2259                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2637                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10906                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2728                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3271                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2259                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2637                       # number of overall hits
system.l2.overall_hits::total                   10906                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2726                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3694                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1989                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2608                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11179                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2726                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3694                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1989                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2608                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11179                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2726                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3694                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1989                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2608                       # number of overall misses
system.l2.overall_misses::total                 11179                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2482764                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    164915242                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2297306                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    220708622                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2543182                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    126078292                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1943145                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    157554775                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       678523328                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2482764                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    164915242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2297306                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    220708622                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2543182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    126078292                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1943145                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    157554775                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        678523328                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2482764                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    164915242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2297306                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    220708622                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2543182                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    126078292                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1943145                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    157554775                       # number of overall miss cycles
system.l2.overall_miss_latency::total       678523328                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5430                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6908                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4196                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5197                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21904                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3948                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3948                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               181                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5454                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6965                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4248                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5245                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                22085                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5454                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6965                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4248                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5245                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               22085                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.502026                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.534742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.474023                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.501828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.510363                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.499817                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.530366                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.468220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.497235                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.506181                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.499817                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.530366                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.468220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.497235                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.506181                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 60555.219512                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 60497.154072                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 58905.282051                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59747.867352                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 62028.829268                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63387.778783                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 47393.780488                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60412.106979                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60696.245460                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 60555.219512                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 60497.154072                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 58905.282051                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59747.867352                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 62028.829268                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63387.778783                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 47393.780488                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60412.106979                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60696.245460                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 60555.219512                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 60497.154072                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 58905.282051                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59747.867352                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 62028.829268                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63387.778783                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 47393.780488                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60412.106979                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60696.245460                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2704                       # number of writebacks
system.l2.writebacks::total                      2704                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2726                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3694                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1989                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2608                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11179                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11179                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11179                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2247872                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    149173104                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2078276                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    199474170                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2308738                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    114610365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1708809                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    142445956                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    614047290                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2247872                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    149173104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2078276                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    199474170                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2308738                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    114610365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1708809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    142445956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    614047290                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2247872                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    149173104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2078276                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    199474170                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2308738                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    114610365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1708809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    142445956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    614047290                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.502026                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.534742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.474023                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.501828                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.510363                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.499817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.530366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.468220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.497235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.506181                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.499817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.530366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.468220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.497235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.506181                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54826.146341                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 54722.341893                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53289.128205                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53999.504602                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 56310.682927                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57622.104072                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41678.268293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54618.848160                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54928.642097                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 54826.146341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 54722.341893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 53289.128205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53999.504602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 56310.682927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57622.104072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 41678.268293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54618.848160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54928.642097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 54826.146341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 54722.341893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 53289.128205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53999.504602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 56310.682927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57622.104072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 41678.268293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54618.848160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54928.642097                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.599038                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753059                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779312.715808                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.356866                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.242172                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066277                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825709                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891986                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720538                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720538                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720538                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720538                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720538                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720538                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3593164                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3593164                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3593164                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3593164                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3593164                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3593164                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720592                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720592                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720592                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720592                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720592                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720592                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 66540.074074                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66540.074074                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 66540.074074                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66540.074074                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 66540.074074                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66540.074074                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3051271                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3051271                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3051271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3051271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3051271                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3051271                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 67806.022222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67806.022222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 67806.022222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67806.022222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 67806.022222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67806.022222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5454                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223248478                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5710                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39097.807005                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.551800                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.448200                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.787312                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.212688                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2054039                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2054039                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1108                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1108                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2491623                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2491623                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2491623                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2491623                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19070                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19070                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19142                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19142                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19142                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19142                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1034478852                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1034478852                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2511078                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2511078                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1036989930                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1036989930                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1036989930                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1036989930                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073109                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073109                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510765                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510765                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510765                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510765                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009199                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009199                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007624                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007624                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007624                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007624                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54246.400210                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54246.400210                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34876.083333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34876.083333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54173.541427                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54173.541427                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54173.541427                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54173.541427                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          610                       # number of writebacks
system.cpu0.dcache.writebacks::total              610                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13640                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13640                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13688                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13688                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5430                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5430                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5454                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5454                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5454                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5454                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    196122022                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    196122022                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       585792                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       585792                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    196707814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    196707814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    196707814                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    196707814                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002619                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002619                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002172                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002172                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002172                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002172                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 36118.236096                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36118.236096                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        24408                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        24408                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 36066.705904                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 36066.705904                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 36066.705904                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 36066.705904                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               509.530534                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088474506                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2113542.730097                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.530534                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060145                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.816555                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1501155                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1501155                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1501155                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1501155                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1501155                       # number of overall hits
system.cpu1.icache.overall_hits::total        1501155                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2911684                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2911684                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2911684                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2911684                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2911684                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2911684                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1501204                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1501204                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1501204                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1501204                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1501204                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1501204                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 59422.122449                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59422.122449                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 59422.122449                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59422.122449                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 59422.122449                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59422.122449                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2552644                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2552644                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2552644                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2552644                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2552644                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2552644                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59363.813953                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59363.813953                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 59363.813953                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59363.813953                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 59363.813953                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59363.813953                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6965                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177671207                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7221                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24604.792550                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.012979                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.987021                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886769                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113231                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1007198                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1007198                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       650476                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        650476                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2205                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2205                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1563                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1563                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1657674                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1657674                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1657674                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1657674                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13909                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13909                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          211                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          211                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14120                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14120                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14120                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14120                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    654239734                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    654239734                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8688095                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8688095                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    662927829                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    662927829                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    662927829                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    662927829                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1021107                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1021107                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       650687                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       650687                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1563                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1563                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1671794                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1671794                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1671794                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1671794                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013621                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013621                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000324                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000324                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008446                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008446                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008446                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008446                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 47037.151053                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 47037.151053                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41175.805687                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41175.805687                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 46949.562960                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46949.562960                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46949.562960                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46949.562960                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          788                       # number of writebacks
system.cpu1.dcache.writebacks::total              788                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7001                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7001                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          154                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          154                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7155                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7155                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7155                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7155                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6908                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6908                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           57                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6965                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6965                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6965                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6965                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    259759150                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    259759150                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1595382                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1595382                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    261354532                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    261354532                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    261354532                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    261354532                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004166                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004166                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004166                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004166                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 37602.656340                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 37602.656340                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27989.157895                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27989.157895                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 37523.981622                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 37523.981622                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 37523.981622                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 37523.981622                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.858159                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086301600                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2151092.277228                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.858159                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063875                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.804260                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1525574                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1525574                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1525574                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1525574                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1525574                       # number of overall hits
system.cpu2.icache.overall_hits::total        1525574                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3778511                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3778511                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3778511                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3778511                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3778511                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3778511                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1525632                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1525632                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1525632                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1525632                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1525632                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1525632                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 65146.741379                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65146.741379                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 65146.741379                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65146.741379                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 65146.741379                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65146.741379                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2894535                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2894535                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2894535                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2894535                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2894535                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2894535                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 67314.767442                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67314.767442                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 67314.767442                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67314.767442                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 67314.767442                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67314.767442                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4248                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166147372                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4504                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36888.848135                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.228810                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.771190                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871988                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128012                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1022167                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1022167                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       667387                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        667387                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1621                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1621                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1619                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1619                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1689554                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1689554                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1689554                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1689554                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10937                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10937                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          168                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11105                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11105                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11105                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11105                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    565088507                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    565088507                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5641595                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5641595                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    570730102                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    570730102                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    570730102                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    570730102                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1033104                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1033104                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       667555                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       667555                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1700659                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1700659                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1700659                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1700659                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010587                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010587                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000252                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000252                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006530                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006530                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006530                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006530                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 51667.596873                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 51667.596873                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 33580.922619                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33580.922619                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 51393.975867                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 51393.975867                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 51393.975867                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 51393.975867                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          882                       # number of writebacks
system.cpu2.dcache.writebacks::total              882                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6741                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6741                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          116                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6857                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6857                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6857                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6857                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4196                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4196                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4248                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4248                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4248                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4248                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    151215036                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    151215036                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1242009                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1242009                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    152457045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    152457045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    152457045                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    152457045                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002498                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002498                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002498                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002498                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 36037.901811                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 36037.901811                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 23884.788462                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23884.788462                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 35889.134887                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 35889.134887                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 35889.134887                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 35889.134887                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.243816                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086501487                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2105623.036822                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.243816                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061288                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.820904                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1415571                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1415571                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1415571                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1415571                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1415571                       # number of overall hits
system.cpu3.icache.overall_hits::total        1415571                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2860539                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2860539                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2860539                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2860539                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2860539                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2860539                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1415625                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1415625                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1415625                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1415625                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1415625                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1415625                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 52972.944444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52972.944444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 52972.944444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52972.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 52972.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52972.944444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2179439                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2179439                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2179439                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2179439                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2179439                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2179439                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 51891.404762                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 51891.404762                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 51891.404762                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 51891.404762                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 51891.404762                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 51891.404762                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5245                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170681852                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5501                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31027.422650                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.376124                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.623876                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880375                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119625                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       981764                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         981764                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       669239                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        669239                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1781                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1781                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1578                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1578                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1651003                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1651003                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1651003                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1651003                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13802                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13802                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          313                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          313                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14115                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14115                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14115                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14115                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    726962070                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    726962070                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     13399966                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     13399966                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    740362036                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    740362036                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    740362036                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    740362036                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       995566                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       995566                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       669552                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       669552                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1665118                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1665118                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1665118                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1665118                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013863                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013863                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000467                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000467                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008477                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008477                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008477                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008477                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 52670.777424                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 52670.777424                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 42811.392971                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 42811.392971                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 52452.145661                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 52452.145661                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 52452.145661                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 52452.145661                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        97645                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 32548.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1668                       # number of writebacks
system.cpu3.dcache.writebacks::total             1668                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8605                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8605                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          265                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          265                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8870                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8870                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8870                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8870                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5197                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5197                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5245                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5245                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5245                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5245                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    189521351                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    189521351                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       971737                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       971737                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    190493088                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    190493088                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    190493088                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    190493088                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005220                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005220                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003150                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003150                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003150                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003150                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 36467.452569                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 36467.452569                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 20244.520833                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 20244.520833                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 36318.987226                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 36318.987226                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 36318.987226                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 36318.987226                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
