{"design__instance__count": 7551, "design__instance__area": 395973, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 135, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 11, "power__internal__total": 0.0017956433584913611, "power__switching__total": 0.0002054172073258087, "power__leakage__total": 3.8104433770058677e-05, "power__total": 0.0020391650032252073, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.4797146149430028, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3701835609494139, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.025837555049023, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.370184, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 10.607705, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 168, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 13, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6259504203248979, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.0179766207008416, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.7535928760983297, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.017977, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9.483019, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 35, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 11, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.380895520349889, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.12851808869771836, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.641547721994374, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.128518, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 10.712337, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 181, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 18, "clock__skew__worst_hold": -0.37461299012045807, "clock__skew__worst_setup": 0.25, "timing__hold__ws": 0.12292744947680183, "timing__setup__ws": 1.5917383417419777, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.122927, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 9.426035, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 750.0 1250.0", "design__core__bbox": "5.52 10.88 744.28 1237.6", "design__io": 150, "design__die__area": 937500, "design__core__area": 906252, "design__instance__count__stdcell": 7549, "design__instance__area__stdcell": 14547.7, "design__instance__count__macros": 2, "design__instance__area__macros": 381425, "design__instance__utilization": 0.436935, "design__instance__utilization__stdcell": 0.0277191, "design__instance__count__class:macro": 2, "design__instance__count__class:inverter": 2, "design__instance__count__class:sequential_cell": 65, "design__instance__count__class:multi_input_combinational_cell": 213, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 42880, "design__instance__count__class:tap_cell": 6843, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 148, "design__io__hpwl": 41740998, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 73026.9, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 310, "design__instance__count__class:clock_buffer": 14, "design__instance__count__class:clock_inverter": 3, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 42, "antenna__violating__nets": 6, "antenna__violating__pins": 6, "route__antenna_violation__count": 6, "antenna_diodes_count": 99, "design__instance__count__class:antenna_cell": 99, "route__net": 815, "route__net__special": 2, "route__drc_errors__iter:1": 238, "route__wirelength__iter:1": 93393, "route__drc_errors__iter:2": 78, "route__wirelength__iter:2": 93320, "route__drc_errors__iter:3": 62, "route__wirelength__iter:3": 93272, "route__drc_errors__iter:4": 11, "route__wirelength__iter:4": 93259, "route__drc_errors__iter:5": 9, "route__wirelength__iter:5": 93258, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 93281, "route__drc_errors": 0, "route__wirelength": 93281, "route__vias": 4160, "route__vias__singlecut": 4160, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1783.59, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 88, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 88, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 88, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 119, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 10, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4654162464934993, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3621409941092675, "timing__setup__ws__corner:min_tt_025C_1v80": 4.186946019511726, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.362141, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 10.689672, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 88, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 147, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 11, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5978899766731034, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25, "timing__hold__ws__corner:min_ss_100C_1v60": 1.0019381163889018, "timing__setup__ws__corner:min_ss_100C_1v60": 1.997186472731423, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.001938, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.593715, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 88, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 26, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 10, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.38092949317540337, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12292744947680183, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.793999999333866, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.122927, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 10.795353, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 88, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 135, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 13, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.48382432762948835, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25, "timing__hold__ws__corner:max_tt_025C_1v80": 0.37759874074060096, "timing__setup__ws__corner:max_tt_025C_1v80": 3.923544267202268, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.377599, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 10.558601, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 88, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 181, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 18, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6451304117961644, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25, "timing__hold__ws__corner:max_ss_100C_1v60": 1.0327783365283703, "timing__setup__ws__corner:max_ss_100C_1v60": 1.5917383417419777, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.032778, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9.426035, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 88, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 53, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 13, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.37461299012045807, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.13297596733457315, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.511283918563363, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.132976, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 10.637776, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 88, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 88, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000249291, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000254032, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 1.69845e-06, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000254032, "design_powergrid__voltage__worst": 0.000254032, "design_powergrid__voltage__worst__net:vccd1": 1.79975, "design_powergrid__drop__worst": 0.000254032, "design_powergrid__drop__worst__net:vccd1": 0.000249291, "design_powergrid__voltage__worst__net:vssd1": 0.000254032, "design_powergrid__drop__worst__net:vssd1": 0.000254032, "ir__voltage__worst": 1.8, "ir__drop__avg": 1.86e-06, "ir__drop__worst": 0.000249, "magic__drc_error__count": 5666674, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}