Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 24b16ece69ca48b1be17a600158bc6be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab_a2_p10_tb_behav xil_defaultlib.lab_a2_p10_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab_a2_p5
Compiling module xil_defaultlib.lab_a2_p6
Compiling module xil_defaultlib.MUX_16_1
Compiling module xil_defaultlib.lab_a2_p7
Compiling module xil_defaultlib.MUX_8_1
Compiling module xil_defaultlib.lab_a2_p8
Compiling module xil_defaultlib.Decoder_4_16
Compiling module xil_defaultlib.lab_a2_p9
Compiling module xil_defaultlib.lab_a2_p10_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab_a2_p10_tb_behav
