Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  7 20:40:40 2023
| Host         : The_Ghost_TWO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab_4_wrapper_timing_summary_routed.rpt -pb Lab_4_wrapper_timing_summary_routed.pb -rpx Lab_4_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_4_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/CU/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/CU/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/CU/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/CU/FSM_sequential_current_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[0].FF/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[1].FF/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[26].FF/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[27].FF/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[28].FF/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[29].FF/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[2].FF/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[30].FF/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[31].FF/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[3].FF/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[4].FF/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[5].FF/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/count_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.170        0.000                      0                 6134        0.054        0.000                      0                 6134        4.020        0.000                       0                  2322  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.170        0.000                      0                 4677        0.054        0.000                      0                 4677        4.020        0.000                       0                  2322  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.441        0.000                      0                 1457        0.539        0.000                      0                 1457  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/PC/L1[6].FF/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 2.672ns (35.893%)  route 4.772ns (64.107%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.640     2.934    Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Clock
    SLICE_X43Y68         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/Q
                         net (fo=5, routed)           1.170     4.560    Lab_4_i/Mips_CPU_0/U0/B_Mux/MemoryDataOut[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.684 r  Lab_4_i/Mips_CPU_0/U0/B_Mux/Q_i_13/O
                         net (fo=11, routed)          0.964     5.649    Lab_4_i/Mips_CPU_0/U0/CU/ALU_B[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.773 r  Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49/O
                         net (fo=1, routed)           0.000     5.773    Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.286 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.286    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.403 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.403    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.520 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.520    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.637 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.637    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.754 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.754    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.871 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.871    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.186 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_7/O[3]
                         net (fo=2, routed)           0.854     8.039    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2_0[3]
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.307     8.346 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11/O
                         net (fo=1, routed)           0.407     8.753    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11_n_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.877 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2/O
                         net (fo=1, routed)           0.433     9.310    Lab_4_i/Mips_CPU_0/U0/PC_n_35
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.434 r  Lab_4_i/Mips_CPU_0/U0/PC_write/O
                         net (fo=32, routed)          0.944    10.378    Lab_4_i/Mips_CPU_0/U0/PC/L1[6].FF/Q_reg_0
    SLICE_X32Y76         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[6].FF/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.464    12.643    Lab_4_i/Mips_CPU_0/U0/PC/L1[6].FF/Clock
    SLICE_X32Y76         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[6].FF/Q_reg/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X32Y76         FDCE (Setup_fdce_C_CE)      -0.169    12.549    Lab_4_i/Mips_CPU_0/U0/PC/L1[6].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/PC/L1[7].FF/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 2.672ns (35.893%)  route 4.772ns (64.107%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.640     2.934    Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Clock
    SLICE_X43Y68         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/Q
                         net (fo=5, routed)           1.170     4.560    Lab_4_i/Mips_CPU_0/U0/B_Mux/MemoryDataOut[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.684 r  Lab_4_i/Mips_CPU_0/U0/B_Mux/Q_i_13/O
                         net (fo=11, routed)          0.964     5.649    Lab_4_i/Mips_CPU_0/U0/CU/ALU_B[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.773 r  Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49/O
                         net (fo=1, routed)           0.000     5.773    Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.286 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.286    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.403 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.403    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.520 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.520    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.637 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.637    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.754 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.754    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.871 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.871    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.186 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_7/O[3]
                         net (fo=2, routed)           0.854     8.039    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2_0[3]
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.307     8.346 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11/O
                         net (fo=1, routed)           0.407     8.753    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11_n_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.877 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2/O
                         net (fo=1, routed)           0.433     9.310    Lab_4_i/Mips_CPU_0/U0/PC_n_35
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.434 r  Lab_4_i/Mips_CPU_0/U0/PC_write/O
                         net (fo=32, routed)          0.944    10.378    Lab_4_i/Mips_CPU_0/U0/PC/L1[7].FF/Q_reg_0
    SLICE_X32Y76         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[7].FF/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.464    12.643    Lab_4_i/Mips_CPU_0/U0/PC/L1[7].FF/Clock
    SLICE_X32Y76         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[7].FF/Q_reg/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X32Y76         FDCE (Setup_fdce_C_CE)      -0.169    12.549    Lab_4_i/Mips_CPU_0/U0/PC/L1[7].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/PC/L1[18].FF/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 2.672ns (36.069%)  route 4.736ns (63.931%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.640     2.934    Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Clock
    SLICE_X43Y68         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/Q
                         net (fo=5, routed)           1.170     4.560    Lab_4_i/Mips_CPU_0/U0/B_Mux/MemoryDataOut[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.684 r  Lab_4_i/Mips_CPU_0/U0/B_Mux/Q_i_13/O
                         net (fo=11, routed)          0.964     5.649    Lab_4_i/Mips_CPU_0/U0/CU/ALU_B[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.773 r  Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49/O
                         net (fo=1, routed)           0.000     5.773    Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.286 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.286    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.403 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.403    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.520 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.520    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.637 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.637    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.754 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.754    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.871 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.871    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.186 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_7/O[3]
                         net (fo=2, routed)           0.854     8.039    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2_0[3]
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.307     8.346 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11/O
                         net (fo=1, routed)           0.407     8.753    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11_n_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.877 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2/O
                         net (fo=1, routed)           0.433     9.310    Lab_4_i/Mips_CPU_0/U0/PC_n_35
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.434 r  Lab_4_i/Mips_CPU_0/U0/PC_write/O
                         net (fo=32, routed)          0.908    10.342    Lab_4_i/Mips_CPU_0/U0/PC/L1[18].FF/Q_reg_0
    SLICE_X36Y79         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[18].FF/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.468    12.647    Lab_4_i/Mips_CPU_0/U0/PC/L1[18].FF/Clock
    SLICE_X36Y79         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[18].FF/Q_reg/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X36Y79         FDCE (Setup_fdce_C_CE)      -0.169    12.553    Lab_4_i/Mips_CPU_0/U0/PC/L1[18].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/PC/L1[2].FF/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 2.672ns (36.298%)  route 4.689ns (63.702%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.640     2.934    Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Clock
    SLICE_X43Y68         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/Q
                         net (fo=5, routed)           1.170     4.560    Lab_4_i/Mips_CPU_0/U0/B_Mux/MemoryDataOut[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.684 r  Lab_4_i/Mips_CPU_0/U0/B_Mux/Q_i_13/O
                         net (fo=11, routed)          0.964     5.649    Lab_4_i/Mips_CPU_0/U0/CU/ALU_B[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.773 r  Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49/O
                         net (fo=1, routed)           0.000     5.773    Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.286 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.286    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.403 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.403    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.520 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.520    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.637 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.637    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.754 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.754    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.871 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.871    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.186 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_7/O[3]
                         net (fo=2, routed)           0.854     8.039    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2_0[3]
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.307     8.346 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11/O
                         net (fo=1, routed)           0.407     8.753    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11_n_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.877 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2/O
                         net (fo=1, routed)           0.433     9.310    Lab_4_i/Mips_CPU_0/U0/PC_n_35
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.434 r  Lab_4_i/Mips_CPU_0/U0/PC_write/O
                         net (fo=32, routed)          0.861    10.295    Lab_4_i/Mips_CPU_0/U0/PC/L1[2].FF/Q_reg_0
    SLICE_X37Y76         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[2].FF/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.464    12.643    Lab_4_i/Mips_CPU_0/U0/PC/L1[2].FF/Clock
    SLICE_X37Y76         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[2].FF/Q_reg/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X37Y76         FDCE (Setup_fdce_C_CE)      -0.205    12.513    Lab_4_i/Mips_CPU_0/U0/PC/L1[2].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/PC/L1[12].FF/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 2.672ns (36.083%)  route 4.733ns (63.917%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.640     2.934    Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Clock
    SLICE_X43Y68         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/Q
                         net (fo=5, routed)           1.170     4.560    Lab_4_i/Mips_CPU_0/U0/B_Mux/MemoryDataOut[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.684 r  Lab_4_i/Mips_CPU_0/U0/B_Mux/Q_i_13/O
                         net (fo=11, routed)          0.964     5.649    Lab_4_i/Mips_CPU_0/U0/CU/ALU_B[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.773 r  Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49/O
                         net (fo=1, routed)           0.000     5.773    Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.286 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.286    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.403 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.403    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.520 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.520    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.637 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.637    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.754 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.754    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.871 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.871    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.186 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_7/O[3]
                         net (fo=2, routed)           0.854     8.039    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2_0[3]
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.307     8.346 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11/O
                         net (fo=1, routed)           0.407     8.753    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11_n_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.877 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2/O
                         net (fo=1, routed)           0.433     9.310    Lab_4_i/Mips_CPU_0/U0/PC_n_35
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.434 r  Lab_4_i/Mips_CPU_0/U0/PC_write/O
                         net (fo=32, routed)          0.905    10.339    Lab_4_i/Mips_CPU_0/U0/PC/L1[12].FF/Q_reg_0
    SLICE_X31Y78         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[12].FF/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.513    12.692    Lab_4_i/Mips_CPU_0/U0/PC/L1[12].FF/Clock
    SLICE_X31Y78         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[12].FF/Q_reg/C
                         clock pessimism              0.229    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X31Y78         FDCE (Setup_fdce_C_CE)      -0.205    12.562    Lab_4_i/Mips_CPU_0/U0/PC/L1[12].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/PC/L1[1].FF/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 2.672ns (36.106%)  route 4.728ns (63.893%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.640     2.934    Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Clock
    SLICE_X43Y68         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/Q
                         net (fo=5, routed)           1.170     4.560    Lab_4_i/Mips_CPU_0/U0/B_Mux/MemoryDataOut[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.684 r  Lab_4_i/Mips_CPU_0/U0/B_Mux/Q_i_13/O
                         net (fo=11, routed)          0.964     5.649    Lab_4_i/Mips_CPU_0/U0/CU/ALU_B[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.773 r  Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49/O
                         net (fo=1, routed)           0.000     5.773    Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.286 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.286    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.403 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.403    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.520 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.520    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.637 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.637    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.754 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.754    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.871 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.871    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.186 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_7/O[3]
                         net (fo=2, routed)           0.854     8.039    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2_0[3]
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.307     8.346 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11/O
                         net (fo=1, routed)           0.407     8.753    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11_n_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.877 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2/O
                         net (fo=1, routed)           0.433     9.310    Lab_4_i/Mips_CPU_0/U0/PC_n_35
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.434 r  Lab_4_i/Mips_CPU_0/U0/PC_write/O
                         net (fo=32, routed)          0.900    10.334    Lab_4_i/Mips_CPU_0/U0/PC/L1[1].FF/Q_reg_0
    SLICE_X31Y76         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[1].FF/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.510    12.689    Lab_4_i/Mips_CPU_0/U0/PC/L1[1].FF/Clock
    SLICE_X31Y76         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[1].FF/Q_reg/C
                         clock pessimism              0.229    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X31Y76         FDCE (Setup_fdce_C_CE)      -0.205    12.559    Lab_4_i/Mips_CPU_0/U0/PC/L1[1].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/PC/L1[4].FF/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 2.672ns (36.106%)  route 4.728ns (63.893%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.640     2.934    Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Clock
    SLICE_X43Y68         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/Q
                         net (fo=5, routed)           1.170     4.560    Lab_4_i/Mips_CPU_0/U0/B_Mux/MemoryDataOut[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.684 r  Lab_4_i/Mips_CPU_0/U0/B_Mux/Q_i_13/O
                         net (fo=11, routed)          0.964     5.649    Lab_4_i/Mips_CPU_0/U0/CU/ALU_B[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.773 r  Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49/O
                         net (fo=1, routed)           0.000     5.773    Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.286 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.286    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.403 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.403    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.520 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.520    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.637 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.637    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.754 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.754    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.871 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.871    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.186 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_7/O[3]
                         net (fo=2, routed)           0.854     8.039    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2_0[3]
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.307     8.346 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11/O
                         net (fo=1, routed)           0.407     8.753    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11_n_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.877 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2/O
                         net (fo=1, routed)           0.433     9.310    Lab_4_i/Mips_CPU_0/U0/PC_n_35
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.434 r  Lab_4_i/Mips_CPU_0/U0/PC_write/O
                         net (fo=32, routed)          0.900    10.334    Lab_4_i/Mips_CPU_0/U0/PC/L1[4].FF/Q_reg_0
    SLICE_X31Y76         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[4].FF/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.510    12.689    Lab_4_i/Mips_CPU_0/U0/PC/L1[4].FF/Clock
    SLICE_X31Y76         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[4].FF/Q_reg/C
                         clock pessimism              0.229    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X31Y76         FDCE (Setup_fdce_C_CE)      -0.205    12.559    Lab_4_i/Mips_CPU_0/U0/PC/L1[4].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/PC/L1[11].FF/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 2.672ns (36.411%)  route 4.666ns (63.589%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.640     2.934    Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Clock
    SLICE_X43Y68         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/Q
                         net (fo=5, routed)           1.170     4.560    Lab_4_i/Mips_CPU_0/U0/B_Mux/MemoryDataOut[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.684 r  Lab_4_i/Mips_CPU_0/U0/B_Mux/Q_i_13/O
                         net (fo=11, routed)          0.964     5.649    Lab_4_i/Mips_CPU_0/U0/CU/ALU_B[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.773 r  Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49/O
                         net (fo=1, routed)           0.000     5.773    Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.286 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.286    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.403 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.403    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.520 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.520    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.637 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.637    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.754 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.754    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.871 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.871    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.186 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_7/O[3]
                         net (fo=2, routed)           0.854     8.039    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2_0[3]
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.307     8.346 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11/O
                         net (fo=1, routed)           0.407     8.753    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11_n_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.877 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2/O
                         net (fo=1, routed)           0.433     9.310    Lab_4_i/Mips_CPU_0/U0/PC_n_35
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.434 r  Lab_4_i/Mips_CPU_0/U0/PC_write/O
                         net (fo=32, routed)          0.838    10.272    Lab_4_i/Mips_CPU_0/U0/PC/L1[11].FF/Q_reg_0
    SLICE_X35Y77         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[11].FF/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.466    12.645    Lab_4_i/Mips_CPU_0/U0/PC/L1[11].FF/Clock
    SLICE_X35Y77         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[11].FF/Q_reg/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X35Y77         FDCE (Setup_fdce_C_CE)      -0.205    12.515    Lab_4_i/Mips_CPU_0/U0/PC/L1[11].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/PC/L1[19].FF/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 2.672ns (36.615%)  route 4.625ns (63.385%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.640     2.934    Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Clock
    SLICE_X43Y68         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/Q
                         net (fo=5, routed)           1.170     4.560    Lab_4_i/Mips_CPU_0/U0/B_Mux/MemoryDataOut[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.684 r  Lab_4_i/Mips_CPU_0/U0/B_Mux/Q_i_13/O
                         net (fo=11, routed)          0.964     5.649    Lab_4_i/Mips_CPU_0/U0/CU/ALU_B[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.773 r  Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49/O
                         net (fo=1, routed)           0.000     5.773    Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.286 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.286    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.403 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.403    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.520 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.520    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.637 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.637    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.754 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.754    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.871 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.871    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.186 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_7/O[3]
                         net (fo=2, routed)           0.854     8.039    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2_0[3]
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.307     8.346 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11/O
                         net (fo=1, routed)           0.407     8.753    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11_n_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.877 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2/O
                         net (fo=1, routed)           0.433     9.310    Lab_4_i/Mips_CPU_0/U0/PC_n_35
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.434 r  Lab_4_i/Mips_CPU_0/U0/PC_write/O
                         net (fo=32, routed)          0.797    10.231    Lab_4_i/Mips_CPU_0/U0/PC/L1[19].FF/Q_reg_0
    SLICE_X37Y79         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[19].FF/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.468    12.647    Lab_4_i/Mips_CPU_0/U0/PC/L1[19].FF/Clock
    SLICE_X37Y79         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[19].FF/Q_reg/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X37Y79         FDCE (Setup_fdce_C_CE)      -0.205    12.517    Lab_4_i/Mips_CPU_0/U0/PC/L1[19].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/PC/L1[10].FF/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 2.672ns (36.732%)  route 4.602ns (63.268%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.640     2.934    Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Clock
    SLICE_X43Y68         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[0].FF/Q_reg/Q
                         net (fo=5, routed)           1.170     4.560    Lab_4_i/Mips_CPU_0/U0/B_Mux/MemoryDataOut[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.684 r  Lab_4_i/Mips_CPU_0/U0/B_Mux/Q_i_13/O
                         net (fo=11, routed)          0.964     5.649    Lab_4_i/Mips_CPU_0/U0/CU/ALU_B[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.773 r  Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49/O
                         net (fo=1, routed)           0.000     5.773    Lab_4_i/Mips_CPU_0/U0/CU/ARITH/PC_write_i_49_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.286 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.286    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_10_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.403 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.403    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_12_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.520 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.520    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_13_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.637 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.637    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_15_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.754 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.754    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_16_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.871 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.871    Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_6_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.186 r  Lab_4_i/Mips_CPU_0/U0/CU/PC_write_i_7/O[3]
                         net (fo=2, routed)           0.854     8.039    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2_0[3]
    SLICE_X33Y82         LUT4 (Prop_lut4_I0_O)        0.307     8.346 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11/O
                         net (fo=1, routed)           0.407     8.753    Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_11_n_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.877 r  Lab_4_i/Mips_CPU_0/U0/PC/L1[31].FF/PC_write_i_2/O
                         net (fo=1, routed)           0.433     9.310    Lab_4_i/Mips_CPU_0/U0/PC_n_35
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.434 r  Lab_4_i/Mips_CPU_0/U0/PC_write/O
                         net (fo=32, routed)          0.774    10.208    Lab_4_i/Mips_CPU_0/U0/PC/L1[10].FF/Q_reg_0
    SLICE_X35Y78         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[10].FF/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.468    12.647    Lab_4_i/Mips_CPU_0/U0/PC/L1[10].FF/Clock
    SLICE_X35Y78         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/PC/L1[10].FF/Q_reg/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X35Y78         FDCE (Setup_fdce_C_CE)      -0.205    12.517    Lab_4_i/Mips_CPU_0/U0/PC/L1[10].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  2.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.576     0.912    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y93         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.112     1.165    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y94         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.844     1.210    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.255%)  route 0.145ns (43.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.656     0.992    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.145     1.278    Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X27Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.323 r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.323    Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X27Y98         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.844     1.210    Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y98         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.092     1.267    Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.577     0.913    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.115     1.169    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y96         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.844     1.210    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Lab_4_i/Mips_CPU_0/U0/B_reg/L1[24].FF/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.209%)  route 0.277ns (62.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.552     0.888    Lab_4_i/Mips_CPU_0/U0/B_reg/L1[24].FF/Clock
    SLICE_X46Y86         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[24].FF/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.164     1.052 r  Lab_4_i/Mips_CPU_0/U0/B_reg/L1[24].FF/Q_reg/Q
                         net (fo=3, routed)           0.277     1.328    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X2Y17         RAMB36E1                                     r  Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.862     1.228    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     1.260    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.044%)  route 0.273ns (65.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.559     0.895    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y99         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.273     1.309    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X32Y100        FDRE                                         r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.912     1.278    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y100        FDRE                                         r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.227    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.044%)  route 0.273ns (65.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.559     0.895    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y99         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.273     1.309    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X32Y100        FDRE                                         r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.912     1.278    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y100        FDRE                                         r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.227    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.044%)  route 0.273ns (65.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.559     0.895    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y99         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.273     1.309    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X32Y100        FDRE                                         r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.912     1.278    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y100        FDRE                                         r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.227    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.573     0.909    Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y87         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.144     1.194    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y87         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.840     1.206    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.922    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.572     0.908    Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y86         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.157     1.205    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X30Y86         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.839     1.205    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y86         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.282     0.923    
    SLICE_X30Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.576     0.912    Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y93         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.160     1.213    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X30Y93         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.844     1.210    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y76    Lab_4_i/Mips_CPU_0/U0/ALU_out/L1[0].FF/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y79    Lab_4_i/Mips_CPU_0/U0/ALU_out/L1[10].FF/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y77    Lab_4_i/Mips_CPU_0/U0/ALU_out/L1[11].FF/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X30Y78    Lab_4_i/Mips_CPU_0/U0/ALU_out/L1[12].FF/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y79    Lab_4_i/Mips_CPU_0/U0/ALU_out/L1[13].FF/Q_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y69    Lab_4_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y69    Lab_4_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y102   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y102   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y102   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y102   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y102   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y102   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y102   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y102   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y85    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y102   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y102   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y102   Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/RF/L1[5].reg/L1[30].FF/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 0.456ns (7.888%)  route 5.325ns (92.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.695     2.989    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        5.325     8.770    Lab_4_i/Mips_CPU_0/U0/RF/L1[5].reg/L1[30].FF/Reset
    SLICE_X52Y87         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/RF/L1[5].reg/L1[30].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.462    12.641    Lab_4_i/Mips_CPU_0/U0/RF/L1[5].reg/L1[30].FF/Clock
    SLICE_X52Y87         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/RF/L1[5].reg/L1[30].FF/Q_reg/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X52Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.211    Lab_4_i/Mips_CPU_0/U0/RF/L1[5].reg/L1[30].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/RF/L1[0].reg/L1[30].FF/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 0.456ns (7.894%)  route 5.321ns (92.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.695     2.989    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        5.321     8.766    Lab_4_i/Mips_CPU_0/U0/RF/L1[0].reg/L1[30].FF/Reset
    SLICE_X53Y87         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/RF/L1[0].reg/L1[30].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.462    12.641    Lab_4_i/Mips_CPU_0/U0/RF/L1[0].reg/L1[30].FF/Clock
    SLICE_X53Y87         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/RF/L1[0].reg/L1[30].FF/Q_reg/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X53Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.211    Lab_4_i/Mips_CPU_0/U0/RF/L1[0].reg/L1[30].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/RF/L1[30].reg/L1[23].FF/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 0.456ns (8.087%)  route 5.183ns (91.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.695     2.989    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        5.183     8.628    Lab_4_i/Mips_CPU_0/U0/RF/L1[30].reg/L1[23].FF/Reset
    SLICE_X52Y86         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/RF/L1[30].reg/L1[23].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.461    12.640    Lab_4_i/Mips_CPU_0/U0/RF/L1[30].reg/L1[23].FF/Clock
    SLICE_X52Y86         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/RF/L1[30].reg/L1[23].FF/Q_reg/C
                         clock pessimism              0.129    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X52Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.210    Lab_4_i/Mips_CPU_0/U0/RF/L1[30].reg/L1[23].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/RF/L1[30].reg/L1[24].FF/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 0.456ns (8.087%)  route 5.183ns (91.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.695     2.989    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        5.183     8.628    Lab_4_i/Mips_CPU_0/U0/RF/L1[30].reg/L1[24].FF/Reset
    SLICE_X52Y86         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/RF/L1[30].reg/L1[24].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.461    12.640    Lab_4_i/Mips_CPU_0/U0/RF/L1[30].reg/L1[24].FF/Clock
    SLICE_X52Y86         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/RF/L1[30].reg/L1[24].FF/Q_reg/C
                         clock pessimism              0.129    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X52Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.210    Lab_4_i/Mips_CPU_0/U0/RF/L1[30].reg/L1[24].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/RF/L1[2].reg/L1[30].FF/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.456ns (8.093%)  route 5.179ns (91.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.695     2.989    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        5.179     8.624    Lab_4_i/Mips_CPU_0/U0/RF/L1[2].reg/L1[30].FF/Reset
    SLICE_X53Y86         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/RF/L1[2].reg/L1[30].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.461    12.640    Lab_4_i/Mips_CPU_0/U0/RF/L1[2].reg/L1[30].FF/Clock
    SLICE_X53Y86         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/RF/L1[2].reg/L1[30].FF/Q_reg/C
                         clock pessimism              0.129    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X53Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.210    Lab_4_i/Mips_CPU_0/U0/RF/L1[2].reg/L1[30].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[18].FF/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.456ns (8.288%)  route 5.046ns (91.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.695     2.989    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        5.046     8.491    Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[18].FF/Reset
    SLICE_X52Y83         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[18].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.459    12.638    Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[18].FF/Clock
    SLICE_X52Y83         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[18].FF/Q_reg/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X52Y83         FDCE (Recov_fdce_C_CLR)     -0.405    12.208    Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[18].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[22].FF/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.456ns (8.288%)  route 5.046ns (91.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.695     2.989    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        5.046     8.491    Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[22].FF/Reset
    SLICE_X52Y83         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[22].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.459    12.638    Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[22].FF/Clock
    SLICE_X52Y83         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[22].FF/Q_reg/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X52Y83         FDCE (Recov_fdce_C_CLR)     -0.405    12.208    Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[22].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[23].FF/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.456ns (8.288%)  route 5.046ns (91.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.695     2.989    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        5.046     8.491    Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[23].FF/Reset
    SLICE_X52Y83         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[23].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.459    12.638    Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[23].FF/Clock
    SLICE_X52Y83         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[23].FF/Q_reg/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X52Y83         FDCE (Recov_fdce_C_CLR)     -0.405    12.208    Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[23].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[24].FF/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.456ns (8.288%)  route 5.046ns (91.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.695     2.989    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        5.046     8.491    Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[24].FF/Reset
    SLICE_X52Y83         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[24].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.459    12.638    Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[24].FF/Clock
    SLICE_X52Y83         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[24].FF/Q_reg/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X52Y83         FDCE (Recov_fdce_C_CLR)     -0.405    12.208    Lab_4_i/Mips_CPU_0/U0/RF/L1[29].reg/L1[24].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/RF/L1[17].reg/L1[22].FF/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.456ns (8.294%)  route 5.042ns (91.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.695     2.989    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        5.042     8.487    Lab_4_i/Mips_CPU_0/U0/RF/L1[17].reg/L1[22].FF/Reset
    SLICE_X53Y83         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/RF/L1[17].reg/L1[22].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        1.459    12.638    Lab_4_i/Mips_CPU_0/U0/RF/L1[17].reg/L1[22].FF/Clock
    SLICE_X53Y83         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/RF/L1[17].reg/L1[22].FF/Q_reg/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X53Y83         FDCE (Recov_fdce_C_CLR)     -0.405    12.208    Lab_4_i/Mips_CPU_0/U0/RF/L1[17].reg/L1[22].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  3.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[27].FF/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.622%)  route 0.319ns (69.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.573     0.909    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        0.319     1.369    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[27].FF/Reset
    SLICE_X29Y84         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[27].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.838     1.204    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[27].FF/Clock
    SLICE_X29Y84         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[27].FF/Q_reg/C
                         clock pessimism             -0.282     0.922    
    SLICE_X29Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[27].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[28].FF/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.622%)  route 0.319ns (69.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.573     0.909    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        0.319     1.369    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[28].FF/Reset
    SLICE_X29Y84         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[28].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.838     1.204    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[28].FF/Clock
    SLICE_X29Y84         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[28].FF/Q_reg/C
                         clock pessimism             -0.282     0.922    
    SLICE_X29Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[28].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[29].FF/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.622%)  route 0.319ns (69.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.573     0.909    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        0.319     1.369    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[29].FF/Reset
    SLICE_X29Y84         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[29].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.838     1.204    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[29].FF/Clock
    SLICE_X29Y84         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[29].FF/Q_reg/C
                         clock pessimism             -0.282     0.922    
    SLICE_X29Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[29].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[30].FF/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.622%)  route 0.319ns (69.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.573     0.909    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        0.319     1.369    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[30].FF/Reset
    SLICE_X29Y84         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[30].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.838     1.204    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[30].FF/Clock
    SLICE_X29Y84         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[30].FF/Q_reg/C
                         clock pessimism             -0.282     0.922    
    SLICE_X29Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[30].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[31].FF/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.622%)  route 0.319ns (69.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.573     0.909    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        0.319     1.369    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[31].FF/Reset
    SLICE_X29Y84         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[31].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.838     1.204    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[31].FF/Clock
    SLICE_X29Y84         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[31].FF/Q_reg/C
                         clock pessimism             -0.282     0.922    
    SLICE_X29Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[31].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/CU/FSM_sequential_current_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.335%)  route 0.324ns (69.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.573     0.909    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        0.324     1.373    Lab_4_i/Mips_CPU_0/U0/CU/Reset
    SLICE_X28Y84         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/CU/FSM_sequential_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.838     1.204    Lab_4_i/Mips_CPU_0/U0/CU/Clock
    SLICE_X28Y84         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/CU/FSM_sequential_current_state_reg[3]/C
                         clock pessimism             -0.282     0.922    
    SLICE_X28Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    Lab_4_i/Mips_CPU_0/U0/CU/FSM_sequential_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[26].FF/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.797%)  route 0.366ns (72.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.573     0.909    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        0.366     1.416    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[26].FF/Reset
    SLICE_X30Y83         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[26].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.837     1.203    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[26].FF/Clock
    SLICE_X30Y83         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[26].FF/Q_reg/C
                         clock pessimism             -0.282     0.921    
    SLICE_X30Y83         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    Lab_4_i/Mips_CPU_0/U0/Instruction_register/L1[26].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/Memory_data_reg/L1[25].FF/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.797%)  route 0.366ns (72.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.573     0.909    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        0.366     1.416    Lab_4_i/Mips_CPU_0/U0/Memory_data_reg/L1[25].FF/Reset
    SLICE_X31Y83         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/Memory_data_reg/L1[25].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.837     1.203    Lab_4_i/Mips_CPU_0/U0/Memory_data_reg/L1[25].FF/Clock
    SLICE_X31Y83         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/Memory_data_reg/L1[25].FF/Q_reg/C
                         clock pessimism             -0.282     0.921    
    SLICE_X31Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    Lab_4_i/Mips_CPU_0/U0/Memory_data_reg/L1[25].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/Memory_data_reg/L1[28].FF/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.797%)  route 0.366ns (72.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.573     0.909    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y87         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1291, routed)        0.366     1.416    Lab_4_i/Mips_CPU_0/U0/Memory_data_reg/L1[28].FF/Reset
    SLICE_X31Y83         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/Memory_data_reg/L1[28].FF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.837     1.203    Lab_4_i/Mips_CPU_0/U0/Memory_data_reg/L1[28].FF/Clock
    SLICE_X31Y83         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/Memory_data_reg/L1[28].FF/Q_reg/C
                         clock pessimism             -0.282     0.921    
    SLICE_X31Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    Lab_4_i/Mips_CPU_0/U0/Memory_data_reg/L1[28].FF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_4_i/Mips_CPU_0/U0/Mult/Controller/next_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.822%)  route 0.303ns (59.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.561     0.897    Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/Clock
    SLICE_X26Y73         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDCE (Prop_fdce_C_Q)         0.164     1.061 f  Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/count_reg[0]/Q
                         net (fo=8, routed)           0.105     1.165    Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/count_reg__0[0]
    SLICE_X27Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.210 f  Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/next_state[0]_i_3/O
                         net (fo=1, routed)           0.198     1.409    Lab_4_i/Mips_CPU_0/U0/Mult/Controller/next_state_reg[0]_0
    SLICE_X27Y72         FDCE                                         f  Lab_4_i/Mips_CPU_0/U0/Mult/Controller/next_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2322, routed)        0.830     1.196    Lab_4_i/Mips_CPU_0/U0/Mult/Controller/Clock
    SLICE_X27Y72         FDCE                                         r  Lab_4_i/Mips_CPU_0/U0/Mult/Controller/next_state_reg[0]/C
                         clock pessimism             -0.284     0.912    
    SLICE_X27Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.820    Lab_4_i/Mips_CPU_0/U0/Mult/Controller/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.589    





