// Seed: 70954141
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout tri id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = ~|id_5 ? -1 : id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd6
) (
    inout wand id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wire _id_3,
    input wor id_4
);
  assign id_2 = 1;
  assign id_2 = -1'b0;
  logic [id_3 : id_3] id_6, id_7, id_8;
  wand id_9 = -1;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7,
      id_8
  );
  assign modCall_1.id_4 = 0;
endmodule
