---
uid: Connector_help_Axon_ACP_-_GDR216
---

# Axon ACP - GDR216

The GDR216 is a 3 Gb/s, HD and SD dual-input distribution amplifier with 8 reclocked outputs per channel (ASI/DVB compatible).

The **Axon ACP - GDR216** connector can be used to display and configure information related to this device.

## About

This connector is automatically generated by the connector **Axon ACP**.

There are different possibilities available for **alarm monitoring** and **trending**.

### Version Info

| **Range** | **Description**                    | **DCF Integration** | **Cassandra Compliant** |
|------------------|------------------------------------|---------------------|-------------------------|
| 1.0.2.x          | Change in export rules.            | Yes                 | Yes                     |
| 1.0.3.x          | Change in discrete display values. | Yes                 | Yes                     |

### Product Info

| Range | Supported Firmware Version |
|------------------|-----------------------------|
| 1.0.2.x          | 0600, 0800                  |
| 1.0.3.x          | 0600, 0800                  |

## Installation and configuration

### Creation

This element is automatically created by the parent element using the **Axon ACP** connector.

## Usage

This element has the following data pages:

- **General**: This page displays general information about the card: **Card Name**, **Card Description**, **SW Revision**, **HW Revision**, etc.
- **SFP**
- **Status**
- **Settings**
- **HDMI/CVBS**
- **Alarm Priority**: This page displays the event messages of the card, i.e. special messages generated asynchronously on the card.

## DataMiner Connectivity Framework

The Axon ACP protocol supports the usage of DCF and can only be used on a DMA with **8.5.4** as the minimum version.

DCF can also be implemented through the DataMiner DCF user interface and through DataMiner third-party connectors (for instance a manager).

Connectivity for this protocol is managed by the parent protocol Axon ACP.

### Interfaces

#### Physical Interfaces

- **SDI Input A**: A single fixed interface of type **input**.
- **SDI Input B**: A single fixed interface of type **input**.
- **SDI Output A1**: A single fixed interface of type **output**.
- **SDI Output A2**: A single fixed interface of type **output**.
- **SDI Output A3**: A single fixed interface of type **output**.
- **SDI Output A4**: A single fixed interface of type **output**.
- **SDI Output A5**: A single fixed interface of type **output**.
- **SDI Output A6**: A single fixed interface of type **output**.
- **SDI Output A7**: A single fixed interface of type **output**.
- **SDI Output A8**: A single fixed interface of type **output**.
- **SDI Output B1**: A single fixed interface of type **output**.
- **SDI Output B2**: A single fixed interface of type **output**.
- **SDI Output B3**: A single fixed interface of type **output**.
- **SDI Output B4**: A single fixed interface of type **output**.
- **SDI Output B5**: A single fixed interface of type **output**.
- **SDI Output B6**: A single fixed interface of type **output**.
- **SDI Output B7**: A single fixed interface of type **output**.
- **SDI Output B8**: A single fixed interface of type **output**.

#### Virtual Interfaces

- **Reclocker A**: A single fixed interface of type **inout**.
- **Reclocker B**: A single fixed interface of type **inout**.

### Connections

#### Internal Connections

When a DVE child element is created, the following connections are established:

- Between **Reclocker A** and **SDI Output A1**.
- Between **Reclocker A** and **SDI Output A2**.
- Between **Reclocker A** and **SDI Output A3**.
- Between **Reclocker A** and **SDI Output A4**.
- Between **Reclocker A** and **SDI Output A5**.
- Between **Reclocker A** and **SDI Output A6**.
- Between **Reclocker A** and **SDI Output A7**.
- Between **Reclocker A** and **SDI Output A8**.
- Between **Reclocker B** and **SDI Output B1**.
- Between **Reclocker B** and **SDI Output B2**.
- Between **Reclocker B** and **SDI Output B3**.
- Between **Reclocker B** and **SDI Output B4**.
- Between **Reclocker B** and **SDI Output B5**.
- Between **Reclocker B** and **SDI Output B6**.
- Between **Reclocker B** and **SDI Output B7**.
- Between **Reclocker B** and **SDI Output B8**.

Depending on the state of **Active A**, the following connections are established:

- **Input A**: Between **SDI Input A** and **Reclocker A**.
- **Input B**: Between **SDI Input B** and **Reclocker A**.

Depending on the state of **Active B**, the following connections are established:

- **Input A**: Between **SDI Input A** and **Reclocker B**.
- **Input B**: Between **SDI Input B** and **Reclocker B**.
