verilog xil_defaultlib -i "G:/Xilinx/2025.1/Vivado/data/rsb/busdef" --include "G:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../sandpiper.gen/sources_1/bd/blockone/ipshared/a9be" --include "../../../../sandpiper.gen/sources_1/bd/blockone/ipshared/ec67/hdl" --include "../../../../sandpiper.gen/sources_1/bd/blockone/ipshared/6cfa/hdl" \
"../../../bd/blockone/ip/blockone_audiomodule_0_0/sim/blockone_audiomodule_0_0.v" \
"../../../bd/blockone/ip/blockone_videomodule_0_0/sim/blockone_videomodule_0_0.v" \
"../../../bd/blockone/ip/blockone_clk_wiz_0_0/blockone_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/blockone/ip/blockone_clk_wiz_0_0/blockone_clk_wiz_0_0.v" \
"../../../bd/blockone/ip/blockone_processing_system7_0_1/sim/blockone_processing_system7_0_1.v" \
"../../../bd/blockone/ip/blockone_util_vector_logic_0_0/sim/blockone_util_vector_logic_0_0.v" \
"../../../bd/blockone/ip/blockone_axi_interconnect_0_upgraded_ipi_imp_xbar_0/sim/blockone_axi_interconnect_0_upgraded_ipi_imp_xbar_0.v" \
"../../../bd/blockone/ip/blockone_axi_interconnect_0_imp_auto_us_0/sim/blockone_axi_interconnect_0_imp_auto_us_0.v" \
"../../../bd/blockone/sim/blockone.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
