<stg><name>music</name>


<trans_list>

<trans id="1096" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln199_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln199_1" val="1"/>
<literal name="icmp_ln199_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln199_1" val="1"/>
<literal name="icmp_ln199_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
<literal name="icmp_ln200_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
<literal name="icmp_ln200_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln201_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln201_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="10" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln202_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="12" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln203_1" val="1"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln203_1" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="14" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln204_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln204_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="16" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="1"/>
<literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="1"/>
<literal name="icmp_ln205_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="17" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="icmp_ln207_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="icmp_ln207_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="20" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="25" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="26" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="27" to="202">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="28" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="30" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="35" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="36" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="37" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="46" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="47" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="128" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="129" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="129" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="130" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="130" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="131" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="146" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="147" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="147" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="148" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="148" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="149" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="149" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="164" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="165" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="165" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="166" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="166" to="195">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="194" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="201" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="202" to="203">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="220" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop7.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([40960 x float]* %X) nounwind, !map !109

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop7.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([361 x float]* %P_sm) nounwind, !map !115

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop7.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @music_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:3  %FFT_Buffer_re = alloca [1024 x float], align 16

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:4  %FFT_Buffer_im = alloca [1024 x float], align 16

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:5  %Xj_f_M_real = alloca [40960 x float], align 4

]]></Node>
<StgValue><ssdm name="Xj_f_M_real"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:6  %Xj_f_M_imag = alloca [40960 x float], align 4

]]></Node>
<StgValue><ssdm name="Xj_f_M_imag"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:7  %Autocorr_Buffer_M_r = alloca [40 x float], align 4

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_r"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:8  %Autocorr_Buffer_M_i = alloca [40 x float], align 4

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_i"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:9  %Rx_M_real = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="Rx_M_real"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:10  %Rx_M_imag = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="Rx_M_imag"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:11  %U_M_real = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="U_M_real"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:12  %U_M_imag = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="U_M_imag"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:13  %Un_M_real = alloca [8 x float], align 4

]]></Node>
<StgValue><ssdm name="Un_M_real"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:14  %Un_M_imag = alloca [8 x float], align 4

]]></Node>
<StgValue><ssdm name="Un_M_imag"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:15  %UU_M_real = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="UU_M_real"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:16  %UU_M_imag = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="UU_M_imag"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:17  %AUU_M_real = alloca [1444 x float], align 4

]]></Node>
<StgValue><ssdm name="AUU_M_real"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:18  %AUU_M_imag = alloca [1444 x float], align 4

]]></Node>
<StgValue><ssdm name="AUU_M_imag"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:19  %w_M_real = alloca [361 x float], align 4

]]></Node>
<StgValue><ssdm name="w_M_real"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:20  %w_M_imag = alloca [361 x float], align 4

]]></Node>
<StgValue><ssdm name="w_M_imag"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:21  %a_theta_M_real = alloca [1444 x float], align 4

]]></Node>
<StgValue><ssdm name="a_theta_M_real"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:22  %a_theta_M_imag = alloca [1444 x float], align 4

]]></Node>
<StgValue><ssdm name="a_theta_M_imag"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop7.preheader:23  br label %arrayctor.loop7

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
arrayctor.loop7:0  %phi_ln199 = phi i10 [ %add_ln199, %arrayctor.loop78 ], [ 0, %arrayctor.loop7.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln199"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayctor.loop7:1  %add_ln199 = add i10 %phi_ln199, 1

]]></Node>
<StgValue><ssdm name="add_ln199"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
arrayctor.loop7:2  %tmp_29 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %phi_ln199, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="13">
<![CDATA[
arrayctor.loop7:3  %zext_ln1027 = zext i13 %tmp_29 to i14

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
arrayctor.loop7:4  %tmp_30 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %phi_ln199, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="11">
<![CDATA[
arrayctor.loop7:5  %zext_ln1027_2 = zext i11 %tmp_30 to i14

]]></Node>
<StgValue><ssdm name="zext_ln1027_2"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
arrayctor.loop7:6  %add_ln1027 = add i14 %zext_ln1027_2, %zext_ln1027

]]></Node>
<StgValue><ssdm name="add_ln1027"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop7:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop7:8  br label %arrayctor.loop10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
arrayctor.loop10:0  %phi_ln199_1 = phi i4 [ 0, %arrayctor.loop7 ], [ %add_ln199_1, %arrayctor.loop1011 ]

]]></Node>
<StgValue><ssdm name="phi_ln199_1"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop10:1  %add_ln199_1 = add i4 %phi_ln199_1, 1

]]></Node>
<StgValue><ssdm name="add_ln199_1"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="4">
<![CDATA[
arrayctor.loop10:2  %zext_ln1027_9 = zext i4 %phi_ln199_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln1027_9"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
arrayctor.loop10:3  %add_ln1027_1 = add i14 %zext_ln1027_9, %add_ln1027

]]></Node>
<StgValue><ssdm name="add_ln1027_1"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop10:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop10:5  br label %arrayctor.loop13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop13:0  %phi_ln199_2 = phi i2 [ 0, %arrayctor.loop10 ], [ %add_ln199_2, %arrayctor.loop13 ]

]]></Node>
<StgValue><ssdm name="phi_ln199_2"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop13:1  %add_ln199_2 = add i2 %phi_ln199_2, 1

]]></Node>
<StgValue><ssdm name="add_ln199_2"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
arrayctor.loop13:2  %tmp_35 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln1027_1, i2 %phi_ln199_2)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="16">
<![CDATA[
arrayctor.loop13:3  %zext_ln1027_10 = zext i16 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_10"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13:4  %Xj_f_M_real_addr = getelementptr [40960 x float]* %Xj_f_M_real, i64 0, i64 %zext_ln1027_10

]]></Node>
<StgValue><ssdm name="Xj_f_M_real_addr"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13:5  %Xj_f_M_imag_addr = getelementptr [40960 x float]* %Xj_f_M_imag, i64 0, i64 %zext_ln1027_10

]]></Node>
<StgValue><ssdm name="Xj_f_M_imag_addr"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayctor.loop13:6  store float 0.000000e+00, float* %Xj_f_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayctor.loop13:7  store float 0.000000e+00, float* %Xj_f_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop13:8  %icmp_ln199 = icmp eq i2 %phi_ln199_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln199"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop13:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop13:10  br i1 %icmp_ln199, label %arrayctor.loop1011, label %arrayctor.loop13

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop1011:0  %icmp_ln199_1 = icmp eq i4 %phi_ln199_1, -7

]]></Node>
<StgValue><ssdm name="icmp_ln199_1"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1011:1  br i1 %icmp_ln199_1, label %arrayctor.loop78, label %arrayctor.loop10

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln199_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayctor.loop78:0  %icmp_ln199_2 = icmp eq i10 %phi_ln199, -1

]]></Node>
<StgValue><ssdm name="icmp_ln199_2"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln199_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop78:1  br i1 %icmp_ln199_2, label %arrayctor.loop14.preheader, label %arrayctor.loop7

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln199_1" val="1"/>
<literal name="icmp_ln199_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop14.preheader:0  br label %arrayctor.loop14

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
arrayctor.loop14:0  %phi_ln200 = phi i4 [ %add_ln200, %arrayctor.loop1415 ], [ 0, %arrayctor.loop14.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln200"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop14:1  %add_ln200 = add i4 %phi_ln200, 1

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop14:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop14:3  br label %arrayctor.loop17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop17:0  %phi_ln200_1 = phi i2 [ 0, %arrayctor.loop14 ], [ %add_ln200_1, %arrayctor.loop17 ]

]]></Node>
<StgValue><ssdm name="phi_ln200_1"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop17:1  %add_ln200_1 = add i2 %phi_ln200_1, 1

]]></Node>
<StgValue><ssdm name="add_ln200_1"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
arrayctor.loop17:2  %tmp_36 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %phi_ln200, i2 %phi_ln200_1)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="6">
<![CDATA[
arrayctor.loop17:3  %zext_ln1027_3 = zext i6 %tmp_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_3"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop17:4  %Autocorr_Buffer_M_r_1 = getelementptr [40 x float]* %Autocorr_Buffer_M_r, i64 0, i64 %zext_ln1027_3

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_r_1"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop17:5  %Autocorr_Buffer_M_i_1 = getelementptr [40 x float]* %Autocorr_Buffer_M_i, i64 0, i64 %zext_ln1027_3

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_i_1"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayctor.loop17:6  store float 0.000000e+00, float* %Autocorr_Buffer_M_r_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayctor.loop17:7  store float 0.000000e+00, float* %Autocorr_Buffer_M_i_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop17:8  %icmp_ln200 = icmp eq i2 %phi_ln200_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop17:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop17:10  br i1 %icmp_ln200, label %arrayctor.loop1415, label %arrayctor.loop17

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop1415:0  %icmp_ln200_1 = icmp eq i4 %phi_ln200, -7

]]></Node>
<StgValue><ssdm name="icmp_ln200_1"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1415:1  br i1 %icmp_ln200_1, label %arrayctor.loop18.preheader, label %arrayctor.loop14

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
<literal name="icmp_ln200_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop18.preheader:0  br label %arrayctor.loop18

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop18:0  %phi_ln201 = phi i2 [ %add_ln201, %arrayctor.loop1819 ], [ 0, %arrayctor.loop18.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln201"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop18:1  %add_ln201 = add i2 %phi_ln201, 1

]]></Node>
<StgValue><ssdm name="add_ln201"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop18:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop18:3  br label %arrayctor.loop21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop21:0  %phi_ln201_1 = phi i2 [ 0, %arrayctor.loop18 ], [ %add_ln201_1, %arrayctor.loop21 ]

]]></Node>
<StgValue><ssdm name="phi_ln201_1"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop21:1  %add_ln201_1 = add i2 %phi_ln201_1, 1

]]></Node>
<StgValue><ssdm name="add_ln201_1"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop21:2  %tmp_37 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln201, i2 %phi_ln201_1)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop21:3  %zext_ln1027_4 = zext i4 %tmp_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_4"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop21:4  %Rx_M_real_addr = getelementptr [16 x float]* %Rx_M_real, i64 0, i64 %zext_ln1027_4

]]></Node>
<StgValue><ssdm name="Rx_M_real_addr"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop21:5  %Rx_M_imag_addr = getelementptr [16 x float]* %Rx_M_imag, i64 0, i64 %zext_ln1027_4

]]></Node>
<StgValue><ssdm name="Rx_M_imag_addr"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop21:6  store float 0.000000e+00, float* %Rx_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop21:7  store float 0.000000e+00, float* %Rx_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop21:8  %icmp_ln201 = icmp eq i2 %phi_ln201_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln201"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop21:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop21:10  br i1 %icmp_ln201, label %arrayctor.loop1819, label %arrayctor.loop21

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1819:0  %icmp_ln201_1 = icmp eq i2 %phi_ln201, -1

]]></Node>
<StgValue><ssdm name="icmp_ln201_1"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1819:1  br i1 %icmp_ln201_1, label %arrayctor.loop22.preheader, label %arrayctor.loop18

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln201_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop22.preheader:0  br label %arrayctor.loop22

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop22:0  %phi_ln202 = phi i2 [ %add_ln202, %arrayctor.loop2223 ], [ 0, %arrayctor.loop22.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln202"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop22:1  %add_ln202 = add i2 %phi_ln202, 1

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop22:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop22:3  br label %arrayctor.loop25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop25:0  %phi_ln202_1 = phi i2 [ 0, %arrayctor.loop22 ], [ %add_ln202_1, %arrayctor.loop25 ]

]]></Node>
<StgValue><ssdm name="phi_ln202_1"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop25:1  %add_ln202_1 = add i2 %phi_ln202_1, 1

]]></Node>
<StgValue><ssdm name="add_ln202_1"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop25:2  %tmp_38 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln202, i2 %phi_ln202_1)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop25:3  %zext_ln1027_5 = zext i4 %tmp_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_5"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop25:4  %U_M_real_addr = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln1027_5

]]></Node>
<StgValue><ssdm name="U_M_real_addr"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop25:5  %U_M_imag_addr = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln1027_5

]]></Node>
<StgValue><ssdm name="U_M_imag_addr"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop25:6  store float 0.000000e+00, float* %U_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop25:7  store float 0.000000e+00, float* %U_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop25:8  %icmp_ln202 = icmp eq i2 %phi_ln202_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop25:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop25:10  br i1 %icmp_ln202, label %arrayctor.loop2223, label %arrayctor.loop25

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop2223:0  %icmp_ln202_1 = icmp eq i2 %phi_ln202, -1

]]></Node>
<StgValue><ssdm name="icmp_ln202_1"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop2223:1  br i1 %icmp_ln202_1, label %arrayctor.loop26.preheader, label %arrayctor.loop22

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln202_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop26.preheader:0  br label %arrayctor.loop26

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop26:0  %phi_ln203 = phi i2 [ %add_ln203, %arrayctor.loop2627 ], [ 0, %arrayctor.loop26.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln203"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop26:1  %add_ln203 = add i2 %phi_ln203, 1

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop26:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop26:3  br label %arrayctor.loop29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayctor.loop29:0  %phi_ln203_1 = phi i1 [ false, %arrayctor.loop26 ], [ %xor_ln203, %arrayctor.loop29 ]

]]></Node>
<StgValue><ssdm name="phi_ln203_1"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop29:1  %xor_ln203 = xor i1 %phi_ln203_1, true

]]></Node>
<StgValue><ssdm name="xor_ln203"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
arrayctor.loop29:2  %tmp_39 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %phi_ln203, i1 %phi_ln203_1)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="3">
<![CDATA[
arrayctor.loop29:3  %zext_ln1027_6 = zext i3 %tmp_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_6"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop29:4  %Un_M_real_addr = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %zext_ln1027_6

]]></Node>
<StgValue><ssdm name="Un_M_real_addr"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop29:5  %Un_M_imag_addr = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %zext_ln1027_6

]]></Node>
<StgValue><ssdm name="Un_M_imag_addr"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayctor.loop29:6  store float 0.000000e+00, float* %Un_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayctor.loop29:7  store float 0.000000e+00, float* %Un_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop29:8  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop29:9  br i1 %phi_ln203_1, label %arrayctor.loop2627, label %arrayctor.loop29

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop2627:0  %icmp_ln203 = icmp eq i2 %phi_ln203, -1

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop2627:1  br i1 %icmp_ln203, label %arrayctor.loop30.preheader, label %arrayctor.loop26

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln203_1" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop30.preheader:0  br label %arrayctor.loop30

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop30:0  %phi_ln204 = phi i2 [ %add_ln204, %arrayctor.loop3031 ], [ 0, %arrayctor.loop30.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln204"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop30:1  %add_ln204 = add i2 %phi_ln204, 1

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop30:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop30:3  br label %arrayctor.loop33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop33:0  %phi_ln204_1 = phi i2 [ 0, %arrayctor.loop30 ], [ %add_ln204_1, %arrayctor.loop33 ]

]]></Node>
<StgValue><ssdm name="phi_ln204_1"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop33:1  %add_ln204_1 = add i2 %phi_ln204_1, 1

]]></Node>
<StgValue><ssdm name="add_ln204_1"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop33:2  %tmp_40 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln204, i2 %phi_ln204_1)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop33:3  %zext_ln1027_7 = zext i4 %tmp_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_7"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop33:4  %UU_M_real_addr = getelementptr [16 x float]* %UU_M_real, i64 0, i64 %zext_ln1027_7

]]></Node>
<StgValue><ssdm name="UU_M_real_addr"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop33:5  %UU_M_imag_addr = getelementptr [16 x float]* %UU_M_imag, i64 0, i64 %zext_ln1027_7

]]></Node>
<StgValue><ssdm name="UU_M_imag_addr"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop33:6  store float 0.000000e+00, float* %UU_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop33:7  store float 0.000000e+00, float* %UU_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop33:8  %icmp_ln204 = icmp eq i2 %phi_ln204_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln204"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop33:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop33:10  br i1 %icmp_ln204, label %arrayctor.loop3031, label %arrayctor.loop33

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop3031:0  %icmp_ln204_1 = icmp eq i2 %phi_ln204, -1

]]></Node>
<StgValue><ssdm name="icmp_ln204_1"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop3031:1  br i1 %icmp_ln204_1, label %arrayctor.loop36.preheader, label %arrayctor.loop30

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln204_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop36.preheader:0  br label %arrayctor.loop36

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="365" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
arrayctor.loop36:0  %phi_ln205 = phi i9 [ %add_ln205, %arrayctor.loop3637 ], [ 0, %arrayctor.loop36.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln205"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop36:1  %add_ln205 = add i9 %phi_ln205, 1

]]></Node>
<StgValue><ssdm name="add_ln205"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop36:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop36:3  br label %arrayctor.loop39

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop39:0  %phi_ln205_1 = phi i2 [ 0, %arrayctor.loop36 ], [ %add_ln205_1, %arrayctor.loop39 ]

]]></Node>
<StgValue><ssdm name="phi_ln205_1"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop39:1  %add_ln205_1 = add i2 %phi_ln205_1, 1

]]></Node>
<StgValue><ssdm name="add_ln205_1"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
arrayctor.loop39:2  %tmp_41 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %phi_ln205, i2 %phi_ln205_1)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="11">
<![CDATA[
arrayctor.loop39:3  %zext_ln1027_8 = zext i11 %tmp_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_8"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop39:4  %AUU_M_real_addr = getelementptr [1444 x float]* %AUU_M_real, i64 0, i64 %zext_ln1027_8

]]></Node>
<StgValue><ssdm name="AUU_M_real_addr"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop39:5  %AUU_M_imag_addr = getelementptr [1444 x float]* %AUU_M_imag, i64 0, i64 %zext_ln1027_8

]]></Node>
<StgValue><ssdm name="AUU_M_imag_addr"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayctor.loop39:6  store float 0.000000e+00, float* %AUU_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayctor.loop39:7  store float 0.000000e+00, float* %AUU_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop39:8  %icmp_ln205 = icmp eq i2 %phi_ln205_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln205"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop39:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop39:10  br i1 %icmp_ln205, label %arrayctor.loop3637, label %arrayctor.loop39

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop3637:0  %icmp_ln205_1 = icmp eq i9 %phi_ln205, -152

]]></Node>
<StgValue><ssdm name="icmp_ln205_1"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop3637:1  br i1 %icmp_ln205_1, label %arrayctor.loop40.preheader, label %arrayctor.loop36

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="1"/>
<literal name="icmp_ln205_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop40.preheader:0  br label %arrayctor.loop40

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="383" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
arrayctor.loop40:0  %phi_ln206 = phi i9 [ %add_ln206, %arrayctor.loop40 ], [ 0, %arrayctor.loop40.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln206"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop40:1  %add_ln206 = add i9 %phi_ln206, 1

]]></Node>
<StgValue><ssdm name="add_ln206"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="9">
<![CDATA[
arrayctor.loop40:2  %zext_ln206 = zext i9 %phi_ln206 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop40:3  %w_M_real_addr = getelementptr [361 x float]* %w_M_real, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="w_M_real_addr"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayctor.loop40:4  store float 0.000000e+00, float* %w_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop40:5  %w_M_imag_addr = getelementptr [361 x float]* %w_M_imag, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="w_M_imag_addr"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayctor.loop40:6  store float 0.000000e+00, float* %w_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop40:7  %icmp_ln206 = icmp eq i9 %phi_ln206, -152

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop40:8  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop40:9  br i1 %icmp_ln206, label %arrayctor.loop41.preheader, label %arrayctor.loop40

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop41.preheader:0  br label %arrayctor.loop41

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="394" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop41:0  %phi_ln207 = phi i2 [ %add_ln207, %arrayctor.loop4142 ], [ 0, %arrayctor.loop41.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln207"/></StgValue>
</operation>

<operation id="395" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
arrayctor.loop41:1  %phi_mul = phi i11 [ %add_ln207_2, %arrayctor.loop4142 ], [ 0, %arrayctor.loop41.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayctor.loop41:2  %add_ln207_2 = add i11 %phi_mul, 361

]]></Node>
<StgValue><ssdm name="add_ln207_2"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop41:3  %add_ln207 = add i2 %phi_ln207, 1

]]></Node>
<StgValue><ssdm name="add_ln207"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop41:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop41:5  br label %arrayctor.loop44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="400" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
arrayctor.loop44:0  %phi_ln207_1 = phi i9 [ 0, %arrayctor.loop41 ], [ %add_ln207_1, %arrayctor.loop44 ]

]]></Node>
<StgValue><ssdm name="phi_ln207_1"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop44:1  %add_ln207_1 = add i9 %phi_ln207_1, 1

]]></Node>
<StgValue><ssdm name="add_ln207_1"/></StgValue>
</operation>

<operation id="402" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="9">
<![CDATA[
arrayctor.loop44:2  %zext_ln1027_11 = zext i9 %phi_ln207_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1027_11"/></StgValue>
</operation>

<operation id="403" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayctor.loop44:3  %add_ln1027_2 = add i11 %phi_mul, %zext_ln1027_11

]]></Node>
<StgValue><ssdm name="add_ln1027_2"/></StgValue>
</operation>

<operation id="404" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="11">
<![CDATA[
arrayctor.loop44:4  %zext_ln1027_12 = zext i11 %add_ln1027_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_12"/></StgValue>
</operation>

<operation id="405" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop44:5  %a_theta_M_real_addr = getelementptr [1444 x float]* %a_theta_M_real, i64 0, i64 %zext_ln1027_12

]]></Node>
<StgValue><ssdm name="a_theta_M_real_addr"/></StgValue>
</operation>

<operation id="406" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop44:6  %a_theta_M_imag_addr = getelementptr [1444 x float]* %a_theta_M_imag, i64 0, i64 %zext_ln1027_12

]]></Node>
<StgValue><ssdm name="a_theta_M_imag_addr"/></StgValue>
</operation>

<operation id="407" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayctor.loop44:7  store float 0.000000e+00, float* %a_theta_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="408" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayctor.loop44:8  store float 0.000000e+00, float* %a_theta_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="409" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop44:9  %icmp_ln207 = icmp eq i9 %phi_ln207_1, -152

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="410" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop44:10  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="411" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop44:11  br i1 %icmp_ln207, label %arrayctor.loop4142, label %arrayctor.loop44

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="412" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop4142:0  %icmp_ln207_1 = icmp eq i2 %phi_ln207, -1

]]></Node>
<StgValue><ssdm name="icmp_ln207_1"/></StgValue>
</operation>

<operation id="413" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop4142:1  br i1 %icmp_ln207_1, label %.preheader14.preheader, label %arrayctor.loop41

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="414" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
<literal name="icmp_ln207_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="415" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader14:0  %l_0 = phi i4 [ %l, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="l_0"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14:1  %icmp_ln227 = icmp eq i4 %l_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln227"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14:3  %l = add i4 %l_0, 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4  br i1 %icmp_ln227, label %.preheader11.preheader, label %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
.preheader13.preheader:0  %shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %l_0, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="15" op_0_bw="4">
<![CDATA[
.preheader13.preheader:1  %zext_ln228 = zext i4 %l_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:2  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:0  %eigval_0_1 = alloca float

]]></Node>
<StgValue><ssdm name="eigval_0_1"/></StgValue>
</operation>

<operation id="424" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:1  %eigval_1_1 = alloca float

]]></Node>
<StgValue><ssdm name="eigval_1_1"/></StgValue>
</operation>

<operation id="425" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:2  %eigval_2_1 = alloca float

]]></Node>
<StgValue><ssdm name="eigval_2_1"/></StgValue>
</operation>

<operation id="426" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:3  %eigval_3_1 = alloca float

]]></Node>
<StgValue><ssdm name="eigval_3_1"/></StgValue>
</operation>

<operation id="427" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:4  %sort_index_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="sort_index_0_1"/></StgValue>
</operation>

<operation id="428" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:5  %sort_index_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="sort_index_1_1"/></StgValue>
</operation>

<operation id="429" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:6  %sort_index_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="sort_index_2_1"/></StgValue>
</operation>

<operation id="430" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:7  %sort_index_3_1 = alloca i32

]]></Node>
<StgValue><ssdm name="sort_index_3_1"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:8  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="432" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader13:0  %n_0 = phi i3 [ 0, %.preheader13.preheader ], [ %n_1, %.preheader13.loopexit ]

]]></Node>
<StgValue><ssdm name="n_0"/></StgValue>
</operation>

<operation id="433" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:1  %icmp_ln228 = icmp eq i3 %n_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln228"/></StgValue>
</operation>

<operation id="434" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="435" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:3  %n_1 = add i3 %n_0, 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %icmp_ln228, label %.preheader14.loopexit, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="437" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="17" op_0_bw="3">
<![CDATA[
.preheader12.preheader:0  %zext_ln229_1 = zext i3 %n_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln229_1"/></StgValue>
</operation>

<operation id="438" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:1  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="439" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.loopexit:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="440" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader12:0  %j45_0 = phi i11 [ %j, %0 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="j45_0"/></StgValue>
</operation>

<operation id="441" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="11">
<![CDATA[
.preheader12:1  %zext_ln229 = zext i11 %j45_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="442" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12:2  %icmp_ln229 = icmp eq i11 %j45_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln229"/></StgValue>
</operation>

<operation id="443" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="444" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12:4  %j = add i11 %j45_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="445" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:5  br i1 %icmp_ln229, label %1, label %0

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="446" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %add_ln230 = add i14 %shl_ln, %zext_ln229

]]></Node>
<StgValue><ssdm name="add_ln230"/></StgValue>
</operation>

<operation id="447" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
:1  %tmp_34 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln230, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="448" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="17" op_0_bw="16">
<![CDATA[
:2  %zext_ln230 = zext i16 %tmp_34 to i17

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="449" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %add_ln230_1 = add i17 %zext_ln229_1, %zext_ln230

]]></Node>
<StgValue><ssdm name="add_ln230_1"/></StgValue>
</operation>

<operation id="450" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="17">
<![CDATA[
:4  %zext_ln230_1 = zext i17 %add_ln230_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln230_1"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %X_addr = getelementptr [40960 x float]* %X, i64 0, i64 %zext_ln230_1

]]></Node>
<StgValue><ssdm name="X_addr"/></StgValue>
</operation>

<operation id="452" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="16">
<![CDATA[
:6  %X_load = load float* %X_addr, align 4

]]></Node>
<StgValue><ssdm name="X_load"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="100" op_4_bw="30" op_5_bw="23" op_6_bw="15">
<![CDATA[
:0  call fastcc void @fft([1024 x float]* %FFT_Buffer_re, [1024 x float]* %FFT_Buffer_im) nounwind

]]></Node>
<StgValue><ssdm name="call_ln233"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="454" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="16">
<![CDATA[
:6  %X_load = load float* %X_addr, align 4

]]></Node>
<StgValue><ssdm name="X_load"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="11">
<![CDATA[
:7  %zext_ln230_2 = zext i11 %j45_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln230_2"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %FFT_Buffer_re_addr = getelementptr inbounds [1024 x float]* %FFT_Buffer_re, i64 0, i64 %zext_ln230_2

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_addr"/></StgValue>
</operation>

<operation id="457" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %X_load, float* %FFT_Buffer_re_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="458" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %FFT_Buffer_im_addr = getelementptr inbounds [1024 x float]* %FFT_Buffer_im, i64 0, i64 %zext_ln230_2

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_addr"/></StgValue>
</operation>

<operation id="459" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:11  store float 0.000000e+00, float* %FFT_Buffer_im_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="460" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="461" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="100" op_4_bw="30" op_5_bw="23" op_6_bw="15">
<![CDATA[
:0  call fastcc void @fft([1024 x float]* %FFT_Buffer_re, [1024 x float]* %FFT_Buffer_im) nounwind

]]></Node>
<StgValue><ssdm name="call_ln233"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="463" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %j46_0 = phi i11 [ 0, %1 ], [ %j_3, %3 ]

]]></Node>
<StgValue><ssdm name="j46_0"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %icmp_ln234 = icmp eq i11 %j46_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %j_3 = add i11 %j46_0, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln234, label %.preheader13.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln235 = zext i11 %j46_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:1  %tmp_45 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %j46_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="15" op_0_bw="14">
<![CDATA[
:2  %zext_ln235_1 = zext i14 %tmp_45 to i15

]]></Node>
<StgValue><ssdm name="zext_ln235_1"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
:3  %tmp_46 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %j46_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="15" op_0_bw="12">
<![CDATA[
:4  %zext_ln235_2 = zext i12 %tmp_46 to i15

]]></Node>
<StgValue><ssdm name="zext_ln235_2"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %add_ln235 = add i15 %zext_ln235_2, %zext_ln235_1

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:6  %add_ln235_1 = add i15 %add_ln235, %zext_ln228

]]></Node>
<StgValue><ssdm name="add_ln235_1"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
:7  %tmp_61_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %add_ln235_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:8  %add_ln235_2 = add i17 %tmp_61_cast, %zext_ln229_1

]]></Node>
<StgValue><ssdm name="add_ln235_2"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %FFT_Buffer_re_addr_1 = getelementptr inbounds [1024 x float]* %FFT_Buffer_re, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_addr_1"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="10">
<![CDATA[
:13  %FFT_Buffer_re_load = load float* %FFT_Buffer_re_addr_1, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_load"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %FFT_Buffer_im_addr_1 = getelementptr inbounds [1024 x float]* %FFT_Buffer_im, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_addr_1"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="10">
<![CDATA[
:16  %FFT_Buffer_im_load = load float* %FFT_Buffer_im_addr_1, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_load"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.loopexit:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="482" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="17">
<![CDATA[
:9  %zext_ln235_3 = zext i17 %add_ln235_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln235_3"/></StgValue>
</operation>

<operation id="483" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %Xj_f_M_real_addr_2 = getelementptr [40960 x float]* %Xj_f_M_real, i64 0, i64 %zext_ln235_3

]]></Node>
<StgValue><ssdm name="Xj_f_M_real_addr_2"/></StgValue>
</operation>

<operation id="484" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %Xj_f_M_imag_addr_2 = getelementptr [40960 x float]* %Xj_f_M_imag, i64 0, i64 %zext_ln235_3

]]></Node>
<StgValue><ssdm name="Xj_f_M_imag_addr_2"/></StgValue>
</operation>

<operation id="485" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="10">
<![CDATA[
:13  %FFT_Buffer_re_load = load float* %FFT_Buffer_re_addr_1, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_load"/></StgValue>
</operation>

<operation id="486" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:14  store float %FFT_Buffer_re_load, float* %Xj_f_M_real_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="487" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="10">
<![CDATA[
:16  %FFT_Buffer_im_load = load float* %FFT_Buffer_im_addr_1, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_load"/></StgValue>
</operation>

<operation id="488" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:17  store float %FFT_Buffer_im_load, float* %Xj_f_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="489" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %2

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="490" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader11:0  %jj_0 = phi i11 [ 0, %.preheader11.preheader ], [ %jj, %.preheader11.loopexit ]

]]></Node>
<StgValue><ssdm name="jj_0"/></StgValue>
</operation>

<operation id="491" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader11:1  %icmp_ln241 = icmp eq i11 %jj_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln241"/></StgValue>
</operation>

<operation id="492" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="493" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader11:3  %jj = add i11 %jj_0, 1

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="494" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %icmp_ln241, label %.preheader.preheader, label %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="495" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="11">
<![CDATA[
.preheader10.preheader:0  %zext_ln244 = zext i11 %jj_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="496" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader10.preheader:1  %tmp_31 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %jj_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="497" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="14">
<![CDATA[
.preheader10.preheader:2  %zext_ln244_1 = zext i14 %tmp_31 to i15

]]></Node>
<StgValue><ssdm name="zext_ln244_1"/></StgValue>
</operation>

<operation id="498" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader10.preheader:3  %tmp_32 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %jj_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="499" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="12">
<![CDATA[
.preheader10.preheader:4  %zext_ln244_2 = zext i12 %tmp_32 to i15

]]></Node>
<StgValue><ssdm name="zext_ln244_2"/></StgValue>
</operation>

<operation id="500" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader10.preheader:5  %add_ln244 = add i15 %zext_ln244_2, %zext_ln244_1

]]></Node>
<StgValue><ssdm name="add_ln244"/></StgValue>
</operation>

<operation id="501" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:6  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="502" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="503" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader10:0  %l47_0 = phi i4 [ 0, %.preheader10.preheader ], [ %l_1, %.preheader10.loopexit ]

]]></Node>
<StgValue><ssdm name="l47_0"/></StgValue>
</operation>

<operation id="504" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:1  %icmp_ln242 = icmp eq i4 %l47_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln242"/></StgValue>
</operation>

<operation id="505" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="506" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:3  %l_1 = add i4 %l47_0, 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="507" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:4  br i1 %icmp_ln242, label %5, label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="508" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="15" op_0_bw="4">
<![CDATA[
.preheader9.preheader:0  %zext_ln244_3 = zext i4 %l47_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln244_3"/></StgValue>
</operation>

<operation id="509" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader9.preheader:1  %add_ln244_1 = add i15 %zext_ln244_3, %add_ln244

]]></Node>
<StgValue><ssdm name="add_ln244_1"/></StgValue>
</operation>

<operation id="510" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
.preheader9.preheader:2  %tmp_52_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %add_ln244_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="511" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader9.preheader:3  %tmp_33 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %l47_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="512" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="6">
<![CDATA[
.preheader9.preheader:4  %zext_ln243 = zext i6 %tmp_33 to i7

]]></Node>
<StgValue><ssdm name="zext_ln243"/></StgValue>
</operation>

<operation id="513" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:5  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="514" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:8  call fastcc void @Autocorrelation([40 x float]* %Autocorr_Buffer_M_r, [40 x float]* %Autocorr_Buffer_M_i, [16 x float]* %Rx_M_real, [16 x float]* %Rx_M_imag) nounwind

]]></Node>
<StgValue><ssdm name="call_ln247"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="515" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader9:0  %n48_0 = phi i3 [ %n, %4 ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="n48_0"/></StgValue>
</operation>

<operation id="516" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9:1  %icmp_ln243 = icmp eq i3 %n48_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln243"/></StgValue>
</operation>

<operation id="517" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="518" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9:3  %n = add i3 %n48_0, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="519" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4  br i1 %icmp_ln243, label %.preheader10.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="520" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="3">
<![CDATA[
:0  %zext_ln244_4 = zext i3 %n48_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln244_4"/></StgValue>
</operation>

<operation id="521" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="17" op_0_bw="3">
<![CDATA[
:1  %zext_ln244_5 = zext i3 %n48_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln244_5"/></StgValue>
</operation>

<operation id="522" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %add_ln244_2 = add i17 %tmp_52_cast, %zext_ln244_5

]]></Node>
<StgValue><ssdm name="add_ln244_2"/></StgValue>
</operation>

<operation id="523" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="17">
<![CDATA[
:3  %zext_ln244_6 = zext i17 %add_ln244_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln244_6"/></StgValue>
</operation>

<operation id="524" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Xj_f_M_real_addr_1 = getelementptr [40960 x float]* %Xj_f_M_real, i64 0, i64 %zext_ln244_6

]]></Node>
<StgValue><ssdm name="Xj_f_M_real_addr_1"/></StgValue>
</operation>

<operation id="525" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Xj_f_M_imag_addr_1 = getelementptr [40960 x float]* %Xj_f_M_imag, i64 0, i64 %zext_ln244_6

]]></Node>
<StgValue><ssdm name="Xj_f_M_imag_addr_1"/></StgValue>
</operation>

<operation id="526" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln244_3 = add i7 %zext_ln243, %zext_ln244_4

]]></Node>
<StgValue><ssdm name="add_ln244_3"/></StgValue>
</operation>

<operation id="527" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="16">
<![CDATA[
:10  %Xj_f_M_real_load = load float* %Xj_f_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="Xj_f_M_real_load"/></StgValue>
</operation>

<operation id="528" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="16">
<![CDATA[
:12  %Xj_f_M_imag_load = load float* %Xj_f_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Xj_f_M_imag_load"/></StgValue>
</operation>

<operation id="529" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.loopexit:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="530" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln244_7 = zext i7 %add_ln244_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln244_7"/></StgValue>
</operation>

<operation id="531" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %Autocorr_Buffer_M_r_2 = getelementptr [40 x float]* %Autocorr_Buffer_M_r, i64 0, i64 %zext_ln244_7

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_r_2"/></StgValue>
</operation>

<operation id="532" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %Autocorr_Buffer_M_i_2 = getelementptr [40 x float]* %Autocorr_Buffer_M_i, i64 0, i64 %zext_ln244_7

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_i_2"/></StgValue>
</operation>

<operation id="533" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="16">
<![CDATA[
:10  %Xj_f_M_real_load = load float* %Xj_f_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="Xj_f_M_real_load"/></StgValue>
</operation>

<operation id="534" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store float %Xj_f_M_real_load, float* %Autocorr_Buffer_M_r_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="535" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="16">
<![CDATA[
:12  %Xj_f_M_imag_load = load float* %Xj_f_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Xj_f_M_imag_load"/></StgValue>
</operation>

<operation id="536" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store float %Xj_f_M_imag_load, float* %Autocorr_Buffer_M_i_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="537" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="538" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:8  call fastcc void @Autocorrelation([40 x float]* %Autocorr_Buffer_M_r, [40 x float]* %Autocorr_Buffer_M_i, [16 x float]* %Rx_M_real, [16 x float]* %Rx_M_imag) nounwind

]]></Node>
<StgValue><ssdm name="call_ln247"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="539" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
:0  %eigval_0_1_load = load float* %eigval_0_1

]]></Node>
<StgValue><ssdm name="eigval_0_1_load"/></StgValue>
</operation>

<operation id="540" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32">
<![CDATA[
:1  %eigval_1_1_load = load float* %eigval_1_1

]]></Node>
<StgValue><ssdm name="eigval_1_1_load"/></StgValue>
</operation>

<operation id="541" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32">
<![CDATA[
:2  %eigval_2_1_load = load float* %eigval_2_1

]]></Node>
<StgValue><ssdm name="eigval_2_1_load"/></StgValue>
</operation>

<operation id="542" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
:3  %eigval_3_1_load = load float* %eigval_3_1

]]></Node>
<StgValue><ssdm name="eigval_3_1_load"/></StgValue>
</operation>

<operation id="543" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="0" op_14_bw="0">
<![CDATA[
:9  %call_ret1 = call fastcc { float, float, float, float } @eig_decompose([16 x float]* %Rx_M_real, [16 x float]* %Rx_M_imag, [16 x float]* %U_M_real, [16 x float]* %U_M_imag, float %eigval_0_1_load, float %eigval_1_1_load, float %eigval_2_1_load, float %eigval_3_1_load) nounwind

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="544" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
:4  %sort_index_0_1_load = load i32* %sort_index_0_1

]]></Node>
<StgValue><ssdm name="sort_index_0_1_load"/></StgValue>
</operation>

<operation id="545" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32">
<![CDATA[
:5  %sort_index_1_1_load = load i32* %sort_index_1_1

]]></Node>
<StgValue><ssdm name="sort_index_1_1_load"/></StgValue>
</operation>

<operation id="546" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32">
<![CDATA[
:6  %sort_index_2_1_load = load i32* %sort_index_2_1

]]></Node>
<StgValue><ssdm name="sort_index_2_1_load"/></StgValue>
</operation>

<operation id="547" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
:7  %sort_index_3_1_load = load i32* %sort_index_3_1

]]></Node>
<StgValue><ssdm name="sort_index_3_1_load"/></StgValue>
</operation>

<operation id="548" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="0" op_14_bw="0">
<![CDATA[
:9  %call_ret1 = call fastcc { float, float, float, float } @eig_decompose([16 x float]* %Rx_M_real, [16 x float]* %Rx_M_imag, [16 x float]* %U_M_real, [16 x float]* %U_M_imag, float %eigval_0_1_load, float %eigval_1_1_load, float %eigval_2_1_load, float %eigval_3_1_load) nounwind

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="549" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="128">
<![CDATA[
:10  %eigval_0 = extractvalue { float, float, float, float } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="eigval_0"/></StgValue>
</operation>

<operation id="550" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="128">
<![CDATA[
:11  %eigval_1 = extractvalue { float, float, float, float } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="eigval_1"/></StgValue>
</operation>

<operation id="551" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="128">
<![CDATA[
:12  %eigval_2 = extractvalue { float, float, float, float } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="eigval_2"/></StgValue>
</operation>

<operation id="552" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="128">
<![CDATA[
:13  %eigval_3 = extractvalue { float, float, float, float } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="eigval_3"/></StgValue>
</operation>

<operation id="553" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:14  %call_ret = call fastcc { i32, i32, i32, i32 } @sort_eigval(float %eigval_0, float %eigval_1, float %eigval_2, float %eigval_3, i32 %sort_index_0_1_load, i32 %sort_index_1_1_load, i32 %sort_index_2_1_load, i32 %sort_index_3_1_load) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="554" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  store float %eigval_3, float* %eigval_3_1

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="555" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  store float %eigval_2, float* %eigval_2_1

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="556" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  store float %eigval_1, float* %eigval_1_1

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="557" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  store float %eigval_0, float* %eigval_0_1

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="558" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:14  %call_ret = call fastcc { i32, i32, i32, i32 } @sort_eigval(float %eigval_0, float %eigval_1, float %eigval_2, float %eigval_3, i32 %sort_index_0_1_load, i32 %sort_index_1_1_load, i32 %sort_index_2_1_load, i32 %sort_index_3_1_load) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="559" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="128">
<![CDATA[
:15  %sort_index_0 = extractvalue { i32, i32, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="sort_index_0"/></StgValue>
</operation>

<operation id="560" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="128">
<![CDATA[
:16  %sort_index_1 = extractvalue { i32, i32, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="sort_index_1"/></StgValue>
</operation>

<operation id="561" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="128">
<![CDATA[
:17  %sort_index_2 = extractvalue { i32, i32, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="sort_index_2"/></StgValue>
</operation>

<operation id="562" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="128">
<![CDATA[
:18  %sort_index_3 = extractvalue { i32, i32, i32, i32 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="sort_index_3"/></StgValue>
</operation>

<operation id="563" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  store i32 %sort_index_3, i32* %sort_index_3_1

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="564" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  store i32 %sort_index_2, i32* %sort_index_2_1

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="565" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  store i32 %sort_index_1, i32* %sort_index_1_1

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="566" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  store i32 %sort_index_0, i32* %sort_index_0_1

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="567" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="568" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %x_0 = phi i3 [ 0, %5 ], [ %x, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="569" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln250 = icmp eq i3 %x_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln250"/></StgValue>
</operation>

<operation id="570" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="571" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %x = add i3 %x_0, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="572" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln250, label %.preheader7.preheader, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>

<operation id="573" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader8.preheader:0  %tmp_42 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %x_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="574" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="5">
<![CDATA[
.preheader8.preheader:1  %zext_ln253 = zext i5 %tmp_42 to i6

]]></Node>
<StgValue><ssdm name="zext_ln253"/></StgValue>
</operation>

<operation id="575" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader8.preheader:2  %tmp_43 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %x_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="576" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="4">
<![CDATA[
.preheader8.preheader:3  %zext_ln253_1 = zext i4 %tmp_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln253_1"/></StgValue>
</operation>

<operation id="577" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:4  %Un_M_real_addr_1 = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %zext_ln253_1

]]></Node>
<StgValue><ssdm name="Un_M_real_addr_1"/></StgValue>
</operation>

<operation id="578" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8.preheader:5  %or_ln255 = or i4 %tmp_43, 1

]]></Node>
<StgValue><ssdm name="or_ln255"/></StgValue>
</operation>

<operation id="579" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader8.preheader:6  %tmp_44 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln255)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="580" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:7  %Un_M_real_addr_2 = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="Un_M_real_addr_2"/></StgValue>
</operation>

<operation id="581" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:8  %Un_M_imag_addr_1 = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %zext_ln253_1

]]></Node>
<StgValue><ssdm name="Un_M_imag_addr_1"/></StgValue>
</operation>

<operation id="582" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:9  %Un_M_imag_addr_2 = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="Un_M_imag_addr_2"/></StgValue>
</operation>

<operation id="583" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:10  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="584" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:0  %fc_addr = getelementptr inbounds [1024 x float]* @fc, i64 0, i64 %zext_ln244

]]></Node>
<StgValue><ssdm name="fc_addr"/></StgValue>
</operation>

<operation id="585" st_id="35" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="10">
<![CDATA[
.preheader7.preheader:1  %fc_load = load float* %fc_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="586" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader8:0  %y_0 = phi i3 [ %y_1, %10 ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="587" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:1  %icmp_ln251 = icmp eq i3 %y_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln251"/></StgValue>
</operation>

<operation id="588" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="589" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:3  %y_1 = add i3 %y_0, 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="590" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4  br i1 %icmp_ln251, label %.loopexit.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="591" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln253_2 = zext i3 %y_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln253_2"/></StgValue>
</operation>

<operation id="592" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln253 = add i6 %zext_ln253, %zext_ln253_2

]]></Node>
<StgValue><ssdm name="add_ln253"/></StgValue>
</operation>

<operation id="593" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln253_3 = zext i6 %add_ln253 to i64

]]></Node>
<StgValue><ssdm name="zext_ln253_3"/></StgValue>
</operation>

<operation id="594" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %U_M_real_addr_1 = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln253_3

]]></Node>
<StgValue><ssdm name="U_M_real_addr_1"/></StgValue>
</operation>

<operation id="595" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %U_M_imag_addr_1 = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln253_3

]]></Node>
<StgValue><ssdm name="U_M_imag_addr_1"/></StgValue>
</operation>

<operation id="596" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="2" op_0_bw="3">
<![CDATA[
:5  %trunc_ln252 = trunc i3 %y_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln252"/></StgValue>
</operation>

<operation id="597" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:6  %tmp_9 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %sort_index_0, i32 %sort_index_1, i32 %sort_index_2, i32 %sort_index_3, i2 %trunc_ln252) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="598" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln252 = icmp eq i32 %tmp_9, 1

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="599" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln252, label %7, label %8

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="600" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln254 = icmp eq i32 %tmp_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln254"/></StgValue>
</operation>

<operation id="601" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln254, label %9, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="602" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln252" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="4">
<![CDATA[
:0  %U_M_real_load_1 = load float* %U_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="U_M_real_load_1"/></StgValue>
</operation>

<operation id="603" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln252" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="4">
<![CDATA[
:2  %U_M_imag_load_1 = load float* %U_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="U_M_imag_load_1"/></StgValue>
</operation>

<operation id="604" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="4">
<![CDATA[
:0  %U_M_real_load = load float* %U_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="U_M_real_load"/></StgValue>
</operation>

<operation id="605" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="4">
<![CDATA[
:2  %U_M_imag_load = load float* %U_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="U_M_imag_load"/></StgValue>
</operation>

<operation id="606" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="607" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="4">
<![CDATA[
:0  %U_M_real_load_1 = load float* %U_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="U_M_real_load_1"/></StgValue>
</operation>

<operation id="608" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:1  store float %U_M_real_load_1, float* %Un_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="609" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="4">
<![CDATA[
:2  %U_M_imag_load_1 = load float* %U_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="U_M_imag_load_1"/></StgValue>
</operation>

<operation id="610" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:3  store float %U_M_imag_load_1, float* %Un_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="611" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="612" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="613" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="4">
<![CDATA[
:0  %U_M_real_load = load float* %U_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="U_M_real_load"/></StgValue>
</operation>

<operation id="614" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:1  store float %U_M_real_load, float* %Un_M_real_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="615" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="4">
<![CDATA[
:2  %U_M_imag_load = load float* %U_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="U_M_imag_load"/></StgValue>
</operation>

<operation id="616" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:3  store float %U_M_imag_load, float* %Un_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="617" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %10

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="618" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="619" st_id="38" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="10">
<![CDATA[
.preheader7.preheader:1  %fc_load = load float* %fc_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_load"/></StgValue>
</operation>

<operation id="620" st_id="38" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="32">
<![CDATA[
.preheader7.preheader:2  %tmp_s = fpext float %fc_load to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="621" st_id="39" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="32">
<![CDATA[
.preheader7.preheader:2  %tmp_s = fpext float %fc_load to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="622" st_id="40" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader7.preheader:3  %tmp_3 = fmul double %tmp_s, 0x401921FB54442D11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="623" st_id="41" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader7.preheader:3  %tmp_3 = fmul double %tmp_s, 0x401921FB54442D11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="624" st_id="42" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader7.preheader:3  %tmp_3 = fmul double %tmp_s, 0x401921FB54442D11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="625" st_id="43" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader7.preheader:3  %tmp_3 = fmul double %tmp_s, 0x401921FB54442D11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="626" st_id="44" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader7.preheader:3  %tmp_3 = fmul double %tmp_s, 0x401921FB54442D11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="627" st_id="45" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader7.preheader:3  %tmp_3 = fmul double %tmp_s, 0x401921FB54442D11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="628" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:4  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="629" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader7:0  %x49_0 = phi i3 [ 0, %.preheader7.preheader ], [ %x_1, %.preheader7.loopexit ]

]]></Node>
<StgValue><ssdm name="x49_0"/></StgValue>
</operation>

<operation id="630" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader7:1  %phi_mul7 = phi i11 [ 0, %.preheader7.preheader ], [ %add_ln260, %.preheader7.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul7"/></StgValue>
</operation>

<operation id="631" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7:2  %add_ln260 = add i11 %phi_mul7, 361

]]></Node>
<StgValue><ssdm name="add_ln260"/></StgValue>
</operation>

<operation id="632" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:3  %icmp_ln260 = icmp eq i3 %x49_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln260"/></StgValue>
</operation>

<operation id="633" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="634" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:5  %x_1 = add i3 %x49_0, 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="635" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:6  br i1 %icmp_ln260, label %.preheader5.preheader, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="636" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="2" op_0_bw="3">
<![CDATA[
.preheader6.preheader:0  %trunc_ln262 = trunc i3 %x49_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="637" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:1  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="638" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="639" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader6:0  %y50_0 = phi i9 [ %y, %11 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="y50_0"/></StgValue>
</operation>

<operation id="640" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:1  %icmp_ln261 = icmp eq i9 %y50_0, -151

]]></Node>
<StgValue><ssdm name="icmp_ln261"/></StgValue>
</operation>

<operation id="641" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="642" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:3  %y = add i9 %y50_0, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="643" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %icmp_ln261, label %.preheader7.loopexit, label %11

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="644" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="9">
<![CDATA[
:0  %zext_ln262 = zext i9 %y50_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln262"/></StgValue>
</operation>

<operation id="645" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="11" op_0_bw="9">
<![CDATA[
:1  %zext_ln262_1 = zext i9 %y50_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln262_1"/></StgValue>
</operation>

<operation id="646" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln262 = add i11 %phi_mul7, %zext_ln262_1

]]></Node>
<StgValue><ssdm name="add_ln262"/></StgValue>
</operation>

<operation id="647" st_id="47" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:6  %tmp_10 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float -3.750000e-01, float -1.250000e-01, float 1.250000e-01, float 3.750000e-01, i2 %trunc_ln262) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="648" st_id="47" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_4 = fpext float %tmp_10 to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="649" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %theta_addr = getelementptr inbounds [361 x float]* @theta, i64 0, i64 %zext_ln262

]]></Node>
<StgValue><ssdm name="theta_addr"/></StgValue>
</operation>

<operation id="650" st_id="47" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="9">
<![CDATA[
:10  %theta_load = load float* %theta_addr, align 4

]]></Node>
<StgValue><ssdm name="theta_load"/></StgValue>
</operation>

<operation id="651" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.loopexit:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="652" st_id="48" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_4 = fpext float %tmp_10 to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="653" st_id="48" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="9">
<![CDATA[
:10  %theta_load = load float* %theta_addr, align 4

]]></Node>
<StgValue><ssdm name="theta_load"/></StgValue>
</operation>

<operation id="654" st_id="48" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_6 = fpext float %theta_load to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="655" st_id="49" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_5 = fmul double %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="656" st_id="49" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_6 = fpext float %theta_load to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="657" st_id="50" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_5 = fmul double %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="658" st_id="50" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_7 = fmul double %tmp_6, 0x400921FB54442D11

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="659" st_id="51" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_5 = fmul double %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="660" st_id="51" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_7 = fmul double %tmp_6, 0x400921FB54442D11

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="661" st_id="52" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_5 = fmul double %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="662" st_id="52" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_7 = fmul double %tmp_6, 0x400921FB54442D11

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="663" st_id="53" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_5 = fmul double %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="664" st_id="53" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_7 = fmul double %tmp_6, 0x400921FB54442D11

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="665" st_id="54" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_5 = fmul double %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="666" st_id="54" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_7 = fmul double %tmp_6, 0x400921FB54442D11

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="667" st_id="55" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_7 = fmul double %tmp_6, 0x400921FB54442D11

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="668" st_id="56" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="669" st_id="57" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="670" st_id="58" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="671" st_id="59" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="672" st_id="60" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="673" st_id="61" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="674" st_id="62" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="675" st_id="63" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="676" st_id="64" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="677" st_id="65" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="678" st_id="66" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="679" st_id="67" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="680" st_id="68" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="681" st_id="69" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="682" st_id="70" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="683" st_id="71" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="684" st_id="72" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="685" st_id="73" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="686" st_id="74" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="687" st_id="75" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="688" st_id="76" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="689" st_id="77" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="690" st_id="78" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="691" st_id="79" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="692" st_id="80" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="693" st_id="81" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="694" st_id="82" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="695" st_id="83" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="696" st_id="84" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="697" st_id="85" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="698" st_id="86" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %x_assign = fdiv double %tmp_7, 1.800000e+02

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="699" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
:14  %tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="700" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
:14  %tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="701" st_id="89" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_8 = fmul double %tmp_5, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="702" st_id="90" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_8 = fmul double %tmp_5, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="703" st_id="91" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_8 = fmul double %tmp_5, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="704" st_id="92" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_8 = fmul double %tmp_5, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="705" st_id="93" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_8 = fmul double %tmp_5, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="706" st_id="94" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_8 = fmul double %tmp_5, %tmp_i_i

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="707" st_id="95" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="708" st_id="96" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="709" st_id="97" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="710" st_id="98" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="711" st_id="99" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="712" st_id="100" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="713" st_id="101" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="714" st_id="102" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="715" st_id="103" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="716" st_id="104" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="717" st_id="105" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="718" st_id="106" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="719" st_id="107" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="720" st_id="108" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="721" st_id="109" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="722" st_id="110" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="723" st_id="111" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="724" st_id="112" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="725" st_id="113" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="726" st_id="114" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="727" st_id="115" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="728" st_id="116" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="729" st_id="117" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="730" st_id="118" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="731" st_id="119" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="732" st_id="120" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="733" st_id="121" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="734" st_id="122" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="735" st_id="123" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="736" st_id="124" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="737" st_id="125" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign_1 = fdiv double %tmp_8, 3.400000e+02

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="738" st_id="126" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
:17  %tmp_i_i1 = call fastcc double @"sin_or_cos<double>"(double %x_assign_1, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="739" st_id="126" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
:20  %tmp_i_i2 = call fastcc double @"sin_or_cos<double>"(double %x_assign_1, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="740" st_id="127" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
:17  %tmp_i_i1 = call fastcc double @"sin_or_cos<double>"(double %x_assign_1, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="741" st_id="127" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="64">
<![CDATA[
:18  %p_val_assign_2 = fptrunc double %tmp_i_i1 to float

]]></Node>
<StgValue><ssdm name="p_val_assign_2"/></StgValue>
</operation>

<operation id="742" st_id="127" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
:20  %tmp_i_i2 = call fastcc double @"sin_or_cos<double>"(double %x_assign_1, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="743" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64">
<![CDATA[
:21  %bitcast_ln263 = bitcast double %tmp_i_i2 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln263"/></StgValue>
</operation>

<operation id="744" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %xor_ln263 = xor i64 %bitcast_ln263, -9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln263"/></StgValue>
</operation>

<operation id="745" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64">
<![CDATA[
:23  %bitcast_ln263_1 = bitcast i64 %xor_ln263 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln263_1"/></StgValue>
</operation>

<operation id="746" st_id="127" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="64">
<![CDATA[
:24  %p_val_assign_3 = fptrunc double %bitcast_ln263_1 to float

]]></Node>
<StgValue><ssdm name="p_val_assign_3"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="747" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln262_2 = zext i11 %add_ln262 to i64

]]></Node>
<StgValue><ssdm name="zext_ln262_2"/></StgValue>
</operation>

<operation id="748" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %a_theta_M_real_addr_1 = getelementptr [1444 x float]* %a_theta_M_real, i64 0, i64 %zext_ln262_2

]]></Node>
<StgValue><ssdm name="a_theta_M_real_addr_1"/></StgValue>
</operation>

<operation id="749" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %a_theta_M_imag_addr_1 = getelementptr [1444 x float]* %a_theta_M_imag, i64 0, i64 %zext_ln262_2

]]></Node>
<StgValue><ssdm name="a_theta_M_imag_addr_1"/></StgValue>
</operation>

<operation id="750" st_id="128" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="64">
<![CDATA[
:18  %p_val_assign_2 = fptrunc double %tmp_i_i1 to float

]]></Node>
<StgValue><ssdm name="p_val_assign_2"/></StgValue>
</operation>

<operation id="751" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:19  store float %p_val_assign_2, float* %a_theta_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="752" st_id="128" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="64">
<![CDATA[
:24  %p_val_assign_3 = fptrunc double %bitcast_ln263_1 to float

]]></Node>
<StgValue><ssdm name="p_val_assign_3"/></StgValue>
</operation>

<operation id="753" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:25  store float %p_val_assign_3, float* %a_theta_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="754" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="755" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader5:0  %i51_0 = phi i3 [ %i_5, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="i51_0"/></StgValue>
</operation>

<operation id="756" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:1  %icmp_ln266 = icmp eq i3 %i51_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln266"/></StgValue>
</operation>

<operation id="757" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="758" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:3  %i_5 = add i3 %i51_0, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="759" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %icmp_ln266, label %.preheader3.preheader, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="760" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader4.preheader:0  %tmp_47 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i51_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="761" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="4">
<![CDATA[
.preheader4.preheader:1  %zext_ln273 = zext i4 %tmp_47 to i5

]]></Node>
<StgValue><ssdm name="zext_ln273"/></StgValue>
</operation>

<operation id="762" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader4.preheader:2  %tmp_48 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i51_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="763" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="5">
<![CDATA[
.preheader4.preheader:3  %zext_ln267 = zext i5 %tmp_48 to i6

]]></Node>
<StgValue><ssdm name="zext_ln267"/></StgValue>
</operation>

<operation id="764" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:4  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="765" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="766" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4:0  %j52_0 = phi i3 [ 0, %.preheader4.preheader ], [ %j_4, %15 ]

]]></Node>
<StgValue><ssdm name="j52_0"/></StgValue>
</operation>

<operation id="767" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:1  %icmp_ln267 = icmp eq i3 %j52_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln267"/></StgValue>
</operation>

<operation id="768" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="769" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:3  %j_4 = add i3 %j52_0, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="770" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln267, label %.preheader5.loopexit, label %12

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="771" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln271 = zext i3 %j52_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln271"/></StgValue>
</operation>

<operation id="772" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:1  %tmp_50 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j52_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="773" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="5" op_0_bw="4">
<![CDATA[
:2  %zext_ln273_1 = zext i4 %tmp_50 to i5

]]></Node>
<StgValue><ssdm name="zext_ln273_1"/></StgValue>
</operation>

<operation id="774" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln273 = add i6 %zext_ln271, %zext_ln267

]]></Node>
<StgValue><ssdm name="add_ln273"/></StgValue>
</operation>

<operation id="775" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln273_2 = zext i6 %add_ln273 to i64

]]></Node>
<StgValue><ssdm name="zext_ln273_2"/></StgValue>
</operation>

<operation id="776" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %UU_M_real_addr_1 = getelementptr [16 x float]* %UU_M_real, i64 0, i64 %zext_ln273_2

]]></Node>
<StgValue><ssdm name="UU_M_real_addr_1"/></StgValue>
</operation>

<operation id="777" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %UU_M_imag_addr_1 = getelementptr [16 x float]* %UU_M_imag, i64 0, i64 %zext_ln273_2

]]></Node>
<StgValue><ssdm name="UU_M_imag_addr_1"/></StgValue>
</operation>

<operation id="778" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %13

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="779" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="780" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %complex_M_imag_read = phi float [ 0.000000e+00, %12 ], [ %temp_M_imag, %14 ]

]]></Node>
<StgValue><ssdm name="complex_M_imag_read"/></StgValue>
</operation>

<operation id="781" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %complex_M_real_read = phi float [ 0.000000e+00, %12 ], [ %temp_M_real, %14 ]

]]></Node>
<StgValue><ssdm name="complex_M_real_read"/></StgValue>
</operation>

<operation id="782" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %k_0 = phi i2 [ 0, %12 ], [ %k, %14 ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="783" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln270 = icmp eq i2 %k_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln270"/></StgValue>
</operation>

<operation id="784" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="785" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %k = add i2 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="786" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln270, label %15, label %14

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="787" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="5" op_0_bw="2">
<![CDATA[
:0  %zext_ln271_1 = zext i2 %k_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln271_1"/></StgValue>
</operation>

<operation id="788" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln271 = add i5 %zext_ln273, %zext_ln271_1

]]></Node>
<StgValue><ssdm name="add_ln271"/></StgValue>
</operation>

<operation id="789" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %add_ln271_1 = add i5 %zext_ln273_1, %zext_ln271_1

]]></Node>
<StgValue><ssdm name="add_ln271_1"/></StgValue>
</operation>

<operation id="790" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="5">
<![CDATA[
:5  %zext_ln271_3 = zext i5 %add_ln271_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln271_3"/></StgValue>
</operation>

<operation id="791" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %Un_M_real_addr_4 = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %zext_ln271_3

]]></Node>
<StgValue><ssdm name="Un_M_real_addr_4"/></StgValue>
</operation>

<operation id="792" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %Un_M_imag_addr_4 = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %zext_ln271_3

]]></Node>
<StgValue><ssdm name="Un_M_imag_addr_4"/></StgValue>
</operation>

<operation id="793" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="3">
<![CDATA[
:9  %p_t_real = load float* %Un_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_real"/></StgValue>
</operation>

<operation id="794" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="3">
<![CDATA[
:10  %Un_M_imag_load = load float* %Un_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="Un_M_imag_load"/></StgValue>
</operation>

<operation id="795" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float %complex_M_real_read, float* %UU_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="796" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store float %complex_M_imag_read, float* %UU_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="797" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="798" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln271_2 = zext i5 %add_ln271 to i64

]]></Node>
<StgValue><ssdm name="zext_ln271_2"/></StgValue>
</operation>

<operation id="799" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Un_M_real_addr_3 = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %zext_ln271_2

]]></Node>
<StgValue><ssdm name="Un_M_real_addr_3"/></StgValue>
</operation>

<operation id="800" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %Un_M_imag_addr_3 = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %zext_ln271_2

]]></Node>
<StgValue><ssdm name="Un_M_imag_addr_3"/></StgValue>
</operation>

<operation id="801" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="3">
<![CDATA[
:9  %p_t_real = load float* %Un_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_real"/></StgValue>
</operation>

<operation id="802" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="3">
<![CDATA[
:10  %Un_M_imag_load = load float* %Un_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="Un_M_imag_load"/></StgValue>
</operation>

<operation id="803" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="3">
<![CDATA[
:14  %p_r_M_real = load float* %Un_M_real_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="804" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="3">
<![CDATA[
:15  %p_r_M_imag = load float* %Un_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="805" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32">
<![CDATA[
:11  %bitcast_ln667 = bitcast float %Un_M_imag_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln667"/></StgValue>
</operation>

<operation id="806" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %xor_ln667 = xor i32 %bitcast_ln667, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln667"/></StgValue>
</operation>

<operation id="807" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32">
<![CDATA[
:13  %p_t_imag = bitcast i32 %xor_ln667 to float

]]></Node>
<StgValue><ssdm name="p_t_imag"/></StgValue>
</operation>

<operation id="808" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="3">
<![CDATA[
:14  %p_r_M_real = load float* %Un_M_real_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="809" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="3">
<![CDATA[
:15  %p_r_M_imag = load float* %Un_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>

<operation id="810" st_id="133" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i3 = fmul float %p_r_M_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="811" st_id="133" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_i_i_107 = fmul float %p_r_M_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_107"/></StgValue>
</operation>

<operation id="812" st_id="133" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1_i_i = fmul float %p_r_M_imag, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="813" st_id="133" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_2_i_i = fmul float %p_r_M_real, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="814" st_id="134" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i3 = fmul float %p_r_M_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="815" st_id="134" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_i_i_107 = fmul float %p_r_M_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_107"/></StgValue>
</operation>

<operation id="816" st_id="134" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1_i_i = fmul float %p_r_M_imag, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="817" st_id="134" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_2_i_i = fmul float %p_r_M_real, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="818" st_id="135" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i3 = fmul float %p_r_M_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="819" st_id="135" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_i_i_107 = fmul float %p_r_M_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_107"/></StgValue>
</operation>

<operation id="820" st_id="135" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1_i_i = fmul float %p_r_M_imag, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="821" st_id="135" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_2_i_i = fmul float %p_r_M_real, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="822" st_id="136" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i3 = fmul float %p_r_M_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="823" st_id="136" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_i_i_107 = fmul float %p_r_M_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_107"/></StgValue>
</operation>

<operation id="824" st_id="136" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1_i_i = fmul float %p_r_M_imag, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="825" st_id="136" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_2_i_i = fmul float %p_r_M_real, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="826" st_id="137" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %complex_M_real_writ = fsub float %tmp_i_i3, %tmp_i_i_107

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="827" st_id="137" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="828" st_id="138" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %complex_M_real_writ = fsub float %tmp_i_i3, %tmp_i_i_107

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="829" st_id="138" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="830" st_id="139" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %complex_M_real_writ = fsub float %tmp_i_i3, %tmp_i_i_107

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="831" st_id="139" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="832" st_id="140" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %complex_M_real_writ = fsub float %tmp_i_i3, %tmp_i_i_107

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="833" st_id="140" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="834" st_id="141" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %complex_M_real_writ = fsub float %tmp_i_i3, %tmp_i_i_107

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="835" st_id="141" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="836" st_id="142" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_M_real = fadd float %complex_M_real_read, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="temp_M_real"/></StgValue>
</operation>

<operation id="837" st_id="142" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %temp_M_imag = fadd float %complex_M_imag_read, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="temp_M_imag"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="838" st_id="143" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_M_real = fadd float %complex_M_real_read, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="temp_M_real"/></StgValue>
</operation>

<operation id="839" st_id="143" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %temp_M_imag = fadd float %complex_M_imag_read, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="temp_M_imag"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="840" st_id="144" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_M_real = fadd float %complex_M_real_read, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="temp_M_real"/></StgValue>
</operation>

<operation id="841" st_id="144" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %temp_M_imag = fadd float %complex_M_imag_read, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="temp_M_imag"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="842" st_id="145" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_M_real = fadd float %complex_M_real_read, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="temp_M_real"/></StgValue>
</operation>

<operation id="843" st_id="145" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %temp_M_imag = fadd float %complex_M_imag_read, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="temp_M_imag"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="844" st_id="146" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_M_real = fadd float %complex_M_real_read, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="temp_M_real"/></StgValue>
</operation>

<operation id="845" st_id="146" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %temp_M_imag = fadd float %complex_M_imag_read, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="temp_M_imag"/></StgValue>
</operation>

<operation id="846" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %13

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="847" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3:0  %i53_0 = phi i9 [ %i_6, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i53_0"/></StgValue>
</operation>

<operation id="848" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3:1  %icmp_ln276 = icmp eq i9 %i53_0, -151

]]></Node>
<StgValue><ssdm name="icmp_ln276"/></StgValue>
</operation>

<operation id="849" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="850" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3:3  %i_6 = add i9 %i53_0, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="851" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln276, label %.preheader1.preheader, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>

<operation id="852" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="11" op_0_bw="9">
<![CDATA[
.preheader2.preheader:0  %zext_ln283 = zext i9 %i53_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln283"/></StgValue>
</operation>

<operation id="853" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader2.preheader:1  %tmp_49 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %i53_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="854" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="11">
<![CDATA[
.preheader2.preheader:2  %zext_ln277 = zext i11 %tmp_49 to i12

]]></Node>
<StgValue><ssdm name="zext_ln277"/></StgValue>
</operation>

<operation id="855" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:3  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="856" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="857" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:0  %j54_0 = phi i3 [ 0, %.preheader2.preheader ], [ %j_5, %19 ]

]]></Node>
<StgValue><ssdm name="j54_0"/></StgValue>
</operation>

<operation id="858" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:1  %icmp_ln277 = icmp eq i3 %j54_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln277"/></StgValue>
</operation>

<operation id="859" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="860" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3  %j_5 = add i3 %j54_0, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="861" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln277, label %.preheader3.loopexit, label %16

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="862" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln283_1 = zext i3 %j54_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln283_1"/></StgValue>
</operation>

<operation id="863" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="3">
<![CDATA[
:1  %zext_ln283_2 = zext i3 %j54_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln283_2"/></StgValue>
</operation>

<operation id="864" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln283 = add i12 %zext_ln277, %zext_ln283_2

]]></Node>
<StgValue><ssdm name="add_ln283"/></StgValue>
</operation>

<operation id="865" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln283_3 = zext i12 %add_ln283 to i64

]]></Node>
<StgValue><ssdm name="zext_ln283_3"/></StgValue>
</operation>

<operation id="866" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %AUU_M_real_addr_2 = getelementptr [1444 x float]* %AUU_M_real, i64 0, i64 %zext_ln283_3

]]></Node>
<StgValue><ssdm name="AUU_M_real_addr_2"/></StgValue>
</operation>

<operation id="867" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %AUU_M_imag_addr_2 = getelementptr [1444 x float]* %AUU_M_imag, i64 0, i64 %zext_ln283_3

]]></Node>
<StgValue><ssdm name="AUU_M_imag_addr_2"/></StgValue>
</operation>

<operation id="868" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %17

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="869" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="870" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %complex_M_imag_read_1 = phi float [ 0.000000e+00, %16 ], [ %temp_M_imag_2, %18 ]

]]></Node>
<StgValue><ssdm name="complex_M_imag_read_1"/></StgValue>
</operation>

<operation id="871" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %complex_M_real_read_1 = phi float [ 0.000000e+00, %16 ], [ %temp_M_real_2, %18 ]

]]></Node>
<StgValue><ssdm name="complex_M_real_read_1"/></StgValue>
</operation>

<operation id="872" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:2  %k55_0 = phi i3 [ 0, %16 ], [ %k_2, %18 ]

]]></Node>
<StgValue><ssdm name="k55_0"/></StgValue>
</operation>

<operation id="873" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:3  %phi_mul9 = phi i11 [ 0, %16 ], [ %add_ln281_2, %18 ]

]]></Node>
<StgValue><ssdm name="phi_mul9"/></StgValue>
</operation>

<operation id="874" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %icmp_ln280 = icmp eq i3 %k55_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln280"/></StgValue>
</operation>

<operation id="875" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="876" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %k_2 = add i3 %k55_0, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="877" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln280, label %19, label %18

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="878" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:0  %tmp_52 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k55_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="879" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="6" op_0_bw="5">
<![CDATA[
:1  %zext_ln281 = zext i5 %tmp_52 to i6

]]></Node>
<StgValue><ssdm name="zext_ln281"/></StgValue>
</operation>

<operation id="880" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln281 = add i6 %zext_ln283_1, %zext_ln281

]]></Node>
<StgValue><ssdm name="add_ln281"/></StgValue>
</operation>

<operation id="881" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln281_2 = add i11 %phi_mul9, 361

]]></Node>
<StgValue><ssdm name="add_ln281_2"/></StgValue>
</operation>

<operation id="882" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %add_ln281_1 = add i11 %zext_ln283, %phi_mul9

]]></Node>
<StgValue><ssdm name="add_ln281_1"/></StgValue>
</operation>

<operation id="883" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="11">
<![CDATA[
:8  %zext_ln281_2 = zext i11 %add_ln281_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln281_2"/></StgValue>
</operation>

<operation id="884" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_theta_M_real_addr_3 = getelementptr [1444 x float]* %a_theta_M_real, i64 0, i64 %zext_ln281_2

]]></Node>
<StgValue><ssdm name="a_theta_M_real_addr_3"/></StgValue>
</operation>

<operation id="885" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %a_theta_M_imag_addr_3 = getelementptr [1444 x float]* %a_theta_M_imag, i64 0, i64 %zext_ln281_2

]]></Node>
<StgValue><ssdm name="a_theta_M_imag_addr_3"/></StgValue>
</operation>

<operation id="886" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="11">
<![CDATA[
:11  %p_r_M_real_10 = load float* %a_theta_M_real_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_10"/></StgValue>
</operation>

<operation id="887" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="11">
<![CDATA[
:12  %a_theta_M_imag_load = load float* %a_theta_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_theta_M_imag_load"/></StgValue>
</operation>

<operation id="888" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:0  store float %complex_M_real_read_1, float* %AUU_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="889" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:1  store float %complex_M_imag_read_1, float* %AUU_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="890" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="891" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="6">
<![CDATA[
:3  %zext_ln281_1 = zext i6 %add_ln281 to i64

]]></Node>
<StgValue><ssdm name="zext_ln281_1"/></StgValue>
</operation>

<operation id="892" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %UU_M_real_addr_2 = getelementptr [16 x float]* %UU_M_real, i64 0, i64 %zext_ln281_1

]]></Node>
<StgValue><ssdm name="UU_M_real_addr_2"/></StgValue>
</operation>

<operation id="893" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %UU_M_imag_addr_2 = getelementptr [16 x float]* %UU_M_imag, i64 0, i64 %zext_ln281_1

]]></Node>
<StgValue><ssdm name="UU_M_imag_addr_2"/></StgValue>
</operation>

<operation id="894" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="11">
<![CDATA[
:11  %p_r_M_real_10 = load float* %a_theta_M_real_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_10"/></StgValue>
</operation>

<operation id="895" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="11">
<![CDATA[
:12  %a_theta_M_imag_load = load float* %a_theta_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_theta_M_imag_load"/></StgValue>
</operation>

<operation id="896" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="4">
<![CDATA[
:16  %p_t_real_5 = load float* %UU_M_real_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_5"/></StgValue>
</operation>

<operation id="897" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="4">
<![CDATA[
:17  %p_t_imag_5 = load float* %UU_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_5"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="898" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32">
<![CDATA[
:13  %bitcast_ln667_2 = bitcast float %a_theta_M_imag_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln667_2"/></StgValue>
</operation>

<operation id="899" st_id="151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %xor_ln667_1 = xor i32 %bitcast_ln667_2, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln667_1"/></StgValue>
</operation>

<operation id="900" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32">
<![CDATA[
:15  %p_r_M_imag_10 = bitcast i32 %xor_ln667_1 to float

]]></Node>
<StgValue><ssdm name="p_r_M_imag_10"/></StgValue>
</operation>

<operation id="901" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="4">
<![CDATA[
:16  %p_t_real_5 = load float* %UU_M_real_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_5"/></StgValue>
</operation>

<operation id="902" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="4">
<![CDATA[
:17  %p_t_imag_5 = load float* %UU_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_5"/></StgValue>
</operation>

<operation id="903" st_id="151" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i_i6 = fmul float %p_r_M_real_10, %p_t_real_5

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="904" st_id="151" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i3_108 = fmul float %p_r_M_imag_10, %p_t_imag_5

]]></Node>
<StgValue><ssdm name="tmp_i_i3_108"/></StgValue>
</operation>

<operation id="905" st_id="151" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_1_i_i2 = fmul float %p_r_M_imag_10, %p_t_real_5

]]></Node>
<StgValue><ssdm name="tmp_1_i_i2"/></StgValue>
</operation>

<operation id="906" st_id="151" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_2_i_i3 = fmul float %p_r_M_real_10, %p_t_imag_5

]]></Node>
<StgValue><ssdm name="tmp_2_i_i3"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="907" st_id="152" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i_i6 = fmul float %p_r_M_real_10, %p_t_real_5

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="908" st_id="152" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i3_108 = fmul float %p_r_M_imag_10, %p_t_imag_5

]]></Node>
<StgValue><ssdm name="tmp_i_i3_108"/></StgValue>
</operation>

<operation id="909" st_id="152" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_1_i_i2 = fmul float %p_r_M_imag_10, %p_t_real_5

]]></Node>
<StgValue><ssdm name="tmp_1_i_i2"/></StgValue>
</operation>

<operation id="910" st_id="152" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_2_i_i3 = fmul float %p_r_M_real_10, %p_t_imag_5

]]></Node>
<StgValue><ssdm name="tmp_2_i_i3"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="911" st_id="153" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i_i6 = fmul float %p_r_M_real_10, %p_t_real_5

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="912" st_id="153" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i3_108 = fmul float %p_r_M_imag_10, %p_t_imag_5

]]></Node>
<StgValue><ssdm name="tmp_i_i3_108"/></StgValue>
</operation>

<operation id="913" st_id="153" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_1_i_i2 = fmul float %p_r_M_imag_10, %p_t_real_5

]]></Node>
<StgValue><ssdm name="tmp_1_i_i2"/></StgValue>
</operation>

<operation id="914" st_id="153" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_2_i_i3 = fmul float %p_r_M_real_10, %p_t_imag_5

]]></Node>
<StgValue><ssdm name="tmp_2_i_i3"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="915" st_id="154" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i_i6 = fmul float %p_r_M_real_10, %p_t_real_5

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="916" st_id="154" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i3_108 = fmul float %p_r_M_imag_10, %p_t_imag_5

]]></Node>
<StgValue><ssdm name="tmp_i_i3_108"/></StgValue>
</operation>

<operation id="917" st_id="154" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_1_i_i2 = fmul float %p_r_M_imag_10, %p_t_real_5

]]></Node>
<StgValue><ssdm name="tmp_1_i_i2"/></StgValue>
</operation>

<operation id="918" st_id="154" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_2_i_i3 = fmul float %p_r_M_real_10, %p_t_imag_5

]]></Node>
<StgValue><ssdm name="tmp_2_i_i3"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="919" st_id="155" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_real_writ_8 = fsub float %tmp_i_i6, %tmp_i_i3_108

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_8"/></StgValue>
</operation>

<operation id="920" st_id="155" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %complex_M_imag_writ_9 = fadd float %tmp_1_i_i2, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="921" st_id="156" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_real_writ_8 = fsub float %tmp_i_i6, %tmp_i_i3_108

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_8"/></StgValue>
</operation>

<operation id="922" st_id="156" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %complex_M_imag_writ_9 = fadd float %tmp_1_i_i2, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="923" st_id="157" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_real_writ_8 = fsub float %tmp_i_i6, %tmp_i_i3_108

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_8"/></StgValue>
</operation>

<operation id="924" st_id="157" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %complex_M_imag_writ_9 = fadd float %tmp_1_i_i2, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="925" st_id="158" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_real_writ_8 = fsub float %tmp_i_i6, %tmp_i_i3_108

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_8"/></StgValue>
</operation>

<operation id="926" st_id="158" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %complex_M_imag_writ_9 = fadd float %tmp_1_i_i2, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="927" st_id="159" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_real_writ_8 = fsub float %tmp_i_i6, %tmp_i_i3_108

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_8"/></StgValue>
</operation>

<operation id="928" st_id="159" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %complex_M_imag_writ_9 = fadd float %tmp_1_i_i2, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="929" st_id="160" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %temp_M_real_2 = fadd float %complex_M_real_read_1, %complex_M_real_writ_8

]]></Node>
<StgValue><ssdm name="temp_M_real_2"/></StgValue>
</operation>

<operation id="930" st_id="160" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %temp_M_imag_2 = fadd float %complex_M_imag_read_1, %complex_M_imag_writ_9

]]></Node>
<StgValue><ssdm name="temp_M_imag_2"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="931" st_id="161" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %temp_M_real_2 = fadd float %complex_M_real_read_1, %complex_M_real_writ_8

]]></Node>
<StgValue><ssdm name="temp_M_real_2"/></StgValue>
</operation>

<operation id="932" st_id="161" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %temp_M_imag_2 = fadd float %complex_M_imag_read_1, %complex_M_imag_writ_9

]]></Node>
<StgValue><ssdm name="temp_M_imag_2"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="933" st_id="162" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %temp_M_real_2 = fadd float %complex_M_real_read_1, %complex_M_real_writ_8

]]></Node>
<StgValue><ssdm name="temp_M_real_2"/></StgValue>
</operation>

<operation id="934" st_id="162" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %temp_M_imag_2 = fadd float %complex_M_imag_read_1, %complex_M_imag_writ_9

]]></Node>
<StgValue><ssdm name="temp_M_imag_2"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="935" st_id="163" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %temp_M_real_2 = fadd float %complex_M_real_read_1, %complex_M_real_writ_8

]]></Node>
<StgValue><ssdm name="temp_M_real_2"/></StgValue>
</operation>

<operation id="936" st_id="163" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %temp_M_imag_2 = fadd float %complex_M_imag_read_1, %complex_M_imag_writ_9

]]></Node>
<StgValue><ssdm name="temp_M_imag_2"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="937" st_id="164" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %temp_M_real_2 = fadd float %complex_M_real_read_1, %complex_M_real_writ_8

]]></Node>
<StgValue><ssdm name="temp_M_real_2"/></StgValue>
</operation>

<operation id="938" st_id="164" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %temp_M_imag_2 = fadd float %complex_M_imag_read_1, %complex_M_imag_writ_9

]]></Node>
<StgValue><ssdm name="temp_M_imag_2"/></StgValue>
</operation>

<operation id="939" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %17

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="940" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader1:0  %i56_0 = phi i9 [ %i_7, %23 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i56_0"/></StgValue>
</operation>

<operation id="941" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1:1  %icmp_ln286 = icmp eq i9 %i56_0, -151

]]></Node>
<StgValue><ssdm name="icmp_ln286"/></StgValue>
</operation>

<operation id="942" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="943" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1:3  %i_7 = add i9 %i56_0, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="944" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln286, label %.preheader11.loopexit, label %20

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="945" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="9">
<![CDATA[
:0  %zext_ln290 = zext i9 %i56_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln290"/></StgValue>
</operation>

<operation id="946" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="11" op_0_bw="9">
<![CDATA[
:1  %zext_ln290_1 = zext i9 %i56_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln290_1"/></StgValue>
</operation>

<operation id="947" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:2  %tmp_51 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %i56_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="948" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="11">
<![CDATA[
:3  %zext_ln289 = zext i11 %tmp_51 to i12

]]></Node>
<StgValue><ssdm name="zext_ln289"/></StgValue>
</operation>

<operation id="949" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %21

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="950" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.loopexit:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="951" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %complex_M_imag_read_2 = phi float [ 0.000000e+00, %20 ], [ %temp_M_imag_1, %22 ]

]]></Node>
<StgValue><ssdm name="complex_M_imag_read_2"/></StgValue>
</operation>

<operation id="952" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %complex_M_real_read_2 = phi float [ 0.000000e+00, %20 ], [ %temp_M_real_1, %22 ]

]]></Node>
<StgValue><ssdm name="complex_M_real_read_2"/></StgValue>
</operation>

<operation id="953" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:2  %k57_0 = phi i3 [ 0, %20 ], [ %k_1, %22 ]

]]></Node>
<StgValue><ssdm name="k57_0"/></StgValue>
</operation>

<operation id="954" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:3  %phi_mul11 = phi i11 [ 0, %20 ], [ %add_ln290_2, %22 ]

]]></Node>
<StgValue><ssdm name="phi_mul11"/></StgValue>
</operation>

<operation id="955" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %icmp_ln289 = icmp eq i3 %k57_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="956" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="957" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %k_1 = add i3 %k57_0, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="958" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln289, label %23, label %22

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="959" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="3">
<![CDATA[
:0  %zext_ln290_2 = zext i3 %k57_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln290_2"/></StgValue>
</operation>

<operation id="960" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln290 = add i12 %zext_ln289, %zext_ln290_2

]]></Node>
<StgValue><ssdm name="add_ln290"/></StgValue>
</operation>

<operation id="961" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln290_3 = zext i12 %add_ln290 to i64

]]></Node>
<StgValue><ssdm name="zext_ln290_3"/></StgValue>
</operation>

<operation id="962" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %AUU_M_real_addr_1 = getelementptr [1444 x float]* %AUU_M_real, i64 0, i64 %zext_ln290_3

]]></Node>
<StgValue><ssdm name="AUU_M_real_addr_1"/></StgValue>
</operation>

<operation id="963" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %AUU_M_imag_addr_1 = getelementptr [1444 x float]* %AUU_M_imag, i64 0, i64 %zext_ln290_3

]]></Node>
<StgValue><ssdm name="AUU_M_imag_addr_1"/></StgValue>
</operation>

<operation id="964" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln290_2 = add i11 %phi_mul11, 361

]]></Node>
<StgValue><ssdm name="add_ln290_2"/></StgValue>
</operation>

<operation id="965" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln290_1 = add i11 %phi_mul11, %zext_ln290_1

]]></Node>
<StgValue><ssdm name="add_ln290_1"/></StgValue>
</operation>

<operation id="966" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="11">
<![CDATA[
:7  %zext_ln290_4 = zext i11 %add_ln290_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln290_4"/></StgValue>
</operation>

<operation id="967" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %a_theta_M_real_addr_2 = getelementptr [1444 x float]* %a_theta_M_real, i64 0, i64 %zext_ln290_4

]]></Node>
<StgValue><ssdm name="a_theta_M_real_addr_2"/></StgValue>
</operation>

<operation id="968" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_theta_M_imag_addr_2 = getelementptr [1444 x float]* %a_theta_M_imag, i64 0, i64 %zext_ln290_4

]]></Node>
<StgValue><ssdm name="a_theta_M_imag_addr_2"/></StgValue>
</operation>

<operation id="969" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="11">
<![CDATA[
:10  %p_r_M_real_8 = load float* %AUU_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_8"/></StgValue>
</operation>

<operation id="970" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="11">
<![CDATA[
:11  %p_r_M_imag_8 = load float* %AUU_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_8"/></StgValue>
</operation>

<operation id="971" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="11">
<![CDATA[
:12  %p_t_real_4 = load float* %a_theta_M_real_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_4"/></StgValue>
</operation>

<operation id="972" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="11">
<![CDATA[
:13  %p_t_imag_4 = load float* %a_theta_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_4"/></StgValue>
</operation>

<operation id="973" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_M_real_addr_2 = getelementptr [361 x float]* %w_M_real, i64 0, i64 %zext_ln290

]]></Node>
<StgValue><ssdm name="w_M_real_addr_2"/></StgValue>
</operation>

<operation id="974" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %w_M_imag_addr_1 = getelementptr [361 x float]* %w_M_imag, i64 0, i64 %zext_ln290

]]></Node>
<StgValue><ssdm name="w_M_imag_addr_1"/></StgValue>
</operation>

<operation id="975" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="9">
<![CDATA[
:2  %w_M_real_load_1 = load float* %w_M_real_addr_2, align 4

]]></Node>
<StgValue><ssdm name="w_M_real_load_1"/></StgValue>
</operation>

<operation id="976" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="9">
<![CDATA[
:3  %w_M_imag_load = load float* %w_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w_M_imag_load"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="977" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="11">
<![CDATA[
:10  %p_r_M_real_8 = load float* %AUU_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_8"/></StgValue>
</operation>

<operation id="978" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="11">
<![CDATA[
:11  %p_r_M_imag_8 = load float* %AUU_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_8"/></StgValue>
</operation>

<operation id="979" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="11">
<![CDATA[
:12  %p_t_real_4 = load float* %a_theta_M_real_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_4"/></StgValue>
</operation>

<operation id="980" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="11">
<![CDATA[
:13  %p_t_imag_4 = load float* %a_theta_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_4"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="981" st_id="168" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_i_i4 = fmul float %p_r_M_real_8, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="982" st_id="168" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_i1_109 = fmul float %p_r_M_imag_8, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_i_i1_109"/></StgValue>
</operation>

<operation id="983" st_id="168" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_1_i_i1 = fmul float %p_r_M_imag_8, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_1_i_i1"/></StgValue>
</operation>

<operation id="984" st_id="168" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_2_i_i1 = fmul float %p_r_M_real_8, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="985" st_id="169" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_i_i4 = fmul float %p_r_M_real_8, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="986" st_id="169" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_i1_109 = fmul float %p_r_M_imag_8, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_i_i1_109"/></StgValue>
</operation>

<operation id="987" st_id="169" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_1_i_i1 = fmul float %p_r_M_imag_8, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_1_i_i1"/></StgValue>
</operation>

<operation id="988" st_id="169" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_2_i_i1 = fmul float %p_r_M_real_8, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="989" st_id="170" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_i_i4 = fmul float %p_r_M_real_8, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="990" st_id="170" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_i1_109 = fmul float %p_r_M_imag_8, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_i_i1_109"/></StgValue>
</operation>

<operation id="991" st_id="170" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_1_i_i1 = fmul float %p_r_M_imag_8, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_1_i_i1"/></StgValue>
</operation>

<operation id="992" st_id="170" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_2_i_i1 = fmul float %p_r_M_real_8, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="993" st_id="171" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_i_i4 = fmul float %p_r_M_real_8, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="994" st_id="171" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_i1_109 = fmul float %p_r_M_imag_8, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_i_i1_109"/></StgValue>
</operation>

<operation id="995" st_id="171" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_1_i_i1 = fmul float %p_r_M_imag_8, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_1_i_i1"/></StgValue>
</operation>

<operation id="996" st_id="171" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_2_i_i1 = fmul float %p_r_M_real_8, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="997" st_id="172" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %p_r_M_real_9 = fsub float %tmp_i_i4, %tmp_i_i1_109

]]></Node>
<StgValue><ssdm name="p_r_M_real_9"/></StgValue>
</operation>

<operation id="998" st_id="172" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %p_r_M_imag_9 = fadd float %tmp_1_i_i1, %tmp_2_i_i1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_9"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="999" st_id="173" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %p_r_M_real_9 = fsub float %tmp_i_i4, %tmp_i_i1_109

]]></Node>
<StgValue><ssdm name="p_r_M_real_9"/></StgValue>
</operation>

<operation id="1000" st_id="173" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %p_r_M_imag_9 = fadd float %tmp_1_i_i1, %tmp_2_i_i1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_9"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1001" st_id="174" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %p_r_M_real_9 = fsub float %tmp_i_i4, %tmp_i_i1_109

]]></Node>
<StgValue><ssdm name="p_r_M_real_9"/></StgValue>
</operation>

<operation id="1002" st_id="174" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %p_r_M_imag_9 = fadd float %tmp_1_i_i1, %tmp_2_i_i1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_9"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1003" st_id="175" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %p_r_M_real_9 = fsub float %tmp_i_i4, %tmp_i_i1_109

]]></Node>
<StgValue><ssdm name="p_r_M_real_9"/></StgValue>
</operation>

<operation id="1004" st_id="175" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %p_r_M_imag_9 = fadd float %tmp_1_i_i1, %tmp_2_i_i1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_9"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1005" st_id="176" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %p_r_M_real_9 = fsub float %tmp_i_i4, %tmp_i_i1_109

]]></Node>
<StgValue><ssdm name="p_r_M_real_9"/></StgValue>
</operation>

<operation id="1006" st_id="176" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %p_r_M_imag_9 = fadd float %tmp_1_i_i1, %tmp_2_i_i1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_9"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1007" st_id="177" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i_i5 = fmul float %p_r_M_real_9, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="1008" st_id="177" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i2_110 = fmul float %p_r_M_imag_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i2_110"/></StgValue>
</operation>

<operation id="1009" st_id="177" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_5_i_i = fmul float %p_r_M_imag_9, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="1010" st_id="177" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_6_i_i = fmul float %p_r_M_real_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1011" st_id="178" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i_i5 = fmul float %p_r_M_real_9, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="1012" st_id="178" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i2_110 = fmul float %p_r_M_imag_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i2_110"/></StgValue>
</operation>

<operation id="1013" st_id="178" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_5_i_i = fmul float %p_r_M_imag_9, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="1014" st_id="178" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_6_i_i = fmul float %p_r_M_real_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1015" st_id="179" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i_i5 = fmul float %p_r_M_real_9, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="1016" st_id="179" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i2_110 = fmul float %p_r_M_imag_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i2_110"/></StgValue>
</operation>

<operation id="1017" st_id="179" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_5_i_i = fmul float %p_r_M_imag_9, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="1018" st_id="179" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_6_i_i = fmul float %p_r_M_real_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1019" st_id="180" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i_i5 = fmul float %p_r_M_real_9, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="1020" st_id="180" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i2_110 = fmul float %p_r_M_imag_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i2_110"/></StgValue>
</operation>

<operation id="1021" st_id="180" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_5_i_i = fmul float %p_r_M_imag_9, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="1022" st_id="180" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_6_i_i = fmul float %p_r_M_real_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1023" st_id="181" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_2_i_i2 = fadd float %tmp_i_i5, %tmp_i_i2_110

]]></Node>
<StgValue><ssdm name="tmp_2_i_i2"/></StgValue>
</operation>

<operation id="1024" st_id="181" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1025" st_id="182" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_2_i_i2 = fadd float %tmp_i_i5, %tmp_i_i2_110

]]></Node>
<StgValue><ssdm name="tmp_2_i_i2"/></StgValue>
</operation>

<operation id="1026" st_id="182" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1027" st_id="183" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_2_i_i2 = fadd float %tmp_i_i5, %tmp_i_i2_110

]]></Node>
<StgValue><ssdm name="tmp_2_i_i2"/></StgValue>
</operation>

<operation id="1028" st_id="183" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1029" st_id="184" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_2_i_i2 = fadd float %tmp_i_i5, %tmp_i_i2_110

]]></Node>
<StgValue><ssdm name="tmp_2_i_i2"/></StgValue>
</operation>

<operation id="1030" st_id="184" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1031" st_id="185" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_2_i_i2 = fadd float %tmp_i_i5, %tmp_i_i2_110

]]></Node>
<StgValue><ssdm name="tmp_2_i_i2"/></StgValue>
</operation>

<operation id="1032" st_id="185" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1033" st_id="186" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %complex_M_real_writ_9 = fmul float %tmp_2_i_i2, 0x3EB0000000000000

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_9"/></StgValue>
</operation>

<operation id="1034" st_id="186" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %complex_M_imag_writ_1 = fmul float %tmp_7_i_i, 0x3EB0000000000000

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1035" st_id="187" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %complex_M_real_writ_9 = fmul float %tmp_2_i_i2, 0x3EB0000000000000

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_9"/></StgValue>
</operation>

<operation id="1036" st_id="187" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %complex_M_imag_writ_1 = fmul float %tmp_7_i_i, 0x3EB0000000000000

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1037" st_id="188" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %complex_M_real_writ_9 = fmul float %tmp_2_i_i2, 0x3EB0000000000000

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_9"/></StgValue>
</operation>

<operation id="1038" st_id="188" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %complex_M_imag_writ_1 = fmul float %tmp_7_i_i, 0x3EB0000000000000

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1039" st_id="189" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %complex_M_real_writ_9 = fmul float %tmp_2_i_i2, 0x3EB0000000000000

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_9"/></StgValue>
</operation>

<operation id="1040" st_id="189" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %complex_M_imag_writ_1 = fmul float %tmp_7_i_i, 0x3EB0000000000000

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1041" st_id="190" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %temp_M_real_1 = fadd float %complex_M_real_read_2, %complex_M_real_writ_9

]]></Node>
<StgValue><ssdm name="temp_M_real_1"/></StgValue>
</operation>

<operation id="1042" st_id="190" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %temp_M_imag_1 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_1

]]></Node>
<StgValue><ssdm name="temp_M_imag_1"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1043" st_id="191" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %temp_M_real_1 = fadd float %complex_M_real_read_2, %complex_M_real_writ_9

]]></Node>
<StgValue><ssdm name="temp_M_real_1"/></StgValue>
</operation>

<operation id="1044" st_id="191" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %temp_M_imag_1 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_1

]]></Node>
<StgValue><ssdm name="temp_M_imag_1"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1045" st_id="192" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %temp_M_real_1 = fadd float %complex_M_real_read_2, %complex_M_real_writ_9

]]></Node>
<StgValue><ssdm name="temp_M_real_1"/></StgValue>
</operation>

<operation id="1046" st_id="192" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %temp_M_imag_1 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_1

]]></Node>
<StgValue><ssdm name="temp_M_imag_1"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1047" st_id="193" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %temp_M_real_1 = fadd float %complex_M_real_read_2, %complex_M_real_writ_9

]]></Node>
<StgValue><ssdm name="temp_M_real_1"/></StgValue>
</operation>

<operation id="1048" st_id="193" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %temp_M_imag_1 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_1

]]></Node>
<StgValue><ssdm name="temp_M_imag_1"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1049" st_id="194" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %temp_M_real_1 = fadd float %complex_M_real_read_2, %complex_M_real_writ_9

]]></Node>
<StgValue><ssdm name="temp_M_real_1"/></StgValue>
</operation>

<operation id="1050" st_id="194" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %temp_M_imag_1 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_1

]]></Node>
<StgValue><ssdm name="temp_M_imag_1"/></StgValue>
</operation>

<operation id="1051" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0">
<![CDATA[
:30  br label %21

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1052" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="9">
<![CDATA[
:2  %w_M_real_load_1 = load float* %w_M_real_addr_2, align 4

]]></Node>
<StgValue><ssdm name="w_M_real_load_1"/></StgValue>
</operation>

<operation id="1053" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="9">
<![CDATA[
:3  %w_M_imag_load = load float* %w_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w_M_imag_load"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1054" st_id="196" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %complex_M_real_writ_1 = fadd float %w_M_real_load_1, %complex_M_real_read_2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="1055" st_id="196" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %complex_M_imag_writ_2 = fadd float %w_M_imag_load, %complex_M_imag_read_2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1056" st_id="197" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %complex_M_real_writ_1 = fadd float %w_M_real_load_1, %complex_M_real_read_2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="1057" st_id="197" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %complex_M_imag_writ_2 = fadd float %w_M_imag_load, %complex_M_imag_read_2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1058" st_id="198" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %complex_M_real_writ_1 = fadd float %w_M_real_load_1, %complex_M_real_read_2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="1059" st_id="198" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %complex_M_imag_writ_2 = fadd float %w_M_imag_load, %complex_M_imag_read_2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1060" st_id="199" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %complex_M_real_writ_1 = fadd float %w_M_real_load_1, %complex_M_real_read_2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="1061" st_id="199" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %complex_M_imag_writ_2 = fadd float %w_M_imag_load, %complex_M_imag_read_2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1062" st_id="200" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %complex_M_real_writ_1 = fadd float %w_M_real_load_1, %complex_M_real_read_2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="1063" st_id="200" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %complex_M_imag_writ_2 = fadd float %w_M_imag_load, %complex_M_imag_read_2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1064" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
:6  store float %complex_M_real_writ_1, float* %w_M_real_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="1065" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
:7  store float %complex_M_imag_writ_2, float* %w_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="1066" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1067" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:0  %i58_0 = phi i9 [ %i, %24 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i58_0"/></StgValue>
</operation>

<operation id="1068" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1  %icmp_ln296 = icmp eq i9 %i58_0, -151

]]></Node>
<StgValue><ssdm name="icmp_ln296"/></StgValue>
</operation>

<operation id="1069" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1070" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %i = add i9 %i58_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="1071" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln296, label %25, label %24

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="1072" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="9">
<![CDATA[
:0  %zext_ln297 = zext i9 %i58_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln297"/></StgValue>
</operation>

<operation id="1073" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %w_M_real_addr_1 = getelementptr [361 x float]* %w_M_real, i64 0, i64 %zext_ln297

]]></Node>
<StgValue><ssdm name="w_M_real_addr_1"/></StgValue>
</operation>

<operation id="1074" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="9">
<![CDATA[
:2  %w_M_real_load = load float* %w_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="w_M_real_load"/></StgValue>
</operation>

<operation id="1075" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln299"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1076" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="9">
<![CDATA[
:2  %w_M_real_load = load float* %w_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="w_M_real_load"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1077" st_id="204" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1078" st_id="205" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1079" st_id="206" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1080" st_id="207" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1081" st_id="208" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1082" st_id="209" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1083" st_id="210" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1084" st_id="211" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1085" st_id="212" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1086" st_id="213" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1087" st_id="214" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1088" st_id="215" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1089" st_id="216" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1090" st_id="217" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1091" st_id="218" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1092" st_id="219" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float 1.000000e+00, %w_M_real_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1093" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %P_sm_addr = getelementptr [361 x float]* %P_sm, i64 0, i64 %zext_ln297

]]></Node>
<StgValue><ssdm name="P_sm_addr"/></StgValue>
</operation>

<operation id="1094" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:5  store float %tmp, float* %P_sm_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1095" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
