#
# Copyright 2018 Ettus Research LLC
#

# NOTE: All comments prefixed with a "##" will be displayed as a part of the "make help" target
##-------------------
##USRP E3XX FPGA Help
##-------------------
##Usage:
## make <Targets> <Options>
##
##Output:
## build/usrp_<product>_fpga_<image_type>.bit:    Configuration bitstream with header
## build/usrp_<product>_fpga_<image_type>.dts:    Device tree source file
## build/usrp_<product>_fpga_<image_type>.rpt:    Build report (includes utilization and timing summary)

# Option to stop after RTL elaboration. Use this flag as a synthesis check.
ifdef CHECK
TARGET = rtl
else
TARGET = bin
endif
TOP ?= e31x

# vivado_build($1=Device, $2=Definitions)
vivado_build = make -f Makefile.e31x.inc $(TARGET) NAME=$@ ARCH=$(XIL_ARCH_$1) PART_ID=$(XIL_PART_ID_$1) $2 TOP_MODULE=$(TOP) EXTRA_DEFS="$2"

# vivado_build($1=Device, $2=Option)
post_build = @\
	mkdir -p build; \
	echo "Exporting bitstream file..."; \
	cp build-$(1)/e31x.bit build/usrp_`echo $(2) | tr A-Z a-z`_fpga.bit; \
	echo "Exporting build report..."; \
	cp build-$(1)/build.rpt build/usrp_`echo $(2) | tr A-Z a-z`_fpga.rpt; \
	echo "Build DONE ... $(1)";

##
##Supported Targets
##-----------------

all:      E310_SG1_IDLE E310_SG3_IDLE E310_SG1 E310_SG3 E310_SG1_RFNOC E310_SG3_RFNOC##(Default target)

##Build USRP E3XX idle design.
E310_SG1_IDLE E3XX_idle:  build/usrp_e310_sg1_idle_fpga.dts
	$(call vivado_build,E310_SG1, E310_IDLE_IMAGE=1 E310_SG1=1)
	$(call post_build,$@,E310_SG1_IDLE)

##Build USRP E3XX idle design.
E310_SG3_IDLE E3XX_idle_sg3:  build/usrp_e310_sg3_idle_fpga.dts
	$(call vivado_build,E310_SG3, E310_IDLE_IMAGE=1 E310_SG3=1)
	$(call post_build,$@,E310_SG3_IDLE)

##E310_SG1: Speed-grade 1
E310_SG1 E310:  build/usrp_e310_sg1_fpga.dts
	$(call vivado_build,E310_SG1, E310_SG1=1)
	$(call post_build,$@,E310_SG1)

##E310_SG3: Speed-grade 3
E310_SG3 E310_sg3:  build/usrp_e310_sg3_fpga.dts
	$(call vivado_build,E310_SG3, E310_SG3=1)
	$(call post_build,$@,E310_SG3)

##E310_SG1_RFNOC: Speed-grade 1, RFNOC CEs enabled.
E310_SG1_RFNOC E310_RFNOC:  build/usrp_e310_sg1_fpga.dts
	$(call vivado_build,E310_SG1,RFNOC=1 E310_SG1=1)
	$(call post_build,$@,E310_SG1_RFNOC)

##E310_SG3_RFNOC: Speed-grade 3, RFNOC CEs enabled.
E310_SG3_RFNOC E310_RFNOC_sg3: build/usrp_e310_sg3_fpga.dts
	$(call vivado_build,E310_SG3,RFNOC=1 E310_SG3=1)
	$(call post_build,$@,E310_SG3_RFNOC)

##E310_SG1_RFNOC: Speed-grade 1, RFNOC CEs enabled.
E310_SG1_RFNOC_AWG E310_RFNOC_AWG:  build/usrp_e310_sg1_fpga.dts
	$(call vivado_build,E310_SG1,RFNOC=1 E310_SG1=1 AWG=1 BUILD_AWG=1)
	$(call post_build,$@,E310_SG1_RFNOC_AWG)

##E310_SG3_RFNOC_AWG_PULSECIRAVG: Speed-grade 3, RFNOC CEs enabled.
E310_SG3_RFNOC_AWG E310_RFNOC_AWG_sg3: build/usrp_e310_sg3_fpga.dts
	$(call vivado_build,E310_SG3,RFNOC=1 E310_SG3=1 AWG=1 BUILD_AWG=1)
	$(call post_build,$@,E310_SG3_RFNOC_AWG)

##E310_SG3_RFNOC_AWG_PULSECIRAVG: Speed-grade 3, RFNOC CEs enabled.
E310_SG3_RFNOC_AWG_PULSECIRAVG E310_RFNOC_AWG_PULSECIRAVG_sg3: build/usrp_e310_sg3_fpga.dts
	$(call vivado_build,E310_SG3,RFNOC=1 E310_SG3=1 AWG=1 BUILD_AWG=1 BUILD_PULSECIRAVG=1)
	$(call post_build,$@,E310_SG3_RFNOC_AWG_PULSECIRAVG)


build/%.dts: dts/%.dts dts/*.dtsi
	-mkdir -p build
	${CC} -o $@ -E -I dts -nostdinc -undef -x assembler-with-cpp -D__DTS__ $<

clean:    ##Clean up all target build outputs.
	@echo "Cleaning targets..."
	@rm -rf build-E3*
	@rm -rf build

cleanall: ##Clean up all target and ip build outputs.
	@echo "Cleaning targets and IP..."
	@rm -rf build-ip
	@rm -rf build-E3*
	@rm -rf build

help:     ##Show this help message.
	@grep -h "##" Makefile | grep -v "\"##\"" | sed -e 's/\\$$//' | sed -e 's/##//'

##
##Supported Options
##-----------------
##GUI=1        Launch the build in the Vivado GUI.
##CHECK=1      Launch the syntax checker instead of building a bitfile.
##TOP=<module> Specify a top module for syntax checking. (Optional. Default is the bitfile top)

.PHONY: all clean cleanall help
