strict digraph "" {
	node [label="\N"];
	"253:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7882400990>",
		fillcolor=turquoise,
		label="253:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"254:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f78824009d0>",
		fillcolor=springgreen,
		label="254:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"253:BL" -> "254:IF"	 [cond="[]",
		lineno=None];
	"260:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7882400410>",
		fillcolor=springgreen,
		label="260:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"261:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78824004d0>",
		fillcolor=firebrick,
		label="261:NS
LatchedCrcError <= RxCrcError & ~RxByteCntEq0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78824004d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"260:IF" -> "261:NS"	 [cond="['RxStateData']",
		label="RxStateData[0]",
		lineno=260];
	"252:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f7882400810>",
		clk_sens=True,
		fillcolor=gold,
		label="252:AL",
		sens="['MRxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RxStateSFD', 'Reset', 'RxCrcError', 'RxByteCntEq0', 'RxStateData']"];
	"252:AL" -> "253:BL"	 [cond="[]",
		lineno=None];
	"Leaf_252:AL"	 [def_var="['LatchedCrcError']",
		label="Leaf_252:AL"];
	"258:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882400a50>",
		fillcolor=firebrick,
		label="258:NS
LatchedCrcError <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882400a50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"258:NS" -> "Leaf_252:AL"	 [cond="[]",
		lineno=None];
	"255:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882400c10>",
		fillcolor=firebrick,
		label="255:NS
LatchedCrcError <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882400c10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"255:NS" -> "Leaf_252:AL"	 [cond="[]",
		lineno=None];
	"257:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7882400a10>",
		fillcolor=springgreen,
		label="257:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"257:IF" -> "260:IF"	 [cond="['RxStateSFD']",
		label="!(RxStateSFD)",
		lineno=257];
	"257:IF" -> "258:NS"	 [cond="['RxStateSFD']",
		label=RxStateSFD,
		lineno=257];
	"261:NS" -> "Leaf_252:AL"	 [cond="[]",
		lineno=None];
	"254:IF" -> "255:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=254];
	"254:IF" -> "257:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=254];
}
