<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="138100000fs"></ZoomStartTime>
      <ZoomEndTime time="277100001fs"></ZoomEndTime>
      <Cursor1Time time="502100000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="163"></NameColumnWidth>
      <ValueColumnWidth column_width="110"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="32" />
   <wvobject fp_name="/testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/writedata" type="array">
      <obj_property name="ElementShortName">writedata[31:0]</obj_property>
      <obj_property name="ObjectShortName">writedata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dataadr" type="array">
      <obj_property name="ElementShortName">dataadr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataadr[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/memwrite" type="logic">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/memtoreg" type="logic">
      <obj_property name="ElementShortName">memtoreg</obj_property>
      <obj_property name="ObjectShortName">memtoreg</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/pcsrc" type="logic">
      <obj_property name="ElementShortName">pcsrc</obj_property>
      <obj_property name="ObjectShortName">pcsrc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/alusrc" type="logic">
      <obj_property name="ElementShortName">alusrc</obj_property>
      <obj_property name="ObjectShortName">alusrc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/regdst" type="logic">
      <obj_property name="ElementShortName">regdst</obj_property>
      <obj_property name="ObjectShortName">regdst</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/regwrite" type="logic">
      <obj_property name="ElementShortName">regwrite</obj_property>
      <obj_property name="ObjectShortName">regwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/jump" type="logic">
      <obj_property name="ElementShortName">jump</obj_property>
      <obj_property name="ObjectShortName">jump</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/alucontrol" type="array">
      <obj_property name="ElementShortName">alucontrol[2:0]</obj_property>
      <obj_property name="ObjectShortName">alucontrol[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/overflow" type="logic">
      <obj_property name="ElementShortName">overflow</obj_property>
      <obj_property name="ObjectShortName">overflow</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/zero" type="logic">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/instr" type="array">
      <obj_property name="ElementShortName">instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/alu_result" type="array">
      <obj_property name="ElementShortName">alu_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/mem_wdata" type="array">
      <obj_property name="ElementShortName">mem_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/mem_rdata" type="array">
      <obj_property name="ElementShortName">mem_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/pc1" type="array">
      <obj_property name="ElementShortName">pc1[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/rd1" type="array">
      <obj_property name="ElementShortName">rd1[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/imm_extend" type="array">
      <obj_property name="ElementShortName">imm_extend[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm_extend[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/alu_srcb" type="array">
      <obj_property name="ElementShortName">alu_srcb[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_srcb[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/pc_branch" type="array">
      <obj_property name="ElementShortName">pc_branch[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_branch[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/pc_jump" type="array">
      <obj_property name="ElementShortName">pc_jump[27:0]</obj_property>
      <obj_property name="ObjectShortName">pc_jump[27:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/pc_next" type="array">
      <obj_property name="ElementShortName">pc_next[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_next[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/imm_sl2" type="array">
      <obj_property name="ElementShortName">imm_sl2[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm_sl2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/write2reg" type="array">
      <obj_property name="ElementShortName">write2reg[4:0]</obj_property>
      <obj_property name="ObjectShortName">write2reg[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/wd3" type="array">
      <obj_property name="ElementShortName">wd3[31:0]</obj_property>
      <obj_property name="ObjectShortName">wd3[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/dp/pcadd4" type="array">
      <obj_property name="ElementShortName">pcadd4[31:0]</obj_property>
      <obj_property name="ObjectShortName">pcadd4[31:0]</obj_property>
   </wvobject>
</wave_config>
