

================================================================
== Vivado HLS Report for 'fireWall64_2'
================================================================
* Date:           Fri Jun 30 19:08:22 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        fireWall64_2
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      0.00|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_5 (11)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_in_V_data_V), !map !40

ST_1: StgValue_6 (12)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %stream_in_V_dest_V), !map !44

ST_1: StgValue_7 (13)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_last_V), !map !48

ST_1: StgValue_8 (14)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_out_V_data_V), !map !52

ST_1: StgValue_9 (15)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %stream_out_V_dest_V), !map !56

ST_1: StgValue_10 (16)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_last_V), !map !60

ST_1: StgValue_11 (17)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_garbage_V_data_V), !map !64

ST_1: StgValue_12 (18)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %stream_garbage_V_dest_V), !map !68

ST_1: StgValue_13 (19)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_garbage_V_last_V), !map !72

ST_1: StgValue_14 (20)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %match_in_V), !map !76

ST_1: StgValue_15 (21)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @fireWall64_2_str) nounwind

ST_1: StgValue_16 (22)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:23
:11  call void (...)* @_ssdm_op_SpecInterface(i1* %match_in_V, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_17 (23)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:23
:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_18 (24)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:23
:13  call void (...)* @_ssdm_op_SpecInterface(i64* %stream_out_V_data_V, i8* %stream_out_V_dest_V, i1* %stream_out_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_19 (25)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:23
:14  call void (...)* @_ssdm_op_SpecInterface(i64* %stream_garbage_V_data_V, i8* %stream_garbage_V_dest_V, i1* %stream_garbage_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_20 (26)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:23
:15  call void (...)* @_ssdm_op_SpecInterface(i64* %stream_in_V_data_V, i8* %stream_in_V_dest_V, i1* %stream_in_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_21 (27)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:35
:16  br label %1


 <State 2>: 0.00ns
ST_2: empty (29)  [2/2] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:36
:0  %empty = call { i64, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i1P(i64* %stream_in_V_data_V, i8* %stream_in_V_dest_V, i1* %stream_in_V_last_V)

ST_2: match_in_V_read (33)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:37
:4  %match_in_V_read = call i1 @_ssdm_op_Read.ap_vld.i1P(i1* %match_in_V)


 <State 3>: 0.00ns
ST_3: empty (29)  [1/2] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:36
:0  %empty = call { i64, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i1P(i64* %stream_in_V_data_V, i8* %stream_in_V_dest_V, i1* %stream_in_V_last_V)

ST_3: tmp_data_V (30)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:36
:1  %tmp_data_V = extractvalue { i64, i8, i1 } %empty, 0

ST_3: tmp_dest_V (31)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:36
:2  %tmp_dest_V = extractvalue { i64, i8, i1 } %empty, 1

ST_3: tmp_last_V (32)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:36
:3  %tmp_last_V = extractvalue { i64, i8, i1 } %empty, 2

ST_3: StgValue_28 (34)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:37
:5  br i1 %match_in_V_read, label %2, label %3

ST_3: StgValue_29 (36)  [2/2] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:40
:0  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %stream_garbage_V_data_V, i8* %stream_garbage_V_dest_V, i1* %stream_garbage_V_last_V, i64 %tmp_data_V, i8 %tmp_dest_V, i1 %tmp_last_V)

ST_3: StgValue_30 (39)  [2/2] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:38
:0  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %stream_out_V_data_V, i8* %stream_out_V_dest_V, i1* %stream_out_V_last_V, i64 %tmp_data_V, i8 %tmp_dest_V, i1 %tmp_last_V)


 <State 4>: 0.00ns
ST_4: StgValue_31 (36)  [1/2] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:40
:0  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %stream_garbage_V_data_V, i8* %stream_garbage_V_dest_V, i1* %stream_garbage_V_last_V, i64 %tmp_data_V, i8 %tmp_dest_V, i1 %tmp_last_V)

ST_4: StgValue_32 (37)  [1/1] 0.00ns
:1  br label %4

ST_4: StgValue_33 (39)  [1/2] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:38
:0  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %stream_out_V_data_V, i8* %stream_out_V_dest_V, i1* %stream_out_V_last_V, i64 %tmp_data_V, i8 %tmp_dest_V, i1 %tmp_last_V)

ST_4: StgValue_34 (40)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:38
:1  br label %4

ST_4: StgValue_35 (42)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64_2.cpp:42
:0  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
