# Reading pref.tcl
# do VGAcontroller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters {C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/clockDivider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:20 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters" C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/clockDivider.sv 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:39:20 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters {C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/rgbDecoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:20 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters" C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/rgbDecoder.sv 
# -- Compiling module rgbDecoder
# 
# Top level modules:
# 	rgbDecoder
# End time: 22:39:20 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters {C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/addressGenerator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:20 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters" C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/addressGenerator.sv 
# -- Compiling module addressGenerator
# 
# Top level modules:
# 	addressGenerator
# End time: 22:39:20 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters {C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/VGAcontroller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:20 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters" C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/VGAcontroller.sv 
# -- Compiling module VGAcontroller
# 
# Top level modules:
# 	VGAcontroller
# End time: 22:39:20 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters {C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/counterXY.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:20 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters" C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/counterXY.sv 
# -- Compiling module counterXY
# 
# Top level modules:
# 	counterXY
# End time: 22:39:20 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters {C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/sprite65.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:20 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters" C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/sprite65.sv 
# -- Compiling module sprite65
# 
# Top level modules:
# 	sprite65
# End time: 22:39:21 on Jun 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters {C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/printChar.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:21 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters" C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/printChar.sv 
# -- Compiling module printChar
# 
# Top level modules:
# 	printChar
# End time: 22:39:21 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters {C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/topController.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:21 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters" C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/topController.sv 
# -- Compiling module topController
# 
# Top level modules:
# 	topController
# End time: 22:39:21 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters {C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:21 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters" C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv 
# -- Compiling module mcuVGA
# 
# Top level modules:
# 	mcuVGA
# End time: 22:39:21 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters {C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/ROMas.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:21 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters" C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/ROMas.sv 
# -- Compiling module ROMas
# 
# Top level modules:
# 	ROMas
# End time: 22:39:21 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters {C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/tb_VGA.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:21 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters" C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/tb_VGA.sv 
# -- Compiling module tb_VGA
# 
# Top level modules:
# 	tb_VGA
# End time: 22:39:21 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Test 
# Start time: 22:39:21 on Jun 14,2021
# ** Error: (vsim-3170) Could not find 'Test'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/simulation/modelsim/rtl_work
#             C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./VGAcontroller_run_msim_rtl_verilog.do PAUSED at line 21
vsim -L altera_mf_ver -L lpm_ver tb_VGA
# vsim -L altera_mf_ver -L lpm_ver tb_VGA 
# Start time: 22:39:21 on Jun 14,2021
# Loading sv_std.std
# Loading work.tb_VGA
# Loading work.mcuVGA
# Loading work.clockDivider
# Loading work.VGAcontroller
# Loading work.counterXY
# Loading work.topController
# Loading work.printChar
# Loading work.sprite65
# Loading work.ROMas
# Loading work.rgbDecoder
# Loading work.addressGenerator
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'initial_x'. The port definition is at: C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/addressGenerator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/cc/genVGA/a65/ascii65/direccionesM File: C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/sprite65.sv Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'initial_y'. The port definition is at: C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/addressGenerator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/cc/genVGA/a65/ascii65/direccionesM File: C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/sprite65.sv Line: 19
add wave -position end  sim:/tb_VGA/clk
add wave -position end  sim:/tb_VGA/rst
add wave -position end  sim:/tb_VGA/H_SYNC
add wave -position end  sim:/tb_VGA/V_SYNC
add wave -position end  sim:/tb_VGA/SYNC_B
add wave -position end  sim:/tb_VGA/SYNC_BLANK
add wave -position end  sim:/tb_VGA/clk25
add wave -position end  sim:/tb_VGA/RGB
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Usuario  Hostname: DESKTOP-LGT7EFS  ProcessID: 6360
#           Attempting to use alternate WLF file "./wlftgmhcmd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgmhcmd
run -all
add wave -position end  sim:/tb_VGA/cc/cntVGA/CXY/counter_X
add wave -position end  sim:/tb_VGA/cc/cntVGA/CXY/counter_Y
run -all
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'initial_x'. The port definition is at: C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/addressGenerator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/cc/genVGA/a65/ascii65/direccionesM File: C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/sprite65.sv Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'initial_y'. The port definition is at: C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/addressGenerator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/cc/genVGA/a65/ascii65/direccionesM File: C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/sprite65.sv Line: 19
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'initial_x'. The port definition is at: C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/addressGenerator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/cc/genVGA/a65/ascii65/direccionesM File: C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/sprite65.sv Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'initial_y'. The port definition is at: C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/addressGenerator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/cc/genVGA/a65/ascii65/direccionesM File: C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/sprite65.sv Line: 19
run -all
# Break key hit
# Simulation stop requested.
# End time: 22:44:22 on Jun 14,2021, Elapsed time: 0:05:01
# Errors: 0, Warnings: 2
