Summary
Top-level Name,ram_simple_dp_dc_512x32

Clocks
Enabled,,\read_clock,I/O,inf
Enabled,,\write_clock,I/O,inf

Fabric Logic Element
,0,,,
,,0,,,

BRAM
Enabled,1,36k SDP,\read_clock,\write_clock,36,36,1.000000,0.000000,0.000000,0.500000,0.125,0.125

DSP

I/O
Enabled,\read_clock,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\read_clock
Enabled,\we,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\read_clock
Enabled,\write_clock,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\read_clock
Enabled,\read_addr,9,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\read_clock
Enabled,\write_addr,9,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\read_clock
Enabled,\din,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\read_clock
Disabled,\dout,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
