{
  "version": "1.0",
  "timestamp": "2026-02-01T06:00:00Z",
  "search_terms": {
    "dialect": "Arc",
    "failing_pass": "LowerState",
    "crash_type": "assertion",
    "keywords": [
      "arcilator",
      "StateType",
      "LLHD reference",
      "inout port",
      "tri-state",
      "verifyInvariants",
      "LowerState pass",
      "!llhd.ref<i1>",
      "bit width"
    ],
    "assertion_message": "state type must have a known bit width; got '!llhd.ref<i1>'"
  },
  "results": {
    "total_found": 3,
    "top_score": 2.0,
    "issues": [
      {
        "number": 8825,
        "title": "[LLHD] Switch from hw.inout to a custom signal reference type",
        "state": "OPEN",
        "labels": ["LLHD"],
        "url": "https://github.com/llvm/circt/issues/8825",
        "similarity_score": 2.0,
        "match_reason": "Dialect label match (LLHD)"
      },
      {
        "number": 9467,
        "title": "[circt-verilog][arcilator] `arcilator` fails to lower `llhd.constant_time` generated from simple SV delay (`#1`)",
        "state": "OPEN",
        "labels": ["LLHD", "Arc"],
        "url": "https://github.com/llvm/circt/issues/9467",
        "similarity_score": 2.5,
        "match_reason": "Dialect label match (LLHD + Arc)"
      },
      {
        "number": 4916,
        "title": "[Arc] LowerState: nested arc.state get pulled in wrong clock tree",
        "state": "OPEN",
        "labels": ["Arc"],
        "url": "https://github.com/llvm/circt/issues/4916",
        "similarity_score": 2.0,
        "match_reason": "Dialect label and pass match (Arc + LowerState)"
      }
    ]
  },
  "recommendation": {
    "action": "new_issue",
    "confidence": "high",
    "reason": "Found related Arc/LLHD issues but none match the specific assertion message or inout+tri-state pattern. This appears to be a unique historical bug that has been fixed."
  }
}
