INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/lab1/lab1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/lab1/lab1.srcs/sim_1/new/full_adder_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/lab1/lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
