==27551== Cachegrind, a cache and branch-prediction profiler
==27551== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27551== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27551== Command: ./mser .
==27551== 
--27551-- warning: L3 cache found, using its data for the LL simulation.
--27551-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27551-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27551== 
==27551== Process terminating with default action of signal 15 (SIGTERM)
==27551==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27551==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27551== 
==27551== I   refs:      2,041,771,862
==27551== I1  misses:            1,430
==27551== LLi misses:            1,203
==27551== I1  miss rate:          0.00%
==27551== LLi miss rate:          0.00%
==27551== 
==27551== D   refs:        835,153,371  (565,137,487 rd   + 270,015,884 wr)
==27551== D1  misses:        4,430,076  (  2,972,169 rd   +   1,457,907 wr)
==27551== LLd misses:        1,223,861  (    144,609 rd   +   1,079,252 wr)
==27551== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==27551== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27551== 
==27551== LL refs:           4,431,506  (  2,973,599 rd   +   1,457,907 wr)
==27551== LL misses:         1,225,064  (    145,812 rd   +   1,079,252 wr)
==27551== LL miss rate:            0.0% (        0.0%     +         0.4%  )
