# RV32I-Core
Verilog for my EE 477 Group Project.

Please note that instructions involving environment and fence are not implemented.

Also, because of the use of casex syntax, the design is not synthesizable, but it would not be hard to fix.
