
DMA_MainBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ab0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08003bbc  08003bbc  00004bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cf8  08003cf8  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003cf8  08003cf8  0000505c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003cf8  08003cf8  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cf8  08003cf8  00004cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003cfc  08003cfc  00004cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003d00  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001234  2000005c  08003d5c  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001290  08003d5c  00005290  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007a2b  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001785  00000000  00000000  0000cab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000710  00000000  00000000  0000e238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000573  00000000  00000000  0000e948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016db0  00000000  00000000  0000eebb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008862  00000000  00000000  00025c6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082587  00000000  00000000  0002e4cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b0a54  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002074  00000000  00000000  000b0a98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000b2b0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003ba4 	.word	0x08003ba4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003ba4 	.word	0x08003ba4

0800014c <storeMessage>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */



void storeMessage(Message_t* record, Message_t* msg) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	6039      	str	r1, [r7, #0]
	for (int i=0;i<MAX_TOPICS;i++) {
 8000156:	2300      	movs	r3, #0
 8000158:	60fb      	str	r3, [r7, #12]
 800015a:	e01b      	b.n	8000194 <storeMessage+0x48>
		if (record[i].ID == 0) {
 800015c:	68fa      	ldr	r2, [r7, #12]
 800015e:	4613      	mov	r3, r2
 8000160:	011b      	lsls	r3, r3, #4
 8000162:	4413      	add	r3, r2
 8000164:	009b      	lsls	r3, r3, #2
 8000166:	461a      	mov	r2, r3
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	4413      	add	r3, r2
 800016c:	885b      	ldrh	r3, [r3, #2]
 800016e:	2b00      	cmp	r3, #0
 8000170:	d10d      	bne.n	800018e <storeMessage+0x42>
		  memcpy(&record[i], msg, MSG_TOTAL_SIZE);
 8000172:	68fa      	ldr	r2, [r7, #12]
 8000174:	4613      	mov	r3, r2
 8000176:	011b      	lsls	r3, r3, #4
 8000178:	4413      	add	r3, r2
 800017a:	009b      	lsls	r3, r3, #2
 800017c:	461a      	mov	r2, r3
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	4413      	add	r3, r2
 8000182:	2244      	movs	r2, #68	@ 0x44
 8000184:	6839      	ldr	r1, [r7, #0]
 8000186:	4618      	mov	r0, r3
 8000188:	f003 f8b2 	bl	80032f0 <memcpy>
		  break;
 800018c:	e006      	b.n	800019c <storeMessage+0x50>
	for (int i=0;i<MAX_TOPICS;i++) {
 800018e:	68fb      	ldr	r3, [r7, #12]
 8000190:	3301      	adds	r3, #1
 8000192:	60fb      	str	r3, [r7, #12]
 8000194:	68fb      	ldr	r3, [r7, #12]
 8000196:	2b0f      	cmp	r3, #15
 8000198:	dde0      	ble.n	800015c <storeMessage+0x10>
		}
	}
}
 800019a:	bf00      	nop
 800019c:	bf00      	nop
 800019e:	3710      	adds	r7, #16
 80001a0:	46bd      	mov	sp, r7
 80001a2:	bd80      	pop	{r7, pc}

080001a4 <findMessage>:

Message_t* findMessage(Message_t* record, uint16_t ID) {
 80001a4:	b480      	push	{r7}
 80001a6:	b085      	sub	sp, #20
 80001a8:	af00      	add	r7, sp, #0
 80001aa:	6078      	str	r0, [r7, #4]
 80001ac:	460b      	mov	r3, r1
 80001ae:	807b      	strh	r3, [r7, #2]
	for (int i=0;i<MAX_TOPICS;i++) {
 80001b0:	2300      	movs	r3, #0
 80001b2:	60fb      	str	r3, [r7, #12]
 80001b4:	e017      	b.n	80001e6 <findMessage+0x42>
		if (record[i].ID == ID) return &record[i];
 80001b6:	68fa      	ldr	r2, [r7, #12]
 80001b8:	4613      	mov	r3, r2
 80001ba:	011b      	lsls	r3, r3, #4
 80001bc:	4413      	add	r3, r2
 80001be:	009b      	lsls	r3, r3, #2
 80001c0:	461a      	mov	r2, r3
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	4413      	add	r3, r2
 80001c6:	885b      	ldrh	r3, [r3, #2]
 80001c8:	887a      	ldrh	r2, [r7, #2]
 80001ca:	429a      	cmp	r2, r3
 80001cc:	d108      	bne.n	80001e0 <findMessage+0x3c>
 80001ce:	68fa      	ldr	r2, [r7, #12]
 80001d0:	4613      	mov	r3, r2
 80001d2:	011b      	lsls	r3, r3, #4
 80001d4:	4413      	add	r3, r2
 80001d6:	009b      	lsls	r3, r3, #2
 80001d8:	461a      	mov	r2, r3
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	4413      	add	r3, r2
 80001de:	e006      	b.n	80001ee <findMessage+0x4a>
	for (int i=0;i<MAX_TOPICS;i++) {
 80001e0:	68fb      	ldr	r3, [r7, #12]
 80001e2:	3301      	adds	r3, #1
 80001e4:	60fb      	str	r3, [r7, #12]
 80001e6:	68fb      	ldr	r3, [r7, #12]
 80001e8:	2b0f      	cmp	r3, #15
 80001ea:	dde4      	ble.n	80001b6 <findMessage+0x12>
	}
	return NULL;
 80001ec:	2300      	movs	r3, #0
}
 80001ee:	4618      	mov	r0, r3
 80001f0:	3714      	adds	r7, #20
 80001f2:	46bd      	mov	sp, r7
 80001f4:	bc80      	pop	{r7}
 80001f6:	4770      	bx	lr

080001f8 <processMessage>:
void processMessage(UART_HandleTypeDef* huart,
					uint8_t* rxBuff,
					uint8_t* txBuff,
					Message_t* ownRec,
					Message_t* recA,
					Message_t* recB) {
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b0bc      	sub	sp, #240	@ 0xf0
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	60f8      	str	r0, [r7, #12]
 8000200:	60b9      	str	r1, [r7, #8]
 8000202:	607a      	str	r2, [r7, #4]
 8000204:	603b      	str	r3, [r7, #0]

//	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);

	Message_t* msg = (Message_t*) rxBuff;
 8000206:	68bb      	ldr	r3, [r7, #8]
 8000208:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

	//fixing endian-ness -interpreting the incoming message as big-endian
	uint16_t fixed_type = (msg->type << 8) | (msg->type >> 8);
 800020c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8000210:	881b      	ldrh	r3, [r3, #0]
 8000212:	b21b      	sxth	r3, r3
 8000214:	021b      	lsls	r3, r3, #8
 8000216:	b21a      	sxth	r2, r3
 8000218:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800021c:	881b      	ldrh	r3, [r3, #0]
 800021e:	0a1b      	lsrs	r3, r3, #8
 8000220:	b29b      	uxth	r3, r3
 8000222:	b21b      	sxth	r3, r3
 8000224:	4313      	orrs	r3, r2
 8000226:	b21b      	sxth	r3, r3
 8000228:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
	uint16_t fixed_ID   = (msg->ID   << 8) | (msg->ID   >> 8);
 800022c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8000230:	885b      	ldrh	r3, [r3, #2]
 8000232:	b21b      	sxth	r3, r3
 8000234:	021b      	lsls	r3, r3, #8
 8000236:	b21a      	sxth	r2, r3
 8000238:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800023c:	885b      	ldrh	r3, [r3, #2]
 800023e:	0a1b      	lsrs	r3, r3, #8
 8000240:	b29b      	uxth	r3, r3
 8000242:	b21b      	sxth	r3, r3
 8000244:	4313      	orrs	r3, r2
 8000246:	b21b      	sxth	r3, r3
 8000248:	f8a7 30e4 	strh.w	r3, [r7, #228]	@ 0xe4

	msg->type = fixed_type;
 800024c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8000250:	f8b7 20e6 	ldrh.w	r2, [r7, #230]	@ 0xe6
 8000254:	801a      	strh	r2, [r3, #0]
	msg->ID = fixed_ID;
 8000256:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800025a:	f8b7 20e4 	ldrh.w	r2, [r7, #228]	@ 0xe4
 800025e:	805a      	strh	r2, [r3, #2]

	//debugging
	uint8_t debug[64] = {'\0'};
 8000260:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000264:	2240      	movs	r2, #64	@ 0x40
 8000266:	2100      	movs	r1, #0
 8000268:	4618      	mov	r0, r3
 800026a:	f003 f80d 	bl	8003288 <memset>
	int n = sprintf(debug, "processMessage called with message type = %u\n", msg->type);
 800026e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8000272:	881b      	ldrh	r3, [r3, #0]
 8000274:	461a      	mov	r2, r3
 8000276:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800027a:	4962      	ldr	r1, [pc, #392]	@ (8000404 <processMessage+0x20c>)
 800027c:	4618      	mov	r0, r3
 800027e:	f002 ffe1 	bl	8003244 <siprintf>
 8000282:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
	HAL_UART_Transmit_DMA(&huart1, debug, n);
 8000286:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800028a:	b29a      	uxth	r2, r3
 800028c:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000290:	4619      	mov	r1, r3
 8000292:	485d      	ldr	r0, [pc, #372]	@ (8000408 <processMessage+0x210>)
 8000294:	f002 f80a 	bl	80022ac <HAL_UART_Transmit_DMA>
//	n = sprintf(debug, "\n");
//	HAL_UART_Transmit_DMA(&huart1, debug, n);
//
//	//------------//

	if (msg->type == MSG_TYPE_PUBLISH) {
 8000298:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800029c:	881b      	ldrh	r3, [r3, #0]
 800029e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80002a2:	d121      	bne.n	80002e8 <processMessage+0xf0>

		//debugging
		uint8_t debug[64] = {'\0'};
 80002a4:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80002a8:	2240      	movs	r2, #64	@ 0x40
 80002aa:	2100      	movs	r1, #0
 80002ac:	4618      	mov	r0, r3
 80002ae:	f002 ffeb 	bl	8003288 <memset>
		int n = sprintf(debug, "PUB ID=%d\n", msg->ID);
 80002b2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80002b6:	885b      	ldrh	r3, [r3, #2]
 80002b8:	461a      	mov	r2, r3
 80002ba:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80002be:	4953      	ldr	r1, [pc, #332]	@ (800040c <processMessage+0x214>)
 80002c0:	4618      	mov	r0, r3
 80002c2:	f002 ffbf 	bl	8003244 <siprintf>
 80002c6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
		HAL_UART_Transmit_DMA(&huart1, debug, n);
 80002ca:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80002ce:	b29a      	uxth	r2, r3
 80002d0:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80002d4:	4619      	mov	r1, r3
 80002d6:	484c      	ldr	r0, [pc, #304]	@ (8000408 <processMessage+0x210>)
 80002d8:	f001 ffe8 	bl	80022ac <HAL_UART_Transmit_DMA>


		storeMessage(ownRec, msg);
 80002dc:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 80002e0:	6838      	ldr	r0, [r7, #0]
 80002e2:	f7ff ff33 	bl	800014c <storeMessage>
			uint8_t debug[64] = {'\0'};
			int n = sprintf(debug, "transfer message not found for ID %u\n", msg->ID);
			HAL_UART_Transmit_DMA(&huart1, debug, n);
		}
	}
}
 80002e6:	e088      	b.n	80003fa <processMessage+0x202>
	else if (msg->type == MSG_TYPE_SUBSCRIBE) {
 80002e8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80002ec:	881b      	ldrh	r3, [r3, #0]
 80002ee:	f5b3 5f88 	cmp.w	r3, #4352	@ 0x1100
 80002f2:	f040 8082 	bne.w	80003fa <processMessage+0x202>
		uint8_t debug[64] = {'\0'};
 80002f6:	f107 0310 	add.w	r3, r7, #16
 80002fa:	2240      	movs	r2, #64	@ 0x40
 80002fc:	2100      	movs	r1, #0
 80002fe:	4618      	mov	r0, r3
 8000300:	f002 ffc2 	bl	8003288 <memset>
		int n = sprintf(debug, "SUB ID=%u\n", msg->ID);
 8000304:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8000308:	885b      	ldrh	r3, [r3, #2]
 800030a:	461a      	mov	r2, r3
 800030c:	f107 0310 	add.w	r3, r7, #16
 8000310:	493f      	ldr	r1, [pc, #252]	@ (8000410 <processMessage+0x218>)
 8000312:	4618      	mov	r0, r3
 8000314:	f002 ff96 	bl	8003244 <siprintf>
 8000318:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
		HAL_UART_Transmit_DMA(&huart1, debug, n);
 800031c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000320:	b29a      	uxth	r2, r3
 8000322:	f107 0310 	add.w	r3, r7, #16
 8000326:	4619      	mov	r1, r3
 8000328:	4837      	ldr	r0, [pc, #220]	@ (8000408 <processMessage+0x210>)
 800032a:	f001 ffbf 	bl	80022ac <HAL_UART_Transmit_DMA>
		Message_t* found = findMessage(recA, msg->ID);
 800032e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8000332:	885b      	ldrh	r3, [r3, #2]
 8000334:	4619      	mov	r1, r3
 8000336:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 800033a:	f7ff ff33 	bl	80001a4 <findMessage>
 800033e:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
		if (!found) found = findMessage(recB, msg->ID);
 8000342:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000346:	2b00      	cmp	r3, #0
 8000348:	d109      	bne.n	800035e <processMessage+0x166>
 800034a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800034e:	885b      	ldrh	r3, [r3, #2]
 8000350:	4619      	mov	r1, r3
 8000352:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 8000356:	f7ff ff25 	bl	80001a4 <findMessage>
 800035a:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
		if (found) {
 800035e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000362:	2b00      	cmp	r3, #0
 8000364:	d02d      	beq.n	80003c2 <processMessage+0x1ca>
			uint8_t debug[64] = {'\0'};
 8000366:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800036a:	2240      	movs	r2, #64	@ 0x40
 800036c:	2100      	movs	r1, #0
 800036e:	4618      	mov	r0, r3
 8000370:	f002 ff8a 	bl	8003288 <memset>
			int n = sprintf(debug, "RESP ID=%u %s\n", msg->ID, found ? "OK" : "NOK");
 8000374:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8000378:	885b      	ldrh	r3, [r3, #2]
 800037a:	461a      	mov	r2, r3
 800037c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000380:	2b00      	cmp	r3, #0
 8000382:	d001      	beq.n	8000388 <processMessage+0x190>
 8000384:	4b23      	ldr	r3, [pc, #140]	@ (8000414 <processMessage+0x21c>)
 8000386:	e000      	b.n	800038a <processMessage+0x192>
 8000388:	4b23      	ldr	r3, [pc, #140]	@ (8000418 <processMessage+0x220>)
 800038a:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 800038e:	4923      	ldr	r1, [pc, #140]	@ (800041c <processMessage+0x224>)
 8000390:	f002 ff58 	bl	8003244 <siprintf>
 8000394:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
			HAL_UART_Transmit_DMA(&huart1, debug, n);
 8000398:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800039c:	b29a      	uxth	r2, r3
 800039e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80003a2:	4619      	mov	r1, r3
 80003a4:	4818      	ldr	r0, [pc, #96]	@ (8000408 <processMessage+0x210>)
 80003a6:	f001 ff81 	bl	80022ac <HAL_UART_Transmit_DMA>
			memcpy(txBuff, found, MSG_TOTAL_SIZE);
 80003aa:	2244      	movs	r2, #68	@ 0x44
 80003ac:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 80003b0:	6878      	ldr	r0, [r7, #4]
 80003b2:	f002 ff9d 	bl	80032f0 <memcpy>
			HAL_UART_Transmit_DMA(huart, txBuff, MSG_TOTAL_SIZE);
 80003b6:	2244      	movs	r2, #68	@ 0x44
 80003b8:	6879      	ldr	r1, [r7, #4]
 80003ba:	68f8      	ldr	r0, [r7, #12]
 80003bc:	f001 ff76 	bl	80022ac <HAL_UART_Transmit_DMA>
}
 80003c0:	e01b      	b.n	80003fa <processMessage+0x202>
			uint8_t debug[64] = {'\0'};
 80003c2:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80003c6:	2240      	movs	r2, #64	@ 0x40
 80003c8:	2100      	movs	r1, #0
 80003ca:	4618      	mov	r0, r3
 80003cc:	f002 ff5c 	bl	8003288 <memset>
			int n = sprintf(debug, "transfer message not found for ID %u\n", msg->ID);
 80003d0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80003d4:	885b      	ldrh	r3, [r3, #2]
 80003d6:	461a      	mov	r2, r3
 80003d8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80003dc:	4910      	ldr	r1, [pc, #64]	@ (8000420 <processMessage+0x228>)
 80003de:	4618      	mov	r0, r3
 80003e0:	f002 ff30 	bl	8003244 <siprintf>
 80003e4:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
			HAL_UART_Transmit_DMA(&huart1, debug, n);
 80003e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80003ec:	b29a      	uxth	r2, r3
 80003ee:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80003f2:	4619      	mov	r1, r3
 80003f4:	4804      	ldr	r0, [pc, #16]	@ (8000408 <processMessage+0x210>)
 80003f6:	f001 ff59 	bl	80022ac <HAL_UART_Transmit_DMA>
}
 80003fa:	bf00      	nop
 80003fc:	37f0      	adds	r7, #240	@ 0xf0
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	08003bbc 	.word	0x08003bbc
 8000408:	20000078 	.word	0x20000078
 800040c:	08003bec 	.word	0x08003bec
 8000410:	08003bf8 	.word	0x08003bf8
 8000414:	08003c04 	.word	0x08003c04
 8000418:	08003c08 	.word	0x08003c08
 800041c:	08003c0c 	.word	0x08003c0c
 8000420:	08003c1c 	.word	0x08003c1c

08000424 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000424:	b580      	push	{r7, lr}
 8000426:	b096      	sub	sp, #88	@ 0x58
 8000428:	af02      	add	r7, sp, #8
 800042a:	6078      	str	r0, [r7, #4]
 800042c:	460b      	mov	r3, r1
 800042e:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART1) {
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	4a35      	ldr	r2, [pc, #212]	@ (800050c <HAL_UARTEx_RxEventCallback+0xe8>)
 8000436:	4293      	cmp	r3, r2
 8000438:	d10f      	bne.n	800045a <HAL_UARTEx_RxEventCallback+0x36>
        processMessage(&huart1, UART1_rxBuffer, UART1_txBuffer, UART1_record, UART2_record, UART3_record);
 800043a:	4b35      	ldr	r3, [pc, #212]	@ (8000510 <HAL_UARTEx_RxEventCallback+0xec>)
 800043c:	9301      	str	r3, [sp, #4]
 800043e:	4b35      	ldr	r3, [pc, #212]	@ (8000514 <HAL_UARTEx_RxEventCallback+0xf0>)
 8000440:	9300      	str	r3, [sp, #0]
 8000442:	4b35      	ldr	r3, [pc, #212]	@ (8000518 <HAL_UARTEx_RxEventCallback+0xf4>)
 8000444:	4a35      	ldr	r2, [pc, #212]	@ (800051c <HAL_UARTEx_RxEventCallback+0xf8>)
 8000446:	4936      	ldr	r1, [pc, #216]	@ (8000520 <HAL_UARTEx_RxEventCallback+0xfc>)
 8000448:	4836      	ldr	r0, [pc, #216]	@ (8000524 <HAL_UARTEx_RxEventCallback+0x100>)
 800044a:	f7ff fed5 	bl	80001f8 <processMessage>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, UART1_rxBuffer, MSG_TOTAL_SIZE);
 800044e:	2244      	movs	r2, #68	@ 0x44
 8000450:	4933      	ldr	r1, [pc, #204]	@ (8000520 <HAL_UARTEx_RxEventCallback+0xfc>)
 8000452:	4834      	ldr	r0, [pc, #208]	@ (8000524 <HAL_UARTEx_RxEventCallback+0x100>)
 8000454:	f001 ff9a 	bl	800238c <HAL_UARTEx_ReceiveToIdle_DMA>
		HAL_UART_Transmit_DMA(&huart1, debug, n);

        processMessage(&huart3, UART3_rxBuffer, UART3_txBuffer, UART3_record, UART1_record, UART2_record);
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, UART3_rxBuffer, MSG_TOTAL_SIZE);
    }
}
 8000458:	e054      	b.n	8000504 <HAL_UARTEx_RxEventCallback+0xe0>
    else if (huart->Instance == USART2) {
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	4a32      	ldr	r2, [pc, #200]	@ (8000528 <HAL_UARTEx_RxEventCallback+0x104>)
 8000460:	4293      	cmp	r3, r2
 8000462:	d125      	bne.n	80004b0 <HAL_UARTEx_RxEventCallback+0x8c>
		uint8_t debug[64] = {0};
 8000464:	f107 0308 	add.w	r3, r7, #8
 8000468:	2240      	movs	r2, #64	@ 0x40
 800046a:	2100      	movs	r1, #0
 800046c:	4618      	mov	r0, r3
 800046e:	f002 ff0b 	bl	8003288 <memset>
		int n = sprintf(debug, "USART2 rx complete callback\n");
 8000472:	f107 0308 	add.w	r3, r7, #8
 8000476:	492d      	ldr	r1, [pc, #180]	@ (800052c <HAL_UARTEx_RxEventCallback+0x108>)
 8000478:	4618      	mov	r0, r3
 800047a:	f002 fee3 	bl	8003244 <siprintf>
 800047e:	64b8      	str	r0, [r7, #72]	@ 0x48
		HAL_UART_Transmit_DMA(&huart1, debug, n);
 8000480:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000482:	b29a      	uxth	r2, r3
 8000484:	f107 0308 	add.w	r3, r7, #8
 8000488:	4619      	mov	r1, r3
 800048a:	4826      	ldr	r0, [pc, #152]	@ (8000524 <HAL_UARTEx_RxEventCallback+0x100>)
 800048c:	f001 ff0e 	bl	80022ac <HAL_UART_Transmit_DMA>
        processMessage(&huart2, UART2_rxBuffer, UART2_txBuffer, UART2_record, UART1_record, UART3_record);
 8000490:	4b1f      	ldr	r3, [pc, #124]	@ (8000510 <HAL_UARTEx_RxEventCallback+0xec>)
 8000492:	9301      	str	r3, [sp, #4]
 8000494:	4b20      	ldr	r3, [pc, #128]	@ (8000518 <HAL_UARTEx_RxEventCallback+0xf4>)
 8000496:	9300      	str	r3, [sp, #0]
 8000498:	4b1e      	ldr	r3, [pc, #120]	@ (8000514 <HAL_UARTEx_RxEventCallback+0xf0>)
 800049a:	4a25      	ldr	r2, [pc, #148]	@ (8000530 <HAL_UARTEx_RxEventCallback+0x10c>)
 800049c:	4925      	ldr	r1, [pc, #148]	@ (8000534 <HAL_UARTEx_RxEventCallback+0x110>)
 800049e:	4826      	ldr	r0, [pc, #152]	@ (8000538 <HAL_UARTEx_RxEventCallback+0x114>)
 80004a0:	f7ff feaa 	bl	80001f8 <processMessage>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart2, UART2_rxBuffer, MSG_TOTAL_SIZE);
 80004a4:	2244      	movs	r2, #68	@ 0x44
 80004a6:	4923      	ldr	r1, [pc, #140]	@ (8000534 <HAL_UARTEx_RxEventCallback+0x110>)
 80004a8:	4823      	ldr	r0, [pc, #140]	@ (8000538 <HAL_UARTEx_RxEventCallback+0x114>)
 80004aa:	f001 ff6f 	bl	800238c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80004ae:	e029      	b.n	8000504 <HAL_UARTEx_RxEventCallback+0xe0>
    else if (huart->Instance == USART3) {
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	4a21      	ldr	r2, [pc, #132]	@ (800053c <HAL_UARTEx_RxEventCallback+0x118>)
 80004b6:	4293      	cmp	r3, r2
 80004b8:	d124      	bne.n	8000504 <HAL_UARTEx_RxEventCallback+0xe0>
		uint8_t debug[64] = {0};
 80004ba:	f107 0308 	add.w	r3, r7, #8
 80004be:	2240      	movs	r2, #64	@ 0x40
 80004c0:	2100      	movs	r1, #0
 80004c2:	4618      	mov	r0, r3
 80004c4:	f002 fee0 	bl	8003288 <memset>
		int n = sprintf(debug, "USART3 rx complete callback\n");
 80004c8:	f107 0308 	add.w	r3, r7, #8
 80004cc:	491c      	ldr	r1, [pc, #112]	@ (8000540 <HAL_UARTEx_RxEventCallback+0x11c>)
 80004ce:	4618      	mov	r0, r3
 80004d0:	f002 feb8 	bl	8003244 <siprintf>
 80004d4:	64f8      	str	r0, [r7, #76]	@ 0x4c
		HAL_UART_Transmit_DMA(&huart1, debug, n);
 80004d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80004d8:	b29a      	uxth	r2, r3
 80004da:	f107 0308 	add.w	r3, r7, #8
 80004de:	4619      	mov	r1, r3
 80004e0:	4810      	ldr	r0, [pc, #64]	@ (8000524 <HAL_UARTEx_RxEventCallback+0x100>)
 80004e2:	f001 fee3 	bl	80022ac <HAL_UART_Transmit_DMA>
        processMessage(&huart3, UART3_rxBuffer, UART3_txBuffer, UART3_record, UART1_record, UART2_record);
 80004e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000514 <HAL_UARTEx_RxEventCallback+0xf0>)
 80004e8:	9301      	str	r3, [sp, #4]
 80004ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000518 <HAL_UARTEx_RxEventCallback+0xf4>)
 80004ec:	9300      	str	r3, [sp, #0]
 80004ee:	4b08      	ldr	r3, [pc, #32]	@ (8000510 <HAL_UARTEx_RxEventCallback+0xec>)
 80004f0:	4a14      	ldr	r2, [pc, #80]	@ (8000544 <HAL_UARTEx_RxEventCallback+0x120>)
 80004f2:	4915      	ldr	r1, [pc, #84]	@ (8000548 <HAL_UARTEx_RxEventCallback+0x124>)
 80004f4:	4815      	ldr	r0, [pc, #84]	@ (800054c <HAL_UARTEx_RxEventCallback+0x128>)
 80004f6:	f7ff fe7f 	bl	80001f8 <processMessage>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, UART3_rxBuffer, MSG_TOTAL_SIZE);
 80004fa:	2244      	movs	r2, #68	@ 0x44
 80004fc:	4912      	ldr	r1, [pc, #72]	@ (8000548 <HAL_UARTEx_RxEventCallback+0x124>)
 80004fe:	4813      	ldr	r0, [pc, #76]	@ (800054c <HAL_UARTEx_RxEventCallback+0x128>)
 8000500:	f001 ff44 	bl	800238c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8000504:	bf00      	nop
 8000506:	3750      	adds	r7, #80	@ 0x50
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	40013800 	.word	0x40013800
 8000510:	20000d00 	.word	0x20000d00
 8000514:	200008c0 	.word	0x200008c0
 8000518:	20000480 	.word	0x20000480
 800051c:	200003b4 	.word	0x200003b4
 8000520:	200002e8 	.word	0x200002e8
 8000524:	20000078 	.word	0x20000078
 8000528:	40004400 	.word	0x40004400
 800052c:	08003c44 	.word	0x08003c44
 8000530:	200003f8 	.word	0x200003f8
 8000534:	2000032c 	.word	0x2000032c
 8000538:	200000c0 	.word	0x200000c0
 800053c:	40004800 	.word	0x40004800
 8000540:	08003c64 	.word	0x08003c64
 8000544:	2000043c 	.word	0x2000043c
 8000548:	20000370 	.word	0x20000370
 800054c:	20000108 	.word	0x20000108

08000550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b092      	sub	sp, #72	@ 0x48
 8000554:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000556:	f000 fc9b 	bl	8000e90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800055a:	f000 f83d 	bl	80005d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800055e:	f000 f945 	bl	80007ec <MX_GPIO_Init>
  MX_DMA_Init();
 8000562:	f000 f8fd 	bl	8000760 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000566:	f000 f87d 	bl	8000664 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800056a:	f000 f8a5 	bl	80006b8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800056e:	f000 f8cd 	bl	800070c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, UART1_rxBuffer, MSG_TOTAL_SIZE);
 8000572:	2244      	movs	r2, #68	@ 0x44
 8000574:	4911      	ldr	r1, [pc, #68]	@ (80005bc <main+0x6c>)
 8000576:	4812      	ldr	r0, [pc, #72]	@ (80005c0 <main+0x70>)
 8000578:	f001 ff08 	bl	800238c <HAL_UARTEx_ReceiveToIdle_DMA>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, UART2_rxBuffer, MSG_TOTAL_SIZE);
 800057c:	2244      	movs	r2, #68	@ 0x44
 800057e:	4911      	ldr	r1, [pc, #68]	@ (80005c4 <main+0x74>)
 8000580:	4811      	ldr	r0, [pc, #68]	@ (80005c8 <main+0x78>)
 8000582:	f001 ff03 	bl	800238c <HAL_UARTEx_ReceiveToIdle_DMA>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, UART3_rxBuffer, MSG_TOTAL_SIZE);
 8000586:	2244      	movs	r2, #68	@ 0x44
 8000588:	4910      	ldr	r1, [pc, #64]	@ (80005cc <main+0x7c>)
 800058a:	4811      	ldr	r0, [pc, #68]	@ (80005d0 <main+0x80>)
 800058c:	f001 fefe 	bl	800238c <HAL_UARTEx_ReceiveToIdle_DMA>

	//debugging
	uint8_t debug[64] = {'\0'};
 8000590:	1d3b      	adds	r3, r7, #4
 8000592:	2240      	movs	r2, #64	@ 0x40
 8000594:	2100      	movs	r1, #0
 8000596:	4618      	mov	r0, r3
 8000598:	f002 fe76 	bl	8003288 <memset>
	int n = sprintf(debug, "STM32 start debug\n");
 800059c:	1d3b      	adds	r3, r7, #4
 800059e:	490d      	ldr	r1, [pc, #52]	@ (80005d4 <main+0x84>)
 80005a0:	4618      	mov	r0, r3
 80005a2:	f002 fe4f 	bl	8003244 <siprintf>
 80005a6:	6478      	str	r0, [r7, #68]	@ 0x44
	HAL_UART_Transmit_DMA(&huart1, debug, n);
 80005a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	1d3b      	adds	r3, r7, #4
 80005ae:	4619      	mov	r1, r3
 80005b0:	4803      	ldr	r0, [pc, #12]	@ (80005c0 <main+0x70>)
 80005b2:	f001 fe7b 	bl	80022ac <HAL_UART_Transmit_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005b6:	bf00      	nop
 80005b8:	e7fd      	b.n	80005b6 <main+0x66>
 80005ba:	bf00      	nop
 80005bc:	200002e8 	.word	0x200002e8
 80005c0:	20000078 	.word	0x20000078
 80005c4:	2000032c 	.word	0x2000032c
 80005c8:	200000c0 	.word	0x200000c0
 80005cc:	20000370 	.word	0x20000370
 80005d0:	20000108 	.word	0x20000108
 80005d4:	08003c84 	.word	0x08003c84

080005d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b090      	sub	sp, #64	@ 0x40
 80005dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005de:	f107 0318 	add.w	r3, r7, #24
 80005e2:	2228      	movs	r2, #40	@ 0x28
 80005e4:	2100      	movs	r1, #0
 80005e6:	4618      	mov	r0, r3
 80005e8:	f002 fe4e 	bl	8003288 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	2200      	movs	r2, #0
 80005f0:	601a      	str	r2, [r3, #0]
 80005f2:	605a      	str	r2, [r3, #4]
 80005f4:	609a      	str	r2, [r3, #8]
 80005f6:	60da      	str	r2, [r3, #12]
 80005f8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005fa:	2301      	movs	r3, #1
 80005fc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000602:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000604:	2300      	movs	r3, #0
 8000606:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000608:	2301      	movs	r3, #1
 800060a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800060c:	2302      	movs	r3, #2
 800060e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000610:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000614:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000616:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800061a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800061c:	f107 0318 	add.w	r3, r7, #24
 8000620:	4618      	mov	r0, r3
 8000622:	f001 f9e3 	bl	80019ec <HAL_RCC_OscConfig>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800062c:	f000 f936 	bl	800089c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000630:	230f      	movs	r3, #15
 8000632:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000634:	2302      	movs	r3, #2
 8000636:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000638:	2300      	movs	r3, #0
 800063a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800063c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000640:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000642:	2300      	movs	r3, #0
 8000644:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000646:	1d3b      	adds	r3, r7, #4
 8000648:	2102      	movs	r1, #2
 800064a:	4618      	mov	r0, r3
 800064c:	f001 fc50 	bl	8001ef0 <HAL_RCC_ClockConfig>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000656:	f000 f921 	bl	800089c <Error_Handler>
  }
}
 800065a:	bf00      	nop
 800065c:	3740      	adds	r7, #64	@ 0x40
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
	...

08000664 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000668:	4b11      	ldr	r3, [pc, #68]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 800066a:	4a12      	ldr	r2, [pc, #72]	@ (80006b4 <MX_USART1_UART_Init+0x50>)
 800066c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800066e:	4b10      	ldr	r3, [pc, #64]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 8000670:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000674:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000676:	4b0e      	ldr	r3, [pc, #56]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 8000678:	2200      	movs	r2, #0
 800067a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800067c:	4b0c      	ldr	r3, [pc, #48]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 800067e:	2200      	movs	r2, #0
 8000680:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000682:	4b0b      	ldr	r3, [pc, #44]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 8000684:	2200      	movs	r2, #0
 8000686:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000688:	4b09      	ldr	r3, [pc, #36]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 800068a:	220c      	movs	r2, #12
 800068c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800068e:	4b08      	ldr	r3, [pc, #32]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 8000690:	2200      	movs	r2, #0
 8000692:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000694:	4b06      	ldr	r3, [pc, #24]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 8000696:	2200      	movs	r2, #0
 8000698:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800069a:	4805      	ldr	r0, [pc, #20]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 800069c:	f001 fdb6 	bl	800220c <HAL_UART_Init>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80006a6:	f000 f8f9 	bl	800089c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	20000078 	.word	0x20000078
 80006b4:	40013800 	.word	0x40013800

080006b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006bc:	4b11      	ldr	r3, [pc, #68]	@ (8000704 <MX_USART2_UART_Init+0x4c>)
 80006be:	4a12      	ldr	r2, [pc, #72]	@ (8000708 <MX_USART2_UART_Init+0x50>)
 80006c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006c2:	4b10      	ldr	r3, [pc, #64]	@ (8000704 <MX_USART2_UART_Init+0x4c>)
 80006c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000704 <MX_USART2_UART_Init+0x4c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000704 <MX_USART2_UART_Init+0x4c>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000704 <MX_USART2_UART_Init+0x4c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006dc:	4b09      	ldr	r3, [pc, #36]	@ (8000704 <MX_USART2_UART_Init+0x4c>)
 80006de:	220c      	movs	r2, #12
 80006e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006e2:	4b08      	ldr	r3, [pc, #32]	@ (8000704 <MX_USART2_UART_Init+0x4c>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e8:	4b06      	ldr	r3, [pc, #24]	@ (8000704 <MX_USART2_UART_Init+0x4c>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006ee:	4805      	ldr	r0, [pc, #20]	@ (8000704 <MX_USART2_UART_Init+0x4c>)
 80006f0:	f001 fd8c 	bl	800220c <HAL_UART_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006fa:	f000 f8cf 	bl	800089c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006fe:	bf00      	nop
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	200000c0 	.word	0x200000c0
 8000708:	40004400 	.word	0x40004400

0800070c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000710:	4b11      	ldr	r3, [pc, #68]	@ (8000758 <MX_USART3_UART_Init+0x4c>)
 8000712:	4a12      	ldr	r2, [pc, #72]	@ (800075c <MX_USART3_UART_Init+0x50>)
 8000714:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000716:	4b10      	ldr	r3, [pc, #64]	@ (8000758 <MX_USART3_UART_Init+0x4c>)
 8000718:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800071c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800071e:	4b0e      	ldr	r3, [pc, #56]	@ (8000758 <MX_USART3_UART_Init+0x4c>)
 8000720:	2200      	movs	r2, #0
 8000722:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000724:	4b0c      	ldr	r3, [pc, #48]	@ (8000758 <MX_USART3_UART_Init+0x4c>)
 8000726:	2200      	movs	r2, #0
 8000728:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800072a:	4b0b      	ldr	r3, [pc, #44]	@ (8000758 <MX_USART3_UART_Init+0x4c>)
 800072c:	2200      	movs	r2, #0
 800072e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000730:	4b09      	ldr	r3, [pc, #36]	@ (8000758 <MX_USART3_UART_Init+0x4c>)
 8000732:	220c      	movs	r2, #12
 8000734:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000736:	4b08      	ldr	r3, [pc, #32]	@ (8000758 <MX_USART3_UART_Init+0x4c>)
 8000738:	2200      	movs	r2, #0
 800073a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800073c:	4b06      	ldr	r3, [pc, #24]	@ (8000758 <MX_USART3_UART_Init+0x4c>)
 800073e:	2200      	movs	r2, #0
 8000740:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000742:	4805      	ldr	r0, [pc, #20]	@ (8000758 <MX_USART3_UART_Init+0x4c>)
 8000744:	f001 fd62 	bl	800220c <HAL_UART_Init>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800074e:	f000 f8a5 	bl	800089c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000752:	bf00      	nop
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	20000108 	.word	0x20000108
 800075c:	40004800 	.word	0x40004800

08000760 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000766:	4b20      	ldr	r3, [pc, #128]	@ (80007e8 <MX_DMA_Init+0x88>)
 8000768:	695b      	ldr	r3, [r3, #20]
 800076a:	4a1f      	ldr	r2, [pc, #124]	@ (80007e8 <MX_DMA_Init+0x88>)
 800076c:	f043 0301 	orr.w	r3, r3, #1
 8000770:	6153      	str	r3, [r2, #20]
 8000772:	4b1d      	ldr	r3, [pc, #116]	@ (80007e8 <MX_DMA_Init+0x88>)
 8000774:	695b      	ldr	r3, [r3, #20]
 8000776:	f003 0301 	and.w	r3, r3, #1
 800077a:	607b      	str	r3, [r7, #4]
 800077c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800077e:	2200      	movs	r2, #0
 8000780:	2100      	movs	r1, #0
 8000782:	200c      	movs	r0, #12
 8000784:	f000 fcbd 	bl	8001102 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000788:	200c      	movs	r0, #12
 800078a:	f000 fcd6 	bl	800113a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800078e:	2200      	movs	r2, #0
 8000790:	2100      	movs	r1, #0
 8000792:	200d      	movs	r0, #13
 8000794:	f000 fcb5 	bl	8001102 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000798:	200d      	movs	r0, #13
 800079a:	f000 fcce 	bl	800113a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800079e:	2200      	movs	r2, #0
 80007a0:	2100      	movs	r1, #0
 80007a2:	200e      	movs	r0, #14
 80007a4:	f000 fcad 	bl	8001102 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80007a8:	200e      	movs	r0, #14
 80007aa:	f000 fcc6 	bl	800113a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80007ae:	2200      	movs	r2, #0
 80007b0:	2100      	movs	r1, #0
 80007b2:	200f      	movs	r0, #15
 80007b4:	f000 fca5 	bl	8001102 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80007b8:	200f      	movs	r0, #15
 80007ba:	f000 fcbe 	bl	800113a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80007be:	2200      	movs	r2, #0
 80007c0:	2100      	movs	r1, #0
 80007c2:	2010      	movs	r0, #16
 80007c4:	f000 fc9d 	bl	8001102 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80007c8:	2010      	movs	r0, #16
 80007ca:	f000 fcb6 	bl	800113a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80007ce:	2200      	movs	r2, #0
 80007d0:	2100      	movs	r1, #0
 80007d2:	2011      	movs	r0, #17
 80007d4:	f000 fc95 	bl	8001102 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80007d8:	2011      	movs	r0, #17
 80007da:	f000 fcae 	bl	800113a <HAL_NVIC_EnableIRQ>

}
 80007de:	bf00      	nop
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	40021000 	.word	0x40021000

080007ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b088      	sub	sp, #32
 80007f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f2:	f107 0310 	add.w	r3, r7, #16
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]
 80007fc:	609a      	str	r2, [r3, #8]
 80007fe:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000800:	4b24      	ldr	r3, [pc, #144]	@ (8000894 <MX_GPIO_Init+0xa8>)
 8000802:	699b      	ldr	r3, [r3, #24]
 8000804:	4a23      	ldr	r2, [pc, #140]	@ (8000894 <MX_GPIO_Init+0xa8>)
 8000806:	f043 0310 	orr.w	r3, r3, #16
 800080a:	6193      	str	r3, [r2, #24]
 800080c:	4b21      	ldr	r3, [pc, #132]	@ (8000894 <MX_GPIO_Init+0xa8>)
 800080e:	699b      	ldr	r3, [r3, #24]
 8000810:	f003 0310 	and.w	r3, r3, #16
 8000814:	60fb      	str	r3, [r7, #12]
 8000816:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000818:	4b1e      	ldr	r3, [pc, #120]	@ (8000894 <MX_GPIO_Init+0xa8>)
 800081a:	699b      	ldr	r3, [r3, #24]
 800081c:	4a1d      	ldr	r2, [pc, #116]	@ (8000894 <MX_GPIO_Init+0xa8>)
 800081e:	f043 0320 	orr.w	r3, r3, #32
 8000822:	6193      	str	r3, [r2, #24]
 8000824:	4b1b      	ldr	r3, [pc, #108]	@ (8000894 <MX_GPIO_Init+0xa8>)
 8000826:	699b      	ldr	r3, [r3, #24]
 8000828:	f003 0320 	and.w	r3, r3, #32
 800082c:	60bb      	str	r3, [r7, #8]
 800082e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000830:	4b18      	ldr	r3, [pc, #96]	@ (8000894 <MX_GPIO_Init+0xa8>)
 8000832:	699b      	ldr	r3, [r3, #24]
 8000834:	4a17      	ldr	r2, [pc, #92]	@ (8000894 <MX_GPIO_Init+0xa8>)
 8000836:	f043 0304 	orr.w	r3, r3, #4
 800083a:	6193      	str	r3, [r2, #24]
 800083c:	4b15      	ldr	r3, [pc, #84]	@ (8000894 <MX_GPIO_Init+0xa8>)
 800083e:	699b      	ldr	r3, [r3, #24]
 8000840:	f003 0304 	and.w	r3, r3, #4
 8000844:	607b      	str	r3, [r7, #4]
 8000846:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000848:	4b12      	ldr	r3, [pc, #72]	@ (8000894 <MX_GPIO_Init+0xa8>)
 800084a:	699b      	ldr	r3, [r3, #24]
 800084c:	4a11      	ldr	r2, [pc, #68]	@ (8000894 <MX_GPIO_Init+0xa8>)
 800084e:	f043 0308 	orr.w	r3, r3, #8
 8000852:	6193      	str	r3, [r2, #24]
 8000854:	4b0f      	ldr	r3, [pc, #60]	@ (8000894 <MX_GPIO_Init+0xa8>)
 8000856:	699b      	ldr	r3, [r3, #24]
 8000858:	f003 0308 	and.w	r3, r3, #8
 800085c:	603b      	str	r3, [r7, #0]
 800085e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000860:	2200      	movs	r2, #0
 8000862:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000866:	480c      	ldr	r0, [pc, #48]	@ (8000898 <MX_GPIO_Init+0xac>)
 8000868:	f001 f8a8 	bl	80019bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800086c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000870:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000872:	2301      	movs	r3, #1
 8000874:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087a:	2302      	movs	r3, #2
 800087c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800087e:	f107 0310 	add.w	r3, r7, #16
 8000882:	4619      	mov	r1, r3
 8000884:	4804      	ldr	r0, [pc, #16]	@ (8000898 <MX_GPIO_Init+0xac>)
 8000886:	f000 ff15 	bl	80016b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800088a:	bf00      	nop
 800088c:	3720      	adds	r7, #32
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40021000 	.word	0x40021000
 8000898:	40011000 	.word	0x40011000

0800089c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a0:	b672      	cpsid	i
}
 80008a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <Error_Handler+0x8>

080008a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b085      	sub	sp, #20
 80008ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80008ae:	4b15      	ldr	r3, [pc, #84]	@ (8000904 <HAL_MspInit+0x5c>)
 80008b0:	699b      	ldr	r3, [r3, #24]
 80008b2:	4a14      	ldr	r2, [pc, #80]	@ (8000904 <HAL_MspInit+0x5c>)
 80008b4:	f043 0301 	orr.w	r3, r3, #1
 80008b8:	6193      	str	r3, [r2, #24]
 80008ba:	4b12      	ldr	r3, [pc, #72]	@ (8000904 <HAL_MspInit+0x5c>)
 80008bc:	699b      	ldr	r3, [r3, #24]
 80008be:	f003 0301 	and.w	r3, r3, #1
 80008c2:	60bb      	str	r3, [r7, #8]
 80008c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000904 <HAL_MspInit+0x5c>)
 80008c8:	69db      	ldr	r3, [r3, #28]
 80008ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000904 <HAL_MspInit+0x5c>)
 80008cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008d0:	61d3      	str	r3, [r2, #28]
 80008d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <HAL_MspInit+0x5c>)
 80008d4:	69db      	ldr	r3, [r3, #28]
 80008d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80008de:	4b0a      	ldr	r3, [pc, #40]	@ (8000908 <HAL_MspInit+0x60>)
 80008e0:	685b      	ldr	r3, [r3, #4]
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80008ea:	60fb      	str	r3, [r7, #12]
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80008f2:	60fb      	str	r3, [r7, #12]
 80008f4:	4a04      	ldr	r2, [pc, #16]	@ (8000908 <HAL_MspInit+0x60>)
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008fa:	bf00      	nop
 80008fc:	3714      	adds	r7, #20
 80008fe:	46bd      	mov	sp, r7
 8000900:	bc80      	pop	{r7}
 8000902:	4770      	bx	lr
 8000904:	40021000 	.word	0x40021000
 8000908:	40010000 	.word	0x40010000

0800090c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b08c      	sub	sp, #48	@ 0x30
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000914:	f107 0320 	add.w	r3, r7, #32
 8000918:	2200      	movs	r2, #0
 800091a:	601a      	str	r2, [r3, #0]
 800091c:	605a      	str	r2, [r3, #4]
 800091e:	609a      	str	r2, [r3, #8]
 8000920:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a8b      	ldr	r2, [pc, #556]	@ (8000b54 <HAL_UART_MspInit+0x248>)
 8000928:	4293      	cmp	r3, r2
 800092a:	f040 8087 	bne.w	8000a3c <HAL_UART_MspInit+0x130>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800092e:	4b8a      	ldr	r3, [pc, #552]	@ (8000b58 <HAL_UART_MspInit+0x24c>)
 8000930:	699b      	ldr	r3, [r3, #24]
 8000932:	4a89      	ldr	r2, [pc, #548]	@ (8000b58 <HAL_UART_MspInit+0x24c>)
 8000934:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000938:	6193      	str	r3, [r2, #24]
 800093a:	4b87      	ldr	r3, [pc, #540]	@ (8000b58 <HAL_UART_MspInit+0x24c>)
 800093c:	699b      	ldr	r3, [r3, #24]
 800093e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000942:	61fb      	str	r3, [r7, #28]
 8000944:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000946:	4b84      	ldr	r3, [pc, #528]	@ (8000b58 <HAL_UART_MspInit+0x24c>)
 8000948:	699b      	ldr	r3, [r3, #24]
 800094a:	4a83      	ldr	r2, [pc, #524]	@ (8000b58 <HAL_UART_MspInit+0x24c>)
 800094c:	f043 0304 	orr.w	r3, r3, #4
 8000950:	6193      	str	r3, [r2, #24]
 8000952:	4b81      	ldr	r3, [pc, #516]	@ (8000b58 <HAL_UART_MspInit+0x24c>)
 8000954:	699b      	ldr	r3, [r3, #24]
 8000956:	f003 0304 	and.w	r3, r3, #4
 800095a:	61bb      	str	r3, [r7, #24]
 800095c:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800095e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000962:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000964:	2302      	movs	r3, #2
 8000966:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000968:	2303      	movs	r3, #3
 800096a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096c:	f107 0320 	add.w	r3, r7, #32
 8000970:	4619      	mov	r1, r3
 8000972:	487a      	ldr	r0, [pc, #488]	@ (8000b5c <HAL_UART_MspInit+0x250>)
 8000974:	f000 fe9e 	bl	80016b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000978:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800097c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800097e:	2300      	movs	r3, #0
 8000980:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000986:	f107 0320 	add.w	r3, r7, #32
 800098a:	4619      	mov	r1, r3
 800098c:	4873      	ldr	r0, [pc, #460]	@ (8000b5c <HAL_UART_MspInit+0x250>)
 800098e:	f000 fe91 	bl	80016b4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000992:	4b73      	ldr	r3, [pc, #460]	@ (8000b60 <HAL_UART_MspInit+0x254>)
 8000994:	4a73      	ldr	r2, [pc, #460]	@ (8000b64 <HAL_UART_MspInit+0x258>)
 8000996:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000998:	4b71      	ldr	r3, [pc, #452]	@ (8000b60 <HAL_UART_MspInit+0x254>)
 800099a:	2200      	movs	r2, #0
 800099c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800099e:	4b70      	ldr	r3, [pc, #448]	@ (8000b60 <HAL_UART_MspInit+0x254>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80009a4:	4b6e      	ldr	r3, [pc, #440]	@ (8000b60 <HAL_UART_MspInit+0x254>)
 80009a6:	2280      	movs	r2, #128	@ 0x80
 80009a8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009aa:	4b6d      	ldr	r3, [pc, #436]	@ (8000b60 <HAL_UART_MspInit+0x254>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009b0:	4b6b      	ldr	r3, [pc, #428]	@ (8000b60 <HAL_UART_MspInit+0x254>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80009b6:	4b6a      	ldr	r3, [pc, #424]	@ (8000b60 <HAL_UART_MspInit+0x254>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80009bc:	4b68      	ldr	r3, [pc, #416]	@ (8000b60 <HAL_UART_MspInit+0x254>)
 80009be:	2200      	movs	r2, #0
 80009c0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80009c2:	4867      	ldr	r0, [pc, #412]	@ (8000b60 <HAL_UART_MspInit+0x254>)
 80009c4:	f000 fbd4 	bl	8001170 <HAL_DMA_Init>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80009ce:	f7ff ff65 	bl	800089c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	4a62      	ldr	r2, [pc, #392]	@ (8000b60 <HAL_UART_MspInit+0x254>)
 80009d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80009d8:	4a61      	ldr	r2, [pc, #388]	@ (8000b60 <HAL_UART_MspInit+0x254>)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80009de:	4b62      	ldr	r3, [pc, #392]	@ (8000b68 <HAL_UART_MspInit+0x25c>)
 80009e0:	4a62      	ldr	r2, [pc, #392]	@ (8000b6c <HAL_UART_MspInit+0x260>)
 80009e2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80009e4:	4b60      	ldr	r3, [pc, #384]	@ (8000b68 <HAL_UART_MspInit+0x25c>)
 80009e6:	2210      	movs	r2, #16
 80009e8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009ea:	4b5f      	ldr	r3, [pc, #380]	@ (8000b68 <HAL_UART_MspInit+0x25c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80009f0:	4b5d      	ldr	r3, [pc, #372]	@ (8000b68 <HAL_UART_MspInit+0x25c>)
 80009f2:	2280      	movs	r2, #128	@ 0x80
 80009f4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009f6:	4b5c      	ldr	r3, [pc, #368]	@ (8000b68 <HAL_UART_MspInit+0x25c>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009fc:	4b5a      	ldr	r3, [pc, #360]	@ (8000b68 <HAL_UART_MspInit+0x25c>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000a02:	4b59      	ldr	r3, [pc, #356]	@ (8000b68 <HAL_UART_MspInit+0x25c>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000a08:	4b57      	ldr	r3, [pc, #348]	@ (8000b68 <HAL_UART_MspInit+0x25c>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000a0e:	4856      	ldr	r0, [pc, #344]	@ (8000b68 <HAL_UART_MspInit+0x25c>)
 8000a10:	f000 fbae 	bl	8001170 <HAL_DMA_Init>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8000a1a:	f7ff ff3f 	bl	800089c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	4a51      	ldr	r2, [pc, #324]	@ (8000b68 <HAL_UART_MspInit+0x25c>)
 8000a22:	639a      	str	r2, [r3, #56]	@ 0x38
 8000a24:	4a50      	ldr	r2, [pc, #320]	@ (8000b68 <HAL_UART_MspInit+0x25c>)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	2025      	movs	r0, #37	@ 0x25
 8000a30:	f000 fb67 	bl	8001102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000a34:	2025      	movs	r0, #37	@ 0x25
 8000a36:	f000 fb80 	bl	800113a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000a3a:	e12f      	b.n	8000c9c <HAL_UART_MspInit+0x390>
  else if(huart->Instance==USART2)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a4b      	ldr	r2, [pc, #300]	@ (8000b70 <HAL_UART_MspInit+0x264>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	f040 809e 	bne.w	8000b84 <HAL_UART_MspInit+0x278>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a48:	4b43      	ldr	r3, [pc, #268]	@ (8000b58 <HAL_UART_MspInit+0x24c>)
 8000a4a:	69db      	ldr	r3, [r3, #28]
 8000a4c:	4a42      	ldr	r2, [pc, #264]	@ (8000b58 <HAL_UART_MspInit+0x24c>)
 8000a4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a52:	61d3      	str	r3, [r2, #28]
 8000a54:	4b40      	ldr	r3, [pc, #256]	@ (8000b58 <HAL_UART_MspInit+0x24c>)
 8000a56:	69db      	ldr	r3, [r3, #28]
 8000a58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a5c:	617b      	str	r3, [r7, #20]
 8000a5e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a60:	4b3d      	ldr	r3, [pc, #244]	@ (8000b58 <HAL_UART_MspInit+0x24c>)
 8000a62:	699b      	ldr	r3, [r3, #24]
 8000a64:	4a3c      	ldr	r2, [pc, #240]	@ (8000b58 <HAL_UART_MspInit+0x24c>)
 8000a66:	f043 0304 	orr.w	r3, r3, #4
 8000a6a:	6193      	str	r3, [r2, #24]
 8000a6c:	4b3a      	ldr	r3, [pc, #232]	@ (8000b58 <HAL_UART_MspInit+0x24c>)
 8000a6e:	699b      	ldr	r3, [r3, #24]
 8000a70:	f003 0304 	and.w	r3, r3, #4
 8000a74:	613b      	str	r3, [r7, #16]
 8000a76:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a78:	2304      	movs	r3, #4
 8000a7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a80:	2303      	movs	r3, #3
 8000a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a84:	f107 0320 	add.w	r3, r7, #32
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4834      	ldr	r0, [pc, #208]	@ (8000b5c <HAL_UART_MspInit+0x250>)
 8000a8c:	f000 fe12 	bl	80016b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a90:	2308      	movs	r3, #8
 8000a92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a94:	2300      	movs	r3, #0
 8000a96:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a9c:	f107 0320 	add.w	r3, r7, #32
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	482e      	ldr	r0, [pc, #184]	@ (8000b5c <HAL_UART_MspInit+0x250>)
 8000aa4:	f000 fe06 	bl	80016b4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000aa8:	4b32      	ldr	r3, [pc, #200]	@ (8000b74 <HAL_UART_MspInit+0x268>)
 8000aaa:	4a33      	ldr	r2, [pc, #204]	@ (8000b78 <HAL_UART_MspInit+0x26c>)
 8000aac:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000aae:	4b31      	ldr	r3, [pc, #196]	@ (8000b74 <HAL_UART_MspInit+0x268>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ab4:	4b2f      	ldr	r3, [pc, #188]	@ (8000b74 <HAL_UART_MspInit+0x268>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000aba:	4b2e      	ldr	r3, [pc, #184]	@ (8000b74 <HAL_UART_MspInit+0x268>)
 8000abc:	2280      	movs	r2, #128	@ 0x80
 8000abe:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ac0:	4b2c      	ldr	r3, [pc, #176]	@ (8000b74 <HAL_UART_MspInit+0x268>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ac6:	4b2b      	ldr	r3, [pc, #172]	@ (8000b74 <HAL_UART_MspInit+0x268>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000acc:	4b29      	ldr	r3, [pc, #164]	@ (8000b74 <HAL_UART_MspInit+0x268>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ad2:	4b28      	ldr	r3, [pc, #160]	@ (8000b74 <HAL_UART_MspInit+0x268>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000ad8:	4826      	ldr	r0, [pc, #152]	@ (8000b74 <HAL_UART_MspInit+0x268>)
 8000ada:	f000 fb49 	bl	8001170 <HAL_DMA_Init>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 8000ae4:	f7ff feda 	bl	800089c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	4a22      	ldr	r2, [pc, #136]	@ (8000b74 <HAL_UART_MspInit+0x268>)
 8000aec:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000aee:	4a21      	ldr	r2, [pc, #132]	@ (8000b74 <HAL_UART_MspInit+0x268>)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8000af4:	4b21      	ldr	r3, [pc, #132]	@ (8000b7c <HAL_UART_MspInit+0x270>)
 8000af6:	4a22      	ldr	r2, [pc, #136]	@ (8000b80 <HAL_UART_MspInit+0x274>)
 8000af8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000afa:	4b20      	ldr	r3, [pc, #128]	@ (8000b7c <HAL_UART_MspInit+0x270>)
 8000afc:	2210      	movs	r2, #16
 8000afe:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b00:	4b1e      	ldr	r3, [pc, #120]	@ (8000b7c <HAL_UART_MspInit+0x270>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b06:	4b1d      	ldr	r3, [pc, #116]	@ (8000b7c <HAL_UART_MspInit+0x270>)
 8000b08:	2280      	movs	r2, #128	@ 0x80
 8000b0a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000b7c <HAL_UART_MspInit+0x270>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b12:	4b1a      	ldr	r3, [pc, #104]	@ (8000b7c <HAL_UART_MspInit+0x270>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000b18:	4b18      	ldr	r3, [pc, #96]	@ (8000b7c <HAL_UART_MspInit+0x270>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000b1e:	4b17      	ldr	r3, [pc, #92]	@ (8000b7c <HAL_UART_MspInit+0x270>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000b24:	4815      	ldr	r0, [pc, #84]	@ (8000b7c <HAL_UART_MspInit+0x270>)
 8000b26:	f000 fb23 	bl	8001170 <HAL_DMA_Init>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <HAL_UART_MspInit+0x228>
      Error_Handler();
 8000b30:	f7ff feb4 	bl	800089c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	4a11      	ldr	r2, [pc, #68]	@ (8000b7c <HAL_UART_MspInit+0x270>)
 8000b38:	639a      	str	r2, [r3, #56]	@ 0x38
 8000b3a:	4a10      	ldr	r2, [pc, #64]	@ (8000b7c <HAL_UART_MspInit+0x270>)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000b40:	2200      	movs	r2, #0
 8000b42:	2100      	movs	r1, #0
 8000b44:	2026      	movs	r0, #38	@ 0x26
 8000b46:	f000 fadc 	bl	8001102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b4a:	2026      	movs	r0, #38	@ 0x26
 8000b4c:	f000 faf5 	bl	800113a <HAL_NVIC_EnableIRQ>
}
 8000b50:	e0a4      	b.n	8000c9c <HAL_UART_MspInit+0x390>
 8000b52:	bf00      	nop
 8000b54:	40013800 	.word	0x40013800
 8000b58:	40021000 	.word	0x40021000
 8000b5c:	40010800 	.word	0x40010800
 8000b60:	20000150 	.word	0x20000150
 8000b64:	40020058 	.word	0x40020058
 8000b68:	20000194 	.word	0x20000194
 8000b6c:	40020044 	.word	0x40020044
 8000b70:	40004400 	.word	0x40004400
 8000b74:	200001d8 	.word	0x200001d8
 8000b78:	4002006c 	.word	0x4002006c
 8000b7c:	2000021c 	.word	0x2000021c
 8000b80:	40020080 	.word	0x40020080
  else if(huart->Instance==USART3)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a46      	ldr	r2, [pc, #280]	@ (8000ca4 <HAL_UART_MspInit+0x398>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	f040 8086 	bne.w	8000c9c <HAL_UART_MspInit+0x390>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000b90:	4b45      	ldr	r3, [pc, #276]	@ (8000ca8 <HAL_UART_MspInit+0x39c>)
 8000b92:	69db      	ldr	r3, [r3, #28]
 8000b94:	4a44      	ldr	r2, [pc, #272]	@ (8000ca8 <HAL_UART_MspInit+0x39c>)
 8000b96:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b9a:	61d3      	str	r3, [r2, #28]
 8000b9c:	4b42      	ldr	r3, [pc, #264]	@ (8000ca8 <HAL_UART_MspInit+0x39c>)
 8000b9e:	69db      	ldr	r3, [r3, #28]
 8000ba0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ba4:	60fb      	str	r3, [r7, #12]
 8000ba6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba8:	4b3f      	ldr	r3, [pc, #252]	@ (8000ca8 <HAL_UART_MspInit+0x39c>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	4a3e      	ldr	r2, [pc, #248]	@ (8000ca8 <HAL_UART_MspInit+0x39c>)
 8000bae:	f043 0308 	orr.w	r3, r3, #8
 8000bb2:	6193      	str	r3, [r2, #24]
 8000bb4:	4b3c      	ldr	r3, [pc, #240]	@ (8000ca8 <HAL_UART_MspInit+0x39c>)
 8000bb6:	699b      	ldr	r3, [r3, #24]
 8000bb8:	f003 0308 	and.w	r3, r3, #8
 8000bbc:	60bb      	str	r3, [r7, #8]
 8000bbe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000bc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bca:	2303      	movs	r3, #3
 8000bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bce:	f107 0320 	add.w	r3, r7, #32
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4835      	ldr	r0, [pc, #212]	@ (8000cac <HAL_UART_MspInit+0x3a0>)
 8000bd6:	f000 fd6d 	bl	80016b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000bda:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000bde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000be0:	2300      	movs	r3, #0
 8000be2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be4:	2300      	movs	r3, #0
 8000be6:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be8:	f107 0320 	add.w	r3, r7, #32
 8000bec:	4619      	mov	r1, r3
 8000bee:	482f      	ldr	r0, [pc, #188]	@ (8000cac <HAL_UART_MspInit+0x3a0>)
 8000bf0:	f000 fd60 	bl	80016b4 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8000bf4:	4b2e      	ldr	r3, [pc, #184]	@ (8000cb0 <HAL_UART_MspInit+0x3a4>)
 8000bf6:	4a2f      	ldr	r2, [pc, #188]	@ (8000cb4 <HAL_UART_MspInit+0x3a8>)
 8000bf8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bfa:	4b2d      	ldr	r3, [pc, #180]	@ (8000cb0 <HAL_UART_MspInit+0x3a4>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c00:	4b2b      	ldr	r3, [pc, #172]	@ (8000cb0 <HAL_UART_MspInit+0x3a4>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c06:	4b2a      	ldr	r3, [pc, #168]	@ (8000cb0 <HAL_UART_MspInit+0x3a4>)
 8000c08:	2280      	movs	r2, #128	@ 0x80
 8000c0a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c0c:	4b28      	ldr	r3, [pc, #160]	@ (8000cb0 <HAL_UART_MspInit+0x3a4>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c12:	4b27      	ldr	r3, [pc, #156]	@ (8000cb0 <HAL_UART_MspInit+0x3a4>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8000c18:	4b25      	ldr	r3, [pc, #148]	@ (8000cb0 <HAL_UART_MspInit+0x3a4>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000c1e:	4b24      	ldr	r3, [pc, #144]	@ (8000cb0 <HAL_UART_MspInit+0x3a4>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000c24:	4822      	ldr	r0, [pc, #136]	@ (8000cb0 <HAL_UART_MspInit+0x3a4>)
 8000c26:	f000 faa3 	bl	8001170 <HAL_DMA_Init>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <HAL_UART_MspInit+0x328>
      Error_Handler();
 8000c30:	f7ff fe34 	bl	800089c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	4a1e      	ldr	r2, [pc, #120]	@ (8000cb0 <HAL_UART_MspInit+0x3a4>)
 8000c38:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c3a:	4a1d      	ldr	r2, [pc, #116]	@ (8000cb0 <HAL_UART_MspInit+0x3a4>)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8000c40:	4b1d      	ldr	r3, [pc, #116]	@ (8000cb8 <HAL_UART_MspInit+0x3ac>)
 8000c42:	4a1e      	ldr	r2, [pc, #120]	@ (8000cbc <HAL_UART_MspInit+0x3b0>)
 8000c44:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c46:	4b1c      	ldr	r3, [pc, #112]	@ (8000cb8 <HAL_UART_MspInit+0x3ac>)
 8000c48:	2210      	movs	r2, #16
 8000c4a:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c4c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb8 <HAL_UART_MspInit+0x3ac>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c52:	4b19      	ldr	r3, [pc, #100]	@ (8000cb8 <HAL_UART_MspInit+0x3ac>)
 8000c54:	2280      	movs	r2, #128	@ 0x80
 8000c56:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c58:	4b17      	ldr	r3, [pc, #92]	@ (8000cb8 <HAL_UART_MspInit+0x3ac>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c5e:	4b16      	ldr	r3, [pc, #88]	@ (8000cb8 <HAL_UART_MspInit+0x3ac>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8000c64:	4b14      	ldr	r3, [pc, #80]	@ (8000cb8 <HAL_UART_MspInit+0x3ac>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000c6a:	4b13      	ldr	r3, [pc, #76]	@ (8000cb8 <HAL_UART_MspInit+0x3ac>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8000c70:	4811      	ldr	r0, [pc, #68]	@ (8000cb8 <HAL_UART_MspInit+0x3ac>)
 8000c72:	f000 fa7d 	bl	8001170 <HAL_DMA_Init>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <HAL_UART_MspInit+0x374>
      Error_Handler();
 8000c7c:	f7ff fe0e 	bl	800089c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	4a0d      	ldr	r2, [pc, #52]	@ (8000cb8 <HAL_UART_MspInit+0x3ac>)
 8000c84:	639a      	str	r2, [r3, #56]	@ 0x38
 8000c86:	4a0c      	ldr	r2, [pc, #48]	@ (8000cb8 <HAL_UART_MspInit+0x3ac>)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	2100      	movs	r1, #0
 8000c90:	2027      	movs	r0, #39	@ 0x27
 8000c92:	f000 fa36 	bl	8001102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000c96:	2027      	movs	r0, #39	@ 0x27
 8000c98:	f000 fa4f 	bl	800113a <HAL_NVIC_EnableIRQ>
}
 8000c9c:	bf00      	nop
 8000c9e:	3730      	adds	r7, #48	@ 0x30
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40004800 	.word	0x40004800
 8000ca8:	40021000 	.word	0x40021000
 8000cac:	40010c00 	.word	0x40010c00
 8000cb0:	20000260 	.word	0x20000260
 8000cb4:	40020030 	.word	0x40020030
 8000cb8:	200002a4 	.word	0x200002a4
 8000cbc:	4002001c 	.word	0x4002001c

08000cc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <NMI_Handler+0x4>

08000cc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ccc:	bf00      	nop
 8000cce:	e7fd      	b.n	8000ccc <HardFault_Handler+0x4>

08000cd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cd4:	bf00      	nop
 8000cd6:	e7fd      	b.n	8000cd4 <MemManage_Handler+0x4>

08000cd8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cdc:	bf00      	nop
 8000cde:	e7fd      	b.n	8000cdc <BusFault_Handler+0x4>

08000ce0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ce4:	bf00      	nop
 8000ce6:	e7fd      	b.n	8000ce4 <UsageFault_Handler+0x4>

08000ce8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bc80      	pop	{r7}
 8000cf2:	4770      	bx	lr

08000cf4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bc80      	pop	{r7}
 8000cfe:	4770      	bx	lr

08000d00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bc80      	pop	{r7}
 8000d0a:	4770      	bx	lr

08000d0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d10:	f000 f904 	bl	8000f1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d14:	bf00      	nop
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8000d1c:	4802      	ldr	r0, [pc, #8]	@ (8000d28 <DMA1_Channel2_IRQHandler+0x10>)
 8000d1e:	f000 fb95 	bl	800144c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000d22:	bf00      	nop
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	200002a4 	.word	0x200002a4

08000d2c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000d30:	4802      	ldr	r0, [pc, #8]	@ (8000d3c <DMA1_Channel3_IRQHandler+0x10>)
 8000d32:	f000 fb8b 	bl	800144c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	20000260 	.word	0x20000260

08000d40 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000d44:	4802      	ldr	r0, [pc, #8]	@ (8000d50 <DMA1_Channel4_IRQHandler+0x10>)
 8000d46:	f000 fb81 	bl	800144c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000d4a:	bf00      	nop
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	20000194 	.word	0x20000194

08000d54 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000d58:	4802      	ldr	r0, [pc, #8]	@ (8000d64 <DMA1_Channel5_IRQHandler+0x10>)
 8000d5a:	f000 fb77 	bl	800144c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	20000150 	.word	0x20000150

08000d68 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000d6c:	4802      	ldr	r0, [pc, #8]	@ (8000d78 <DMA1_Channel6_IRQHandler+0x10>)
 8000d6e:	f000 fb6d 	bl	800144c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000d72:	bf00      	nop
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	200001d8 	.word	0x200001d8

08000d7c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000d80:	4802      	ldr	r0, [pc, #8]	@ (8000d8c <DMA1_Channel7_IRQHandler+0x10>)
 8000d82:	f000 fb63 	bl	800144c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	2000021c 	.word	0x2000021c

08000d90 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000d94:	4802      	ldr	r0, [pc, #8]	@ (8000da0 <USART1_IRQHandler+0x10>)
 8000d96:	f001 fb53 	bl	8002440 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	20000078 	.word	0x20000078

08000da4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000da8:	4802      	ldr	r0, [pc, #8]	@ (8000db4 <USART2_IRQHandler+0x10>)
 8000daa:	f001 fb49 	bl	8002440 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	200000c0 	.word	0x200000c0

08000db8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000dbc:	4802      	ldr	r0, [pc, #8]	@ (8000dc8 <USART3_IRQHandler+0x10>)
 8000dbe:	f001 fb3f 	bl	8002440 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000108 	.word	0x20000108

08000dcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b086      	sub	sp, #24
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dd4:	4a14      	ldr	r2, [pc, #80]	@ (8000e28 <_sbrk+0x5c>)
 8000dd6:	4b15      	ldr	r3, [pc, #84]	@ (8000e2c <_sbrk+0x60>)
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000de0:	4b13      	ldr	r3, [pc, #76]	@ (8000e30 <_sbrk+0x64>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d102      	bne.n	8000dee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000de8:	4b11      	ldr	r3, [pc, #68]	@ (8000e30 <_sbrk+0x64>)
 8000dea:	4a12      	ldr	r2, [pc, #72]	@ (8000e34 <_sbrk+0x68>)
 8000dec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dee:	4b10      	ldr	r3, [pc, #64]	@ (8000e30 <_sbrk+0x64>)
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	4413      	add	r3, r2
 8000df6:	693a      	ldr	r2, [r7, #16]
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d207      	bcs.n	8000e0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dfc:	f002 fa4c 	bl	8003298 <__errno>
 8000e00:	4603      	mov	r3, r0
 8000e02:	220c      	movs	r2, #12
 8000e04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e06:	f04f 33ff 	mov.w	r3, #4294967295
 8000e0a:	e009      	b.n	8000e20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e0c:	4b08      	ldr	r3, [pc, #32]	@ (8000e30 <_sbrk+0x64>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e12:	4b07      	ldr	r3, [pc, #28]	@ (8000e30 <_sbrk+0x64>)
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4413      	add	r3, r2
 8000e1a:	4a05      	ldr	r2, [pc, #20]	@ (8000e30 <_sbrk+0x64>)
 8000e1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3718      	adds	r7, #24
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	20005000 	.word	0x20005000
 8000e2c:	00000400 	.word	0x00000400
 8000e30:	20001140 	.word	0x20001140
 8000e34:	20001290 	.word	0x20001290

08000e38 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bc80      	pop	{r7}
 8000e42:	4770      	bx	lr

08000e44 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e44:	f7ff fff8 	bl	8000e38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e48:	480b      	ldr	r0, [pc, #44]	@ (8000e78 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e4a:	490c      	ldr	r1, [pc, #48]	@ (8000e7c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e4c:	4a0c      	ldr	r2, [pc, #48]	@ (8000e80 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e50:	e002      	b.n	8000e58 <LoopCopyDataInit>

08000e52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e56:	3304      	adds	r3, #4

08000e58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e5c:	d3f9      	bcc.n	8000e52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e5e:	4a09      	ldr	r2, [pc, #36]	@ (8000e84 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e60:	4c09      	ldr	r4, [pc, #36]	@ (8000e88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e64:	e001      	b.n	8000e6a <LoopFillZerobss>

08000e66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e68:	3204      	adds	r2, #4

08000e6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e6c:	d3fb      	bcc.n	8000e66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e6e:	f002 fa19 	bl	80032a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e72:	f7ff fb6d 	bl	8000550 <main>
  bx lr
 8000e76:	4770      	bx	lr
  ldr r0, =_sdata
 8000e78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e7c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e80:	08003d00 	.word	0x08003d00
  ldr r2, =_sbss
 8000e84:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e88:	20001290 	.word	0x20001290

08000e8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e8c:	e7fe      	b.n	8000e8c <ADC1_2_IRQHandler>
	...

08000e90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e94:	4b08      	ldr	r3, [pc, #32]	@ (8000eb8 <HAL_Init+0x28>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a07      	ldr	r2, [pc, #28]	@ (8000eb8 <HAL_Init+0x28>)
 8000e9a:	f043 0310 	orr.w	r3, r3, #16
 8000e9e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ea0:	2003      	movs	r0, #3
 8000ea2:	f000 f923 	bl	80010ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ea6:	200f      	movs	r0, #15
 8000ea8:	f000 f808 	bl	8000ebc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eac:	f7ff fcfc 	bl	80008a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000eb0:	2300      	movs	r3, #0
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40022000 	.word	0x40022000

08000ebc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ec4:	4b12      	ldr	r3, [pc, #72]	@ (8000f10 <HAL_InitTick+0x54>)
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	4b12      	ldr	r3, [pc, #72]	@ (8000f14 <HAL_InitTick+0x58>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	4619      	mov	r1, r3
 8000ece:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ed2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eda:	4618      	mov	r0, r3
 8000edc:	f000 f93b 	bl	8001156 <HAL_SYSTICK_Config>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e00e      	b.n	8000f08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2b0f      	cmp	r3, #15
 8000eee:	d80a      	bhi.n	8000f06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	6879      	ldr	r1, [r7, #4]
 8000ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ef8:	f000 f903 	bl	8001102 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000efc:	4a06      	ldr	r2, [pc, #24]	@ (8000f18 <HAL_InitTick+0x5c>)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f02:	2300      	movs	r3, #0
 8000f04:	e000      	b.n	8000f08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	20000000 	.word	0x20000000
 8000f14:	20000008 	.word	0x20000008
 8000f18:	20000004 	.word	0x20000004

08000f1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f20:	4b05      	ldr	r3, [pc, #20]	@ (8000f38 <HAL_IncTick+0x1c>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	461a      	mov	r2, r3
 8000f26:	4b05      	ldr	r3, [pc, #20]	@ (8000f3c <HAL_IncTick+0x20>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4413      	add	r3, r2
 8000f2c:	4a03      	ldr	r2, [pc, #12]	@ (8000f3c <HAL_IncTick+0x20>)
 8000f2e:	6013      	str	r3, [r2, #0]
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bc80      	pop	{r7}
 8000f36:	4770      	bx	lr
 8000f38:	20000008 	.word	0x20000008
 8000f3c:	20001144 	.word	0x20001144

08000f40 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  return uwTick;
 8000f44:	4b02      	ldr	r3, [pc, #8]	@ (8000f50 <HAL_GetTick+0x10>)
 8000f46:	681b      	ldr	r3, [r3, #0]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr
 8000f50:	20001144 	.word	0x20001144

08000f54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f003 0307 	and.w	r3, r3, #7
 8000f62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f64:	4b0c      	ldr	r3, [pc, #48]	@ (8000f98 <__NVIC_SetPriorityGrouping+0x44>)
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f6a:	68ba      	ldr	r2, [r7, #8]
 8000f6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f70:	4013      	ands	r3, r2
 8000f72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f86:	4a04      	ldr	r2, [pc, #16]	@ (8000f98 <__NVIC_SetPriorityGrouping+0x44>)
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	60d3      	str	r3, [r2, #12]
}
 8000f8c:	bf00      	nop
 8000f8e:	3714      	adds	r7, #20
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bc80      	pop	{r7}
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	e000ed00 	.word	0xe000ed00

08000f9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fa0:	4b04      	ldr	r3, [pc, #16]	@ (8000fb4 <__NVIC_GetPriorityGrouping+0x18>)
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	0a1b      	lsrs	r3, r3, #8
 8000fa6:	f003 0307 	and.w	r3, r3, #7
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bc80      	pop	{r7}
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	e000ed00 	.word	0xe000ed00

08000fb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	db0b      	blt.n	8000fe2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fca:	79fb      	ldrb	r3, [r7, #7]
 8000fcc:	f003 021f 	and.w	r2, r3, #31
 8000fd0:	4906      	ldr	r1, [pc, #24]	@ (8000fec <__NVIC_EnableIRQ+0x34>)
 8000fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd6:	095b      	lsrs	r3, r3, #5
 8000fd8:	2001      	movs	r0, #1
 8000fda:	fa00 f202 	lsl.w	r2, r0, r2
 8000fde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fe2:	bf00      	nop
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bc80      	pop	{r7}
 8000fea:	4770      	bx	lr
 8000fec:	e000e100 	.word	0xe000e100

08000ff0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	6039      	str	r1, [r7, #0]
 8000ffa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001000:	2b00      	cmp	r3, #0
 8001002:	db0a      	blt.n	800101a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	b2da      	uxtb	r2, r3
 8001008:	490c      	ldr	r1, [pc, #48]	@ (800103c <__NVIC_SetPriority+0x4c>)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	0112      	lsls	r2, r2, #4
 8001010:	b2d2      	uxtb	r2, r2
 8001012:	440b      	add	r3, r1
 8001014:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001018:	e00a      	b.n	8001030 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	b2da      	uxtb	r2, r3
 800101e:	4908      	ldr	r1, [pc, #32]	@ (8001040 <__NVIC_SetPriority+0x50>)
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	f003 030f 	and.w	r3, r3, #15
 8001026:	3b04      	subs	r3, #4
 8001028:	0112      	lsls	r2, r2, #4
 800102a:	b2d2      	uxtb	r2, r2
 800102c:	440b      	add	r3, r1
 800102e:	761a      	strb	r2, [r3, #24]
}
 8001030:	bf00      	nop
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	bc80      	pop	{r7}
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	e000e100 	.word	0xe000e100
 8001040:	e000ed00 	.word	0xe000ed00

08001044 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001044:	b480      	push	{r7}
 8001046:	b089      	sub	sp, #36	@ 0x24
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	f1c3 0307 	rsb	r3, r3, #7
 800105e:	2b04      	cmp	r3, #4
 8001060:	bf28      	it	cs
 8001062:	2304      	movcs	r3, #4
 8001064:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	3304      	adds	r3, #4
 800106a:	2b06      	cmp	r3, #6
 800106c:	d902      	bls.n	8001074 <NVIC_EncodePriority+0x30>
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	3b03      	subs	r3, #3
 8001072:	e000      	b.n	8001076 <NVIC_EncodePriority+0x32>
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001078:	f04f 32ff 	mov.w	r2, #4294967295
 800107c:	69bb      	ldr	r3, [r7, #24]
 800107e:	fa02 f303 	lsl.w	r3, r2, r3
 8001082:	43da      	mvns	r2, r3
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	401a      	ands	r2, r3
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800108c:	f04f 31ff 	mov.w	r1, #4294967295
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	fa01 f303 	lsl.w	r3, r1, r3
 8001096:	43d9      	mvns	r1, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800109c:	4313      	orrs	r3, r2
         );
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3724      	adds	r7, #36	@ 0x24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bc80      	pop	{r7}
 80010a6:	4770      	bx	lr

080010a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	3b01      	subs	r3, #1
 80010b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010b8:	d301      	bcc.n	80010be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010ba:	2301      	movs	r3, #1
 80010bc:	e00f      	b.n	80010de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010be:	4a0a      	ldr	r2, [pc, #40]	@ (80010e8 <SysTick_Config+0x40>)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	3b01      	subs	r3, #1
 80010c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010c6:	210f      	movs	r1, #15
 80010c8:	f04f 30ff 	mov.w	r0, #4294967295
 80010cc:	f7ff ff90 	bl	8000ff0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010d0:	4b05      	ldr	r3, [pc, #20]	@ (80010e8 <SysTick_Config+0x40>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010d6:	4b04      	ldr	r3, [pc, #16]	@ (80010e8 <SysTick_Config+0x40>)
 80010d8:	2207      	movs	r2, #7
 80010da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	e000e010 	.word	0xe000e010

080010ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f7ff ff2d 	bl	8000f54 <__NVIC_SetPriorityGrouping>
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001102:	b580      	push	{r7, lr}
 8001104:	b086      	sub	sp, #24
 8001106:	af00      	add	r7, sp, #0
 8001108:	4603      	mov	r3, r0
 800110a:	60b9      	str	r1, [r7, #8]
 800110c:	607a      	str	r2, [r7, #4]
 800110e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001114:	f7ff ff42 	bl	8000f9c <__NVIC_GetPriorityGrouping>
 8001118:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	68b9      	ldr	r1, [r7, #8]
 800111e:	6978      	ldr	r0, [r7, #20]
 8001120:	f7ff ff90 	bl	8001044 <NVIC_EncodePriority>
 8001124:	4602      	mov	r2, r0
 8001126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800112a:	4611      	mov	r1, r2
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff ff5f 	bl	8000ff0 <__NVIC_SetPriority>
}
 8001132:	bf00      	nop
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b082      	sub	sp, #8
 800113e:	af00      	add	r7, sp, #0
 8001140:	4603      	mov	r3, r0
 8001142:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff ff35 	bl	8000fb8 <__NVIC_EnableIRQ>
}
 800114e:	bf00      	nop
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b082      	sub	sp, #8
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f7ff ffa2 	bl	80010a8 <SysTick_Config>
 8001164:	4603      	mov	r3, r0
}
 8001166:	4618      	mov	r0, r3
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
	...

08001170 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001170:	b480      	push	{r7}
 8001172:	b085      	sub	sp, #20
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001178:	2300      	movs	r3, #0
 800117a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d101      	bne.n	8001186 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e043      	b.n	800120e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	461a      	mov	r2, r3
 800118c:	4b22      	ldr	r3, [pc, #136]	@ (8001218 <HAL_DMA_Init+0xa8>)
 800118e:	4413      	add	r3, r2
 8001190:	4a22      	ldr	r2, [pc, #136]	@ (800121c <HAL_DMA_Init+0xac>)
 8001192:	fba2 2303 	umull	r2, r3, r2, r3
 8001196:	091b      	lsrs	r3, r3, #4
 8001198:	009a      	lsls	r2, r3, #2
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4a1f      	ldr	r2, [pc, #124]	@ (8001220 <HAL_DMA_Init+0xb0>)
 80011a2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2202      	movs	r2, #2
 80011a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80011ba:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80011be:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80011c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	68db      	ldr	r3, [r3, #12]
 80011ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	695b      	ldr	r3, [r3, #20]
 80011da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	69db      	ldr	r3, [r3, #28]
 80011e6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80011e8:	68fa      	ldr	r2, [r7, #12]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	68fa      	ldr	r2, [r7, #12]
 80011f4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2200      	movs	r2, #0
 80011fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2201      	movs	r2, #1
 8001200:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2200      	movs	r2, #0
 8001208:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800120c:	2300      	movs	r3, #0
}
 800120e:	4618      	mov	r0, r3
 8001210:	3714      	adds	r7, #20
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr
 8001218:	bffdfff8 	.word	0xbffdfff8
 800121c:	cccccccd 	.word	0xcccccccd
 8001220:	40020000 	.word	0x40020000

08001224 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
 8001230:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001232:	2300      	movs	r3, #0
 8001234:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	f893 3020 	ldrb.w	r3, [r3, #32]
 800123c:	2b01      	cmp	r3, #1
 800123e:	d101      	bne.n	8001244 <HAL_DMA_Start_IT+0x20>
 8001240:	2302      	movs	r3, #2
 8001242:	e04b      	b.n	80012dc <HAL_DMA_Start_IT+0xb8>
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	2201      	movs	r2, #1
 8001248:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001252:	b2db      	uxtb	r3, r3
 8001254:	2b01      	cmp	r3, #1
 8001256:	d13a      	bne.n	80012ce <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	2202      	movs	r2, #2
 800125c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	2200      	movs	r2, #0
 8001264:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f022 0201 	bic.w	r2, r2, #1
 8001274:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	68b9      	ldr	r1, [r7, #8]
 800127c:	68f8      	ldr	r0, [r7, #12]
 800127e:	f000 f9eb 	bl	8001658 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001286:	2b00      	cmp	r3, #0
 8001288:	d008      	beq.n	800129c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f042 020e 	orr.w	r2, r2, #14
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	e00f      	b.n	80012bc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f022 0204 	bic.w	r2, r2, #4
 80012aa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f042 020a 	orr.w	r2, r2, #10
 80012ba:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f042 0201 	orr.w	r2, r2, #1
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	e005      	b.n	80012da <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	2200      	movs	r2, #0
 80012d2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80012d6:	2302      	movs	r3, #2
 80012d8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80012da:	7dfb      	ldrb	r3, [r7, #23]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3718      	adds	r7, #24
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b085      	sub	sp, #20
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012ec:	2300      	movs	r3, #0
 80012ee:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	d008      	beq.n	800130e <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2204      	movs	r2, #4
 8001300:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e020      	b.n	8001350 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f022 020e 	bic.w	r2, r2, #14
 800131c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f022 0201 	bic.w	r2, r2, #1
 800132c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001336:	2101      	movs	r1, #1
 8001338:	fa01 f202 	lsl.w	r2, r1, r2
 800133c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2201      	movs	r2, #1
 8001342:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2200      	movs	r2, #0
 800134a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800134e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001350:	4618      	mov	r0, r3
 8001352:	3714      	adds	r7, #20
 8001354:	46bd      	mov	sp, r7
 8001356:	bc80      	pop	{r7}
 8001358:	4770      	bx	lr
	...

0800135c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001364:	2300      	movs	r3, #0
 8001366:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800136e:	b2db      	uxtb	r3, r3
 8001370:	2b02      	cmp	r3, #2
 8001372:	d005      	beq.n	8001380 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2204      	movs	r2, #4
 8001378:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	73fb      	strb	r3, [r7, #15]
 800137e:	e051      	b.n	8001424 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f022 020e 	bic.w	r2, r2, #14
 800138e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f022 0201 	bic.w	r2, r2, #1
 800139e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a22      	ldr	r2, [pc, #136]	@ (8001430 <HAL_DMA_Abort_IT+0xd4>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d029      	beq.n	80013fe <HAL_DMA_Abort_IT+0xa2>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a21      	ldr	r2, [pc, #132]	@ (8001434 <HAL_DMA_Abort_IT+0xd8>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d022      	beq.n	80013fa <HAL_DMA_Abort_IT+0x9e>
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a1f      	ldr	r2, [pc, #124]	@ (8001438 <HAL_DMA_Abort_IT+0xdc>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d01a      	beq.n	80013f4 <HAL_DMA_Abort_IT+0x98>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a1e      	ldr	r2, [pc, #120]	@ (800143c <HAL_DMA_Abort_IT+0xe0>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d012      	beq.n	80013ee <HAL_DMA_Abort_IT+0x92>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a1c      	ldr	r2, [pc, #112]	@ (8001440 <HAL_DMA_Abort_IT+0xe4>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d00a      	beq.n	80013e8 <HAL_DMA_Abort_IT+0x8c>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a1b      	ldr	r2, [pc, #108]	@ (8001444 <HAL_DMA_Abort_IT+0xe8>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d102      	bne.n	80013e2 <HAL_DMA_Abort_IT+0x86>
 80013dc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80013e0:	e00e      	b.n	8001400 <HAL_DMA_Abort_IT+0xa4>
 80013e2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80013e6:	e00b      	b.n	8001400 <HAL_DMA_Abort_IT+0xa4>
 80013e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013ec:	e008      	b.n	8001400 <HAL_DMA_Abort_IT+0xa4>
 80013ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013f2:	e005      	b.n	8001400 <HAL_DMA_Abort_IT+0xa4>
 80013f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013f8:	e002      	b.n	8001400 <HAL_DMA_Abort_IT+0xa4>
 80013fa:	2310      	movs	r3, #16
 80013fc:	e000      	b.n	8001400 <HAL_DMA_Abort_IT+0xa4>
 80013fe:	2301      	movs	r3, #1
 8001400:	4a11      	ldr	r2, [pc, #68]	@ (8001448 <HAL_DMA_Abort_IT+0xec>)
 8001402:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2201      	movs	r2, #1
 8001408:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2200      	movs	r2, #0
 8001410:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001418:	2b00      	cmp	r3, #0
 800141a:	d003      	beq.n	8001424 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	4798      	blx	r3
    } 
  }
  return status;
 8001424:	7bfb      	ldrb	r3, [r7, #15]
}
 8001426:	4618      	mov	r0, r3
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40020008 	.word	0x40020008
 8001434:	4002001c 	.word	0x4002001c
 8001438:	40020030 	.word	0x40020030
 800143c:	40020044 	.word	0x40020044
 8001440:	40020058 	.word	0x40020058
 8001444:	4002006c 	.word	0x4002006c
 8001448:	40020000 	.word	0x40020000

0800144c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001468:	2204      	movs	r2, #4
 800146a:	409a      	lsls	r2, r3
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	4013      	ands	r3, r2
 8001470:	2b00      	cmp	r3, #0
 8001472:	d04f      	beq.n	8001514 <HAL_DMA_IRQHandler+0xc8>
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	f003 0304 	and.w	r3, r3, #4
 800147a:	2b00      	cmp	r3, #0
 800147c:	d04a      	beq.n	8001514 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 0320 	and.w	r3, r3, #32
 8001488:	2b00      	cmp	r3, #0
 800148a:	d107      	bne.n	800149c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f022 0204 	bic.w	r2, r2, #4
 800149a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a66      	ldr	r2, [pc, #408]	@ (800163c <HAL_DMA_IRQHandler+0x1f0>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d029      	beq.n	80014fa <HAL_DMA_IRQHandler+0xae>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a65      	ldr	r2, [pc, #404]	@ (8001640 <HAL_DMA_IRQHandler+0x1f4>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d022      	beq.n	80014f6 <HAL_DMA_IRQHandler+0xaa>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a63      	ldr	r2, [pc, #396]	@ (8001644 <HAL_DMA_IRQHandler+0x1f8>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d01a      	beq.n	80014f0 <HAL_DMA_IRQHandler+0xa4>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a62      	ldr	r2, [pc, #392]	@ (8001648 <HAL_DMA_IRQHandler+0x1fc>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d012      	beq.n	80014ea <HAL_DMA_IRQHandler+0x9e>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a60      	ldr	r2, [pc, #384]	@ (800164c <HAL_DMA_IRQHandler+0x200>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d00a      	beq.n	80014e4 <HAL_DMA_IRQHandler+0x98>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a5f      	ldr	r2, [pc, #380]	@ (8001650 <HAL_DMA_IRQHandler+0x204>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d102      	bne.n	80014de <HAL_DMA_IRQHandler+0x92>
 80014d8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80014dc:	e00e      	b.n	80014fc <HAL_DMA_IRQHandler+0xb0>
 80014de:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80014e2:	e00b      	b.n	80014fc <HAL_DMA_IRQHandler+0xb0>
 80014e4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80014e8:	e008      	b.n	80014fc <HAL_DMA_IRQHandler+0xb0>
 80014ea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80014ee:	e005      	b.n	80014fc <HAL_DMA_IRQHandler+0xb0>
 80014f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014f4:	e002      	b.n	80014fc <HAL_DMA_IRQHandler+0xb0>
 80014f6:	2340      	movs	r3, #64	@ 0x40
 80014f8:	e000      	b.n	80014fc <HAL_DMA_IRQHandler+0xb0>
 80014fa:	2304      	movs	r3, #4
 80014fc:	4a55      	ldr	r2, [pc, #340]	@ (8001654 <HAL_DMA_IRQHandler+0x208>)
 80014fe:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001504:	2b00      	cmp	r3, #0
 8001506:	f000 8094 	beq.w	8001632 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001512:	e08e      	b.n	8001632 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001518:	2202      	movs	r2, #2
 800151a:	409a      	lsls	r2, r3
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	4013      	ands	r3, r2
 8001520:	2b00      	cmp	r3, #0
 8001522:	d056      	beq.n	80015d2 <HAL_DMA_IRQHandler+0x186>
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	2b00      	cmp	r3, #0
 800152c:	d051      	beq.n	80015d2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 0320 	and.w	r3, r3, #32
 8001538:	2b00      	cmp	r3, #0
 800153a:	d10b      	bne.n	8001554 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f022 020a 	bic.w	r2, r2, #10
 800154a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2201      	movs	r2, #1
 8001550:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a38      	ldr	r2, [pc, #224]	@ (800163c <HAL_DMA_IRQHandler+0x1f0>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d029      	beq.n	80015b2 <HAL_DMA_IRQHandler+0x166>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a37      	ldr	r2, [pc, #220]	@ (8001640 <HAL_DMA_IRQHandler+0x1f4>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d022      	beq.n	80015ae <HAL_DMA_IRQHandler+0x162>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a35      	ldr	r2, [pc, #212]	@ (8001644 <HAL_DMA_IRQHandler+0x1f8>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d01a      	beq.n	80015a8 <HAL_DMA_IRQHandler+0x15c>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a34      	ldr	r2, [pc, #208]	@ (8001648 <HAL_DMA_IRQHandler+0x1fc>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d012      	beq.n	80015a2 <HAL_DMA_IRQHandler+0x156>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a32      	ldr	r2, [pc, #200]	@ (800164c <HAL_DMA_IRQHandler+0x200>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d00a      	beq.n	800159c <HAL_DMA_IRQHandler+0x150>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a31      	ldr	r2, [pc, #196]	@ (8001650 <HAL_DMA_IRQHandler+0x204>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d102      	bne.n	8001596 <HAL_DMA_IRQHandler+0x14a>
 8001590:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001594:	e00e      	b.n	80015b4 <HAL_DMA_IRQHandler+0x168>
 8001596:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800159a:	e00b      	b.n	80015b4 <HAL_DMA_IRQHandler+0x168>
 800159c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80015a0:	e008      	b.n	80015b4 <HAL_DMA_IRQHandler+0x168>
 80015a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015a6:	e005      	b.n	80015b4 <HAL_DMA_IRQHandler+0x168>
 80015a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015ac:	e002      	b.n	80015b4 <HAL_DMA_IRQHandler+0x168>
 80015ae:	2320      	movs	r3, #32
 80015b0:	e000      	b.n	80015b4 <HAL_DMA_IRQHandler+0x168>
 80015b2:	2302      	movs	r3, #2
 80015b4:	4a27      	ldr	r2, [pc, #156]	@ (8001654 <HAL_DMA_IRQHandler+0x208>)
 80015b6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2200      	movs	r2, #0
 80015bc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d034      	beq.n	8001632 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80015d0:	e02f      	b.n	8001632 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	2208      	movs	r2, #8
 80015d8:	409a      	lsls	r2, r3
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	4013      	ands	r3, r2
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d028      	beq.n	8001634 <HAL_DMA_IRQHandler+0x1e8>
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	f003 0308 	and.w	r3, r3, #8
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d023      	beq.n	8001634 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f022 020e 	bic.w	r2, r2, #14
 80015fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001604:	2101      	movs	r1, #1
 8001606:	fa01 f202 	lsl.w	r2, r1, r2
 800160a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2201      	movs	r2, #1
 8001610:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2201      	movs	r2, #1
 8001616:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2200      	movs	r2, #0
 800161e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	2b00      	cmp	r3, #0
 8001628:	d004      	beq.n	8001634 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	4798      	blx	r3
    }
  }
  return;
 8001632:	bf00      	nop
 8001634:	bf00      	nop
}
 8001636:	3710      	adds	r7, #16
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40020008 	.word	0x40020008
 8001640:	4002001c 	.word	0x4002001c
 8001644:	40020030 	.word	0x40020030
 8001648:	40020044 	.word	0x40020044
 800164c:	40020058 	.word	0x40020058
 8001650:	4002006c 	.word	0x4002006c
 8001654:	40020000 	.word	0x40020000

08001658 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
 8001664:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800166e:	2101      	movs	r1, #1
 8001670:	fa01 f202 	lsl.w	r2, r1, r2
 8001674:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	683a      	ldr	r2, [r7, #0]
 800167c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	2b10      	cmp	r3, #16
 8001684:	d108      	bne.n	8001698 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	68ba      	ldr	r2, [r7, #8]
 8001694:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001696:	e007      	b.n	80016a8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	68ba      	ldr	r2, [r7, #8]
 800169e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	60da      	str	r2, [r3, #12]
}
 80016a8:	bf00      	nop
 80016aa:	3714      	adds	r7, #20
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bc80      	pop	{r7}
 80016b0:	4770      	bx	lr
	...

080016b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b08b      	sub	sp, #44	@ 0x2c
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016be:	2300      	movs	r3, #0
 80016c0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016c2:	2300      	movs	r3, #0
 80016c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016c6:	e169      	b.n	800199c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80016c8:	2201      	movs	r2, #1
 80016ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	69fa      	ldr	r2, [r7, #28]
 80016d8:	4013      	ands	r3, r2
 80016da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80016dc:	69ba      	ldr	r2, [r7, #24]
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	f040 8158 	bne.w	8001996 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	4a9a      	ldr	r2, [pc, #616]	@ (8001954 <HAL_GPIO_Init+0x2a0>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d05e      	beq.n	80017ae <HAL_GPIO_Init+0xfa>
 80016f0:	4a98      	ldr	r2, [pc, #608]	@ (8001954 <HAL_GPIO_Init+0x2a0>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d875      	bhi.n	80017e2 <HAL_GPIO_Init+0x12e>
 80016f6:	4a98      	ldr	r2, [pc, #608]	@ (8001958 <HAL_GPIO_Init+0x2a4>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d058      	beq.n	80017ae <HAL_GPIO_Init+0xfa>
 80016fc:	4a96      	ldr	r2, [pc, #600]	@ (8001958 <HAL_GPIO_Init+0x2a4>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d86f      	bhi.n	80017e2 <HAL_GPIO_Init+0x12e>
 8001702:	4a96      	ldr	r2, [pc, #600]	@ (800195c <HAL_GPIO_Init+0x2a8>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d052      	beq.n	80017ae <HAL_GPIO_Init+0xfa>
 8001708:	4a94      	ldr	r2, [pc, #592]	@ (800195c <HAL_GPIO_Init+0x2a8>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d869      	bhi.n	80017e2 <HAL_GPIO_Init+0x12e>
 800170e:	4a94      	ldr	r2, [pc, #592]	@ (8001960 <HAL_GPIO_Init+0x2ac>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d04c      	beq.n	80017ae <HAL_GPIO_Init+0xfa>
 8001714:	4a92      	ldr	r2, [pc, #584]	@ (8001960 <HAL_GPIO_Init+0x2ac>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d863      	bhi.n	80017e2 <HAL_GPIO_Init+0x12e>
 800171a:	4a92      	ldr	r2, [pc, #584]	@ (8001964 <HAL_GPIO_Init+0x2b0>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d046      	beq.n	80017ae <HAL_GPIO_Init+0xfa>
 8001720:	4a90      	ldr	r2, [pc, #576]	@ (8001964 <HAL_GPIO_Init+0x2b0>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d85d      	bhi.n	80017e2 <HAL_GPIO_Init+0x12e>
 8001726:	2b12      	cmp	r3, #18
 8001728:	d82a      	bhi.n	8001780 <HAL_GPIO_Init+0xcc>
 800172a:	2b12      	cmp	r3, #18
 800172c:	d859      	bhi.n	80017e2 <HAL_GPIO_Init+0x12e>
 800172e:	a201      	add	r2, pc, #4	@ (adr r2, 8001734 <HAL_GPIO_Init+0x80>)
 8001730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001734:	080017af 	.word	0x080017af
 8001738:	08001789 	.word	0x08001789
 800173c:	0800179b 	.word	0x0800179b
 8001740:	080017dd 	.word	0x080017dd
 8001744:	080017e3 	.word	0x080017e3
 8001748:	080017e3 	.word	0x080017e3
 800174c:	080017e3 	.word	0x080017e3
 8001750:	080017e3 	.word	0x080017e3
 8001754:	080017e3 	.word	0x080017e3
 8001758:	080017e3 	.word	0x080017e3
 800175c:	080017e3 	.word	0x080017e3
 8001760:	080017e3 	.word	0x080017e3
 8001764:	080017e3 	.word	0x080017e3
 8001768:	080017e3 	.word	0x080017e3
 800176c:	080017e3 	.word	0x080017e3
 8001770:	080017e3 	.word	0x080017e3
 8001774:	080017e3 	.word	0x080017e3
 8001778:	08001791 	.word	0x08001791
 800177c:	080017a5 	.word	0x080017a5
 8001780:	4a79      	ldr	r2, [pc, #484]	@ (8001968 <HAL_GPIO_Init+0x2b4>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d013      	beq.n	80017ae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001786:	e02c      	b.n	80017e2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	623b      	str	r3, [r7, #32]
          break;
 800178e:	e029      	b.n	80017e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	3304      	adds	r3, #4
 8001796:	623b      	str	r3, [r7, #32]
          break;
 8001798:	e024      	b.n	80017e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	68db      	ldr	r3, [r3, #12]
 800179e:	3308      	adds	r3, #8
 80017a0:	623b      	str	r3, [r7, #32]
          break;
 80017a2:	e01f      	b.n	80017e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	330c      	adds	r3, #12
 80017aa:	623b      	str	r3, [r7, #32]
          break;
 80017ac:	e01a      	b.n	80017e4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d102      	bne.n	80017bc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017b6:	2304      	movs	r3, #4
 80017b8:	623b      	str	r3, [r7, #32]
          break;
 80017ba:	e013      	b.n	80017e4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d105      	bne.n	80017d0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017c4:	2308      	movs	r3, #8
 80017c6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	69fa      	ldr	r2, [r7, #28]
 80017cc:	611a      	str	r2, [r3, #16]
          break;
 80017ce:	e009      	b.n	80017e4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017d0:	2308      	movs	r3, #8
 80017d2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	69fa      	ldr	r2, [r7, #28]
 80017d8:	615a      	str	r2, [r3, #20]
          break;
 80017da:	e003      	b.n	80017e4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017dc:	2300      	movs	r3, #0
 80017de:	623b      	str	r3, [r7, #32]
          break;
 80017e0:	e000      	b.n	80017e4 <HAL_GPIO_Init+0x130>
          break;
 80017e2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	2bff      	cmp	r3, #255	@ 0xff
 80017e8:	d801      	bhi.n	80017ee <HAL_GPIO_Init+0x13a>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	e001      	b.n	80017f2 <HAL_GPIO_Init+0x13e>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	3304      	adds	r3, #4
 80017f2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	2bff      	cmp	r3, #255	@ 0xff
 80017f8:	d802      	bhi.n	8001800 <HAL_GPIO_Init+0x14c>
 80017fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	e002      	b.n	8001806 <HAL_GPIO_Init+0x152>
 8001800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001802:	3b08      	subs	r3, #8
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	210f      	movs	r1, #15
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	fa01 f303 	lsl.w	r3, r1, r3
 8001814:	43db      	mvns	r3, r3
 8001816:	401a      	ands	r2, r3
 8001818:	6a39      	ldr	r1, [r7, #32]
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	fa01 f303 	lsl.w	r3, r1, r3
 8001820:	431a      	orrs	r2, r3
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800182e:	2b00      	cmp	r3, #0
 8001830:	f000 80b1 	beq.w	8001996 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001834:	4b4d      	ldr	r3, [pc, #308]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	4a4c      	ldr	r2, [pc, #304]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 800183a:	f043 0301 	orr.w	r3, r3, #1
 800183e:	6193      	str	r3, [r2, #24]
 8001840:	4b4a      	ldr	r3, [pc, #296]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	60bb      	str	r3, [r7, #8]
 800184a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800184c:	4a48      	ldr	r2, [pc, #288]	@ (8001970 <HAL_GPIO_Init+0x2bc>)
 800184e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001850:	089b      	lsrs	r3, r3, #2
 8001852:	3302      	adds	r3, #2
 8001854:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001858:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800185a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185c:	f003 0303 	and.w	r3, r3, #3
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	220f      	movs	r2, #15
 8001864:	fa02 f303 	lsl.w	r3, r2, r3
 8001868:	43db      	mvns	r3, r3
 800186a:	68fa      	ldr	r2, [r7, #12]
 800186c:	4013      	ands	r3, r2
 800186e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a40      	ldr	r2, [pc, #256]	@ (8001974 <HAL_GPIO_Init+0x2c0>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d013      	beq.n	80018a0 <HAL_GPIO_Init+0x1ec>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	4a3f      	ldr	r2, [pc, #252]	@ (8001978 <HAL_GPIO_Init+0x2c4>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d00d      	beq.n	800189c <HAL_GPIO_Init+0x1e8>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	4a3e      	ldr	r2, [pc, #248]	@ (800197c <HAL_GPIO_Init+0x2c8>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d007      	beq.n	8001898 <HAL_GPIO_Init+0x1e4>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	4a3d      	ldr	r2, [pc, #244]	@ (8001980 <HAL_GPIO_Init+0x2cc>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d101      	bne.n	8001894 <HAL_GPIO_Init+0x1e0>
 8001890:	2303      	movs	r3, #3
 8001892:	e006      	b.n	80018a2 <HAL_GPIO_Init+0x1ee>
 8001894:	2304      	movs	r3, #4
 8001896:	e004      	b.n	80018a2 <HAL_GPIO_Init+0x1ee>
 8001898:	2302      	movs	r3, #2
 800189a:	e002      	b.n	80018a2 <HAL_GPIO_Init+0x1ee>
 800189c:	2301      	movs	r3, #1
 800189e:	e000      	b.n	80018a2 <HAL_GPIO_Init+0x1ee>
 80018a0:	2300      	movs	r3, #0
 80018a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018a4:	f002 0203 	and.w	r2, r2, #3
 80018a8:	0092      	lsls	r2, r2, #2
 80018aa:	4093      	lsls	r3, r2
 80018ac:	68fa      	ldr	r2, [r7, #12]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018b2:	492f      	ldr	r1, [pc, #188]	@ (8001970 <HAL_GPIO_Init+0x2bc>)
 80018b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b6:	089b      	lsrs	r3, r3, #2
 80018b8:	3302      	adds	r3, #2
 80018ba:	68fa      	ldr	r2, [r7, #12]
 80018bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d006      	beq.n	80018da <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018cc:	4b2d      	ldr	r3, [pc, #180]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	492c      	ldr	r1, [pc, #176]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	608b      	str	r3, [r1, #8]
 80018d8:	e006      	b.n	80018e8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018da:	4b2a      	ldr	r3, [pc, #168]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 80018dc:	689a      	ldr	r2, [r3, #8]
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	43db      	mvns	r3, r3
 80018e2:	4928      	ldr	r1, [pc, #160]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 80018e4:	4013      	ands	r3, r2
 80018e6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d006      	beq.n	8001902 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018f4:	4b23      	ldr	r3, [pc, #140]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 80018f6:	68da      	ldr	r2, [r3, #12]
 80018f8:	4922      	ldr	r1, [pc, #136]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	60cb      	str	r3, [r1, #12]
 8001900:	e006      	b.n	8001910 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001902:	4b20      	ldr	r3, [pc, #128]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 8001904:	68da      	ldr	r2, [r3, #12]
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	43db      	mvns	r3, r3
 800190a:	491e      	ldr	r1, [pc, #120]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 800190c:	4013      	ands	r3, r2
 800190e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d006      	beq.n	800192a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800191c:	4b19      	ldr	r3, [pc, #100]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 800191e:	685a      	ldr	r2, [r3, #4]
 8001920:	4918      	ldr	r1, [pc, #96]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	4313      	orrs	r3, r2
 8001926:	604b      	str	r3, [r1, #4]
 8001928:	e006      	b.n	8001938 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800192a:	4b16      	ldr	r3, [pc, #88]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 800192c:	685a      	ldr	r2, [r3, #4]
 800192e:	69bb      	ldr	r3, [r7, #24]
 8001930:	43db      	mvns	r3, r3
 8001932:	4914      	ldr	r1, [pc, #80]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 8001934:	4013      	ands	r3, r2
 8001936:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d021      	beq.n	8001988 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001944:	4b0f      	ldr	r3, [pc, #60]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	490e      	ldr	r1, [pc, #56]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	4313      	orrs	r3, r2
 800194e:	600b      	str	r3, [r1, #0]
 8001950:	e021      	b.n	8001996 <HAL_GPIO_Init+0x2e2>
 8001952:	bf00      	nop
 8001954:	10320000 	.word	0x10320000
 8001958:	10310000 	.word	0x10310000
 800195c:	10220000 	.word	0x10220000
 8001960:	10210000 	.word	0x10210000
 8001964:	10120000 	.word	0x10120000
 8001968:	10110000 	.word	0x10110000
 800196c:	40021000 	.word	0x40021000
 8001970:	40010000 	.word	0x40010000
 8001974:	40010800 	.word	0x40010800
 8001978:	40010c00 	.word	0x40010c00
 800197c:	40011000 	.word	0x40011000
 8001980:	40011400 	.word	0x40011400
 8001984:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001988:	4b0b      	ldr	r3, [pc, #44]	@ (80019b8 <HAL_GPIO_Init+0x304>)
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	43db      	mvns	r3, r3
 8001990:	4909      	ldr	r1, [pc, #36]	@ (80019b8 <HAL_GPIO_Init+0x304>)
 8001992:	4013      	ands	r3, r2
 8001994:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001998:	3301      	adds	r3, #1
 800199a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a2:	fa22 f303 	lsr.w	r3, r2, r3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	f47f ae8e 	bne.w	80016c8 <HAL_GPIO_Init+0x14>
  }
}
 80019ac:	bf00      	nop
 80019ae:	bf00      	nop
 80019b0:	372c      	adds	r7, #44	@ 0x2c
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bc80      	pop	{r7}
 80019b6:	4770      	bx	lr
 80019b8:	40010400 	.word	0x40010400

080019bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	460b      	mov	r3, r1
 80019c6:	807b      	strh	r3, [r7, #2]
 80019c8:	4613      	mov	r3, r2
 80019ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019cc:	787b      	ldrb	r3, [r7, #1]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d003      	beq.n	80019da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019d2:	887a      	ldrh	r2, [r7, #2]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019d8:	e003      	b.n	80019e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019da:	887b      	ldrh	r3, [r7, #2]
 80019dc:	041a      	lsls	r2, r3, #16
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	611a      	str	r2, [r3, #16]
}
 80019e2:	bf00      	nop
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr

080019ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b086      	sub	sp, #24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d101      	bne.n	80019fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e272      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	f000 8087 	beq.w	8001b1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a0c:	4b92      	ldr	r3, [pc, #584]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f003 030c 	and.w	r3, r3, #12
 8001a14:	2b04      	cmp	r3, #4
 8001a16:	d00c      	beq.n	8001a32 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a18:	4b8f      	ldr	r3, [pc, #572]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	f003 030c 	and.w	r3, r3, #12
 8001a20:	2b08      	cmp	r3, #8
 8001a22:	d112      	bne.n	8001a4a <HAL_RCC_OscConfig+0x5e>
 8001a24:	4b8c      	ldr	r3, [pc, #560]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a30:	d10b      	bne.n	8001a4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a32:	4b89      	ldr	r3, [pc, #548]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d06c      	beq.n	8001b18 <HAL_RCC_OscConfig+0x12c>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d168      	bne.n	8001b18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e24c      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a52:	d106      	bne.n	8001a62 <HAL_RCC_OscConfig+0x76>
 8001a54:	4b80      	ldr	r3, [pc, #512]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a7f      	ldr	r2, [pc, #508]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001a5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a5e:	6013      	str	r3, [r2, #0]
 8001a60:	e02e      	b.n	8001ac0 <HAL_RCC_OscConfig+0xd4>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d10c      	bne.n	8001a84 <HAL_RCC_OscConfig+0x98>
 8001a6a:	4b7b      	ldr	r3, [pc, #492]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a7a      	ldr	r2, [pc, #488]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001a70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a74:	6013      	str	r3, [r2, #0]
 8001a76:	4b78      	ldr	r3, [pc, #480]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a77      	ldr	r2, [pc, #476]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001a7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a80:	6013      	str	r3, [r2, #0]
 8001a82:	e01d      	b.n	8001ac0 <HAL_RCC_OscConfig+0xd4>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a8c:	d10c      	bne.n	8001aa8 <HAL_RCC_OscConfig+0xbc>
 8001a8e:	4b72      	ldr	r3, [pc, #456]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a71      	ldr	r2, [pc, #452]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001a94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a98:	6013      	str	r3, [r2, #0]
 8001a9a:	4b6f      	ldr	r3, [pc, #444]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a6e      	ldr	r2, [pc, #440]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001aa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aa4:	6013      	str	r3, [r2, #0]
 8001aa6:	e00b      	b.n	8001ac0 <HAL_RCC_OscConfig+0xd4>
 8001aa8:	4b6b      	ldr	r3, [pc, #428]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a6a      	ldr	r2, [pc, #424]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001aae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ab2:	6013      	str	r3, [r2, #0]
 8001ab4:	4b68      	ldr	r3, [pc, #416]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a67      	ldr	r2, [pc, #412]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001aba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001abe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d013      	beq.n	8001af0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac8:	f7ff fa3a 	bl	8000f40 <HAL_GetTick>
 8001acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ace:	e008      	b.n	8001ae2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ad0:	f7ff fa36 	bl	8000f40 <HAL_GetTick>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	2b64      	cmp	r3, #100	@ 0x64
 8001adc:	d901      	bls.n	8001ae2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e200      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ae2:	4b5d      	ldr	r3, [pc, #372]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d0f0      	beq.n	8001ad0 <HAL_RCC_OscConfig+0xe4>
 8001aee:	e014      	b.n	8001b1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af0:	f7ff fa26 	bl	8000f40 <HAL_GetTick>
 8001af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001af6:	e008      	b.n	8001b0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001af8:	f7ff fa22 	bl	8000f40 <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b64      	cmp	r3, #100	@ 0x64
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e1ec      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b0a:	4b53      	ldr	r3, [pc, #332]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d1f0      	bne.n	8001af8 <HAL_RCC_OscConfig+0x10c>
 8001b16:	e000      	b.n	8001b1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d063      	beq.n	8001bee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b26:	4b4c      	ldr	r3, [pc, #304]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f003 030c 	and.w	r3, r3, #12
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d00b      	beq.n	8001b4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b32:	4b49      	ldr	r3, [pc, #292]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f003 030c 	and.w	r3, r3, #12
 8001b3a:	2b08      	cmp	r3, #8
 8001b3c:	d11c      	bne.n	8001b78 <HAL_RCC_OscConfig+0x18c>
 8001b3e:	4b46      	ldr	r3, [pc, #280]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d116      	bne.n	8001b78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b4a:	4b43      	ldr	r3, [pc, #268]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d005      	beq.n	8001b62 <HAL_RCC_OscConfig+0x176>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	691b      	ldr	r3, [r3, #16]
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d001      	beq.n	8001b62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e1c0      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b62:	4b3d      	ldr	r3, [pc, #244]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	695b      	ldr	r3, [r3, #20]
 8001b6e:	00db      	lsls	r3, r3, #3
 8001b70:	4939      	ldr	r1, [pc, #228]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001b72:	4313      	orrs	r3, r2
 8001b74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b76:	e03a      	b.n	8001bee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	691b      	ldr	r3, [r3, #16]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d020      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b80:	4b36      	ldr	r3, [pc, #216]	@ (8001c5c <HAL_RCC_OscConfig+0x270>)
 8001b82:	2201      	movs	r2, #1
 8001b84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b86:	f7ff f9db 	bl	8000f40 <HAL_GetTick>
 8001b8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b8c:	e008      	b.n	8001ba0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b8e:	f7ff f9d7 	bl	8000f40 <HAL_GetTick>
 8001b92:	4602      	mov	r2, r0
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	1ad3      	subs	r3, r2, r3
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d901      	bls.n	8001ba0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	e1a1      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ba0:	4b2d      	ldr	r3, [pc, #180]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 0302 	and.w	r3, r3, #2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d0f0      	beq.n	8001b8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bac:	4b2a      	ldr	r3, [pc, #168]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	695b      	ldr	r3, [r3, #20]
 8001bb8:	00db      	lsls	r3, r3, #3
 8001bba:	4927      	ldr	r1, [pc, #156]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	600b      	str	r3, [r1, #0]
 8001bc0:	e015      	b.n	8001bee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bc2:	4b26      	ldr	r3, [pc, #152]	@ (8001c5c <HAL_RCC_OscConfig+0x270>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc8:	f7ff f9ba 	bl	8000f40 <HAL_GetTick>
 8001bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bce:	e008      	b.n	8001be2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bd0:	f7ff f9b6 	bl	8000f40 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e180      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001be2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 0302 	and.w	r3, r3, #2
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d1f0      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 0308 	and.w	r3, r3, #8
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d03a      	beq.n	8001c70 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	699b      	ldr	r3, [r3, #24]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d019      	beq.n	8001c36 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c02:	4b17      	ldr	r3, [pc, #92]	@ (8001c60 <HAL_RCC_OscConfig+0x274>)
 8001c04:	2201      	movs	r2, #1
 8001c06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c08:	f7ff f99a 	bl	8000f40 <HAL_GetTick>
 8001c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c0e:	e008      	b.n	8001c22 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c10:	f7ff f996 	bl	8000f40 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e160      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c22:	4b0d      	ldr	r3, [pc, #52]	@ (8001c58 <HAL_RCC_OscConfig+0x26c>)
 8001c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d0f0      	beq.n	8001c10 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c2e:	2001      	movs	r0, #1
 8001c30:	f000 face 	bl	80021d0 <RCC_Delay>
 8001c34:	e01c      	b.n	8001c70 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c36:	4b0a      	ldr	r3, [pc, #40]	@ (8001c60 <HAL_RCC_OscConfig+0x274>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c3c:	f7ff f980 	bl	8000f40 <HAL_GetTick>
 8001c40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c42:	e00f      	b.n	8001c64 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c44:	f7ff f97c 	bl	8000f40 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d908      	bls.n	8001c64 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e146      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
 8001c56:	bf00      	nop
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	42420000 	.word	0x42420000
 8001c60:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c64:	4b92      	ldr	r3, [pc, #584]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c68:	f003 0302 	and.w	r3, r3, #2
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d1e9      	bne.n	8001c44 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0304 	and.w	r3, r3, #4
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	f000 80a6 	beq.w	8001dca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c82:	4b8b      	ldr	r3, [pc, #556]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001c84:	69db      	ldr	r3, [r3, #28]
 8001c86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d10d      	bne.n	8001caa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c8e:	4b88      	ldr	r3, [pc, #544]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	4a87      	ldr	r2, [pc, #540]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001c94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c98:	61d3      	str	r3, [r2, #28]
 8001c9a:	4b85      	ldr	r3, [pc, #532]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ca2:	60bb      	str	r3, [r7, #8]
 8001ca4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001caa:	4b82      	ldr	r3, [pc, #520]	@ (8001eb4 <HAL_RCC_OscConfig+0x4c8>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d118      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cb6:	4b7f      	ldr	r3, [pc, #508]	@ (8001eb4 <HAL_RCC_OscConfig+0x4c8>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a7e      	ldr	r2, [pc, #504]	@ (8001eb4 <HAL_RCC_OscConfig+0x4c8>)
 8001cbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cc2:	f7ff f93d 	bl	8000f40 <HAL_GetTick>
 8001cc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cc8:	e008      	b.n	8001cdc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cca:	f7ff f939 	bl	8000f40 <HAL_GetTick>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	2b64      	cmp	r3, #100	@ 0x64
 8001cd6:	d901      	bls.n	8001cdc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e103      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cdc:	4b75      	ldr	r3, [pc, #468]	@ (8001eb4 <HAL_RCC_OscConfig+0x4c8>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d0f0      	beq.n	8001cca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d106      	bne.n	8001cfe <HAL_RCC_OscConfig+0x312>
 8001cf0:	4b6f      	ldr	r3, [pc, #444]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001cf2:	6a1b      	ldr	r3, [r3, #32]
 8001cf4:	4a6e      	ldr	r2, [pc, #440]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001cf6:	f043 0301 	orr.w	r3, r3, #1
 8001cfa:	6213      	str	r3, [r2, #32]
 8001cfc:	e02d      	b.n	8001d5a <HAL_RCC_OscConfig+0x36e>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d10c      	bne.n	8001d20 <HAL_RCC_OscConfig+0x334>
 8001d06:	4b6a      	ldr	r3, [pc, #424]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001d08:	6a1b      	ldr	r3, [r3, #32]
 8001d0a:	4a69      	ldr	r2, [pc, #420]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001d0c:	f023 0301 	bic.w	r3, r3, #1
 8001d10:	6213      	str	r3, [r2, #32]
 8001d12:	4b67      	ldr	r3, [pc, #412]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001d14:	6a1b      	ldr	r3, [r3, #32]
 8001d16:	4a66      	ldr	r2, [pc, #408]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001d18:	f023 0304 	bic.w	r3, r3, #4
 8001d1c:	6213      	str	r3, [r2, #32]
 8001d1e:	e01c      	b.n	8001d5a <HAL_RCC_OscConfig+0x36e>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	2b05      	cmp	r3, #5
 8001d26:	d10c      	bne.n	8001d42 <HAL_RCC_OscConfig+0x356>
 8001d28:	4b61      	ldr	r3, [pc, #388]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001d2a:	6a1b      	ldr	r3, [r3, #32]
 8001d2c:	4a60      	ldr	r2, [pc, #384]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001d2e:	f043 0304 	orr.w	r3, r3, #4
 8001d32:	6213      	str	r3, [r2, #32]
 8001d34:	4b5e      	ldr	r3, [pc, #376]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001d36:	6a1b      	ldr	r3, [r3, #32]
 8001d38:	4a5d      	ldr	r2, [pc, #372]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001d3a:	f043 0301 	orr.w	r3, r3, #1
 8001d3e:	6213      	str	r3, [r2, #32]
 8001d40:	e00b      	b.n	8001d5a <HAL_RCC_OscConfig+0x36e>
 8001d42:	4b5b      	ldr	r3, [pc, #364]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001d44:	6a1b      	ldr	r3, [r3, #32]
 8001d46:	4a5a      	ldr	r2, [pc, #360]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001d48:	f023 0301 	bic.w	r3, r3, #1
 8001d4c:	6213      	str	r3, [r2, #32]
 8001d4e:	4b58      	ldr	r3, [pc, #352]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001d50:	6a1b      	ldr	r3, [r3, #32]
 8001d52:	4a57      	ldr	r2, [pc, #348]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001d54:	f023 0304 	bic.w	r3, r3, #4
 8001d58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d015      	beq.n	8001d8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d62:	f7ff f8ed 	bl	8000f40 <HAL_GetTick>
 8001d66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d68:	e00a      	b.n	8001d80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d6a:	f7ff f8e9 	bl	8000f40 <HAL_GetTick>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e0b1      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d80:	4b4b      	ldr	r3, [pc, #300]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001d82:	6a1b      	ldr	r3, [r3, #32]
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d0ee      	beq.n	8001d6a <HAL_RCC_OscConfig+0x37e>
 8001d8c:	e014      	b.n	8001db8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d8e:	f7ff f8d7 	bl	8000f40 <HAL_GetTick>
 8001d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d94:	e00a      	b.n	8001dac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d96:	f7ff f8d3 	bl	8000f40 <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e09b      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dac:	4b40      	ldr	r3, [pc, #256]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001dae:	6a1b      	ldr	r3, [r3, #32]
 8001db0:	f003 0302 	and.w	r3, r3, #2
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d1ee      	bne.n	8001d96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001db8:	7dfb      	ldrb	r3, [r7, #23]
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d105      	bne.n	8001dca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dbe:	4b3c      	ldr	r3, [pc, #240]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	4a3b      	ldr	r2, [pc, #236]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001dc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001dc8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	69db      	ldr	r3, [r3, #28]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f000 8087 	beq.w	8001ee2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dd4:	4b36      	ldr	r3, [pc, #216]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f003 030c 	and.w	r3, r3, #12
 8001ddc:	2b08      	cmp	r3, #8
 8001dde:	d061      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	69db      	ldr	r3, [r3, #28]
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d146      	bne.n	8001e76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001de8:	4b33      	ldr	r3, [pc, #204]	@ (8001eb8 <HAL_RCC_OscConfig+0x4cc>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dee:	f7ff f8a7 	bl	8000f40 <HAL_GetTick>
 8001df2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001df4:	e008      	b.n	8001e08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001df6:	f7ff f8a3 	bl	8000f40 <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d901      	bls.n	8001e08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e06d      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e08:	4b29      	ldr	r3, [pc, #164]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d1f0      	bne.n	8001df6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a1b      	ldr	r3, [r3, #32]
 8001e18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e1c:	d108      	bne.n	8001e30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e1e:	4b24      	ldr	r3, [pc, #144]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	4921      	ldr	r1, [pc, #132]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e30:	4b1f      	ldr	r3, [pc, #124]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6a19      	ldr	r1, [r3, #32]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e40:	430b      	orrs	r3, r1
 8001e42:	491b      	ldr	r1, [pc, #108]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001e44:	4313      	orrs	r3, r2
 8001e46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e48:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb8 <HAL_RCC_OscConfig+0x4cc>)
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e4e:	f7ff f877 	bl	8000f40 <HAL_GetTick>
 8001e52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e54:	e008      	b.n	8001e68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e56:	f7ff f873 	bl	8000f40 <HAL_GetTick>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d901      	bls.n	8001e68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e64:	2303      	movs	r3, #3
 8001e66:	e03d      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e68:	4b11      	ldr	r3, [pc, #68]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d0f0      	beq.n	8001e56 <HAL_RCC_OscConfig+0x46a>
 8001e74:	e035      	b.n	8001ee2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e76:	4b10      	ldr	r3, [pc, #64]	@ (8001eb8 <HAL_RCC_OscConfig+0x4cc>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e7c:	f7ff f860 	bl	8000f40 <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e84:	f7ff f85c 	bl	8000f40 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e026      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e96:	4b06      	ldr	r3, [pc, #24]	@ (8001eb0 <HAL_RCC_OscConfig+0x4c4>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d1f0      	bne.n	8001e84 <HAL_RCC_OscConfig+0x498>
 8001ea2:	e01e      	b.n	8001ee2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	69db      	ldr	r3, [r3, #28]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d107      	bne.n	8001ebc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e019      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
 8001eb0:	40021000 	.word	0x40021000
 8001eb4:	40007000 	.word	0x40007000
 8001eb8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8001eec <HAL_RCC_OscConfig+0x500>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a1b      	ldr	r3, [r3, #32]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d106      	bne.n	8001ede <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d001      	beq.n	8001ee2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e000      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001ee2:	2300      	movs	r3, #0
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3718      	adds	r7, #24
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40021000 	.word	0x40021000

08001ef0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d101      	bne.n	8001f04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e0d0      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f04:	4b6a      	ldr	r3, [pc, #424]	@ (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 0307 	and.w	r3, r3, #7
 8001f0c:	683a      	ldr	r2, [r7, #0]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d910      	bls.n	8001f34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f12:	4b67      	ldr	r3, [pc, #412]	@ (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f023 0207 	bic.w	r2, r3, #7
 8001f1a:	4965      	ldr	r1, [pc, #404]	@ (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f22:	4b63      	ldr	r3, [pc, #396]	@ (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0307 	and.w	r3, r3, #7
 8001f2a:	683a      	ldr	r2, [r7, #0]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d001      	beq.n	8001f34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e0b8      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 0302 	and.w	r3, r3, #2
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d020      	beq.n	8001f82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d005      	beq.n	8001f58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f4c:	4b59      	ldr	r3, [pc, #356]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	4a58      	ldr	r2, [pc, #352]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001f56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0308 	and.w	r3, r3, #8
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d005      	beq.n	8001f70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f64:	4b53      	ldr	r3, [pc, #332]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	4a52      	ldr	r2, [pc, #328]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f6a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001f6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f70:	4b50      	ldr	r3, [pc, #320]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	494d      	ldr	r1, [pc, #308]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d040      	beq.n	8002010 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d107      	bne.n	8001fa6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f96:	4b47      	ldr	r3, [pc, #284]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d115      	bne.n	8001fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e07f      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d107      	bne.n	8001fbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fae:	4b41      	ldr	r3, [pc, #260]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d109      	bne.n	8001fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e073      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fbe:	4b3d      	ldr	r3, [pc, #244]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d101      	bne.n	8001fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e06b      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fce:	4b39      	ldr	r3, [pc, #228]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f023 0203 	bic.w	r2, r3, #3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	4936      	ldr	r1, [pc, #216]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fe0:	f7fe ffae 	bl	8000f40 <HAL_GetTick>
 8001fe4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fe6:	e00a      	b.n	8001ffe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fe8:	f7fe ffaa 	bl	8000f40 <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e053      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ffe:	4b2d      	ldr	r3, [pc, #180]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f003 020c 	and.w	r2, r3, #12
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	429a      	cmp	r2, r3
 800200e:	d1eb      	bne.n	8001fe8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002010:	4b27      	ldr	r3, [pc, #156]	@ (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0307 	and.w	r3, r3, #7
 8002018:	683a      	ldr	r2, [r7, #0]
 800201a:	429a      	cmp	r2, r3
 800201c:	d210      	bcs.n	8002040 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800201e:	4b24      	ldr	r3, [pc, #144]	@ (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f023 0207 	bic.w	r2, r3, #7
 8002026:	4922      	ldr	r1, [pc, #136]	@ (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	4313      	orrs	r3, r2
 800202c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800202e:	4b20      	ldr	r3, [pc, #128]	@ (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d001      	beq.n	8002040 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e032      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0304 	and.w	r3, r3, #4
 8002048:	2b00      	cmp	r3, #0
 800204a:	d008      	beq.n	800205e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800204c:	4b19      	ldr	r3, [pc, #100]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	4916      	ldr	r1, [pc, #88]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 800205a:	4313      	orrs	r3, r2
 800205c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0308 	and.w	r3, r3, #8
 8002066:	2b00      	cmp	r3, #0
 8002068:	d009      	beq.n	800207e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800206a:	4b12      	ldr	r3, [pc, #72]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	00db      	lsls	r3, r3, #3
 8002078:	490e      	ldr	r1, [pc, #56]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 800207a:	4313      	orrs	r3, r2
 800207c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800207e:	f000 f821 	bl	80020c4 <HAL_RCC_GetSysClockFreq>
 8002082:	4602      	mov	r2, r0
 8002084:	4b0b      	ldr	r3, [pc, #44]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	091b      	lsrs	r3, r3, #4
 800208a:	f003 030f 	and.w	r3, r3, #15
 800208e:	490a      	ldr	r1, [pc, #40]	@ (80020b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002090:	5ccb      	ldrb	r3, [r1, r3]
 8002092:	fa22 f303 	lsr.w	r3, r2, r3
 8002096:	4a09      	ldr	r2, [pc, #36]	@ (80020bc <HAL_RCC_ClockConfig+0x1cc>)
 8002098:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800209a:	4b09      	ldr	r3, [pc, #36]	@ (80020c0 <HAL_RCC_ClockConfig+0x1d0>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4618      	mov	r0, r3
 80020a0:	f7fe ff0c 	bl	8000ebc <HAL_InitTick>

  return HAL_OK;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3710      	adds	r7, #16
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	40022000 	.word	0x40022000
 80020b4:	40021000 	.word	0x40021000
 80020b8:	08003c98 	.word	0x08003c98
 80020bc:	20000000 	.word	0x20000000
 80020c0:	20000004 	.word	0x20000004

080020c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b087      	sub	sp, #28
 80020c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020ca:	2300      	movs	r3, #0
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	2300      	movs	r3, #0
 80020d0:	60bb      	str	r3, [r7, #8]
 80020d2:	2300      	movs	r3, #0
 80020d4:	617b      	str	r3, [r7, #20]
 80020d6:	2300      	movs	r3, #0
 80020d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80020da:	2300      	movs	r3, #0
 80020dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80020de:	4b1e      	ldr	r3, [pc, #120]	@ (8002158 <HAL_RCC_GetSysClockFreq+0x94>)
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f003 030c 	and.w	r3, r3, #12
 80020ea:	2b04      	cmp	r3, #4
 80020ec:	d002      	beq.n	80020f4 <HAL_RCC_GetSysClockFreq+0x30>
 80020ee:	2b08      	cmp	r3, #8
 80020f0:	d003      	beq.n	80020fa <HAL_RCC_GetSysClockFreq+0x36>
 80020f2:	e027      	b.n	8002144 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020f4:	4b19      	ldr	r3, [pc, #100]	@ (800215c <HAL_RCC_GetSysClockFreq+0x98>)
 80020f6:	613b      	str	r3, [r7, #16]
      break;
 80020f8:	e027      	b.n	800214a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	0c9b      	lsrs	r3, r3, #18
 80020fe:	f003 030f 	and.w	r3, r3, #15
 8002102:	4a17      	ldr	r2, [pc, #92]	@ (8002160 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002104:	5cd3      	ldrb	r3, [r2, r3]
 8002106:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d010      	beq.n	8002134 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002112:	4b11      	ldr	r3, [pc, #68]	@ (8002158 <HAL_RCC_GetSysClockFreq+0x94>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	0c5b      	lsrs	r3, r3, #17
 8002118:	f003 0301 	and.w	r3, r3, #1
 800211c:	4a11      	ldr	r2, [pc, #68]	@ (8002164 <HAL_RCC_GetSysClockFreq+0xa0>)
 800211e:	5cd3      	ldrb	r3, [r2, r3]
 8002120:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a0d      	ldr	r2, [pc, #52]	@ (800215c <HAL_RCC_GetSysClockFreq+0x98>)
 8002126:	fb03 f202 	mul.w	r2, r3, r2
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002130:	617b      	str	r3, [r7, #20]
 8002132:	e004      	b.n	800213e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	4a0c      	ldr	r2, [pc, #48]	@ (8002168 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002138:	fb02 f303 	mul.w	r3, r2, r3
 800213c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	613b      	str	r3, [r7, #16]
      break;
 8002142:	e002      	b.n	800214a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002144:	4b05      	ldr	r3, [pc, #20]	@ (800215c <HAL_RCC_GetSysClockFreq+0x98>)
 8002146:	613b      	str	r3, [r7, #16]
      break;
 8002148:	bf00      	nop
    }
  }
  return sysclockfreq;
 800214a:	693b      	ldr	r3, [r7, #16]
}
 800214c:	4618      	mov	r0, r3
 800214e:	371c      	adds	r7, #28
 8002150:	46bd      	mov	sp, r7
 8002152:	bc80      	pop	{r7}
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	40021000 	.word	0x40021000
 800215c:	007a1200 	.word	0x007a1200
 8002160:	08003cb0 	.word	0x08003cb0
 8002164:	08003cc0 	.word	0x08003cc0
 8002168:	003d0900 	.word	0x003d0900

0800216c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002170:	4b02      	ldr	r3, [pc, #8]	@ (800217c <HAL_RCC_GetHCLKFreq+0x10>)
 8002172:	681b      	ldr	r3, [r3, #0]
}
 8002174:	4618      	mov	r0, r3
 8002176:	46bd      	mov	sp, r7
 8002178:	bc80      	pop	{r7}
 800217a:	4770      	bx	lr
 800217c:	20000000 	.word	0x20000000

08002180 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002184:	f7ff fff2 	bl	800216c <HAL_RCC_GetHCLKFreq>
 8002188:	4602      	mov	r2, r0
 800218a:	4b05      	ldr	r3, [pc, #20]	@ (80021a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	0a1b      	lsrs	r3, r3, #8
 8002190:	f003 0307 	and.w	r3, r3, #7
 8002194:	4903      	ldr	r1, [pc, #12]	@ (80021a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002196:	5ccb      	ldrb	r3, [r1, r3]
 8002198:	fa22 f303 	lsr.w	r3, r2, r3
}
 800219c:	4618      	mov	r0, r3
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40021000 	.word	0x40021000
 80021a4:	08003ca8 	.word	0x08003ca8

080021a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80021ac:	f7ff ffde 	bl	800216c <HAL_RCC_GetHCLKFreq>
 80021b0:	4602      	mov	r2, r0
 80021b2:	4b05      	ldr	r3, [pc, #20]	@ (80021c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	0adb      	lsrs	r3, r3, #11
 80021b8:	f003 0307 	and.w	r3, r3, #7
 80021bc:	4903      	ldr	r1, [pc, #12]	@ (80021cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80021be:	5ccb      	ldrb	r3, [r1, r3]
 80021c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	40021000 	.word	0x40021000
 80021cc:	08003ca8 	.word	0x08003ca8

080021d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80021d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002204 <RCC_Delay+0x34>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002208 <RCC_Delay+0x38>)
 80021de:	fba2 2303 	umull	r2, r3, r2, r3
 80021e2:	0a5b      	lsrs	r3, r3, #9
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	fb02 f303 	mul.w	r3, r2, r3
 80021ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80021ec:	bf00      	nop
  }
  while (Delay --);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	1e5a      	subs	r2, r3, #1
 80021f2:	60fa      	str	r2, [r7, #12]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d1f9      	bne.n	80021ec <RCC_Delay+0x1c>
}
 80021f8:	bf00      	nop
 80021fa:	bf00      	nop
 80021fc:	3714      	adds	r7, #20
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr
 8002204:	20000000 	.word	0x20000000
 8002208:	10624dd3 	.word	0x10624dd3

0800220c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d101      	bne.n	800221e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e042      	b.n	80022a4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	d106      	bne.n	8002238 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7fe fb6a 	bl	800090c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2224      	movs	r2, #36	@ 0x24
 800223c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	68da      	ldr	r2, [r3, #12]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800224e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f000 ff69 	bl	8003128 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	691a      	ldr	r2, [r3, #16]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002264:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	695a      	ldr	r2, [r3, #20]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002274:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68da      	ldr	r2, [r3, #12]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002284:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2220      	movs	r2, #32
 8002290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2220      	movs	r2, #32
 8002298:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80022a2:	2300      	movs	r3, #0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3708      	adds	r7, #8
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b08c      	sub	sp, #48	@ 0x30
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	4613      	mov	r3, r2
 80022b8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b20      	cmp	r3, #32
 80022c4:	d156      	bne.n	8002374 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d002      	beq.n	80022d2 <HAL_UART_Transmit_DMA+0x26>
 80022cc:	88fb      	ldrh	r3, [r7, #6]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e04f      	b.n	8002376 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80022d6:	68ba      	ldr	r2, [r7, #8]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	88fa      	ldrh	r2, [r7, #6]
 80022e0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	88fa      	ldrh	r2, [r7, #6]
 80022e6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2200      	movs	r2, #0
 80022ec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2221      	movs	r2, #33	@ 0x21
 80022f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022fa:	4a21      	ldr	r2, [pc, #132]	@ (8002380 <HAL_UART_Transmit_DMA+0xd4>)
 80022fc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002302:	4a20      	ldr	r2, [pc, #128]	@ (8002384 <HAL_UART_Transmit_DMA+0xd8>)
 8002304:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800230a:	4a1f      	ldr	r2, [pc, #124]	@ (8002388 <HAL_UART_Transmit_DMA+0xdc>)
 800230c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002312:	2200      	movs	r2, #0
 8002314:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8002316:	f107 0308 	add.w	r3, r7, #8
 800231a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002322:	6819      	ldr	r1, [r3, #0]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	3304      	adds	r3, #4
 800232a:	461a      	mov	r2, r3
 800232c:	88fb      	ldrh	r3, [r7, #6]
 800232e:	f7fe ff79 	bl	8001224 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800233a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	3314      	adds	r3, #20
 8002342:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	e853 3f00 	ldrex	r3, [r3]
 800234a:	617b      	str	r3, [r7, #20]
   return(result);
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002352:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	3314      	adds	r3, #20
 800235a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800235c:	627a      	str	r2, [r7, #36]	@ 0x24
 800235e:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002360:	6a39      	ldr	r1, [r7, #32]
 8002362:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002364:	e841 2300 	strex	r3, r2, [r1]
 8002368:	61fb      	str	r3, [r7, #28]
   return(result);
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d1e5      	bne.n	800233c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8002370:	2300      	movs	r3, #0
 8002372:	e000      	b.n	8002376 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8002374:	2302      	movs	r3, #2
  }
}
 8002376:	4618      	mov	r0, r3
 8002378:	3730      	adds	r7, #48	@ 0x30
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	080029bf 	.word	0x080029bf
 8002384:	08002a59 	.word	0x08002a59
 8002388:	08002bdd 	.word	0x08002bdd

0800238c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b08c      	sub	sp, #48	@ 0x30
 8002390:	af00      	add	r7, sp, #0
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	4613      	mov	r3, r2
 8002398:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	2b20      	cmp	r3, #32
 80023a4:	d146      	bne.n	8002434 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d002      	beq.n	80023b2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80023ac:	88fb      	ldrh	r3, [r7, #6]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e03f      	b.n	8002436 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2201      	movs	r2, #1
 80023ba:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2200      	movs	r2, #0
 80023c0:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80023c2:	88fb      	ldrh	r3, [r7, #6]
 80023c4:	461a      	mov	r2, r3
 80023c6:	68b9      	ldr	r1, [r7, #8]
 80023c8:	68f8      	ldr	r0, [r7, #12]
 80023ca:	f000 fc51 	bl	8002c70 <UART_Start_Receive_DMA>
 80023ce:	4603      	mov	r3, r0
 80023d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d125      	bne.n	8002428 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80023dc:	2300      	movs	r3, #0
 80023de:	613b      	str	r3, [r7, #16]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	613b      	str	r3, [r7, #16]
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	613b      	str	r3, [r7, #16]
 80023f0:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	330c      	adds	r3, #12
 80023f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	e853 3f00 	ldrex	r3, [r3]
 8002400:	617b      	str	r3, [r7, #20]
   return(result);
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	f043 0310 	orr.w	r3, r3, #16
 8002408:	62bb      	str	r3, [r7, #40]	@ 0x28
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	330c      	adds	r3, #12
 8002410:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002412:	627a      	str	r2, [r7, #36]	@ 0x24
 8002414:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002416:	6a39      	ldr	r1, [r7, #32]
 8002418:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800241a:	e841 2300 	strex	r3, r2, [r1]
 800241e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d1e5      	bne.n	80023f2 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8002426:	e002      	b.n	800242e <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800242e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002432:	e000      	b.n	8002436 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8002434:	2302      	movs	r3, #2
  }
}
 8002436:	4618      	mov	r0, r3
 8002438:	3730      	adds	r7, #48	@ 0x30
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
	...

08002440 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b0ba      	sub	sp, #232	@ 0xe8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	695b      	ldr	r3, [r3, #20]
 8002462:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002466:	2300      	movs	r3, #0
 8002468:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800246c:	2300      	movs	r3, #0
 800246e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002472:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002476:	f003 030f 	and.w	r3, r3, #15
 800247a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800247e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002482:	2b00      	cmp	r3, #0
 8002484:	d10f      	bne.n	80024a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800248a:	f003 0320 	and.w	r3, r3, #32
 800248e:	2b00      	cmp	r3, #0
 8002490:	d009      	beq.n	80024a6 <HAL_UART_IRQHandler+0x66>
 8002492:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002496:	f003 0320 	and.w	r3, r3, #32
 800249a:	2b00      	cmp	r3, #0
 800249c:	d003      	beq.n	80024a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 fd84 	bl	8002fac <UART_Receive_IT>
      return;
 80024a4:	e25b      	b.n	800295e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80024a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	f000 80de 	beq.w	800266c <HAL_UART_IRQHandler+0x22c>
 80024b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80024b4:	f003 0301 	and.w	r3, r3, #1
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d106      	bne.n	80024ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80024bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80024c0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	f000 80d1 	beq.w	800266c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80024ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024ce:	f003 0301 	and.w	r3, r3, #1
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d00b      	beq.n	80024ee <HAL_UART_IRQHandler+0xae>
 80024d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80024da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d005      	beq.n	80024ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e6:	f043 0201 	orr.w	r2, r3, #1
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80024ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024f2:	f003 0304 	and.w	r3, r3, #4
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00b      	beq.n	8002512 <HAL_UART_IRQHandler+0xd2>
 80024fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	2b00      	cmp	r3, #0
 8002504:	d005      	beq.n	8002512 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250a:	f043 0202 	orr.w	r2, r3, #2
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002516:	f003 0302 	and.w	r3, r3, #2
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00b      	beq.n	8002536 <HAL_UART_IRQHandler+0xf6>
 800251e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002522:	f003 0301 	and.w	r3, r3, #1
 8002526:	2b00      	cmp	r3, #0
 8002528:	d005      	beq.n	8002536 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800252e:	f043 0204 	orr.w	r2, r3, #4
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800253a:	f003 0308 	and.w	r3, r3, #8
 800253e:	2b00      	cmp	r3, #0
 8002540:	d011      	beq.n	8002566 <HAL_UART_IRQHandler+0x126>
 8002542:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002546:	f003 0320 	and.w	r3, r3, #32
 800254a:	2b00      	cmp	r3, #0
 800254c:	d105      	bne.n	800255a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800254e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	2b00      	cmp	r3, #0
 8002558:	d005      	beq.n	8002566 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255e:	f043 0208 	orr.w	r2, r3, #8
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800256a:	2b00      	cmp	r3, #0
 800256c:	f000 81f2 	beq.w	8002954 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002570:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002574:	f003 0320 	and.w	r3, r3, #32
 8002578:	2b00      	cmp	r3, #0
 800257a:	d008      	beq.n	800258e <HAL_UART_IRQHandler+0x14e>
 800257c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002580:	f003 0320 	and.w	r3, r3, #32
 8002584:	2b00      	cmp	r3, #0
 8002586:	d002      	beq.n	800258e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f000 fd0f 	bl	8002fac <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	695b      	ldr	r3, [r3, #20]
 8002594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002598:	2b00      	cmp	r3, #0
 800259a:	bf14      	ite	ne
 800259c:	2301      	movne	r3, #1
 800259e:	2300      	moveq	r3, #0
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025aa:	f003 0308 	and.w	r3, r3, #8
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d103      	bne.n	80025ba <HAL_UART_IRQHandler+0x17a>
 80025b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d04f      	beq.n	800265a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f000 fc19 	bl	8002df2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d041      	beq.n	8002652 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	3314      	adds	r3, #20
 80025d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80025dc:	e853 3f00 	ldrex	r3, [r3]
 80025e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80025e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80025e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80025ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	3314      	adds	r3, #20
 80025f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80025fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80025fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002602:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002606:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800260a:	e841 2300 	strex	r3, r2, [r1]
 800260e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002612:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d1d9      	bne.n	80025ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800261e:	2b00      	cmp	r3, #0
 8002620:	d013      	beq.n	800264a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002626:	4a7e      	ldr	r2, [pc, #504]	@ (8002820 <HAL_UART_IRQHandler+0x3e0>)
 8002628:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800262e:	4618      	mov	r0, r3
 8002630:	f7fe fe94 	bl	800135c <HAL_DMA_Abort_IT>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d016      	beq.n	8002668 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800263e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002644:	4610      	mov	r0, r2
 8002646:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002648:	e00e      	b.n	8002668 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 f9ae 	bl	80029ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002650:	e00a      	b.n	8002668 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f000 f9aa 	bl	80029ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002658:	e006      	b.n	8002668 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 f9a6 	bl	80029ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2200      	movs	r2, #0
 8002664:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002666:	e175      	b.n	8002954 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002668:	bf00      	nop
    return;
 800266a:	e173      	b.n	8002954 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002670:	2b01      	cmp	r3, #1
 8002672:	f040 814f 	bne.w	8002914 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800267a:	f003 0310 	and.w	r3, r3, #16
 800267e:	2b00      	cmp	r3, #0
 8002680:	f000 8148 	beq.w	8002914 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002688:	f003 0310 	and.w	r3, r3, #16
 800268c:	2b00      	cmp	r3, #0
 800268e:	f000 8141 	beq.w	8002914 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002692:	2300      	movs	r3, #0
 8002694:	60bb      	str	r3, [r7, #8]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	60bb      	str	r3, [r7, #8]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	60bb      	str	r3, [r7, #8]
 80026a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	695b      	ldr	r3, [r3, #20]
 80026ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	f000 80b6 	beq.w	8002824 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80026c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	f000 8145 	beq.w	8002958 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80026d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80026d6:	429a      	cmp	r2, r3
 80026d8:	f080 813e 	bcs.w	8002958 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80026e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026e8:	699b      	ldr	r3, [r3, #24]
 80026ea:	2b20      	cmp	r3, #32
 80026ec:	f000 8088 	beq.w	8002800 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	330c      	adds	r3, #12
 80026f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80026fe:	e853 3f00 	ldrex	r3, [r3]
 8002702:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002706:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800270a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800270e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	330c      	adds	r3, #12
 8002718:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800271c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002720:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002724:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002728:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800272c:	e841 2300 	strex	r3, r2, [r1]
 8002730:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002734:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002738:	2b00      	cmp	r3, #0
 800273a:	d1d9      	bne.n	80026f0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	3314      	adds	r3, #20
 8002742:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002744:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002746:	e853 3f00 	ldrex	r3, [r3]
 800274a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800274c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800274e:	f023 0301 	bic.w	r3, r3, #1
 8002752:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	3314      	adds	r3, #20
 800275c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002760:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002764:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002766:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002768:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800276c:	e841 2300 	strex	r3, r2, [r1]
 8002770:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002772:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002774:	2b00      	cmp	r3, #0
 8002776:	d1e1      	bne.n	800273c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	3314      	adds	r3, #20
 800277e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002780:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002782:	e853 3f00 	ldrex	r3, [r3]
 8002786:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002788:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800278a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800278e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	3314      	adds	r3, #20
 8002798:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800279c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800279e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027a0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80027a2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80027a4:	e841 2300 	strex	r3, r2, [r1]
 80027a8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80027aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d1e3      	bne.n	8002778 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2220      	movs	r2, #32
 80027b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	330c      	adds	r3, #12
 80027c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80027c8:	e853 3f00 	ldrex	r3, [r3]
 80027cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80027ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027d0:	f023 0310 	bic.w	r3, r3, #16
 80027d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	330c      	adds	r3, #12
 80027de:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80027e2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80027e4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027e6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80027e8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80027ea:	e841 2300 	strex	r3, r2, [r1]
 80027ee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80027f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d1e3      	bne.n	80027be <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7fe fd72 	bl	80012e4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2202      	movs	r2, #2
 8002804:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800280e:	b29b      	uxth	r3, r3
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	b29b      	uxth	r3, r3
 8002814:	4619      	mov	r1, r3
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f7fd fe04 	bl	8000424 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800281c:	e09c      	b.n	8002958 <HAL_UART_IRQHandler+0x518>
 800281e:	bf00      	nop
 8002820:	08002eb7 	.word	0x08002eb7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800282c:	b29b      	uxth	r3, r3
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002838:	b29b      	uxth	r3, r3
 800283a:	2b00      	cmp	r3, #0
 800283c:	f000 808e 	beq.w	800295c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002840:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002844:	2b00      	cmp	r3, #0
 8002846:	f000 8089 	beq.w	800295c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	330c      	adds	r3, #12
 8002850:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002854:	e853 3f00 	ldrex	r3, [r3]
 8002858:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800285a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800285c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002860:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	330c      	adds	r3, #12
 800286a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800286e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002870:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002872:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002874:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002876:	e841 2300 	strex	r3, r2, [r1]
 800287a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800287c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1e3      	bne.n	800284a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	3314      	adds	r3, #20
 8002888:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800288a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288c:	e853 3f00 	ldrex	r3, [r3]
 8002890:	623b      	str	r3, [r7, #32]
   return(result);
 8002892:	6a3b      	ldr	r3, [r7, #32]
 8002894:	f023 0301 	bic.w	r3, r3, #1
 8002898:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	3314      	adds	r3, #20
 80028a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80028a6:	633a      	str	r2, [r7, #48]	@ 0x30
 80028a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80028ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028ae:	e841 2300 	strex	r3, r2, [r1]
 80028b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80028b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1e3      	bne.n	8002882 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2220      	movs	r2, #32
 80028be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	330c      	adds	r3, #12
 80028ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	e853 3f00 	ldrex	r3, [r3]
 80028d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f023 0310 	bic.w	r3, r3, #16
 80028de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	330c      	adds	r3, #12
 80028e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80028ec:	61fa      	str	r2, [r7, #28]
 80028ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028f0:	69b9      	ldr	r1, [r7, #24]
 80028f2:	69fa      	ldr	r2, [r7, #28]
 80028f4:	e841 2300 	strex	r3, r2, [r1]
 80028f8:	617b      	str	r3, [r7, #20]
   return(result);
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d1e3      	bne.n	80028c8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2202      	movs	r2, #2
 8002904:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002906:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800290a:	4619      	mov	r1, r3
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f7fd fd89 	bl	8000424 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002912:	e023      	b.n	800295c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002914:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002918:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800291c:	2b00      	cmp	r3, #0
 800291e:	d009      	beq.n	8002934 <HAL_UART_IRQHandler+0x4f4>
 8002920:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002924:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002928:	2b00      	cmp	r3, #0
 800292a:	d003      	beq.n	8002934 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f000 fad6 	bl	8002ede <UART_Transmit_IT>
    return;
 8002932:	e014      	b.n	800295e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800293c:	2b00      	cmp	r3, #0
 800293e:	d00e      	beq.n	800295e <HAL_UART_IRQHandler+0x51e>
 8002940:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002948:	2b00      	cmp	r3, #0
 800294a:	d008      	beq.n	800295e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f000 fb15 	bl	8002f7c <UART_EndTransmit_IT>
    return;
 8002952:	e004      	b.n	800295e <HAL_UART_IRQHandler+0x51e>
    return;
 8002954:	bf00      	nop
 8002956:	e002      	b.n	800295e <HAL_UART_IRQHandler+0x51e>
      return;
 8002958:	bf00      	nop
 800295a:	e000      	b.n	800295e <HAL_UART_IRQHandler+0x51e>
      return;
 800295c:	bf00      	nop
  }
}
 800295e:	37e8      	adds	r7, #232	@ 0xe8
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	bc80      	pop	{r7}
 8002974:	4770      	bx	lr

08002976 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002976:	b480      	push	{r7}
 8002978:	b083      	sub	sp, #12
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800297e:	bf00      	nop
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	bc80      	pop	{r7}
 8002986:	4770      	bx	lr

08002988 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002990:	bf00      	nop
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	bc80      	pop	{r7}
 8002998:	4770      	bx	lr

0800299a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800299a:	b480      	push	{r7}
 800299c:	b083      	sub	sp, #12
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80029a2:	bf00      	nop
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bc80      	pop	{r7}
 80029aa:	4770      	bx	lr

080029ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80029b4:	bf00      	nop
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bc80      	pop	{r7}
 80029bc:	4770      	bx	lr

080029be <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	b090      	sub	sp, #64	@ 0x40
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0320 	and.w	r3, r3, #32
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d137      	bne.n	8002a4a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80029da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029dc:	2200      	movs	r2, #0
 80029de:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80029e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	3314      	adds	r3, #20
 80029e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ea:	e853 3f00 	ldrex	r3, [r3]
 80029ee:	623b      	str	r3, [r7, #32]
   return(result);
 80029f0:	6a3b      	ldr	r3, [r7, #32]
 80029f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80029f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	3314      	adds	r3, #20
 80029fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002a00:	633a      	str	r2, [r7, #48]	@ 0x30
 8002a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002a06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a08:	e841 2300 	strex	r3, r2, [r1]
 8002a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d1e5      	bne.n	80029e0 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002a14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	330c      	adds	r3, #12
 8002a1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	e853 3f00 	ldrex	r3, [r3]
 8002a22:	60fb      	str	r3, [r7, #12]
   return(result);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	330c      	adds	r3, #12
 8002a32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002a34:	61fa      	str	r2, [r7, #28]
 8002a36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a38:	69b9      	ldr	r1, [r7, #24]
 8002a3a:	69fa      	ldr	r2, [r7, #28]
 8002a3c:	e841 2300 	strex	r3, r2, [r1]
 8002a40:	617b      	str	r3, [r7, #20]
   return(result);
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d1e5      	bne.n	8002a14 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002a48:	e002      	b.n	8002a50 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8002a4a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002a4c:	f7ff ff8a 	bl	8002964 <HAL_UART_TxCpltCallback>
}
 8002a50:	bf00      	nop
 8002a52:	3740      	adds	r7, #64	@ 0x40
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a64:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8002a66:	68f8      	ldr	r0, [r7, #12]
 8002a68:	f7ff ff85 	bl	8002976 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002a6c:	bf00      	nop
 8002a6e:	3710      	adds	r7, #16
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b09c      	sub	sp, #112	@ 0x70
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a80:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0320 	and.w	r3, r3, #32
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d172      	bne.n	8002b76 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8002a90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a92:	2200      	movs	r2, #0
 8002a94:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	330c      	adds	r3, #12
 8002a9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002aa0:	e853 3f00 	ldrex	r3, [r3]
 8002aa4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002aa6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002aa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002aac:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002aae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	330c      	adds	r3, #12
 8002ab4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002ab6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002ab8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002abc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002abe:	e841 2300 	strex	r3, r2, [r1]
 8002ac2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002ac4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1e5      	bne.n	8002a96 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002aca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	3314      	adds	r3, #20
 8002ad0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ad4:	e853 3f00 	ldrex	r3, [r3]
 8002ad8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002ada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002adc:	f023 0301 	bic.w	r3, r3, #1
 8002ae0:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ae2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	3314      	adds	r3, #20
 8002ae8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002aea:	647a      	str	r2, [r7, #68]	@ 0x44
 8002aec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002af0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002af2:	e841 2300 	strex	r3, r2, [r1]
 8002af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002af8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d1e5      	bne.n	8002aca <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002afe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	3314      	adds	r3, #20
 8002b04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b08:	e853 3f00 	ldrex	r3, [r3]
 8002b0c:	623b      	str	r3, [r7, #32]
   return(result);
 8002b0e:	6a3b      	ldr	r3, [r7, #32]
 8002b10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b14:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	3314      	adds	r3, #20
 8002b1c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002b1e:	633a      	str	r2, [r7, #48]	@ 0x30
 8002b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002b24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b26:	e841 2300 	strex	r3, r2, [r1]
 8002b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1e5      	bne.n	8002afe <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002b32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b34:	2220      	movs	r2, #32
 8002b36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d119      	bne.n	8002b76 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	330c      	adds	r3, #12
 8002b48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	e853 3f00 	ldrex	r3, [r3]
 8002b50:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	f023 0310 	bic.w	r3, r3, #16
 8002b58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002b5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	330c      	adds	r3, #12
 8002b60:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002b62:	61fa      	str	r2, [r7, #28]
 8002b64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b66:	69b9      	ldr	r1, [r7, #24]
 8002b68:	69fa      	ldr	r2, [r7, #28]
 8002b6a:	e841 2300 	strex	r3, r2, [r1]
 8002b6e:	617b      	str	r3, [r7, #20]
   return(result);
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d1e5      	bne.n	8002b42 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b78:	2200      	movs	r2, #0
 8002b7a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d106      	bne.n	8002b92 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002b84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b86:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b88:	4619      	mov	r1, r3
 8002b8a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002b8c:	f7fd fc4a 	bl	8000424 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002b90:	e002      	b.n	8002b98 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8002b92:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002b94:	f7ff fef8 	bl	8002988 <HAL_UART_RxCpltCallback>
}
 8002b98:	bf00      	nop
 8002b9a:	3770      	adds	r7, #112	@ 0x70
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bac:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d108      	bne.n	8002bce <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002bc0:	085b      	lsrs	r3, r3, #1
 8002bc2:	b29b      	uxth	r3, r3
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f7fd fc2c 	bl	8000424 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002bcc:	e002      	b.n	8002bd4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8002bce:	68f8      	ldr	r0, [r7, #12]
 8002bd0:	f7ff fee3 	bl	800299a <HAL_UART_RxHalfCpltCallback>
}
 8002bd4:	bf00      	nop
 8002bd6:	3710      	adds	r7, #16
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002be4:	2300      	movs	r3, #0
 8002be6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bec:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	695b      	ldr	r3, [r3, #20]
 8002bf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	bf14      	ite	ne
 8002bfc:	2301      	movne	r3, #1
 8002bfe:	2300      	moveq	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	2b21      	cmp	r3, #33	@ 0x21
 8002c0e:	d108      	bne.n	8002c22 <UART_DMAError+0x46>
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d005      	beq.n	8002c22 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8002c1c:	68b8      	ldr	r0, [r7, #8]
 8002c1e:	f000 f8c1 	bl	8002da4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	695b      	ldr	r3, [r3, #20]
 8002c28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	bf14      	ite	ne
 8002c30:	2301      	movne	r3, #1
 8002c32:	2300      	moveq	r3, #0
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	2b22      	cmp	r3, #34	@ 0x22
 8002c42:	d108      	bne.n	8002c56 <UART_DMAError+0x7a>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d005      	beq.n	8002c56 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8002c50:	68b8      	ldr	r0, [r7, #8]
 8002c52:	f000 f8ce 	bl	8002df2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5a:	f043 0210 	orr.w	r2, r3, #16
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c62:	68b8      	ldr	r0, [r7, #8]
 8002c64:	f7ff fea2 	bl	80029ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c68:	bf00      	nop
 8002c6a:	3710      	adds	r7, #16
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b098      	sub	sp, #96	@ 0x60
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8002c7e:	68ba      	ldr	r2, [r7, #8]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	88fa      	ldrh	r2, [r7, #6]
 8002c88:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2222      	movs	r2, #34	@ 0x22
 8002c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c9c:	4a3e      	ldr	r2, [pc, #248]	@ (8002d98 <UART_Start_Receive_DMA+0x128>)
 8002c9e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ca4:	4a3d      	ldr	r2, [pc, #244]	@ (8002d9c <UART_Start_Receive_DMA+0x12c>)
 8002ca6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cac:	4a3c      	ldr	r2, [pc, #240]	@ (8002da0 <UART_Start_Receive_DMA+0x130>)
 8002cae:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8002cb8:	f107 0308 	add.w	r3, r7, #8
 8002cbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	3304      	adds	r3, #4
 8002cc8:	4619      	mov	r1, r3
 8002cca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	88fb      	ldrh	r3, [r7, #6]
 8002cd0:	f7fe faa8 	bl	8001224 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	613b      	str	r3, [r7, #16]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	613b      	str	r3, [r7, #16]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	613b      	str	r3, [r7, #16]
 8002ce8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d019      	beq.n	8002d26 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	330c      	adds	r3, #12
 8002cf8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cfc:	e853 3f00 	ldrex	r3, [r3]
 8002d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002d02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d08:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	330c      	adds	r3, #12
 8002d10:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002d12:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002d14:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d16:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002d18:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d1a:	e841 2300 	strex	r3, r2, [r1]
 8002d1e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8002d20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d1e5      	bne.n	8002cf2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	3314      	adds	r3, #20
 8002d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d30:	e853 3f00 	ldrex	r3, [r3]
 8002d34:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d38:	f043 0301 	orr.w	r3, r3, #1
 8002d3c:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	3314      	adds	r3, #20
 8002d44:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002d46:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002d48:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d4a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002d4c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002d4e:	e841 2300 	strex	r3, r2, [r1]
 8002d52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d1e5      	bne.n	8002d26 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	3314      	adds	r3, #20
 8002d60:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	e853 3f00 	ldrex	r3, [r3]
 8002d68:	617b      	str	r3, [r7, #20]
   return(result);
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d70:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	3314      	adds	r3, #20
 8002d78:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002d7a:	627a      	str	r2, [r7, #36]	@ 0x24
 8002d7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d7e:	6a39      	ldr	r1, [r7, #32]
 8002d80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d82:	e841 2300 	strex	r3, r2, [r1]
 8002d86:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1e5      	bne.n	8002d5a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8002d8e:	2300      	movs	r3, #0
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3760      	adds	r7, #96	@ 0x60
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	08002a75 	.word	0x08002a75
 8002d9c:	08002ba1 	.word	0x08002ba1
 8002da0:	08002bdd 	.word	0x08002bdd

08002da4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b089      	sub	sp, #36	@ 0x24
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	330c      	adds	r3, #12
 8002db2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	e853 3f00 	ldrex	r3, [r3]
 8002dba:	60bb      	str	r3, [r7, #8]
   return(result);
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002dc2:	61fb      	str	r3, [r7, #28]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	330c      	adds	r3, #12
 8002dca:	69fa      	ldr	r2, [r7, #28]
 8002dcc:	61ba      	str	r2, [r7, #24]
 8002dce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dd0:	6979      	ldr	r1, [r7, #20]
 8002dd2:	69ba      	ldr	r2, [r7, #24]
 8002dd4:	e841 2300 	strex	r3, r2, [r1]
 8002dd8:	613b      	str	r3, [r7, #16]
   return(result);
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d1e5      	bne.n	8002dac <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2220      	movs	r2, #32
 8002de4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8002de8:	bf00      	nop
 8002dea:	3724      	adds	r7, #36	@ 0x24
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bc80      	pop	{r7}
 8002df0:	4770      	bx	lr

08002df2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002df2:	b480      	push	{r7}
 8002df4:	b095      	sub	sp, #84	@ 0x54
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	330c      	adds	r3, #12
 8002e00:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e04:	e853 3f00 	ldrex	r3, [r3]
 8002e08:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e0c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	330c      	adds	r3, #12
 8002e18:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e1a:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e1e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e20:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e22:	e841 2300 	strex	r3, r2, [r1]
 8002e26:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d1e5      	bne.n	8002dfa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	3314      	adds	r3, #20
 8002e34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e36:	6a3b      	ldr	r3, [r7, #32]
 8002e38:	e853 3f00 	ldrex	r3, [r3]
 8002e3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	f023 0301 	bic.w	r3, r3, #1
 8002e44:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	3314      	adds	r3, #20
 8002e4c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e50:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e56:	e841 2300 	strex	r3, r2, [r1]
 8002e5a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d1e5      	bne.n	8002e2e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d119      	bne.n	8002e9e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	330c      	adds	r3, #12
 8002e70:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	e853 3f00 	ldrex	r3, [r3]
 8002e78:	60bb      	str	r3, [r7, #8]
   return(result);
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	f023 0310 	bic.w	r3, r3, #16
 8002e80:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	330c      	adds	r3, #12
 8002e88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e8a:	61ba      	str	r2, [r7, #24]
 8002e8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e8e:	6979      	ldr	r1, [r7, #20]
 8002e90:	69ba      	ldr	r2, [r7, #24]
 8002e92:	e841 2300 	strex	r3, r2, [r1]
 8002e96:	613b      	str	r3, [r7, #16]
   return(result);
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1e5      	bne.n	8002e6a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2220      	movs	r2, #32
 8002ea2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002eac:	bf00      	nop
 8002eae:	3754      	adds	r7, #84	@ 0x54
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bc80      	pop	{r7}
 8002eb4:	4770      	bx	lr

08002eb6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b084      	sub	sp, #16
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f7ff fd6b 	bl	80029ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002ed6:	bf00      	nop
 8002ed8:	3710      	adds	r7, #16
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}

08002ede <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002ede:	b480      	push	{r7}
 8002ee0:	b085      	sub	sp, #20
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b21      	cmp	r3, #33	@ 0x21
 8002ef0:	d13e      	bne.n	8002f70 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002efa:	d114      	bne.n	8002f26 <UART_Transmit_IT+0x48>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	691b      	ldr	r3, [r3, #16]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d110      	bne.n	8002f26 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a1b      	ldr	r3, [r3, #32]
 8002f08:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	881b      	ldrh	r3, [r3, #0]
 8002f0e:	461a      	mov	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f18:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a1b      	ldr	r3, [r3, #32]
 8002f1e:	1c9a      	adds	r2, r3, #2
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	621a      	str	r2, [r3, #32]
 8002f24:	e008      	b.n	8002f38 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a1b      	ldr	r3, [r3, #32]
 8002f2a:	1c59      	adds	r1, r3, #1
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	6211      	str	r1, [r2, #32]
 8002f30:	781a      	ldrb	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	4619      	mov	r1, r3
 8002f46:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d10f      	bne.n	8002f6c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	68da      	ldr	r2, [r3, #12]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f5a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68da      	ldr	r2, [r3, #12]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f6a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	e000      	b.n	8002f72 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002f70:	2302      	movs	r3, #2
  }
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3714      	adds	r7, #20
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bc80      	pop	{r7}
 8002f7a:	4770      	bx	lr

08002f7c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	68da      	ldr	r2, [r3, #12]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f92:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2220      	movs	r2, #32
 8002f98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	f7ff fce1 	bl	8002964 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002fa2:	2300      	movs	r3, #0
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3708      	adds	r7, #8
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}

08002fac <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b08c      	sub	sp, #48	@ 0x30
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	2b22      	cmp	r3, #34	@ 0x22
 8002fbe:	f040 80ae 	bne.w	800311e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fca:	d117      	bne.n	8002ffc <UART_Receive_IT+0x50>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	691b      	ldr	r3, [r3, #16]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d113      	bne.n	8002ffc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fea:	b29a      	uxth	r2, r3
 8002fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff4:	1c9a      	adds	r2, r3, #2
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ffa:	e026      	b.n	800304a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003000:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003002:	2300      	movs	r3, #0
 8003004:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800300e:	d007      	beq.n	8003020 <UART_Receive_IT+0x74>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d10a      	bne.n	800302e <UART_Receive_IT+0x82>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d106      	bne.n	800302e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	b2da      	uxtb	r2, r3
 8003028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800302a:	701a      	strb	r2, [r3, #0]
 800302c:	e008      	b.n	8003040 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	b2db      	uxtb	r3, r3
 8003036:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800303a:	b2da      	uxtb	r2, r3
 800303c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800303e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003044:	1c5a      	adds	r2, r3, #1
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800304e:	b29b      	uxth	r3, r3
 8003050:	3b01      	subs	r3, #1
 8003052:	b29b      	uxth	r3, r3
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	4619      	mov	r1, r3
 8003058:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800305a:	2b00      	cmp	r3, #0
 800305c:	d15d      	bne.n	800311a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	68da      	ldr	r2, [r3, #12]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 0220 	bic.w	r2, r2, #32
 800306c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68da      	ldr	r2, [r3, #12]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800307c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	695a      	ldr	r2, [r3, #20]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f022 0201 	bic.w	r2, r2, #1
 800308c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2220      	movs	r2, #32
 8003092:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d135      	bne.n	8003110 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	330c      	adds	r3, #12
 80030b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	e853 3f00 	ldrex	r3, [r3]
 80030b8:	613b      	str	r3, [r7, #16]
   return(result);
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	f023 0310 	bic.w	r3, r3, #16
 80030c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	330c      	adds	r3, #12
 80030c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030ca:	623a      	str	r2, [r7, #32]
 80030cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ce:	69f9      	ldr	r1, [r7, #28]
 80030d0:	6a3a      	ldr	r2, [r7, #32]
 80030d2:	e841 2300 	strex	r3, r2, [r1]
 80030d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80030d8:	69bb      	ldr	r3, [r7, #24]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1e5      	bne.n	80030aa <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0310 	and.w	r3, r3, #16
 80030e8:	2b10      	cmp	r3, #16
 80030ea:	d10a      	bne.n	8003102 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80030ec:	2300      	movs	r3, #0
 80030ee:	60fb      	str	r3, [r7, #12]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	60fb      	str	r3, [r7, #12]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	60fb      	str	r3, [r7, #12]
 8003100:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003106:	4619      	mov	r1, r3
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f7fd f98b 	bl	8000424 <HAL_UARTEx_RxEventCallback>
 800310e:	e002      	b.n	8003116 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f7ff fc39 	bl	8002988 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003116:	2300      	movs	r3, #0
 8003118:	e002      	b.n	8003120 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800311a:	2300      	movs	r3, #0
 800311c:	e000      	b.n	8003120 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800311e:	2302      	movs	r3, #2
  }
}
 8003120:	4618      	mov	r0, r3
 8003122:	3730      	adds	r7, #48	@ 0x30
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	68da      	ldr	r2, [r3, #12]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	430a      	orrs	r2, r1
 8003144:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	689a      	ldr	r2, [r3, #8]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	431a      	orrs	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	695b      	ldr	r3, [r3, #20]
 8003154:	4313      	orrs	r3, r2
 8003156:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003162:	f023 030c 	bic.w	r3, r3, #12
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	6812      	ldr	r2, [r2, #0]
 800316a:	68b9      	ldr	r1, [r7, #8]
 800316c:	430b      	orrs	r3, r1
 800316e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	699a      	ldr	r2, [r3, #24]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	430a      	orrs	r2, r1
 8003184:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a2c      	ldr	r2, [pc, #176]	@ (800323c <UART_SetConfig+0x114>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d103      	bne.n	8003198 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003190:	f7ff f80a 	bl	80021a8 <HAL_RCC_GetPCLK2Freq>
 8003194:	60f8      	str	r0, [r7, #12]
 8003196:	e002      	b.n	800319e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003198:	f7fe fff2 	bl	8002180 <HAL_RCC_GetPCLK1Freq>
 800319c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800319e:	68fa      	ldr	r2, [r7, #12]
 80031a0:	4613      	mov	r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	4413      	add	r3, r2
 80031a6:	009a      	lsls	r2, r3, #2
 80031a8:	441a      	add	r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b4:	4a22      	ldr	r2, [pc, #136]	@ (8003240 <UART_SetConfig+0x118>)
 80031b6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ba:	095b      	lsrs	r3, r3, #5
 80031bc:	0119      	lsls	r1, r3, #4
 80031be:	68fa      	ldr	r2, [r7, #12]
 80031c0:	4613      	mov	r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	4413      	add	r3, r2
 80031c6:	009a      	lsls	r2, r3, #2
 80031c8:	441a      	add	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80031d4:	4b1a      	ldr	r3, [pc, #104]	@ (8003240 <UART_SetConfig+0x118>)
 80031d6:	fba3 0302 	umull	r0, r3, r3, r2
 80031da:	095b      	lsrs	r3, r3, #5
 80031dc:	2064      	movs	r0, #100	@ 0x64
 80031de:	fb00 f303 	mul.w	r3, r0, r3
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	011b      	lsls	r3, r3, #4
 80031e6:	3332      	adds	r3, #50	@ 0x32
 80031e8:	4a15      	ldr	r2, [pc, #84]	@ (8003240 <UART_SetConfig+0x118>)
 80031ea:	fba2 2303 	umull	r2, r3, r2, r3
 80031ee:	095b      	lsrs	r3, r3, #5
 80031f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031f4:	4419      	add	r1, r3
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	4613      	mov	r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	4413      	add	r3, r2
 80031fe:	009a      	lsls	r2, r3, #2
 8003200:	441a      	add	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	fbb2 f2f3 	udiv	r2, r2, r3
 800320c:	4b0c      	ldr	r3, [pc, #48]	@ (8003240 <UART_SetConfig+0x118>)
 800320e:	fba3 0302 	umull	r0, r3, r3, r2
 8003212:	095b      	lsrs	r3, r3, #5
 8003214:	2064      	movs	r0, #100	@ 0x64
 8003216:	fb00 f303 	mul.w	r3, r0, r3
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	011b      	lsls	r3, r3, #4
 800321e:	3332      	adds	r3, #50	@ 0x32
 8003220:	4a07      	ldr	r2, [pc, #28]	@ (8003240 <UART_SetConfig+0x118>)
 8003222:	fba2 2303 	umull	r2, r3, r2, r3
 8003226:	095b      	lsrs	r3, r3, #5
 8003228:	f003 020f 	and.w	r2, r3, #15
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	440a      	add	r2, r1
 8003232:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003234:	bf00      	nop
 8003236:	3710      	adds	r7, #16
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	40013800 	.word	0x40013800
 8003240:	51eb851f 	.word	0x51eb851f

08003244 <siprintf>:
 8003244:	b40e      	push	{r1, r2, r3}
 8003246:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800324a:	b510      	push	{r4, lr}
 800324c:	2400      	movs	r4, #0
 800324e:	b09d      	sub	sp, #116	@ 0x74
 8003250:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003252:	9002      	str	r0, [sp, #8]
 8003254:	9006      	str	r0, [sp, #24]
 8003256:	9107      	str	r1, [sp, #28]
 8003258:	9104      	str	r1, [sp, #16]
 800325a:	4809      	ldr	r0, [pc, #36]	@ (8003280 <siprintf+0x3c>)
 800325c:	4909      	ldr	r1, [pc, #36]	@ (8003284 <siprintf+0x40>)
 800325e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003262:	9105      	str	r1, [sp, #20]
 8003264:	6800      	ldr	r0, [r0, #0]
 8003266:	a902      	add	r1, sp, #8
 8003268:	9301      	str	r3, [sp, #4]
 800326a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800326c:	f000 f9a0 	bl	80035b0 <_svfiprintf_r>
 8003270:	9b02      	ldr	r3, [sp, #8]
 8003272:	701c      	strb	r4, [r3, #0]
 8003274:	b01d      	add	sp, #116	@ 0x74
 8003276:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800327a:	b003      	add	sp, #12
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop
 8003280:	2000000c 	.word	0x2000000c
 8003284:	ffff0208 	.word	0xffff0208

08003288 <memset>:
 8003288:	4603      	mov	r3, r0
 800328a:	4402      	add	r2, r0
 800328c:	4293      	cmp	r3, r2
 800328e:	d100      	bne.n	8003292 <memset+0xa>
 8003290:	4770      	bx	lr
 8003292:	f803 1b01 	strb.w	r1, [r3], #1
 8003296:	e7f9      	b.n	800328c <memset+0x4>

08003298 <__errno>:
 8003298:	4b01      	ldr	r3, [pc, #4]	@ (80032a0 <__errno+0x8>)
 800329a:	6818      	ldr	r0, [r3, #0]
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	2000000c 	.word	0x2000000c

080032a4 <__libc_init_array>:
 80032a4:	b570      	push	{r4, r5, r6, lr}
 80032a6:	2600      	movs	r6, #0
 80032a8:	4d0c      	ldr	r5, [pc, #48]	@ (80032dc <__libc_init_array+0x38>)
 80032aa:	4c0d      	ldr	r4, [pc, #52]	@ (80032e0 <__libc_init_array+0x3c>)
 80032ac:	1b64      	subs	r4, r4, r5
 80032ae:	10a4      	asrs	r4, r4, #2
 80032b0:	42a6      	cmp	r6, r4
 80032b2:	d109      	bne.n	80032c8 <__libc_init_array+0x24>
 80032b4:	f000 fc76 	bl	8003ba4 <_init>
 80032b8:	2600      	movs	r6, #0
 80032ba:	4d0a      	ldr	r5, [pc, #40]	@ (80032e4 <__libc_init_array+0x40>)
 80032bc:	4c0a      	ldr	r4, [pc, #40]	@ (80032e8 <__libc_init_array+0x44>)
 80032be:	1b64      	subs	r4, r4, r5
 80032c0:	10a4      	asrs	r4, r4, #2
 80032c2:	42a6      	cmp	r6, r4
 80032c4:	d105      	bne.n	80032d2 <__libc_init_array+0x2e>
 80032c6:	bd70      	pop	{r4, r5, r6, pc}
 80032c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80032cc:	4798      	blx	r3
 80032ce:	3601      	adds	r6, #1
 80032d0:	e7ee      	b.n	80032b0 <__libc_init_array+0xc>
 80032d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80032d6:	4798      	blx	r3
 80032d8:	3601      	adds	r6, #1
 80032da:	e7f2      	b.n	80032c2 <__libc_init_array+0x1e>
 80032dc:	08003cf8 	.word	0x08003cf8
 80032e0:	08003cf8 	.word	0x08003cf8
 80032e4:	08003cf8 	.word	0x08003cf8
 80032e8:	08003cfc 	.word	0x08003cfc

080032ec <__retarget_lock_acquire_recursive>:
 80032ec:	4770      	bx	lr

080032ee <__retarget_lock_release_recursive>:
 80032ee:	4770      	bx	lr

080032f0 <memcpy>:
 80032f0:	440a      	add	r2, r1
 80032f2:	4291      	cmp	r1, r2
 80032f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80032f8:	d100      	bne.n	80032fc <memcpy+0xc>
 80032fa:	4770      	bx	lr
 80032fc:	b510      	push	{r4, lr}
 80032fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003302:	4291      	cmp	r1, r2
 8003304:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003308:	d1f9      	bne.n	80032fe <memcpy+0xe>
 800330a:	bd10      	pop	{r4, pc}

0800330c <_free_r>:
 800330c:	b538      	push	{r3, r4, r5, lr}
 800330e:	4605      	mov	r5, r0
 8003310:	2900      	cmp	r1, #0
 8003312:	d040      	beq.n	8003396 <_free_r+0x8a>
 8003314:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003318:	1f0c      	subs	r4, r1, #4
 800331a:	2b00      	cmp	r3, #0
 800331c:	bfb8      	it	lt
 800331e:	18e4      	addlt	r4, r4, r3
 8003320:	f000 f8de 	bl	80034e0 <__malloc_lock>
 8003324:	4a1c      	ldr	r2, [pc, #112]	@ (8003398 <_free_r+0x8c>)
 8003326:	6813      	ldr	r3, [r2, #0]
 8003328:	b933      	cbnz	r3, 8003338 <_free_r+0x2c>
 800332a:	6063      	str	r3, [r4, #4]
 800332c:	6014      	str	r4, [r2, #0]
 800332e:	4628      	mov	r0, r5
 8003330:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003334:	f000 b8da 	b.w	80034ec <__malloc_unlock>
 8003338:	42a3      	cmp	r3, r4
 800333a:	d908      	bls.n	800334e <_free_r+0x42>
 800333c:	6820      	ldr	r0, [r4, #0]
 800333e:	1821      	adds	r1, r4, r0
 8003340:	428b      	cmp	r3, r1
 8003342:	bf01      	itttt	eq
 8003344:	6819      	ldreq	r1, [r3, #0]
 8003346:	685b      	ldreq	r3, [r3, #4]
 8003348:	1809      	addeq	r1, r1, r0
 800334a:	6021      	streq	r1, [r4, #0]
 800334c:	e7ed      	b.n	800332a <_free_r+0x1e>
 800334e:	461a      	mov	r2, r3
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	b10b      	cbz	r3, 8003358 <_free_r+0x4c>
 8003354:	42a3      	cmp	r3, r4
 8003356:	d9fa      	bls.n	800334e <_free_r+0x42>
 8003358:	6811      	ldr	r1, [r2, #0]
 800335a:	1850      	adds	r0, r2, r1
 800335c:	42a0      	cmp	r0, r4
 800335e:	d10b      	bne.n	8003378 <_free_r+0x6c>
 8003360:	6820      	ldr	r0, [r4, #0]
 8003362:	4401      	add	r1, r0
 8003364:	1850      	adds	r0, r2, r1
 8003366:	4283      	cmp	r3, r0
 8003368:	6011      	str	r1, [r2, #0]
 800336a:	d1e0      	bne.n	800332e <_free_r+0x22>
 800336c:	6818      	ldr	r0, [r3, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	4408      	add	r0, r1
 8003372:	6010      	str	r0, [r2, #0]
 8003374:	6053      	str	r3, [r2, #4]
 8003376:	e7da      	b.n	800332e <_free_r+0x22>
 8003378:	d902      	bls.n	8003380 <_free_r+0x74>
 800337a:	230c      	movs	r3, #12
 800337c:	602b      	str	r3, [r5, #0]
 800337e:	e7d6      	b.n	800332e <_free_r+0x22>
 8003380:	6820      	ldr	r0, [r4, #0]
 8003382:	1821      	adds	r1, r4, r0
 8003384:	428b      	cmp	r3, r1
 8003386:	bf01      	itttt	eq
 8003388:	6819      	ldreq	r1, [r3, #0]
 800338a:	685b      	ldreq	r3, [r3, #4]
 800338c:	1809      	addeq	r1, r1, r0
 800338e:	6021      	streq	r1, [r4, #0]
 8003390:	6063      	str	r3, [r4, #4]
 8003392:	6054      	str	r4, [r2, #4]
 8003394:	e7cb      	b.n	800332e <_free_r+0x22>
 8003396:	bd38      	pop	{r3, r4, r5, pc}
 8003398:	2000128c 	.word	0x2000128c

0800339c <sbrk_aligned>:
 800339c:	b570      	push	{r4, r5, r6, lr}
 800339e:	4e0f      	ldr	r6, [pc, #60]	@ (80033dc <sbrk_aligned+0x40>)
 80033a0:	460c      	mov	r4, r1
 80033a2:	6831      	ldr	r1, [r6, #0]
 80033a4:	4605      	mov	r5, r0
 80033a6:	b911      	cbnz	r1, 80033ae <sbrk_aligned+0x12>
 80033a8:	f000 fba8 	bl	8003afc <_sbrk_r>
 80033ac:	6030      	str	r0, [r6, #0]
 80033ae:	4621      	mov	r1, r4
 80033b0:	4628      	mov	r0, r5
 80033b2:	f000 fba3 	bl	8003afc <_sbrk_r>
 80033b6:	1c43      	adds	r3, r0, #1
 80033b8:	d103      	bne.n	80033c2 <sbrk_aligned+0x26>
 80033ba:	f04f 34ff 	mov.w	r4, #4294967295
 80033be:	4620      	mov	r0, r4
 80033c0:	bd70      	pop	{r4, r5, r6, pc}
 80033c2:	1cc4      	adds	r4, r0, #3
 80033c4:	f024 0403 	bic.w	r4, r4, #3
 80033c8:	42a0      	cmp	r0, r4
 80033ca:	d0f8      	beq.n	80033be <sbrk_aligned+0x22>
 80033cc:	1a21      	subs	r1, r4, r0
 80033ce:	4628      	mov	r0, r5
 80033d0:	f000 fb94 	bl	8003afc <_sbrk_r>
 80033d4:	3001      	adds	r0, #1
 80033d6:	d1f2      	bne.n	80033be <sbrk_aligned+0x22>
 80033d8:	e7ef      	b.n	80033ba <sbrk_aligned+0x1e>
 80033da:	bf00      	nop
 80033dc:	20001288 	.word	0x20001288

080033e0 <_malloc_r>:
 80033e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033e4:	1ccd      	adds	r5, r1, #3
 80033e6:	f025 0503 	bic.w	r5, r5, #3
 80033ea:	3508      	adds	r5, #8
 80033ec:	2d0c      	cmp	r5, #12
 80033ee:	bf38      	it	cc
 80033f0:	250c      	movcc	r5, #12
 80033f2:	2d00      	cmp	r5, #0
 80033f4:	4606      	mov	r6, r0
 80033f6:	db01      	blt.n	80033fc <_malloc_r+0x1c>
 80033f8:	42a9      	cmp	r1, r5
 80033fa:	d904      	bls.n	8003406 <_malloc_r+0x26>
 80033fc:	230c      	movs	r3, #12
 80033fe:	6033      	str	r3, [r6, #0]
 8003400:	2000      	movs	r0, #0
 8003402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003406:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80034dc <_malloc_r+0xfc>
 800340a:	f000 f869 	bl	80034e0 <__malloc_lock>
 800340e:	f8d8 3000 	ldr.w	r3, [r8]
 8003412:	461c      	mov	r4, r3
 8003414:	bb44      	cbnz	r4, 8003468 <_malloc_r+0x88>
 8003416:	4629      	mov	r1, r5
 8003418:	4630      	mov	r0, r6
 800341a:	f7ff ffbf 	bl	800339c <sbrk_aligned>
 800341e:	1c43      	adds	r3, r0, #1
 8003420:	4604      	mov	r4, r0
 8003422:	d158      	bne.n	80034d6 <_malloc_r+0xf6>
 8003424:	f8d8 4000 	ldr.w	r4, [r8]
 8003428:	4627      	mov	r7, r4
 800342a:	2f00      	cmp	r7, #0
 800342c:	d143      	bne.n	80034b6 <_malloc_r+0xd6>
 800342e:	2c00      	cmp	r4, #0
 8003430:	d04b      	beq.n	80034ca <_malloc_r+0xea>
 8003432:	6823      	ldr	r3, [r4, #0]
 8003434:	4639      	mov	r1, r7
 8003436:	4630      	mov	r0, r6
 8003438:	eb04 0903 	add.w	r9, r4, r3
 800343c:	f000 fb5e 	bl	8003afc <_sbrk_r>
 8003440:	4581      	cmp	r9, r0
 8003442:	d142      	bne.n	80034ca <_malloc_r+0xea>
 8003444:	6821      	ldr	r1, [r4, #0]
 8003446:	4630      	mov	r0, r6
 8003448:	1a6d      	subs	r5, r5, r1
 800344a:	4629      	mov	r1, r5
 800344c:	f7ff ffa6 	bl	800339c <sbrk_aligned>
 8003450:	3001      	adds	r0, #1
 8003452:	d03a      	beq.n	80034ca <_malloc_r+0xea>
 8003454:	6823      	ldr	r3, [r4, #0]
 8003456:	442b      	add	r3, r5
 8003458:	6023      	str	r3, [r4, #0]
 800345a:	f8d8 3000 	ldr.w	r3, [r8]
 800345e:	685a      	ldr	r2, [r3, #4]
 8003460:	bb62      	cbnz	r2, 80034bc <_malloc_r+0xdc>
 8003462:	f8c8 7000 	str.w	r7, [r8]
 8003466:	e00f      	b.n	8003488 <_malloc_r+0xa8>
 8003468:	6822      	ldr	r2, [r4, #0]
 800346a:	1b52      	subs	r2, r2, r5
 800346c:	d420      	bmi.n	80034b0 <_malloc_r+0xd0>
 800346e:	2a0b      	cmp	r2, #11
 8003470:	d917      	bls.n	80034a2 <_malloc_r+0xc2>
 8003472:	1961      	adds	r1, r4, r5
 8003474:	42a3      	cmp	r3, r4
 8003476:	6025      	str	r5, [r4, #0]
 8003478:	bf18      	it	ne
 800347a:	6059      	strne	r1, [r3, #4]
 800347c:	6863      	ldr	r3, [r4, #4]
 800347e:	bf08      	it	eq
 8003480:	f8c8 1000 	streq.w	r1, [r8]
 8003484:	5162      	str	r2, [r4, r5]
 8003486:	604b      	str	r3, [r1, #4]
 8003488:	4630      	mov	r0, r6
 800348a:	f000 f82f 	bl	80034ec <__malloc_unlock>
 800348e:	f104 000b 	add.w	r0, r4, #11
 8003492:	1d23      	adds	r3, r4, #4
 8003494:	f020 0007 	bic.w	r0, r0, #7
 8003498:	1ac2      	subs	r2, r0, r3
 800349a:	bf1c      	itt	ne
 800349c:	1a1b      	subne	r3, r3, r0
 800349e:	50a3      	strne	r3, [r4, r2]
 80034a0:	e7af      	b.n	8003402 <_malloc_r+0x22>
 80034a2:	6862      	ldr	r2, [r4, #4]
 80034a4:	42a3      	cmp	r3, r4
 80034a6:	bf0c      	ite	eq
 80034a8:	f8c8 2000 	streq.w	r2, [r8]
 80034ac:	605a      	strne	r2, [r3, #4]
 80034ae:	e7eb      	b.n	8003488 <_malloc_r+0xa8>
 80034b0:	4623      	mov	r3, r4
 80034b2:	6864      	ldr	r4, [r4, #4]
 80034b4:	e7ae      	b.n	8003414 <_malloc_r+0x34>
 80034b6:	463c      	mov	r4, r7
 80034b8:	687f      	ldr	r7, [r7, #4]
 80034ba:	e7b6      	b.n	800342a <_malloc_r+0x4a>
 80034bc:	461a      	mov	r2, r3
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	42a3      	cmp	r3, r4
 80034c2:	d1fb      	bne.n	80034bc <_malloc_r+0xdc>
 80034c4:	2300      	movs	r3, #0
 80034c6:	6053      	str	r3, [r2, #4]
 80034c8:	e7de      	b.n	8003488 <_malloc_r+0xa8>
 80034ca:	230c      	movs	r3, #12
 80034cc:	4630      	mov	r0, r6
 80034ce:	6033      	str	r3, [r6, #0]
 80034d0:	f000 f80c 	bl	80034ec <__malloc_unlock>
 80034d4:	e794      	b.n	8003400 <_malloc_r+0x20>
 80034d6:	6005      	str	r5, [r0, #0]
 80034d8:	e7d6      	b.n	8003488 <_malloc_r+0xa8>
 80034da:	bf00      	nop
 80034dc:	2000128c 	.word	0x2000128c

080034e0 <__malloc_lock>:
 80034e0:	4801      	ldr	r0, [pc, #4]	@ (80034e8 <__malloc_lock+0x8>)
 80034e2:	f7ff bf03 	b.w	80032ec <__retarget_lock_acquire_recursive>
 80034e6:	bf00      	nop
 80034e8:	20001284 	.word	0x20001284

080034ec <__malloc_unlock>:
 80034ec:	4801      	ldr	r0, [pc, #4]	@ (80034f4 <__malloc_unlock+0x8>)
 80034ee:	f7ff befe 	b.w	80032ee <__retarget_lock_release_recursive>
 80034f2:	bf00      	nop
 80034f4:	20001284 	.word	0x20001284

080034f8 <__ssputs_r>:
 80034f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034fc:	461f      	mov	r7, r3
 80034fe:	688e      	ldr	r6, [r1, #8]
 8003500:	4682      	mov	sl, r0
 8003502:	42be      	cmp	r6, r7
 8003504:	460c      	mov	r4, r1
 8003506:	4690      	mov	r8, r2
 8003508:	680b      	ldr	r3, [r1, #0]
 800350a:	d82d      	bhi.n	8003568 <__ssputs_r+0x70>
 800350c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003510:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003514:	d026      	beq.n	8003564 <__ssputs_r+0x6c>
 8003516:	6965      	ldr	r5, [r4, #20]
 8003518:	6909      	ldr	r1, [r1, #16]
 800351a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800351e:	eba3 0901 	sub.w	r9, r3, r1
 8003522:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003526:	1c7b      	adds	r3, r7, #1
 8003528:	444b      	add	r3, r9
 800352a:	106d      	asrs	r5, r5, #1
 800352c:	429d      	cmp	r5, r3
 800352e:	bf38      	it	cc
 8003530:	461d      	movcc	r5, r3
 8003532:	0553      	lsls	r3, r2, #21
 8003534:	d527      	bpl.n	8003586 <__ssputs_r+0x8e>
 8003536:	4629      	mov	r1, r5
 8003538:	f7ff ff52 	bl	80033e0 <_malloc_r>
 800353c:	4606      	mov	r6, r0
 800353e:	b360      	cbz	r0, 800359a <__ssputs_r+0xa2>
 8003540:	464a      	mov	r2, r9
 8003542:	6921      	ldr	r1, [r4, #16]
 8003544:	f7ff fed4 	bl	80032f0 <memcpy>
 8003548:	89a3      	ldrh	r3, [r4, #12]
 800354a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800354e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003552:	81a3      	strh	r3, [r4, #12]
 8003554:	6126      	str	r6, [r4, #16]
 8003556:	444e      	add	r6, r9
 8003558:	6026      	str	r6, [r4, #0]
 800355a:	463e      	mov	r6, r7
 800355c:	6165      	str	r5, [r4, #20]
 800355e:	eba5 0509 	sub.w	r5, r5, r9
 8003562:	60a5      	str	r5, [r4, #8]
 8003564:	42be      	cmp	r6, r7
 8003566:	d900      	bls.n	800356a <__ssputs_r+0x72>
 8003568:	463e      	mov	r6, r7
 800356a:	4632      	mov	r2, r6
 800356c:	4641      	mov	r1, r8
 800356e:	6820      	ldr	r0, [r4, #0]
 8003570:	f000 faaa 	bl	8003ac8 <memmove>
 8003574:	2000      	movs	r0, #0
 8003576:	68a3      	ldr	r3, [r4, #8]
 8003578:	1b9b      	subs	r3, r3, r6
 800357a:	60a3      	str	r3, [r4, #8]
 800357c:	6823      	ldr	r3, [r4, #0]
 800357e:	4433      	add	r3, r6
 8003580:	6023      	str	r3, [r4, #0]
 8003582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003586:	462a      	mov	r2, r5
 8003588:	f000 fad6 	bl	8003b38 <_realloc_r>
 800358c:	4606      	mov	r6, r0
 800358e:	2800      	cmp	r0, #0
 8003590:	d1e0      	bne.n	8003554 <__ssputs_r+0x5c>
 8003592:	4650      	mov	r0, sl
 8003594:	6921      	ldr	r1, [r4, #16]
 8003596:	f7ff feb9 	bl	800330c <_free_r>
 800359a:	230c      	movs	r3, #12
 800359c:	f8ca 3000 	str.w	r3, [sl]
 80035a0:	89a3      	ldrh	r3, [r4, #12]
 80035a2:	f04f 30ff 	mov.w	r0, #4294967295
 80035a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035aa:	81a3      	strh	r3, [r4, #12]
 80035ac:	e7e9      	b.n	8003582 <__ssputs_r+0x8a>
	...

080035b0 <_svfiprintf_r>:
 80035b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035b4:	4698      	mov	r8, r3
 80035b6:	898b      	ldrh	r3, [r1, #12]
 80035b8:	4607      	mov	r7, r0
 80035ba:	061b      	lsls	r3, r3, #24
 80035bc:	460d      	mov	r5, r1
 80035be:	4614      	mov	r4, r2
 80035c0:	b09d      	sub	sp, #116	@ 0x74
 80035c2:	d510      	bpl.n	80035e6 <_svfiprintf_r+0x36>
 80035c4:	690b      	ldr	r3, [r1, #16]
 80035c6:	b973      	cbnz	r3, 80035e6 <_svfiprintf_r+0x36>
 80035c8:	2140      	movs	r1, #64	@ 0x40
 80035ca:	f7ff ff09 	bl	80033e0 <_malloc_r>
 80035ce:	6028      	str	r0, [r5, #0]
 80035d0:	6128      	str	r0, [r5, #16]
 80035d2:	b930      	cbnz	r0, 80035e2 <_svfiprintf_r+0x32>
 80035d4:	230c      	movs	r3, #12
 80035d6:	603b      	str	r3, [r7, #0]
 80035d8:	f04f 30ff 	mov.w	r0, #4294967295
 80035dc:	b01d      	add	sp, #116	@ 0x74
 80035de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035e2:	2340      	movs	r3, #64	@ 0x40
 80035e4:	616b      	str	r3, [r5, #20]
 80035e6:	2300      	movs	r3, #0
 80035e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80035ea:	2320      	movs	r3, #32
 80035ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80035f0:	2330      	movs	r3, #48	@ 0x30
 80035f2:	f04f 0901 	mov.w	r9, #1
 80035f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80035fa:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003794 <_svfiprintf_r+0x1e4>
 80035fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003602:	4623      	mov	r3, r4
 8003604:	469a      	mov	sl, r3
 8003606:	f813 2b01 	ldrb.w	r2, [r3], #1
 800360a:	b10a      	cbz	r2, 8003610 <_svfiprintf_r+0x60>
 800360c:	2a25      	cmp	r2, #37	@ 0x25
 800360e:	d1f9      	bne.n	8003604 <_svfiprintf_r+0x54>
 8003610:	ebba 0b04 	subs.w	fp, sl, r4
 8003614:	d00b      	beq.n	800362e <_svfiprintf_r+0x7e>
 8003616:	465b      	mov	r3, fp
 8003618:	4622      	mov	r2, r4
 800361a:	4629      	mov	r1, r5
 800361c:	4638      	mov	r0, r7
 800361e:	f7ff ff6b 	bl	80034f8 <__ssputs_r>
 8003622:	3001      	adds	r0, #1
 8003624:	f000 80a7 	beq.w	8003776 <_svfiprintf_r+0x1c6>
 8003628:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800362a:	445a      	add	r2, fp
 800362c:	9209      	str	r2, [sp, #36]	@ 0x24
 800362e:	f89a 3000 	ldrb.w	r3, [sl]
 8003632:	2b00      	cmp	r3, #0
 8003634:	f000 809f 	beq.w	8003776 <_svfiprintf_r+0x1c6>
 8003638:	2300      	movs	r3, #0
 800363a:	f04f 32ff 	mov.w	r2, #4294967295
 800363e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003642:	f10a 0a01 	add.w	sl, sl, #1
 8003646:	9304      	str	r3, [sp, #16]
 8003648:	9307      	str	r3, [sp, #28]
 800364a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800364e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003650:	4654      	mov	r4, sl
 8003652:	2205      	movs	r2, #5
 8003654:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003658:	484e      	ldr	r0, [pc, #312]	@ (8003794 <_svfiprintf_r+0x1e4>)
 800365a:	f000 fa5f 	bl	8003b1c <memchr>
 800365e:	9a04      	ldr	r2, [sp, #16]
 8003660:	b9d8      	cbnz	r0, 800369a <_svfiprintf_r+0xea>
 8003662:	06d0      	lsls	r0, r2, #27
 8003664:	bf44      	itt	mi
 8003666:	2320      	movmi	r3, #32
 8003668:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800366c:	0711      	lsls	r1, r2, #28
 800366e:	bf44      	itt	mi
 8003670:	232b      	movmi	r3, #43	@ 0x2b
 8003672:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003676:	f89a 3000 	ldrb.w	r3, [sl]
 800367a:	2b2a      	cmp	r3, #42	@ 0x2a
 800367c:	d015      	beq.n	80036aa <_svfiprintf_r+0xfa>
 800367e:	4654      	mov	r4, sl
 8003680:	2000      	movs	r0, #0
 8003682:	f04f 0c0a 	mov.w	ip, #10
 8003686:	9a07      	ldr	r2, [sp, #28]
 8003688:	4621      	mov	r1, r4
 800368a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800368e:	3b30      	subs	r3, #48	@ 0x30
 8003690:	2b09      	cmp	r3, #9
 8003692:	d94b      	bls.n	800372c <_svfiprintf_r+0x17c>
 8003694:	b1b0      	cbz	r0, 80036c4 <_svfiprintf_r+0x114>
 8003696:	9207      	str	r2, [sp, #28]
 8003698:	e014      	b.n	80036c4 <_svfiprintf_r+0x114>
 800369a:	eba0 0308 	sub.w	r3, r0, r8
 800369e:	fa09 f303 	lsl.w	r3, r9, r3
 80036a2:	4313      	orrs	r3, r2
 80036a4:	46a2      	mov	sl, r4
 80036a6:	9304      	str	r3, [sp, #16]
 80036a8:	e7d2      	b.n	8003650 <_svfiprintf_r+0xa0>
 80036aa:	9b03      	ldr	r3, [sp, #12]
 80036ac:	1d19      	adds	r1, r3, #4
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	9103      	str	r1, [sp, #12]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	bfbb      	ittet	lt
 80036b6:	425b      	neglt	r3, r3
 80036b8:	f042 0202 	orrlt.w	r2, r2, #2
 80036bc:	9307      	strge	r3, [sp, #28]
 80036be:	9307      	strlt	r3, [sp, #28]
 80036c0:	bfb8      	it	lt
 80036c2:	9204      	strlt	r2, [sp, #16]
 80036c4:	7823      	ldrb	r3, [r4, #0]
 80036c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80036c8:	d10a      	bne.n	80036e0 <_svfiprintf_r+0x130>
 80036ca:	7863      	ldrb	r3, [r4, #1]
 80036cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80036ce:	d132      	bne.n	8003736 <_svfiprintf_r+0x186>
 80036d0:	9b03      	ldr	r3, [sp, #12]
 80036d2:	3402      	adds	r4, #2
 80036d4:	1d1a      	adds	r2, r3, #4
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	9203      	str	r2, [sp, #12]
 80036da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80036de:	9305      	str	r3, [sp, #20]
 80036e0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003798 <_svfiprintf_r+0x1e8>
 80036e4:	2203      	movs	r2, #3
 80036e6:	4650      	mov	r0, sl
 80036e8:	7821      	ldrb	r1, [r4, #0]
 80036ea:	f000 fa17 	bl	8003b1c <memchr>
 80036ee:	b138      	cbz	r0, 8003700 <_svfiprintf_r+0x150>
 80036f0:	2240      	movs	r2, #64	@ 0x40
 80036f2:	9b04      	ldr	r3, [sp, #16]
 80036f4:	eba0 000a 	sub.w	r0, r0, sl
 80036f8:	4082      	lsls	r2, r0
 80036fa:	4313      	orrs	r3, r2
 80036fc:	3401      	adds	r4, #1
 80036fe:	9304      	str	r3, [sp, #16]
 8003700:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003704:	2206      	movs	r2, #6
 8003706:	4825      	ldr	r0, [pc, #148]	@ (800379c <_svfiprintf_r+0x1ec>)
 8003708:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800370c:	f000 fa06 	bl	8003b1c <memchr>
 8003710:	2800      	cmp	r0, #0
 8003712:	d036      	beq.n	8003782 <_svfiprintf_r+0x1d2>
 8003714:	4b22      	ldr	r3, [pc, #136]	@ (80037a0 <_svfiprintf_r+0x1f0>)
 8003716:	bb1b      	cbnz	r3, 8003760 <_svfiprintf_r+0x1b0>
 8003718:	9b03      	ldr	r3, [sp, #12]
 800371a:	3307      	adds	r3, #7
 800371c:	f023 0307 	bic.w	r3, r3, #7
 8003720:	3308      	adds	r3, #8
 8003722:	9303      	str	r3, [sp, #12]
 8003724:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003726:	4433      	add	r3, r6
 8003728:	9309      	str	r3, [sp, #36]	@ 0x24
 800372a:	e76a      	b.n	8003602 <_svfiprintf_r+0x52>
 800372c:	460c      	mov	r4, r1
 800372e:	2001      	movs	r0, #1
 8003730:	fb0c 3202 	mla	r2, ip, r2, r3
 8003734:	e7a8      	b.n	8003688 <_svfiprintf_r+0xd8>
 8003736:	2300      	movs	r3, #0
 8003738:	f04f 0c0a 	mov.w	ip, #10
 800373c:	4619      	mov	r1, r3
 800373e:	3401      	adds	r4, #1
 8003740:	9305      	str	r3, [sp, #20]
 8003742:	4620      	mov	r0, r4
 8003744:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003748:	3a30      	subs	r2, #48	@ 0x30
 800374a:	2a09      	cmp	r2, #9
 800374c:	d903      	bls.n	8003756 <_svfiprintf_r+0x1a6>
 800374e:	2b00      	cmp	r3, #0
 8003750:	d0c6      	beq.n	80036e0 <_svfiprintf_r+0x130>
 8003752:	9105      	str	r1, [sp, #20]
 8003754:	e7c4      	b.n	80036e0 <_svfiprintf_r+0x130>
 8003756:	4604      	mov	r4, r0
 8003758:	2301      	movs	r3, #1
 800375a:	fb0c 2101 	mla	r1, ip, r1, r2
 800375e:	e7f0      	b.n	8003742 <_svfiprintf_r+0x192>
 8003760:	ab03      	add	r3, sp, #12
 8003762:	9300      	str	r3, [sp, #0]
 8003764:	462a      	mov	r2, r5
 8003766:	4638      	mov	r0, r7
 8003768:	4b0e      	ldr	r3, [pc, #56]	@ (80037a4 <_svfiprintf_r+0x1f4>)
 800376a:	a904      	add	r1, sp, #16
 800376c:	f3af 8000 	nop.w
 8003770:	1c42      	adds	r2, r0, #1
 8003772:	4606      	mov	r6, r0
 8003774:	d1d6      	bne.n	8003724 <_svfiprintf_r+0x174>
 8003776:	89ab      	ldrh	r3, [r5, #12]
 8003778:	065b      	lsls	r3, r3, #25
 800377a:	f53f af2d 	bmi.w	80035d8 <_svfiprintf_r+0x28>
 800377e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003780:	e72c      	b.n	80035dc <_svfiprintf_r+0x2c>
 8003782:	ab03      	add	r3, sp, #12
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	462a      	mov	r2, r5
 8003788:	4638      	mov	r0, r7
 800378a:	4b06      	ldr	r3, [pc, #24]	@ (80037a4 <_svfiprintf_r+0x1f4>)
 800378c:	a904      	add	r1, sp, #16
 800378e:	f000 f87d 	bl	800388c <_printf_i>
 8003792:	e7ed      	b.n	8003770 <_svfiprintf_r+0x1c0>
 8003794:	08003cc2 	.word	0x08003cc2
 8003798:	08003cc8 	.word	0x08003cc8
 800379c:	08003ccc 	.word	0x08003ccc
 80037a0:	00000000 	.word	0x00000000
 80037a4:	080034f9 	.word	0x080034f9

080037a8 <_printf_common>:
 80037a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037ac:	4616      	mov	r6, r2
 80037ae:	4698      	mov	r8, r3
 80037b0:	688a      	ldr	r2, [r1, #8]
 80037b2:	690b      	ldr	r3, [r1, #16]
 80037b4:	4607      	mov	r7, r0
 80037b6:	4293      	cmp	r3, r2
 80037b8:	bfb8      	it	lt
 80037ba:	4613      	movlt	r3, r2
 80037bc:	6033      	str	r3, [r6, #0]
 80037be:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80037c2:	460c      	mov	r4, r1
 80037c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80037c8:	b10a      	cbz	r2, 80037ce <_printf_common+0x26>
 80037ca:	3301      	adds	r3, #1
 80037cc:	6033      	str	r3, [r6, #0]
 80037ce:	6823      	ldr	r3, [r4, #0]
 80037d0:	0699      	lsls	r1, r3, #26
 80037d2:	bf42      	ittt	mi
 80037d4:	6833      	ldrmi	r3, [r6, #0]
 80037d6:	3302      	addmi	r3, #2
 80037d8:	6033      	strmi	r3, [r6, #0]
 80037da:	6825      	ldr	r5, [r4, #0]
 80037dc:	f015 0506 	ands.w	r5, r5, #6
 80037e0:	d106      	bne.n	80037f0 <_printf_common+0x48>
 80037e2:	f104 0a19 	add.w	sl, r4, #25
 80037e6:	68e3      	ldr	r3, [r4, #12]
 80037e8:	6832      	ldr	r2, [r6, #0]
 80037ea:	1a9b      	subs	r3, r3, r2
 80037ec:	42ab      	cmp	r3, r5
 80037ee:	dc2b      	bgt.n	8003848 <_printf_common+0xa0>
 80037f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80037f4:	6822      	ldr	r2, [r4, #0]
 80037f6:	3b00      	subs	r3, #0
 80037f8:	bf18      	it	ne
 80037fa:	2301      	movne	r3, #1
 80037fc:	0692      	lsls	r2, r2, #26
 80037fe:	d430      	bmi.n	8003862 <_printf_common+0xba>
 8003800:	4641      	mov	r1, r8
 8003802:	4638      	mov	r0, r7
 8003804:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003808:	47c8      	blx	r9
 800380a:	3001      	adds	r0, #1
 800380c:	d023      	beq.n	8003856 <_printf_common+0xae>
 800380e:	6823      	ldr	r3, [r4, #0]
 8003810:	6922      	ldr	r2, [r4, #16]
 8003812:	f003 0306 	and.w	r3, r3, #6
 8003816:	2b04      	cmp	r3, #4
 8003818:	bf14      	ite	ne
 800381a:	2500      	movne	r5, #0
 800381c:	6833      	ldreq	r3, [r6, #0]
 800381e:	f04f 0600 	mov.w	r6, #0
 8003822:	bf08      	it	eq
 8003824:	68e5      	ldreq	r5, [r4, #12]
 8003826:	f104 041a 	add.w	r4, r4, #26
 800382a:	bf08      	it	eq
 800382c:	1aed      	subeq	r5, r5, r3
 800382e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003832:	bf08      	it	eq
 8003834:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003838:	4293      	cmp	r3, r2
 800383a:	bfc4      	itt	gt
 800383c:	1a9b      	subgt	r3, r3, r2
 800383e:	18ed      	addgt	r5, r5, r3
 8003840:	42b5      	cmp	r5, r6
 8003842:	d11a      	bne.n	800387a <_printf_common+0xd2>
 8003844:	2000      	movs	r0, #0
 8003846:	e008      	b.n	800385a <_printf_common+0xb2>
 8003848:	2301      	movs	r3, #1
 800384a:	4652      	mov	r2, sl
 800384c:	4641      	mov	r1, r8
 800384e:	4638      	mov	r0, r7
 8003850:	47c8      	blx	r9
 8003852:	3001      	adds	r0, #1
 8003854:	d103      	bne.n	800385e <_printf_common+0xb6>
 8003856:	f04f 30ff 	mov.w	r0, #4294967295
 800385a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800385e:	3501      	adds	r5, #1
 8003860:	e7c1      	b.n	80037e6 <_printf_common+0x3e>
 8003862:	2030      	movs	r0, #48	@ 0x30
 8003864:	18e1      	adds	r1, r4, r3
 8003866:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800386a:	1c5a      	adds	r2, r3, #1
 800386c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003870:	4422      	add	r2, r4
 8003872:	3302      	adds	r3, #2
 8003874:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003878:	e7c2      	b.n	8003800 <_printf_common+0x58>
 800387a:	2301      	movs	r3, #1
 800387c:	4622      	mov	r2, r4
 800387e:	4641      	mov	r1, r8
 8003880:	4638      	mov	r0, r7
 8003882:	47c8      	blx	r9
 8003884:	3001      	adds	r0, #1
 8003886:	d0e6      	beq.n	8003856 <_printf_common+0xae>
 8003888:	3601      	adds	r6, #1
 800388a:	e7d9      	b.n	8003840 <_printf_common+0x98>

0800388c <_printf_i>:
 800388c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003890:	7e0f      	ldrb	r7, [r1, #24]
 8003892:	4691      	mov	r9, r2
 8003894:	2f78      	cmp	r7, #120	@ 0x78
 8003896:	4680      	mov	r8, r0
 8003898:	460c      	mov	r4, r1
 800389a:	469a      	mov	sl, r3
 800389c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800389e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80038a2:	d807      	bhi.n	80038b4 <_printf_i+0x28>
 80038a4:	2f62      	cmp	r7, #98	@ 0x62
 80038a6:	d80a      	bhi.n	80038be <_printf_i+0x32>
 80038a8:	2f00      	cmp	r7, #0
 80038aa:	f000 80d1 	beq.w	8003a50 <_printf_i+0x1c4>
 80038ae:	2f58      	cmp	r7, #88	@ 0x58
 80038b0:	f000 80b8 	beq.w	8003a24 <_printf_i+0x198>
 80038b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80038bc:	e03a      	b.n	8003934 <_printf_i+0xa8>
 80038be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80038c2:	2b15      	cmp	r3, #21
 80038c4:	d8f6      	bhi.n	80038b4 <_printf_i+0x28>
 80038c6:	a101      	add	r1, pc, #4	@ (adr r1, 80038cc <_printf_i+0x40>)
 80038c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038cc:	08003925 	.word	0x08003925
 80038d0:	08003939 	.word	0x08003939
 80038d4:	080038b5 	.word	0x080038b5
 80038d8:	080038b5 	.word	0x080038b5
 80038dc:	080038b5 	.word	0x080038b5
 80038e0:	080038b5 	.word	0x080038b5
 80038e4:	08003939 	.word	0x08003939
 80038e8:	080038b5 	.word	0x080038b5
 80038ec:	080038b5 	.word	0x080038b5
 80038f0:	080038b5 	.word	0x080038b5
 80038f4:	080038b5 	.word	0x080038b5
 80038f8:	08003a37 	.word	0x08003a37
 80038fc:	08003963 	.word	0x08003963
 8003900:	080039f1 	.word	0x080039f1
 8003904:	080038b5 	.word	0x080038b5
 8003908:	080038b5 	.word	0x080038b5
 800390c:	08003a59 	.word	0x08003a59
 8003910:	080038b5 	.word	0x080038b5
 8003914:	08003963 	.word	0x08003963
 8003918:	080038b5 	.word	0x080038b5
 800391c:	080038b5 	.word	0x080038b5
 8003920:	080039f9 	.word	0x080039f9
 8003924:	6833      	ldr	r3, [r6, #0]
 8003926:	1d1a      	adds	r2, r3, #4
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6032      	str	r2, [r6, #0]
 800392c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003930:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003934:	2301      	movs	r3, #1
 8003936:	e09c      	b.n	8003a72 <_printf_i+0x1e6>
 8003938:	6833      	ldr	r3, [r6, #0]
 800393a:	6820      	ldr	r0, [r4, #0]
 800393c:	1d19      	adds	r1, r3, #4
 800393e:	6031      	str	r1, [r6, #0]
 8003940:	0606      	lsls	r6, r0, #24
 8003942:	d501      	bpl.n	8003948 <_printf_i+0xbc>
 8003944:	681d      	ldr	r5, [r3, #0]
 8003946:	e003      	b.n	8003950 <_printf_i+0xc4>
 8003948:	0645      	lsls	r5, r0, #25
 800394a:	d5fb      	bpl.n	8003944 <_printf_i+0xb8>
 800394c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003950:	2d00      	cmp	r5, #0
 8003952:	da03      	bge.n	800395c <_printf_i+0xd0>
 8003954:	232d      	movs	r3, #45	@ 0x2d
 8003956:	426d      	negs	r5, r5
 8003958:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800395c:	230a      	movs	r3, #10
 800395e:	4858      	ldr	r0, [pc, #352]	@ (8003ac0 <_printf_i+0x234>)
 8003960:	e011      	b.n	8003986 <_printf_i+0xfa>
 8003962:	6821      	ldr	r1, [r4, #0]
 8003964:	6833      	ldr	r3, [r6, #0]
 8003966:	0608      	lsls	r0, r1, #24
 8003968:	f853 5b04 	ldr.w	r5, [r3], #4
 800396c:	d402      	bmi.n	8003974 <_printf_i+0xe8>
 800396e:	0649      	lsls	r1, r1, #25
 8003970:	bf48      	it	mi
 8003972:	b2ad      	uxthmi	r5, r5
 8003974:	2f6f      	cmp	r7, #111	@ 0x6f
 8003976:	6033      	str	r3, [r6, #0]
 8003978:	bf14      	ite	ne
 800397a:	230a      	movne	r3, #10
 800397c:	2308      	moveq	r3, #8
 800397e:	4850      	ldr	r0, [pc, #320]	@ (8003ac0 <_printf_i+0x234>)
 8003980:	2100      	movs	r1, #0
 8003982:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003986:	6866      	ldr	r6, [r4, #4]
 8003988:	2e00      	cmp	r6, #0
 800398a:	60a6      	str	r6, [r4, #8]
 800398c:	db05      	blt.n	800399a <_printf_i+0x10e>
 800398e:	6821      	ldr	r1, [r4, #0]
 8003990:	432e      	orrs	r6, r5
 8003992:	f021 0104 	bic.w	r1, r1, #4
 8003996:	6021      	str	r1, [r4, #0]
 8003998:	d04b      	beq.n	8003a32 <_printf_i+0x1a6>
 800399a:	4616      	mov	r6, r2
 800399c:	fbb5 f1f3 	udiv	r1, r5, r3
 80039a0:	fb03 5711 	mls	r7, r3, r1, r5
 80039a4:	5dc7      	ldrb	r7, [r0, r7]
 80039a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80039aa:	462f      	mov	r7, r5
 80039ac:	42bb      	cmp	r3, r7
 80039ae:	460d      	mov	r5, r1
 80039b0:	d9f4      	bls.n	800399c <_printf_i+0x110>
 80039b2:	2b08      	cmp	r3, #8
 80039b4:	d10b      	bne.n	80039ce <_printf_i+0x142>
 80039b6:	6823      	ldr	r3, [r4, #0]
 80039b8:	07df      	lsls	r7, r3, #31
 80039ba:	d508      	bpl.n	80039ce <_printf_i+0x142>
 80039bc:	6923      	ldr	r3, [r4, #16]
 80039be:	6861      	ldr	r1, [r4, #4]
 80039c0:	4299      	cmp	r1, r3
 80039c2:	bfde      	ittt	le
 80039c4:	2330      	movle	r3, #48	@ 0x30
 80039c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80039ca:	f106 36ff 	addle.w	r6, r6, #4294967295
 80039ce:	1b92      	subs	r2, r2, r6
 80039d0:	6122      	str	r2, [r4, #16]
 80039d2:	464b      	mov	r3, r9
 80039d4:	4621      	mov	r1, r4
 80039d6:	4640      	mov	r0, r8
 80039d8:	f8cd a000 	str.w	sl, [sp]
 80039dc:	aa03      	add	r2, sp, #12
 80039de:	f7ff fee3 	bl	80037a8 <_printf_common>
 80039e2:	3001      	adds	r0, #1
 80039e4:	d14a      	bne.n	8003a7c <_printf_i+0x1f0>
 80039e6:	f04f 30ff 	mov.w	r0, #4294967295
 80039ea:	b004      	add	sp, #16
 80039ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039f0:	6823      	ldr	r3, [r4, #0]
 80039f2:	f043 0320 	orr.w	r3, r3, #32
 80039f6:	6023      	str	r3, [r4, #0]
 80039f8:	2778      	movs	r7, #120	@ 0x78
 80039fa:	4832      	ldr	r0, [pc, #200]	@ (8003ac4 <_printf_i+0x238>)
 80039fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003a00:	6823      	ldr	r3, [r4, #0]
 8003a02:	6831      	ldr	r1, [r6, #0]
 8003a04:	061f      	lsls	r7, r3, #24
 8003a06:	f851 5b04 	ldr.w	r5, [r1], #4
 8003a0a:	d402      	bmi.n	8003a12 <_printf_i+0x186>
 8003a0c:	065f      	lsls	r7, r3, #25
 8003a0e:	bf48      	it	mi
 8003a10:	b2ad      	uxthmi	r5, r5
 8003a12:	6031      	str	r1, [r6, #0]
 8003a14:	07d9      	lsls	r1, r3, #31
 8003a16:	bf44      	itt	mi
 8003a18:	f043 0320 	orrmi.w	r3, r3, #32
 8003a1c:	6023      	strmi	r3, [r4, #0]
 8003a1e:	b11d      	cbz	r5, 8003a28 <_printf_i+0x19c>
 8003a20:	2310      	movs	r3, #16
 8003a22:	e7ad      	b.n	8003980 <_printf_i+0xf4>
 8003a24:	4826      	ldr	r0, [pc, #152]	@ (8003ac0 <_printf_i+0x234>)
 8003a26:	e7e9      	b.n	80039fc <_printf_i+0x170>
 8003a28:	6823      	ldr	r3, [r4, #0]
 8003a2a:	f023 0320 	bic.w	r3, r3, #32
 8003a2e:	6023      	str	r3, [r4, #0]
 8003a30:	e7f6      	b.n	8003a20 <_printf_i+0x194>
 8003a32:	4616      	mov	r6, r2
 8003a34:	e7bd      	b.n	80039b2 <_printf_i+0x126>
 8003a36:	6833      	ldr	r3, [r6, #0]
 8003a38:	6825      	ldr	r5, [r4, #0]
 8003a3a:	1d18      	adds	r0, r3, #4
 8003a3c:	6961      	ldr	r1, [r4, #20]
 8003a3e:	6030      	str	r0, [r6, #0]
 8003a40:	062e      	lsls	r6, r5, #24
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	d501      	bpl.n	8003a4a <_printf_i+0x1be>
 8003a46:	6019      	str	r1, [r3, #0]
 8003a48:	e002      	b.n	8003a50 <_printf_i+0x1c4>
 8003a4a:	0668      	lsls	r0, r5, #25
 8003a4c:	d5fb      	bpl.n	8003a46 <_printf_i+0x1ba>
 8003a4e:	8019      	strh	r1, [r3, #0]
 8003a50:	2300      	movs	r3, #0
 8003a52:	4616      	mov	r6, r2
 8003a54:	6123      	str	r3, [r4, #16]
 8003a56:	e7bc      	b.n	80039d2 <_printf_i+0x146>
 8003a58:	6833      	ldr	r3, [r6, #0]
 8003a5a:	2100      	movs	r1, #0
 8003a5c:	1d1a      	adds	r2, r3, #4
 8003a5e:	6032      	str	r2, [r6, #0]
 8003a60:	681e      	ldr	r6, [r3, #0]
 8003a62:	6862      	ldr	r2, [r4, #4]
 8003a64:	4630      	mov	r0, r6
 8003a66:	f000 f859 	bl	8003b1c <memchr>
 8003a6a:	b108      	cbz	r0, 8003a70 <_printf_i+0x1e4>
 8003a6c:	1b80      	subs	r0, r0, r6
 8003a6e:	6060      	str	r0, [r4, #4]
 8003a70:	6863      	ldr	r3, [r4, #4]
 8003a72:	6123      	str	r3, [r4, #16]
 8003a74:	2300      	movs	r3, #0
 8003a76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a7a:	e7aa      	b.n	80039d2 <_printf_i+0x146>
 8003a7c:	4632      	mov	r2, r6
 8003a7e:	4649      	mov	r1, r9
 8003a80:	4640      	mov	r0, r8
 8003a82:	6923      	ldr	r3, [r4, #16]
 8003a84:	47d0      	blx	sl
 8003a86:	3001      	adds	r0, #1
 8003a88:	d0ad      	beq.n	80039e6 <_printf_i+0x15a>
 8003a8a:	6823      	ldr	r3, [r4, #0]
 8003a8c:	079b      	lsls	r3, r3, #30
 8003a8e:	d413      	bmi.n	8003ab8 <_printf_i+0x22c>
 8003a90:	68e0      	ldr	r0, [r4, #12]
 8003a92:	9b03      	ldr	r3, [sp, #12]
 8003a94:	4298      	cmp	r0, r3
 8003a96:	bfb8      	it	lt
 8003a98:	4618      	movlt	r0, r3
 8003a9a:	e7a6      	b.n	80039ea <_printf_i+0x15e>
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	4632      	mov	r2, r6
 8003aa0:	4649      	mov	r1, r9
 8003aa2:	4640      	mov	r0, r8
 8003aa4:	47d0      	blx	sl
 8003aa6:	3001      	adds	r0, #1
 8003aa8:	d09d      	beq.n	80039e6 <_printf_i+0x15a>
 8003aaa:	3501      	adds	r5, #1
 8003aac:	68e3      	ldr	r3, [r4, #12]
 8003aae:	9903      	ldr	r1, [sp, #12]
 8003ab0:	1a5b      	subs	r3, r3, r1
 8003ab2:	42ab      	cmp	r3, r5
 8003ab4:	dcf2      	bgt.n	8003a9c <_printf_i+0x210>
 8003ab6:	e7eb      	b.n	8003a90 <_printf_i+0x204>
 8003ab8:	2500      	movs	r5, #0
 8003aba:	f104 0619 	add.w	r6, r4, #25
 8003abe:	e7f5      	b.n	8003aac <_printf_i+0x220>
 8003ac0:	08003cd3 	.word	0x08003cd3
 8003ac4:	08003ce4 	.word	0x08003ce4

08003ac8 <memmove>:
 8003ac8:	4288      	cmp	r0, r1
 8003aca:	b510      	push	{r4, lr}
 8003acc:	eb01 0402 	add.w	r4, r1, r2
 8003ad0:	d902      	bls.n	8003ad8 <memmove+0x10>
 8003ad2:	4284      	cmp	r4, r0
 8003ad4:	4623      	mov	r3, r4
 8003ad6:	d807      	bhi.n	8003ae8 <memmove+0x20>
 8003ad8:	1e43      	subs	r3, r0, #1
 8003ada:	42a1      	cmp	r1, r4
 8003adc:	d008      	beq.n	8003af0 <memmove+0x28>
 8003ade:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ae2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003ae6:	e7f8      	b.n	8003ada <memmove+0x12>
 8003ae8:	4601      	mov	r1, r0
 8003aea:	4402      	add	r2, r0
 8003aec:	428a      	cmp	r2, r1
 8003aee:	d100      	bne.n	8003af2 <memmove+0x2a>
 8003af0:	bd10      	pop	{r4, pc}
 8003af2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003af6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003afa:	e7f7      	b.n	8003aec <memmove+0x24>

08003afc <_sbrk_r>:
 8003afc:	b538      	push	{r3, r4, r5, lr}
 8003afe:	2300      	movs	r3, #0
 8003b00:	4d05      	ldr	r5, [pc, #20]	@ (8003b18 <_sbrk_r+0x1c>)
 8003b02:	4604      	mov	r4, r0
 8003b04:	4608      	mov	r0, r1
 8003b06:	602b      	str	r3, [r5, #0]
 8003b08:	f7fd f960 	bl	8000dcc <_sbrk>
 8003b0c:	1c43      	adds	r3, r0, #1
 8003b0e:	d102      	bne.n	8003b16 <_sbrk_r+0x1a>
 8003b10:	682b      	ldr	r3, [r5, #0]
 8003b12:	b103      	cbz	r3, 8003b16 <_sbrk_r+0x1a>
 8003b14:	6023      	str	r3, [r4, #0]
 8003b16:	bd38      	pop	{r3, r4, r5, pc}
 8003b18:	20001280 	.word	0x20001280

08003b1c <memchr>:
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	b510      	push	{r4, lr}
 8003b20:	b2c9      	uxtb	r1, r1
 8003b22:	4402      	add	r2, r0
 8003b24:	4293      	cmp	r3, r2
 8003b26:	4618      	mov	r0, r3
 8003b28:	d101      	bne.n	8003b2e <memchr+0x12>
 8003b2a:	2000      	movs	r0, #0
 8003b2c:	e003      	b.n	8003b36 <memchr+0x1a>
 8003b2e:	7804      	ldrb	r4, [r0, #0]
 8003b30:	3301      	adds	r3, #1
 8003b32:	428c      	cmp	r4, r1
 8003b34:	d1f6      	bne.n	8003b24 <memchr+0x8>
 8003b36:	bd10      	pop	{r4, pc}

08003b38 <_realloc_r>:
 8003b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b3c:	4607      	mov	r7, r0
 8003b3e:	4614      	mov	r4, r2
 8003b40:	460d      	mov	r5, r1
 8003b42:	b921      	cbnz	r1, 8003b4e <_realloc_r+0x16>
 8003b44:	4611      	mov	r1, r2
 8003b46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b4a:	f7ff bc49 	b.w	80033e0 <_malloc_r>
 8003b4e:	b92a      	cbnz	r2, 8003b5c <_realloc_r+0x24>
 8003b50:	f7ff fbdc 	bl	800330c <_free_r>
 8003b54:	4625      	mov	r5, r4
 8003b56:	4628      	mov	r0, r5
 8003b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b5c:	f000 f81a 	bl	8003b94 <_malloc_usable_size_r>
 8003b60:	4284      	cmp	r4, r0
 8003b62:	4606      	mov	r6, r0
 8003b64:	d802      	bhi.n	8003b6c <_realloc_r+0x34>
 8003b66:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003b6a:	d8f4      	bhi.n	8003b56 <_realloc_r+0x1e>
 8003b6c:	4621      	mov	r1, r4
 8003b6e:	4638      	mov	r0, r7
 8003b70:	f7ff fc36 	bl	80033e0 <_malloc_r>
 8003b74:	4680      	mov	r8, r0
 8003b76:	b908      	cbnz	r0, 8003b7c <_realloc_r+0x44>
 8003b78:	4645      	mov	r5, r8
 8003b7a:	e7ec      	b.n	8003b56 <_realloc_r+0x1e>
 8003b7c:	42b4      	cmp	r4, r6
 8003b7e:	4622      	mov	r2, r4
 8003b80:	4629      	mov	r1, r5
 8003b82:	bf28      	it	cs
 8003b84:	4632      	movcs	r2, r6
 8003b86:	f7ff fbb3 	bl	80032f0 <memcpy>
 8003b8a:	4629      	mov	r1, r5
 8003b8c:	4638      	mov	r0, r7
 8003b8e:	f7ff fbbd 	bl	800330c <_free_r>
 8003b92:	e7f1      	b.n	8003b78 <_realloc_r+0x40>

08003b94 <_malloc_usable_size_r>:
 8003b94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b98:	1f18      	subs	r0, r3, #4
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	bfbc      	itt	lt
 8003b9e:	580b      	ldrlt	r3, [r1, r0]
 8003ba0:	18c0      	addlt	r0, r0, r3
 8003ba2:	4770      	bx	lr

08003ba4 <_init>:
 8003ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ba6:	bf00      	nop
 8003ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003baa:	bc08      	pop	{r3}
 8003bac:	469e      	mov	lr, r3
 8003bae:	4770      	bx	lr

08003bb0 <_fini>:
 8003bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bb2:	bf00      	nop
 8003bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bb6:	bc08      	pop	{r3}
 8003bb8:	469e      	mov	lr, r3
 8003bba:	4770      	bx	lr
