###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        67579   # Number of WRITE/WRITEP commands
num_reads_done                 =       440511   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       342863   # Number of read row buffer hits
num_read_cmds                  =       440511   # Number of READ/READP commands
num_writes_done                =        67585   # Number of read requests issued
num_write_row_hits             =        49795   # Number of write row buffer hits
num_act_cmds                   =       115773   # Number of ACT commands
num_pre_cmds                   =       115744   # Number of PRE commands
num_ondemand_pres              =        94666   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9231415   # Cyles of rank active rank.0
rank_active_cycles.1           =      8925990   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       768585   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1074010   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       474359   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5186   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1400   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1780   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1951   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          362   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          250   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          360   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          505   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          682   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21261   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =          136   # Write cmd latency (cycles)
write_latency[40-59]           =          188   # Write cmd latency (cycles)
write_latency[60-79]           =          337   # Write cmd latency (cycles)
write_latency[80-99]           =          799   # Write cmd latency (cycles)
write_latency[100-119]         =         1428   # Write cmd latency (cycles)
write_latency[120-139]         =         2390   # Write cmd latency (cycles)
write_latency[140-159]         =         3456   # Write cmd latency (cycles)
write_latency[160-179]         =         4173   # Write cmd latency (cycles)
write_latency[180-199]         =         3912   # Write cmd latency (cycles)
write_latency[200-]            =        50759   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       194465   # Read request latency (cycles)
read_latency[40-59]            =        61604   # Read request latency (cycles)
read_latency[60-79]            =        69142   # Read request latency (cycles)
read_latency[80-99]            =        24982   # Read request latency (cycles)
read_latency[100-119]          =        18439   # Read request latency (cycles)
read_latency[120-139]          =        13713   # Read request latency (cycles)
read_latency[140-159]          =         7223   # Read request latency (cycles)
read_latency[160-179]          =         5294   # Read request latency (cycles)
read_latency[180-199]          =         4353   # Read request latency (cycles)
read_latency[200-]             =        41296   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.37354e+08   # Write energy
read_energy                    =  1.77614e+09   # Read energy
act_energy                     =  3.16755e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.68921e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.15525e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.7604e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.56982e+09   # Active standby energy rank.1
average_read_latency           =       90.064   # Average read request latency (cycles)
average_interarrival           =      19.6811   # Average request interarrival latency (cycles)
total_energy                   =  1.53496e+10   # Total energy (pJ)
average_power                  =      1534.96   # Average power (mW)
average_bandwidth              =      4.33575   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        94045   # Number of WRITE/WRITEP commands
num_reads_done                 =       495168   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       378382   # Number of read row buffer hits
num_read_cmds                  =       495169   # Number of READ/READP commands
num_writes_done                =        94055   # Number of read requests issued
num_write_row_hits             =        68219   # Number of write row buffer hits
num_act_cmds                   =       143134   # Number of ACT commands
num_pre_cmds                   =       143104   # Number of PRE commands
num_ondemand_pres              =       120459   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9096517   # Cyles of rank active rank.0
rank_active_cycles.1           =      9046780   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       903483   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       953220   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       557589   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3209   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1304   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1877   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1858   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          325   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          268   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          378   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          521   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          681   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21214   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          157   # Write cmd latency (cycles)
write_latency[40-59]           =          191   # Write cmd latency (cycles)
write_latency[60-79]           =          386   # Write cmd latency (cycles)
write_latency[80-99]           =          878   # Write cmd latency (cycles)
write_latency[100-119]         =         1520   # Write cmd latency (cycles)
write_latency[120-139]         =         2833   # Write cmd latency (cycles)
write_latency[140-159]         =         4192   # Write cmd latency (cycles)
write_latency[160-179]         =         5284   # Write cmd latency (cycles)
write_latency[180-199]         =         5412   # Write cmd latency (cycles)
write_latency[200-]            =        73188   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       193061   # Read request latency (cycles)
read_latency[40-59]            =        64104   # Read request latency (cycles)
read_latency[60-79]            =        78205   # Read request latency (cycles)
read_latency[80-99]            =        31923   # Read request latency (cycles)
read_latency[100-119]          =        23545   # Read request latency (cycles)
read_latency[120-139]          =        18047   # Read request latency (cycles)
read_latency[140-159]          =         9989   # Read request latency (cycles)
read_latency[160-179]          =         7368   # Read request latency (cycles)
read_latency[180-199]          =         5649   # Read request latency (cycles)
read_latency[200-]             =        63277   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.69473e+08   # Write energy
read_energy                    =  1.99652e+09   # Read energy
act_energy                     =  3.91615e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.33672e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.57546e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.67623e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64519e+09   # Active standby energy rank.1
average_read_latency           =      115.226   # Average read request latency (cycles)
average_interarrival           =      16.9713   # Average request interarrival latency (cycles)
total_energy                   =  1.57749e+10   # Total energy (pJ)
average_power                  =      1577.49   # Average power (mW)
average_bandwidth              =      5.02804   # Average bandwidth
