// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "05/20/2024 20:04:12"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module proc_with_ROM (
	MClock,
	PClock,
	Resetn,
	Run,
	Bus,
	Done);
input 	MClock;
input 	PClock;
input 	Resetn;
input 	Run;
output 	[8:0] Bus;
output 	Done;

// Design Ports Information
// Bus[0]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[1]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[2]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[3]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[4]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[5]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[6]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[7]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[8]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Done	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PClock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Resetn	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MClock	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \MClock~input_o ;
wire \MClock~inputCLKENA0_outclk ;
wire \Resetn~input_o ;
wire \counter|Q[0]~4_combout ;
wire \counter|Q[0]~DUPLICATE_q ;
wire \counter|Q[1]~0_combout ;
wire \counter|Q[1]~DUPLICATE_q ;
wire \counter|Q[2]~1_combout ;
wire \counter|Q[3]~2_combout ;
wire \counter|Q[3]~DUPLICATE_q ;
wire \counter|Q[4]~3_combout ;
wire \PClock~input_o ;
wire \PClock~inputCLKENA0_outclk ;
wire \Run~input_o ;
wire \processor|Tstep_D.T1~0_combout ;
wire \processor|Tstep_Q.T1~q ;
wire \processor|Selector17~0_combout ;
wire \processor|Tstep_D.T2~0_combout ;
wire \processor|Tstep_Q.T2~q ;
wire \processor|Tstep_Q.T3~DUPLICATE_q ;
wire \processor|Selector0~0_combout ;
wire \processor|Tstep_Q.T0~q ;
wire \processor|Selector1~0_combout ;
wire \processor|Selector1~3_combout ;
wire \processor|Selector3~0_combout ;
wire \processor|Selector1~1_combout ;
wire \processor|Selector3~1_combout ;
wire \processor|Selector3~2_combout ;
wire \processor|Selector12~0_combout ;
wire \processor|Selector12~1_combout ;
wire \processor|add_sub~0_combout ;
wire \processor|Selector4~0_combout ;
wire \processor|Selector2~0_combout ;
wire \processor|Selector2~2_combout ;
wire \processor|Selector2~1_combout ;
wire \processor|Selector2~3_combout ;
wire \processor|Selector11~0_combout ;
wire \processor|Selector5~0_combout ;
wire \processor|Selector5~1_combout ;
wire \processor|mux|Equal0~0_combout ;
wire \processor|Selector1~2_combout ;
wire \processor|Selector1~4_combout ;
wire \processor|Selector7~0_combout ;
wire \processor|Selector16~0_combout ;
wire \processor|Selector8~0_combout ;
wire \processor|Selector6~1_combout ;
wire \processor|Selector6~0_combout ;
wire \processor|Selector6~2_combout ;
wire \processor|Selector7~1_combout ;
wire \processor|Selector7~2_combout ;
wire \processor|mux|Equal2~0_combout ;
wire \processor|mux|Selector8~1_combout ;
wire \processor|mux|Equal0~1_combout ;
wire \processor|mux|WideNor0~0_combout ;
wire \processor|Tstep_Q.T3~q ;
wire \processor|G_out~0_combout ;
wire \processor|mux|WideNor0~1_combout ;
wire \processor|mux|WideNor0~combout ;
wire \processor|Selector15~0_combout ;
wire \processor|Selector14~0_combout ;
wire \processor|mux|Equal4~0_combout ;
wire \processor|mux|Selector8~2_combout ;
wire \processor|A_in~0_combout ;
wire \processor|ALU|add_or_sub[0].FA|s~0_combout ;
wire \processor|mux|Equal0~2_combout ;
wire \processor|mux|Equal7~0_combout ;
wire \processor|Selector16~1_combout ;
wire \processor|Selector10~0_combout ;
wire \processor|mux|Equal1~0_combout ;
wire \processor|mux|Selector8~3_combout ;
wire \processor|mux|Equal0~3_combout ;
wire \processor|Selector9~0_combout ;
wire \processor|reg_4|Q[0]~feeder_combout ;
wire \processor|Selector13~0_combout ;
wire \processor|mux|Selector8~0_combout ;
wire \processor|mux|Selector8~4_combout ;
wire \processor|reg_6|Q[1]~feeder_combout ;
wire \processor|mux|Selector7~2_combout ;
wire \processor|reg_3|Q[1]~feeder_combout ;
wire \processor|mux|Selector7~1_combout ;
wire \processor|add_sub~1_combout ;
wire \processor|reg_4|Q[1]~feeder_combout ;
wire \processor|mux|Selector7~0_combout ;
wire \processor|mux|Selector7~5_combout ;
wire \processor|ALU|comb~0_combout ;
wire \processor|mux|Selector8~5_combout ;
wire \processor|ALU|add_or_sub[0].FA|cout~0_combout ;
wire \processor|ALU|add_or_sub[1].FA|s~combout ;
wire \processor|mux|Selector7~3_combout ;
wire \processor|mux|Selector7~4_combout ;
wire \processor|reg_3|Q[2]~feeder_combout ;
wire \processor|mux|Selector6~1_combout ;
wire \processor|reg_6|Q[2]~feeder_combout ;
wire \processor|mux|Selector6~2_combout ;
wire \processor|reg_4|Q[2]~feeder_combout ;
wire \processor|mux|Selector6~0_combout ;
wire \processor|mux|Selector6~5_combout ;
wire \processor|ALU|comb~1_combout ;
wire \processor|ALU|add_or_sub[2].FA|s~combout ;
wire \processor|mux|Selector6~3_combout ;
wire \processor|mux|Selector6~4_combout ;
wire \processor|mux|Selector5~2_combout ;
wire \processor|mux|Selector5~0_combout ;
wire \processor|mux|Selector5~1_combout ;
wire \processor|mux|Selector5~5_combout ;
wire \processor|ALU|add_or_sub[3].FA|s~0_combout ;
wire \processor|ALU|add_or_sub[3].FA|s~combout ;
wire \processor|reg_7|Q[3]~feeder_combout ;
wire \processor|mux|Selector5~3_combout ;
wire \processor|mux|Selector5~4_combout ;
wire \processor|mux|Selector4~1_combout ;
wire \processor|mux|Selector4~2_combout ;
wire \processor|ALU|comb~2_combout ;
wire \processor|mux|Selector4~5_combout ;
wire \processor|mux|Selector4~0_combout ;
wire \processor|ALU|add_or_sub[4].FA|s~0_combout ;
wire \processor|ALU|add_or_sub[1].FA|cout~combout ;
wire \processor|ALU|add_or_sub[4].FA|s~combout ;
wire \processor|mux|Selector4~3_combout ;
wire \processor|mux|Selector4~4_combout ;
wire \processor|mux|Selector3~1_combout ;
wire \processor|reg_5|Q[5]~feeder_combout ;
wire \processor|mux|Selector3~2_combout ;
wire \processor|mux|Selector3~0_combout ;
wire \processor|ALU|add_or_sub[3].FA|cout~0_combout ;
wire \processor|mux|Selector3~5_combout ;
wire \processor|ALU|comb~4_combout ;
wire \processor|ALU|comb~3_combout ;
wire \processor|ALU|add_or_sub[3].FA|cout~1_combout ;
wire \processor|ALU|add_or_sub[5].FA|s~combout ;
wire \processor|mux|Selector3~3_combout ;
wire \processor|mux|Selector3~4_combout ;
wire \processor|reg_6|Q[6]~feeder_combout ;
wire \processor|reg_5|Q[6]~feeder_combout ;
wire \processor|mux|Selector2~2_combout ;
wire \processor|reg_3|Q[6]~feeder_combout ;
wire \processor|mux|Selector2~1_combout ;
wire \processor|mux|Selector2~0_combout ;
wire \processor|reg_7|Q[6]~feeder_combout ;
wire \processor|mux|Selector2~5_combout ;
wire \processor|ALU|add_or_sub[6].FA|s~0_combout ;
wire \processor|ALU|add_or_sub[3].FA|cout~combout ;
wire \processor|ALU|add_or_sub[6].FA|s~combout ;
wire \processor|mux|Selector2~3_combout ;
wire \processor|mux|Selector2~4_combout ;
wire \processor|mux|Selector1~0_combout ;
wire \processor|reg_3|Q[7]~feeder_combout ;
wire \processor|mux|Selector1~1_combout ;
wire \processor|reg_7|Q[7]~feeder_combout ;
wire \processor|ALU|comb~5_combout ;
wire \processor|reg_6|Q[7]~feeder_combout ;
wire \processor|mux|Selector1~2_combout ;
wire \processor|mux|Selector1~5_combout ;
wire \processor|ALU|comb~6_combout ;
wire \processor|ALU|add_or_sub[5].FA|cout~combout ;
wire \processor|ALU|add_or_sub[7].FA|s~combout ;
wire \processor|mux|Selector1~3_combout ;
wire \processor|mux|Selector1~4_combout ;
wire \processor|reg_3|Q[8]~feeder_combout ;
wire \processor|mux|Selector0~2_combout ;
wire \processor|reg_6|Q[8]~feeder_combout ;
wire \processor|mux|Selector0~0_combout ;
wire \processor|mux|Selector0~5_combout ;
wire \processor|reg_4|Q[8]~feeder_combout ;
wire \processor|mux|Selector0~1_combout ;
wire \processor|ALU|add_or_sub[8].FA|s~0_combout ;
wire \processor|ALU|add_or_sub[8].FA|s~combout ;
wire \processor|reg_7|Q[8]~feeder_combout ;
wire \processor|mux|Selector0~3_combout ;
wire \processor|mux|Selector0~4_combout ;
wire [8:0] \ROM|altsyncram_component|auto_generated|q_a ;
wire [8:0] \processor|reg_6|Q ;
wire [8:0] \processor|reg_2|Q ;
wire [8:0] \processor|reg_IR|Q ;
wire [8:0] \processor|reg_4|Q ;
wire [8:0] DIN;
wire [8:0] \processor|reg_0|Q ;
wire [8:0] \processor|reg_3|Q ;
wire [8:0] \processor|reg_G|Q ;
wire [8:0] \processor|reg_5|Q ;
wire [8:0] \processor|reg_7|Q ;
wire [8:0] \processor|reg_1|Q ;
wire [8:0] \processor|reg_A|Q ;
wire [4:0] \counter|Q ;

wire [19:0] \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ROM|altsyncram_component|auto_generated|q_a [0] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [1] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ROM|altsyncram_component|auto_generated|q_a [2] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ROM|altsyncram_component|auto_generated|q_a [3] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ROM|altsyncram_component|auto_generated|q_a [4] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ROM|altsyncram_component|auto_generated|q_a [5] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ROM|altsyncram_component|auto_generated|q_a [6] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ROM|altsyncram_component|auto_generated|q_a [7] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ROM|altsyncram_component|auto_generated|q_a [8] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \Bus[0]~output (
	.i(\processor|mux|Selector8~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Bus[0]),
	.obar());
// synopsys translate_off
defparam \Bus[0]~output .bus_hold = "false";
defparam \Bus[0]~output .open_drain_output = "false";
defparam \Bus[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \Bus[1]~output (
	.i(\processor|mux|Selector7~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Bus[1]),
	.obar());
// synopsys translate_off
defparam \Bus[1]~output .bus_hold = "false";
defparam \Bus[1]~output .open_drain_output = "false";
defparam \Bus[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \Bus[2]~output (
	.i(\processor|mux|Selector6~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Bus[2]),
	.obar());
// synopsys translate_off
defparam \Bus[2]~output .bus_hold = "false";
defparam \Bus[2]~output .open_drain_output = "false";
defparam \Bus[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \Bus[3]~output (
	.i(\processor|mux|Selector5~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Bus[3]),
	.obar());
// synopsys translate_off
defparam \Bus[3]~output .bus_hold = "false";
defparam \Bus[3]~output .open_drain_output = "false";
defparam \Bus[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \Bus[4]~output (
	.i(\processor|mux|Selector4~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Bus[4]),
	.obar());
// synopsys translate_off
defparam \Bus[4]~output .bus_hold = "false";
defparam \Bus[4]~output .open_drain_output = "false";
defparam \Bus[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \Bus[5]~output (
	.i(\processor|mux|Selector3~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Bus[5]),
	.obar());
// synopsys translate_off
defparam \Bus[5]~output .bus_hold = "false";
defparam \Bus[5]~output .open_drain_output = "false";
defparam \Bus[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \Bus[6]~output (
	.i(\processor|mux|Selector2~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Bus[6]),
	.obar());
// synopsys translate_off
defparam \Bus[6]~output .bus_hold = "false";
defparam \Bus[6]~output .open_drain_output = "false";
defparam \Bus[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \Bus[7]~output (
	.i(\processor|mux|Selector1~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Bus[7]),
	.obar());
// synopsys translate_off
defparam \Bus[7]~output .bus_hold = "false";
defparam \Bus[7]~output .open_drain_output = "false";
defparam \Bus[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \Bus[8]~output (
	.i(\processor|mux|Selector0~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Bus[8]),
	.obar());
// synopsys translate_off
defparam \Bus[8]~output .bus_hold = "false";
defparam \Bus[8]~output .open_drain_output = "false";
defparam \Bus[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \Done~output (
	.i(!\processor|Selector17~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Done),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
defparam \Done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \MClock~input (
	.i(MClock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MClock~input_o ));
// synopsys translate_off
defparam \MClock~input .bus_hold = "false";
defparam \MClock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \MClock~inputCLKENA0 (
	.inclk(\MClock~input_o ),
	.ena(vcc),
	.outclk(\MClock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \MClock~inputCLKENA0 .clock_type = "global clock";
defparam \MClock~inputCLKENA0 .disable_mode = "low";
defparam \MClock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \MClock~inputCLKENA0 .ena_register_power_up = "high";
defparam \MClock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y10_N31
dffeas \counter|Q[0] (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[0]~4_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[0] .is_wysiwyg = "true";
defparam \counter|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N30
cyclonev_lcell_comb \counter|Q[0]~4 (
// Equation(s):
// \counter|Q[0]~4_combout  = ( !\counter|Q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\counter|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Q[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Q[0]~4 .extended_lut = "off";
defparam \counter|Q[0]~4 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \counter|Q[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N32
dffeas \counter|Q[0]~DUPLICATE (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[0]~4_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[0]~DUPLICATE .is_wysiwyg = "true";
defparam \counter|Q[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N59
dffeas \counter|Q[1] (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[1]~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[1] .is_wysiwyg = "true";
defparam \counter|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N57
cyclonev_lcell_comb \counter|Q[1]~0 (
// Equation(s):
// \counter|Q[1]~0_combout  = ( !\counter|Q [1] & ( \counter|Q [0] ) ) # ( \counter|Q [1] & ( !\counter|Q [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\counter|Q [1]),
	.dataf(!\counter|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Q[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Q[1]~0 .extended_lut = "off";
defparam \counter|Q[1]~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \counter|Q[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N58
dffeas \counter|Q[1]~DUPLICATE (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[1]~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \counter|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N12
cyclonev_lcell_comb \counter|Q[2]~1 (
// Equation(s):
// \counter|Q[2]~1_combout  = ( \counter|Q [2] & ( \counter|Q [0] & ( !\counter|Q [1] ) ) ) # ( !\counter|Q [2] & ( \counter|Q [0] & ( \counter|Q [1] ) ) ) # ( \counter|Q [2] & ( !\counter|Q [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter|Q [1]),
	.datae(!\counter|Q [2]),
	.dataf(!\counter|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Q[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Q[2]~1 .extended_lut = "off";
defparam \counter|Q[2]~1 .lut_mask = 64'h0000FFFF00FFFF00;
defparam \counter|Q[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N14
dffeas \counter|Q[2] (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[2]~1_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[2] .is_wysiwyg = "true";
defparam \counter|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N11
dffeas \counter|Q[3] (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[3]~2_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[3] .is_wysiwyg = "true";
defparam \counter|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N9
cyclonev_lcell_comb \counter|Q[3]~2 (
// Equation(s):
// \counter|Q[3]~2_combout  = ( \counter|Q [3] & ( \counter|Q [0] & ( (!\counter|Q [2]) # (!\counter|Q [1]) ) ) ) # ( !\counter|Q [3] & ( \counter|Q [0] & ( (\counter|Q [2] & \counter|Q [1]) ) ) ) # ( \counter|Q [3] & ( !\counter|Q [0] ) )

	.dataa(gnd),
	.datab(!\counter|Q [2]),
	.datac(!\counter|Q [1]),
	.datad(gnd),
	.datae(!\counter|Q [3]),
	.dataf(!\counter|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Q[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Q[3]~2 .extended_lut = "off";
defparam \counter|Q[3]~2 .lut_mask = 64'h0000FFFF0303FCFC;
defparam \counter|Q[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N10
dffeas \counter|Q[3]~DUPLICATE (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[3]~2_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[3]~DUPLICATE .is_wysiwyg = "true";
defparam \counter|Q[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N36
cyclonev_lcell_comb \counter|Q[4]~3 (
// Equation(s):
// \counter|Q[4]~3_combout  = ( \counter|Q [4] & ( \counter|Q [0] & ( (!\counter|Q [3]) # ((!\counter|Q[1]~DUPLICATE_q ) # (!\counter|Q [2])) ) ) ) # ( !\counter|Q [4] & ( \counter|Q [0] & ( (\counter|Q [3] & (\counter|Q[1]~DUPLICATE_q  & \counter|Q [2])) ) 
// ) ) # ( \counter|Q [4] & ( !\counter|Q [0] ) )

	.dataa(gnd),
	.datab(!\counter|Q [3]),
	.datac(!\counter|Q[1]~DUPLICATE_q ),
	.datad(!\counter|Q [2]),
	.datae(!\counter|Q [4]),
	.dataf(!\counter|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Q[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Q[4]~3 .extended_lut = "off";
defparam \counter|Q[4]~3 .lut_mask = 64'h0000FFFF0003FFFC;
defparam \counter|Q[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N38
dffeas \counter|Q[4] (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[4]~3_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[4] .is_wysiwyg = "true";
defparam \counter|Q[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MClock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\counter|Q [4],\counter|Q[3]~DUPLICATE_q ,\counter|Q [2],\counter|Q[1]~DUPLICATE_q ,\counter|Q[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "memory_init.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom32x9:ROM|altsyncram:altsyncram_component|altsyncram_nkg1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000081000080000500040";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N36
cyclonev_lcell_comb \DIN[0] (
// Equation(s):
// DIN[0] = LCELL(( \ROM|altsyncram_component|auto_generated|q_a [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DIN[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DIN[0] .extended_lut = "off";
defparam \DIN[0] .lut_mask = 64'h00000000FFFFFFFF;
defparam \DIN[0] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \PClock~input (
	.i(PClock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PClock~input_o ));
// synopsys translate_off
defparam \PClock~input .bus_hold = "false";
defparam \PClock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \PClock~inputCLKENA0 (
	.inclk(\PClock~input_o ),
	.ena(vcc),
	.outclk(\PClock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \PClock~inputCLKENA0 .clock_type = "global clock";
defparam \PClock~inputCLKENA0 .disable_mode = "low";
defparam \PClock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \PClock~inputCLKENA0 .ena_register_power_up = "high";
defparam \PClock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N45
cyclonev_lcell_comb \DIN[7] (
// Equation(s):
// DIN[7] = LCELL(( \ROM|altsyncram_component|auto_generated|q_a [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DIN[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DIN[7] .extended_lut = "off";
defparam \DIN[7] .lut_mask = 64'h00000000FFFFFFFF;
defparam \DIN[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N50
dffeas \processor|reg_IR|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DIN[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N39
cyclonev_lcell_comb \processor|Tstep_D.T1~0 (
// Equation(s):
// \processor|Tstep_D.T1~0_combout  = ( !\processor|Tstep_Q.T0~q  & ( \Run~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Run~input_o ),
	.datae(gnd),
	.dataf(!\processor|Tstep_Q.T0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Tstep_D.T1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Tstep_D.T1~0 .extended_lut = "off";
defparam \processor|Tstep_D.T1~0 .lut_mask = 64'h00FF00FF00000000;
defparam \processor|Tstep_D.T1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N47
dffeas \processor|Tstep_Q.T1 (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Tstep_D.T1~0_combout ),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Tstep_Q.T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Tstep_Q.T1 .is_wysiwyg = "true";
defparam \processor|Tstep_Q.T1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N15
cyclonev_lcell_comb \DIN[8] (
// Equation(s):
// DIN[8] = LCELL(( \ROM|altsyncram_component|auto_generated|q_a [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DIN[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DIN[8] .extended_lut = "off";
defparam \DIN[8] .lut_mask = 64'h00000000FFFFFFFF;
defparam \DIN[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N14
dffeas \processor|reg_IR|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DIN[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N30
cyclonev_lcell_comb \processor|Selector17~0 (
// Equation(s):
// \processor|Selector17~0_combout  = ( \processor|reg_IR|Q [8] ) # ( !\processor|reg_IR|Q [8] & ( (!\processor|reg_IR|Q [7] & ((!\processor|Tstep_Q.T1~q ))) # (\processor|reg_IR|Q [7] & (!\processor|Tstep_Q.T3~DUPLICATE_q )) ) )

	.dataa(!\processor|Tstep_Q.T3~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\processor|Tstep_Q.T1~q ),
	.datad(!\processor|reg_IR|Q [7]),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector17~0 .extended_lut = "off";
defparam \processor|Selector17~0 .lut_mask = 64'hF0AAF0AAFFFFFFFF;
defparam \processor|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N36
cyclonev_lcell_comb \processor|Tstep_D.T2~0 (
// Equation(s):
// \processor|Tstep_D.T2~0_combout  = ( \processor|Tstep_Q.T1~q  & ( \processor|Selector17~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|Selector17~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|Tstep_Q.T1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Tstep_D.T2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Tstep_D.T2~0 .extended_lut = "off";
defparam \processor|Tstep_D.T2~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \processor|Tstep_D.T2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N53
dffeas \processor|Tstep_Q.T2 (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Tstep_D.T2~0_combout ),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Tstep_Q.T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Tstep_Q.T2 .is_wysiwyg = "true";
defparam \processor|Tstep_Q.T2 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N35
dffeas \processor|Tstep_Q.T3~DUPLICATE (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Tstep_Q.T2~q ),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Tstep_Q.T3~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Tstep_Q.T3~DUPLICATE .is_wysiwyg = "true";
defparam \processor|Tstep_Q.T3~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N54
cyclonev_lcell_comb \processor|Selector0~0 (
// Equation(s):
// \processor|Selector0~0_combout  = ( \processor|Tstep_Q.T0~q  & ( !\processor|Tstep_Q.T3~DUPLICATE_q  & ( ((!\processor|Tstep_Q.T1~q ) # (\processor|reg_IR|Q [8])) # (\processor|reg_IR|Q [7]) ) ) ) # ( !\processor|Tstep_Q.T0~q  & ( 
// !\processor|Tstep_Q.T3~DUPLICATE_q  & ( (\Run~input_o  & (((!\processor|Tstep_Q.T1~q ) # (\processor|reg_IR|Q [8])) # (\processor|reg_IR|Q [7]))) ) ) )

	.dataa(!\processor|reg_IR|Q [7]),
	.datab(!\processor|Tstep_Q.T1~q ),
	.datac(!\processor|reg_IR|Q [8]),
	.datad(!\Run~input_o ),
	.datae(!\processor|Tstep_Q.T0~q ),
	.dataf(!\processor|Tstep_Q.T3~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector0~0 .extended_lut = "off";
defparam \processor|Selector0~0 .lut_mask = 64'h00DFDFDF00000000;
defparam \processor|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N56
dffeas \processor|Tstep_Q.T0 (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Tstep_Q.T0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Tstep_Q.T0 .is_wysiwyg = "true";
defparam \processor|Tstep_Q.T0 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N38
dffeas \processor|reg_IR|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DIN[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N51
cyclonev_lcell_comb \processor|Selector1~0 (
// Equation(s):
// \processor|Selector1~0_combout  = ( \processor|reg_IR|Q [7] & ( (!\processor|reg_IR|Q [0] & (!\processor|reg_IR|Q [8] & \processor|Tstep_Q.T2~q )) ) )

	.dataa(!\processor|reg_IR|Q [0]),
	.datab(gnd),
	.datac(!\processor|reg_IR|Q [8]),
	.datad(!\processor|Tstep_Q.T2~q ),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector1~0 .extended_lut = "off";
defparam \processor|Selector1~0 .lut_mask = 64'h0000000000A000A0;
defparam \processor|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N3
cyclonev_lcell_comb \DIN[6] (
// Equation(s):
// DIN[6] = LCELL(( \ROM|altsyncram_component|auto_generated|q_a [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DIN[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DIN[6] .extended_lut = "off";
defparam \DIN[6] .lut_mask = 64'h00000000FFFFFFFF;
defparam \DIN[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N8
dffeas \processor|reg_IR|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DIN[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N57
cyclonev_lcell_comb \processor|Selector1~3 (
// Equation(s):
// \processor|Selector1~3_combout  = ( \processor|reg_IR|Q [7] & ( (!\processor|reg_IR|Q [8] & \processor|Tstep_Q.T1~q ) ) ) # ( !\processor|reg_IR|Q [7] & ( (!\processor|reg_IR|Q [6] & (!\processor|reg_IR|Q [8] & \processor|Tstep_Q.T1~q )) ) )

	.dataa(gnd),
	.datab(!\processor|reg_IR|Q [6]),
	.datac(!\processor|reg_IR|Q [8]),
	.datad(!\processor|Tstep_Q.T1~q ),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector1~3 .extended_lut = "off";
defparam \processor|Selector1~3 .lut_mask = 64'h00C000C000F000F0;
defparam \processor|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N18
cyclonev_lcell_comb \DIN[1] (
// Equation(s):
// DIN[1] = LCELL(( \ROM|altsyncram_component|auto_generated|q_a [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DIN[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DIN[1] .extended_lut = "off";
defparam \DIN[1] .lut_mask = 64'h00000000FFFFFFFF;
defparam \DIN[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N11
dffeas \processor|reg_IR|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DIN[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N51
cyclonev_lcell_comb \DIN[2] (
// Equation(s):
// DIN[2] = LCELL(( \ROM|altsyncram_component|auto_generated|q_a [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DIN[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DIN[2] .extended_lut = "off";
defparam \DIN[2] .lut_mask = 64'h00000000FFFFFFFF;
defparam \DIN[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N41
dffeas \processor|reg_IR|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DIN[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N12
cyclonev_lcell_comb \processor|Selector3~0 (
// Equation(s):
// \processor|Selector3~0_combout  = ( !\processor|reg_IR|Q [2] & ( \processor|reg_IR|Q [1] ) )

	.dataa(gnd),
	.datab(!\processor|reg_IR|Q [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector3~0 .extended_lut = "off";
defparam \processor|Selector3~0 .lut_mask = 64'h3333333300000000;
defparam \processor|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N27
cyclonev_lcell_comb \processor|Selector1~1 (
// Equation(s):
// \processor|Selector1~1_combout  = ( !\processor|reg_IR|Q [7] & ( !\processor|reg_IR|Q [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|reg_IR|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector1~1 .extended_lut = "off";
defparam \processor|Selector1~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \processor|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N27
cyclonev_lcell_comb \DIN[3] (
// Equation(s):
// DIN[3] = LCELL(( \ROM|altsyncram_component|auto_generated|q_a [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DIN[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DIN[3] .extended_lut = "off";
defparam \DIN[3] .lut_mask = 64'h00000000FFFFFFFF;
defparam \DIN[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N47
dffeas \processor|reg_IR|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DIN[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N45
cyclonev_lcell_comb \DIN[4] (
// Equation(s):
// DIN[4] = LCELL(( \ROM|altsyncram_component|auto_generated|q_a [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DIN[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DIN[4] .extended_lut = "off";
defparam \DIN[4] .lut_mask = 64'h00000000FFFFFFFF;
defparam \DIN[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N11
dffeas \processor|reg_IR|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DIN[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N42
cyclonev_lcell_comb \DIN[5] (
// Equation(s):
// DIN[5] = LCELL(( \ROM|altsyncram_component|auto_generated|q_a [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DIN[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DIN[5] .extended_lut = "off";
defparam \DIN[5] .lut_mask = 64'h00000000FFFFFFFF;
defparam \DIN[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N2
dffeas \processor|reg_IR|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DIN[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N45
cyclonev_lcell_comb \processor|Selector3~1 (
// Equation(s):
// \processor|Selector3~1_combout  = ( !\processor|reg_IR|Q [5] & ( (\processor|reg_IR|Q [7] & (!\processor|reg_IR|Q [3] & \processor|reg_IR|Q [4])) ) )

	.dataa(!\processor|reg_IR|Q [7]),
	.datab(!\processor|reg_IR|Q [3]),
	.datac(!\processor|reg_IR|Q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector3~1 .extended_lut = "off";
defparam \processor|Selector3~1 .lut_mask = 64'h0404040400000000;
defparam \processor|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N39
cyclonev_lcell_comb \processor|Selector3~2 (
// Equation(s):
// \processor|Selector3~2_combout  = ( \processor|Selector3~1_combout  & ( ((\processor|Selector1~0_combout  & \processor|Selector3~0_combout )) # (\processor|Selector1~3_combout ) ) ) # ( !\processor|Selector3~1_combout  & ( (\processor|Selector3~0_combout  
// & (((\processor|Selector1~3_combout  & \processor|Selector1~1_combout )) # (\processor|Selector1~0_combout ))) ) )

	.dataa(!\processor|Selector1~0_combout ),
	.datab(!\processor|Selector1~3_combout ),
	.datac(!\processor|Selector3~0_combout ),
	.datad(!\processor|Selector1~1_combout ),
	.datae(gnd),
	.dataf(!\processor|Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector3~2 .extended_lut = "off";
defparam \processor|Selector3~2 .lut_mask = 64'h0507050737373737;
defparam \processor|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N15
cyclonev_lcell_comb \processor|Selector12~0 (
// Equation(s):
// \processor|Selector12~0_combout  = (!\processor|reg_IR|Q [5] & (\processor|reg_IR|Q [3] & \processor|reg_IR|Q [4]))

	.dataa(!\processor|reg_IR|Q [5]),
	.datab(gnd),
	.datac(!\processor|reg_IR|Q [3]),
	.datad(!\processor|reg_IR|Q [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector12~0 .extended_lut = "off";
defparam \processor|Selector12~0 .lut_mask = 64'h000A000A000A000A;
defparam \processor|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N54
cyclonev_lcell_comb \processor|Selector12~1 (
// Equation(s):
// \processor|Selector12~1_combout  = ( \processor|Selector12~0_combout  & ( !\processor|Selector17~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|Selector12~0_combout ),
	.dataf(!\processor|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector12~1 .extended_lut = "off";
defparam \processor|Selector12~1 .lut_mask = 64'h0000FFFF00000000;
defparam \processor|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N29
dffeas \processor|reg_3|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_3|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N33
cyclonev_lcell_comb \processor|add_sub~0 (
// Equation(s):
// \processor|add_sub~0_combout  = ( \processor|Tstep_Q.T2~q  & ( (!\processor|reg_IR|Q [8] & \processor|reg_IR|Q [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|reg_IR|Q [8]),
	.datad(!\processor|reg_IR|Q [7]),
	.datae(gnd),
	.dataf(!\processor|Tstep_Q.T2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|add_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|add_sub~0 .extended_lut = "off";
defparam \processor|add_sub~0 .lut_mask = 64'h0000000000F000F0;
defparam \processor|add_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N21
cyclonev_lcell_comb \processor|Selector4~0 (
// Equation(s):
// \processor|Selector4~0_combout  = ( \processor|Selector3~0_combout  & ( \processor|Selector12~0_combout  & ( (!\processor|reg_IR|Q [0] & (\processor|reg_IR|Q [7] & (\processor|Selector1~3_combout ))) # (\processor|reg_IR|Q [0] & 
// (((\processor|add_sub~0_combout ) # (\processor|Selector1~3_combout )))) ) ) ) # ( !\processor|Selector3~0_combout  & ( \processor|Selector12~0_combout  & ( (\processor|reg_IR|Q [7] & \processor|Selector1~3_combout ) ) ) ) # ( 
// \processor|Selector3~0_combout  & ( !\processor|Selector12~0_combout  & ( (\processor|reg_IR|Q [0] & (((!\processor|reg_IR|Q [7] & \processor|Selector1~3_combout )) # (\processor|add_sub~0_combout ))) ) ) )

	.dataa(!\processor|reg_IR|Q [7]),
	.datab(!\processor|reg_IR|Q [0]),
	.datac(!\processor|Selector1~3_combout ),
	.datad(!\processor|add_sub~0_combout ),
	.datae(!\processor|Selector3~0_combout ),
	.dataf(!\processor|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector4~0 .extended_lut = "off";
defparam \processor|Selector4~0 .lut_mask = 64'h0000023305050737;
defparam \processor|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N15
cyclonev_lcell_comb \processor|Selector2~0 (
// Equation(s):
// \processor|Selector2~0_combout  = ( !\processor|reg_IR|Q [1] & ( (\processor|Tstep_Q.T2~q  & (!\processor|reg_IR|Q [8] & (\processor|reg_IR|Q [7] & \processor|reg_IR|Q [0]))) ) )

	.dataa(!\processor|Tstep_Q.T2~q ),
	.datab(!\processor|reg_IR|Q [8]),
	.datac(!\processor|reg_IR|Q [7]),
	.datad(!\processor|reg_IR|Q [0]),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector2~0 .extended_lut = "off";
defparam \processor|Selector2~0 .lut_mask = 64'h0004000400000000;
defparam \processor|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N54
cyclonev_lcell_comb \processor|Selector2~2 (
// Equation(s):
// \processor|Selector2~2_combout  = ( \processor|reg_IR|Q [3] & ( (!\processor|reg_IR|Q [5] & (\processor|reg_IR|Q [7] & !\processor|reg_IR|Q [4])) ) )

	.dataa(!\processor|reg_IR|Q [5]),
	.datab(gnd),
	.datac(!\processor|reg_IR|Q [7]),
	.datad(!\processor|reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector2~2 .extended_lut = "off";
defparam \processor|Selector2~2 .lut_mask = 64'h000000000A000A00;
defparam \processor|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N42
cyclonev_lcell_comb \processor|Selector2~1 (
// Equation(s):
// \processor|Selector2~1_combout  = ( !\processor|reg_IR|Q [1] & ( (!\processor|reg_IR|Q [7] & (\processor|reg_IR|Q [0] & !\processor|reg_IR|Q [2])) ) )

	.dataa(!\processor|reg_IR|Q [7]),
	.datab(gnd),
	.datac(!\processor|reg_IR|Q [0]),
	.datad(!\processor|reg_IR|Q [2]),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector2~1 .extended_lut = "off";
defparam \processor|Selector2~1 .lut_mask = 64'h0A000A0000000000;
defparam \processor|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N30
cyclonev_lcell_comb \processor|Selector2~3 (
// Equation(s):
// \processor|Selector2~3_combout  = ( \processor|Selector2~1_combout  & ( (!\processor|Selector1~3_combout  & ((!\processor|Selector2~0_combout ) # (\processor|reg_IR|Q [2]))) ) ) # ( !\processor|Selector2~1_combout  & ( (!\processor|reg_IR|Q [2] & 
// (!\processor|Selector2~0_combout  & ((!\processor|Selector1~3_combout ) # (!\processor|Selector2~2_combout )))) # (\processor|reg_IR|Q [2] & (((!\processor|Selector1~3_combout ) # (!\processor|Selector2~2_combout )))) ) )

	.dataa(!\processor|reg_IR|Q [2]),
	.datab(!\processor|Selector2~0_combout ),
	.datac(!\processor|Selector1~3_combout ),
	.datad(!\processor|Selector2~2_combout ),
	.datae(gnd),
	.dataf(!\processor|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector2~3 .extended_lut = "off";
defparam \processor|Selector2~3 .lut_mask = 64'hDDD0DDD0D0D0D0D0;
defparam \processor|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N57
cyclonev_lcell_comb \processor|Selector11~0 (
// Equation(s):
// \processor|Selector11~0_combout  = ( !\processor|reg_IR|Q [5] & ( !\processor|Selector17~0_combout  & ( (!\processor|reg_IR|Q [3] & \processor|reg_IR|Q [4]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|reg_IR|Q [3]),
	.datad(!\processor|reg_IR|Q [4]),
	.datae(!\processor|reg_IR|Q [5]),
	.dataf(!\processor|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector11~0 .extended_lut = "off";
defparam \processor|Selector11~0 .lut_mask = 64'h00F0000000000000;
defparam \processor|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N20
dffeas \processor|reg_2|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_2|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N21
cyclonev_lcell_comb \processor|Selector5~0 (
// Equation(s):
// \processor|Selector5~0_combout  = ( \processor|reg_IR|Q [7] & ( (!\processor|reg_IR|Q [4] & (!\processor|reg_IR|Q [3] & \processor|reg_IR|Q [5])) ) )

	.dataa(gnd),
	.datab(!\processor|reg_IR|Q [4]),
	.datac(!\processor|reg_IR|Q [3]),
	.datad(!\processor|reg_IR|Q [5]),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector5~0 .extended_lut = "off";
defparam \processor|Selector5~0 .lut_mask = 64'h0000000000C000C0;
defparam \processor|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N54
cyclonev_lcell_comb \processor|Selector5~1 (
// Equation(s):
// \processor|Selector5~1_combout  = ( \processor|Selector1~1_combout  & ( \processor|Selector1~0_combout  & ( (!\processor|reg_IR|Q [2] & (\processor|Selector1~3_combout  & (\processor|Selector5~0_combout ))) # (\processor|reg_IR|Q [2] & 
// ((!\processor|reg_IR|Q [1]) # ((\processor|Selector1~3_combout  & \processor|Selector5~0_combout )))) ) ) ) # ( !\processor|Selector1~1_combout  & ( \processor|Selector1~0_combout  & ( (!\processor|reg_IR|Q [2] & (\processor|Selector1~3_combout  & 
// (\processor|Selector5~0_combout ))) # (\processor|reg_IR|Q [2] & ((!\processor|reg_IR|Q [1]) # ((\processor|Selector1~3_combout  & \processor|Selector5~0_combout )))) ) ) ) # ( \processor|Selector1~1_combout  & ( !\processor|Selector1~0_combout  & ( 
// (\processor|Selector1~3_combout  & (((\processor|reg_IR|Q [2] & !\processor|reg_IR|Q [1])) # (\processor|Selector5~0_combout ))) ) ) ) # ( !\processor|Selector1~1_combout  & ( !\processor|Selector1~0_combout  & ( (\processor|Selector1~3_combout  & 
// \processor|Selector5~0_combout ) ) ) )

	.dataa(!\processor|reg_IR|Q [2]),
	.datab(!\processor|Selector1~3_combout ),
	.datac(!\processor|Selector5~0_combout ),
	.datad(!\processor|reg_IR|Q [1]),
	.datae(!\processor|Selector1~1_combout ),
	.dataf(!\processor|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector5~1 .extended_lut = "off";
defparam \processor|Selector5~1 .lut_mask = 64'h0303130357035703;
defparam \processor|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N15
cyclonev_lcell_comb \processor|mux|Equal0~0 (
// Equation(s):
// \processor|mux|Equal0~0_combout  = ( !\processor|reg_IR|Q [8] & ( \processor|reg_IR|Q [7] & ( \processor|Tstep_Q.T3~DUPLICATE_q  ) ) ) # ( !\processor|reg_IR|Q [8] & ( !\processor|reg_IR|Q [7] & ( (\processor|reg_IR|Q [6] & \processor|Tstep_Q.T1~q ) ) ) )

	.dataa(!\processor|Tstep_Q.T3~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\processor|reg_IR|Q [6]),
	.datad(!\processor|Tstep_Q.T1~q ),
	.datae(!\processor|reg_IR|Q [8]),
	.dataf(!\processor|reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Equal0~0 .extended_lut = "off";
defparam \processor|mux|Equal0~0 .lut_mask = 64'h000F000055550000;
defparam \processor|mux|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N12
cyclonev_lcell_comb \processor|Selector1~2 (
// Equation(s):
// \processor|Selector1~2_combout  = ( \processor|reg_IR|Q [7] & ( (!\processor|reg_IR|Q [3] & (!\processor|reg_IR|Q [5] & !\processor|reg_IR|Q [4])) ) )

	.dataa(gnd),
	.datab(!\processor|reg_IR|Q [3]),
	.datac(!\processor|reg_IR|Q [5]),
	.datad(!\processor|reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector1~2 .extended_lut = "off";
defparam \processor|Selector1~2 .lut_mask = 64'h00000000C000C000;
defparam \processor|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N24
cyclonev_lcell_comb \processor|Selector1~4 (
// Equation(s):
// \processor|Selector1~4_combout  = ( \processor|Selector1~1_combout  & ( \processor|Selector1~3_combout  & ( ((!\processor|reg_IR|Q [1] & !\processor|reg_IR|Q [2])) # (\processor|Selector1~2_combout ) ) ) ) # ( !\processor|Selector1~1_combout  & ( 
// \processor|Selector1~3_combout  & ( ((\processor|Selector1~0_combout  & (!\processor|reg_IR|Q [1] & !\processor|reg_IR|Q [2]))) # (\processor|Selector1~2_combout ) ) ) ) # ( \processor|Selector1~1_combout  & ( !\processor|Selector1~3_combout  & ( 
// (\processor|Selector1~0_combout  & (!\processor|reg_IR|Q [1] & !\processor|reg_IR|Q [2])) ) ) ) # ( !\processor|Selector1~1_combout  & ( !\processor|Selector1~3_combout  & ( (\processor|Selector1~0_combout  & (!\processor|reg_IR|Q [1] & 
// !\processor|reg_IR|Q [2])) ) ) )

	.dataa(!\processor|Selector1~0_combout ),
	.datab(!\processor|reg_IR|Q [1]),
	.datac(!\processor|Selector1~2_combout ),
	.datad(!\processor|reg_IR|Q [2]),
	.datae(!\processor|Selector1~1_combout ),
	.dataf(!\processor|Selector1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector1~4 .extended_lut = "off";
defparam \processor|Selector1~4 .lut_mask = 64'h440044004F0FCF0F;
defparam \processor|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N42
cyclonev_lcell_comb \processor|Selector7~0 (
// Equation(s):
// \processor|Selector7~0_combout  = ( \processor|reg_IR|Q [1] & ( \processor|reg_IR|Q [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|reg_IR|Q [2]),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector7~0 .extended_lut = "off";
defparam \processor|Selector7~0 .lut_mask = 64'h0000000000FF00FF;
defparam \processor|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N12
cyclonev_lcell_comb \processor|Selector16~0 (
// Equation(s):
// \processor|Selector16~0_combout  = ( \processor|reg_IR|Q [3] & ( (\processor|reg_IR|Q [4] & \processor|reg_IR|Q [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|reg_IR|Q [4]),
	.datad(!\processor|reg_IR|Q [5]),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector16~0 .extended_lut = "off";
defparam \processor|Selector16~0 .lut_mask = 64'h00000000000F000F;
defparam \processor|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N18
cyclonev_lcell_comb \processor|Selector8~0 (
// Equation(s):
// \processor|Selector8~0_combout  = ( \processor|Selector7~0_combout  & ( \processor|Selector16~0_combout  & ( (!\processor|reg_IR|Q [0] & (\processor|reg_IR|Q [7] & ((\processor|Selector1~3_combout )))) # (\processor|reg_IR|Q [0] & 
// (((\processor|Selector1~3_combout ) # (\processor|add_sub~0_combout )))) ) ) ) # ( !\processor|Selector7~0_combout  & ( \processor|Selector16~0_combout  & ( (\processor|reg_IR|Q [7] & \processor|Selector1~3_combout ) ) ) ) # ( 
// \processor|Selector7~0_combout  & ( !\processor|Selector16~0_combout  & ( (\processor|reg_IR|Q [0] & (((!\processor|reg_IR|Q [7] & \processor|Selector1~3_combout )) # (\processor|add_sub~0_combout ))) ) ) )

	.dataa(!\processor|reg_IR|Q [7]),
	.datab(!\processor|reg_IR|Q [0]),
	.datac(!\processor|add_sub~0_combout ),
	.datad(!\processor|Selector1~3_combout ),
	.datae(!\processor|Selector7~0_combout ),
	.dataf(!\processor|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector8~0 .extended_lut = "off";
defparam \processor|Selector8~0 .lut_mask = 64'h0000032300550377;
defparam \processor|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N18
cyclonev_lcell_comb \processor|Selector6~1 (
// Equation(s):
// \processor|Selector6~1_combout  = ( \processor|reg_IR|Q [5] & ( !\processor|reg_IR|Q [4] & ( (\processor|reg_IR|Q [7] & \processor|reg_IR|Q [3]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|reg_IR|Q [7]),
	.datad(!\processor|reg_IR|Q [3]),
	.datae(!\processor|reg_IR|Q [5]),
	.dataf(!\processor|reg_IR|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector6~1 .extended_lut = "off";
defparam \processor|Selector6~1 .lut_mask = 64'h0000000F00000000;
defparam \processor|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N15
cyclonev_lcell_comb \processor|Selector6~0 (
// Equation(s):
// \processor|Selector6~0_combout  = ( !\processor|reg_IR|Q [1] & ( (!\processor|reg_IR|Q [7] & (\processor|reg_IR|Q [0] & \processor|reg_IR|Q [2])) ) )

	.dataa(gnd),
	.datab(!\processor|reg_IR|Q [7]),
	.datac(!\processor|reg_IR|Q [0]),
	.datad(!\processor|reg_IR|Q [2]),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector6~0 .extended_lut = "off";
defparam \processor|Selector6~0 .lut_mask = 64'h000C000C00000000;
defparam \processor|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N36
cyclonev_lcell_comb \processor|Selector6~2 (
// Equation(s):
// \processor|Selector6~2_combout  = ( \processor|Selector6~0_combout  & ( (!\processor|Selector1~3_combout  & ((!\processor|reg_IR|Q [2]) # (!\processor|Selector2~0_combout ))) ) ) # ( !\processor|Selector6~0_combout  & ( (!\processor|reg_IR|Q [2] & 
// (((!\processor|Selector6~1_combout ) # (!\processor|Selector1~3_combout )))) # (\processor|reg_IR|Q [2] & (!\processor|Selector2~0_combout  & ((!\processor|Selector6~1_combout ) # (!\processor|Selector1~3_combout )))) ) )

	.dataa(!\processor|reg_IR|Q [2]),
	.datab(!\processor|Selector2~0_combout ),
	.datac(!\processor|Selector6~1_combout ),
	.datad(!\processor|Selector1~3_combout ),
	.datae(gnd),
	.dataf(!\processor|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector6~2 .extended_lut = "off";
defparam \processor|Selector6~2 .lut_mask = 64'hEEE0EEE0EE00EE00;
defparam \processor|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N0
cyclonev_lcell_comb \processor|Selector7~1 (
// Equation(s):
// \processor|Selector7~1_combout  = ( !\processor|reg_IR|Q [3] & ( (\processor|reg_IR|Q [4] & (\processor|reg_IR|Q [7] & \processor|reg_IR|Q [5])) ) )

	.dataa(gnd),
	.datab(!\processor|reg_IR|Q [4]),
	.datac(!\processor|reg_IR|Q [7]),
	.datad(!\processor|reg_IR|Q [5]),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector7~1 .extended_lut = "off";
defparam \processor|Selector7~1 .lut_mask = 64'h0003000300000000;
defparam \processor|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N24
cyclonev_lcell_comb \processor|Selector7~2 (
// Equation(s):
// \processor|Selector7~2_combout  = ( \processor|Selector1~0_combout  & ( ((\processor|Selector7~1_combout  & \processor|Selector1~3_combout )) # (\processor|Selector7~0_combout ) ) ) # ( !\processor|Selector1~0_combout  & ( (\processor|Selector1~3_combout  
// & (((\processor|Selector1~1_combout  & \processor|Selector7~0_combout )) # (\processor|Selector7~1_combout ))) ) )

	.dataa(!\processor|Selector7~1_combout ),
	.datab(!\processor|Selector1~3_combout ),
	.datac(!\processor|Selector1~1_combout ),
	.datad(!\processor|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\processor|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector7~2 .extended_lut = "off";
defparam \processor|Selector7~2 .lut_mask = 64'h1113111311FF11FF;
defparam \processor|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N0
cyclonev_lcell_comb \processor|mux|Equal2~0 (
// Equation(s):
// \processor|mux|Equal2~0_combout  = ( \processor|Selector6~2_combout  & ( !\processor|Selector7~2_combout  & ( (!\processor|Selector5~1_combout  & (!\processor|mux|Equal0~0_combout  & (!\processor|Selector1~4_combout  & !\processor|Selector8~0_combout ))) 
// ) ) )

	.dataa(!\processor|Selector5~1_combout ),
	.datab(!\processor|mux|Equal0~0_combout ),
	.datac(!\processor|Selector1~4_combout ),
	.datad(!\processor|Selector8~0_combout ),
	.datae(!\processor|Selector6~2_combout ),
	.dataf(!\processor|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Equal2~0 .extended_lut = "off";
defparam \processor|mux|Equal2~0 .lut_mask = 64'h0000800000000000;
defparam \processor|mux|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N18
cyclonev_lcell_comb \processor|mux|Selector8~1 (
// Equation(s):
// \processor|mux|Selector8~1_combout  = ( \processor|reg_2|Q [0] & ( \processor|mux|Equal2~0_combout  & ( (\processor|Selector2~3_combout  & ((!\processor|Selector3~2_combout  & (\processor|reg_3|Q [0] & \processor|Selector4~0_combout )) # 
// (\processor|Selector3~2_combout  & ((!\processor|Selector4~0_combout ))))) ) ) ) # ( !\processor|reg_2|Q [0] & ( \processor|mux|Equal2~0_combout  & ( (!\processor|Selector3~2_combout  & (\processor|reg_3|Q [0] & (\processor|Selector4~0_combout  & 
// \processor|Selector2~3_combout ))) ) ) )

	.dataa(!\processor|Selector3~2_combout ),
	.datab(!\processor|reg_3|Q [0]),
	.datac(!\processor|Selector4~0_combout ),
	.datad(!\processor|Selector2~3_combout ),
	.datae(!\processor|reg_2|Q [0]),
	.dataf(!\processor|mux|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector8~1 .extended_lut = "off";
defparam \processor|mux|Selector8~1 .lut_mask = 64'h0000000000020052;
defparam \processor|mux|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N3
cyclonev_lcell_comb \processor|mux|Equal0~1 (
// Equation(s):
// \processor|mux|Equal0~1_combout  = ( \processor|Selector2~3_combout  & ( (!\processor|Selector4~0_combout  & (!\processor|Selector3~2_combout  & !\processor|mux|Equal0~0_combout )) ) )

	.dataa(!\processor|Selector4~0_combout ),
	.datab(gnd),
	.datac(!\processor|Selector3~2_combout ),
	.datad(!\processor|mux|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processor|Selector2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Equal0~1 .extended_lut = "off";
defparam \processor|mux|Equal0~1 .lut_mask = 64'h00000000A000A000;
defparam \processor|mux|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N42
cyclonev_lcell_comb \processor|mux|WideNor0~0 (
// Equation(s):
// \processor|mux|WideNor0~0_combout  = ( \processor|Selector5~1_combout  & ( \processor|mux|Equal0~1_combout  & ( (!\processor|Selector1~4_combout  & (!\processor|Selector8~0_combout  & (\processor|Selector6~2_combout  & !\processor|Selector7~2_combout ))) 
// ) ) ) # ( !\processor|Selector5~1_combout  & ( \processor|mux|Equal0~1_combout  & ( (!\processor|Selector1~4_combout  & ((!\processor|Selector8~0_combout  & (!\processor|Selector6~2_combout  $ (\processor|Selector7~2_combout ))) # 
// (\processor|Selector8~0_combout  & (\processor|Selector6~2_combout  & !\processor|Selector7~2_combout )))) # (\processor|Selector1~4_combout  & (!\processor|Selector8~0_combout  & (\processor|Selector6~2_combout  & !\processor|Selector7~2_combout ))) ) ) 
// )

	.dataa(!\processor|Selector1~4_combout ),
	.datab(!\processor|Selector8~0_combout ),
	.datac(!\processor|Selector6~2_combout ),
	.datad(!\processor|Selector7~2_combout ),
	.datae(!\processor|Selector5~1_combout ),
	.dataf(!\processor|mux|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|WideNor0~0 .extended_lut = "off";
defparam \processor|mux|WideNor0~0 .lut_mask = 64'h0000000086080800;
defparam \processor|mux|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N34
dffeas \processor|Tstep_Q.T3 (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Tstep_Q.T2~q ),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Tstep_Q.T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Tstep_Q.T3 .is_wysiwyg = "true";
defparam \processor|Tstep_Q.T3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N9
cyclonev_lcell_comb \processor|G_out~0 (
// Equation(s):
// \processor|G_out~0_combout  = ( \processor|Tstep_Q.T3~q  & ( (\processor|reg_IR|Q [7] & !\processor|reg_IR|Q [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|reg_IR|Q [7]),
	.datad(!\processor|reg_IR|Q [8]),
	.datae(gnd),
	.dataf(!\processor|Tstep_Q.T3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|G_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|G_out~0 .extended_lut = "off";
defparam \processor|G_out~0 .lut_mask = 64'h000000000F000F00;
defparam \processor|G_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N6
cyclonev_lcell_comb \processor|mux|WideNor0~1 (
// Equation(s):
// \processor|mux|WideNor0~1_combout  = ( \processor|Selector2~3_combout  & ( (!\processor|G_out~0_combout  & ((!\processor|mux|Equal2~0_combout ) # (!\processor|Selector4~0_combout  $ (\processor|Selector3~2_combout )))) ) ) # ( 
// !\processor|Selector2~3_combout  & ( (!\processor|G_out~0_combout  & (((!\processor|mux|Equal2~0_combout ) # (\processor|Selector3~2_combout )) # (\processor|Selector4~0_combout ))) ) )

	.dataa(!\processor|Selector4~0_combout ),
	.datab(!\processor|G_out~0_combout ),
	.datac(!\processor|Selector3~2_combout ),
	.datad(!\processor|mux|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\processor|Selector2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|WideNor0~1 .extended_lut = "off";
defparam \processor|mux|WideNor0~1 .lut_mask = 64'hCC4CCC4CCC84CC84;
defparam \processor|mux|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N33
cyclonev_lcell_comb \processor|mux|WideNor0 (
// Equation(s):
// \processor|mux|WideNor0~combout  = ( \processor|mux|WideNor0~1_combout  & ( !\processor|mux|WideNor0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|mux|WideNor0~0_combout ),
	.datae(gnd),
	.dataf(!\processor|mux|WideNor0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|WideNor0 .extended_lut = "off";
defparam \processor|mux|WideNor0 .lut_mask = 64'h00000000FF00FF00;
defparam \processor|mux|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N48
cyclonev_lcell_comb \processor|Selector15~0 (
// Equation(s):
// \processor|Selector15~0_combout  = ( \processor|reg_IR|Q [5] & ( !\processor|Selector17~0_combout  & ( (\processor|reg_IR|Q [4] & !\processor|reg_IR|Q [3]) ) ) )

	.dataa(!\processor|reg_IR|Q [4]),
	.datab(!\processor|reg_IR|Q [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|reg_IR|Q [5]),
	.dataf(!\processor|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector15~0 .extended_lut = "off";
defparam \processor|Selector15~0 .lut_mask = 64'h0000444400000000;
defparam \processor|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N34
dffeas \processor|reg_6|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_6|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N6
cyclonev_lcell_comb \processor|Selector14~0 (
// Equation(s):
// \processor|Selector14~0_combout  = ( \processor|reg_IR|Q [5] & ( !\processor|Selector17~0_combout  & ( (!\processor|reg_IR|Q [4] & \processor|reg_IR|Q [3]) ) ) )

	.dataa(!\processor|reg_IR|Q [4]),
	.datab(!\processor|reg_IR|Q [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|reg_IR|Q [5]),
	.dataf(!\processor|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector14~0 .extended_lut = "off";
defparam \processor|Selector14~0 .lut_mask = 64'h0000222200000000;
defparam \processor|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N44
dffeas \processor|reg_5|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_5|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N6
cyclonev_lcell_comb \processor|mux|Equal4~0 (
// Equation(s):
// \processor|mux|Equal4~0_combout  = ( !\processor|mux|Equal0~0_combout  & ( \processor|Selector2~3_combout  & ( (!\processor|Selector8~0_combout  & (!\processor|Selector3~2_combout  & (!\processor|Selector4~0_combout  & !\processor|Selector1~4_combout ))) 
// ) ) )

	.dataa(!\processor|Selector8~0_combout ),
	.datab(!\processor|Selector3~2_combout ),
	.datac(!\processor|Selector4~0_combout ),
	.datad(!\processor|Selector1~4_combout ),
	.datae(!\processor|mux|Equal0~0_combout ),
	.dataf(!\processor|Selector2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Equal4~0 .extended_lut = "off";
defparam \processor|mux|Equal4~0 .lut_mask = 64'h0000000080000000;
defparam \processor|mux|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N42
cyclonev_lcell_comb \processor|mux|Selector8~2 (
// Equation(s):
// \processor|mux|Selector8~2_combout  = ( \processor|reg_5|Q [0] & ( \processor|mux|Equal4~0_combout  & ( (!\processor|Selector5~1_combout  & ((!\processor|Selector6~2_combout  & ((!\processor|Selector7~2_combout ))) # (\processor|Selector6~2_combout  & 
// (\processor|reg_6|Q [0] & \processor|Selector7~2_combout )))) ) ) ) # ( !\processor|reg_5|Q [0] & ( \processor|mux|Equal4~0_combout  & ( (!\processor|Selector5~1_combout  & (\processor|reg_6|Q [0] & (\processor|Selector6~2_combout  & 
// \processor|Selector7~2_combout ))) ) ) )

	.dataa(!\processor|Selector5~1_combout ),
	.datab(!\processor|reg_6|Q [0]),
	.datac(!\processor|Selector6~2_combout ),
	.datad(!\processor|Selector7~2_combout ),
	.datae(!\processor|reg_5|Q [0]),
	.dataf(!\processor|mux|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector8~2 .extended_lut = "off";
defparam \processor|mux|Selector8~2 .lut_mask = 64'h000000000002A002;
defparam \processor|mux|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N39
cyclonev_lcell_comb \processor|A_in~0 (
// Equation(s):
// \processor|A_in~0_combout  = ( \processor|Tstep_Q.T1~q  & ( \processor|reg_IR|Q [7] & ( !\processor|reg_IR|Q [8] ) ) )

	.dataa(!\processor|reg_IR|Q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|Tstep_Q.T1~q ),
	.dataf(!\processor|reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|A_in~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|A_in~0 .extended_lut = "off";
defparam \processor|A_in~0 .lut_mask = 64'h000000000000AAAA;
defparam \processor|A_in~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N20
dffeas \processor|reg_A|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N27
cyclonev_lcell_comb \processor|ALU|add_or_sub[0].FA|s~0 (
// Equation(s):
// \processor|ALU|add_or_sub[0].FA|s~0_combout  = ( !\processor|mux|Selector8~4_combout  & ( \processor|reg_A|Q [0] ) ) # ( \processor|mux|Selector8~4_combout  & ( !\processor|reg_A|Q [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|mux|Selector8~4_combout ),
	.dataf(!\processor|reg_A|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[0].FA|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[0].FA|s~0 .extended_lut = "off";
defparam \processor|ALU|add_or_sub[0].FA|s~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \processor|ALU|add_or_sub[0].FA|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N28
dffeas \processor|reg_G|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|ALU|add_or_sub[0].FA|s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N33
cyclonev_lcell_comb \processor|mux|Equal0~2 (
// Equation(s):
// \processor|mux|Equal0~2_combout  = ( !\processor|Selector7~2_combout  & ( \processor|Selector6~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|Selector6~2_combout ),
	.datae(gnd),
	.dataf(!\processor|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Equal0~2 .extended_lut = "off";
defparam \processor|mux|Equal0~2 .lut_mask = 64'h00FF00FF00000000;
defparam \processor|mux|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N30
cyclonev_lcell_comb \processor|mux|Equal7~0 (
// Equation(s):
// \processor|mux|Equal7~0_combout  = ( \processor|mux|Equal0~2_combout  & ( (!\processor|Selector1~4_combout  & (\processor|mux|Equal0~1_combout  & (\processor|Selector8~0_combout  & !\processor|Selector5~1_combout ))) ) )

	.dataa(!\processor|Selector1~4_combout ),
	.datab(!\processor|mux|Equal0~1_combout ),
	.datac(!\processor|Selector8~0_combout ),
	.datad(!\processor|Selector5~1_combout ),
	.datae(gnd),
	.dataf(!\processor|mux|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Equal7~0 .extended_lut = "off";
defparam \processor|mux|Equal7~0 .lut_mask = 64'h0000000002000200;
defparam \processor|mux|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N12
cyclonev_lcell_comb \processor|Selector16~1 (
// Equation(s):
// \processor|Selector16~1_combout  = ( \processor|Selector16~0_combout  & ( !\processor|Selector17~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|Selector16~0_combout ),
	.dataf(!\processor|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector16~1 .extended_lut = "off";
defparam \processor|Selector16~1 .lut_mask = 64'h0000FFFF00000000;
defparam \processor|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N29
dffeas \processor|reg_7|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_7|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_7|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N39
cyclonev_lcell_comb \processor|Selector10~0 (
// Equation(s):
// \processor|Selector10~0_combout  = ( !\processor|reg_IR|Q [5] & ( !\processor|Selector17~0_combout  & ( (\processor|reg_IR|Q [3] & !\processor|reg_IR|Q [4]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|reg_IR|Q [3]),
	.datad(!\processor|reg_IR|Q [4]),
	.datae(!\processor|reg_IR|Q [5]),
	.dataf(!\processor|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector10~0 .extended_lut = "off";
defparam \processor|Selector10~0 .lut_mask = 64'h0F00000000000000;
defparam \processor|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N2
dffeas \processor|reg_1|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_1|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N18
cyclonev_lcell_comb \processor|mux|Equal1~0 (
// Equation(s):
// \processor|mux|Equal1~0_combout  = ( !\processor|Selector3~2_combout  & ( (!\processor|Selector4~0_combout  & (!\processor|Selector2~3_combout  & \processor|mux|Equal2~0_combout )) ) )

	.dataa(!\processor|Selector4~0_combout ),
	.datab(gnd),
	.datac(!\processor|Selector2~3_combout ),
	.datad(!\processor|mux|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\processor|Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Equal1~0 .extended_lut = "off";
defparam \processor|mux|Equal1~0 .lut_mask = 64'h00A000A000000000;
defparam \processor|mux|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N0
cyclonev_lcell_comb \processor|mux|Selector8~3 (
// Equation(s):
// \processor|mux|Selector8~3_combout  = ( !\processor|reg_1|Q [0] & ( \processor|mux|Equal1~0_combout  & ( (!\processor|reg_G|Q [0] & (((!\processor|mux|Equal7~0_combout ) # (!\processor|reg_7|Q [0])))) # (\processor|reg_G|Q [0] & 
// (!\processor|G_out~0_combout  & ((!\processor|mux|Equal7~0_combout ) # (!\processor|reg_7|Q [0])))) ) ) ) # ( \processor|reg_1|Q [0] & ( !\processor|mux|Equal1~0_combout  & ( (!\processor|reg_G|Q [0] & (((!\processor|mux|Equal7~0_combout ) # 
// (!\processor|reg_7|Q [0])))) # (\processor|reg_G|Q [0] & (!\processor|G_out~0_combout  & ((!\processor|mux|Equal7~0_combout ) # (!\processor|reg_7|Q [0])))) ) ) ) # ( !\processor|reg_1|Q [0] & ( !\processor|mux|Equal1~0_combout  & ( (!\processor|reg_G|Q 
// [0] & (((!\processor|mux|Equal7~0_combout ) # (!\processor|reg_7|Q [0])))) # (\processor|reg_G|Q [0] & (!\processor|G_out~0_combout  & ((!\processor|mux|Equal7~0_combout ) # (!\processor|reg_7|Q [0])))) ) ) )

	.dataa(!\processor|reg_G|Q [0]),
	.datab(!\processor|G_out~0_combout ),
	.datac(!\processor|mux|Equal7~0_combout ),
	.datad(!\processor|reg_7|Q [0]),
	.datae(!\processor|reg_1|Q [0]),
	.dataf(!\processor|mux|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector8~3 .extended_lut = "off";
defparam \processor|mux|Selector8~3 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \processor|mux|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N42
cyclonev_lcell_comb \processor|mux|Equal0~3 (
// Equation(s):
// \processor|mux|Equal0~3_combout  = ( \processor|Selector2~3_combout  & ( (!\processor|Selector3~2_combout  & (!\processor|mux|Equal0~0_combout  & (!\processor|Selector8~0_combout  & !\processor|Selector4~0_combout ))) ) )

	.dataa(!\processor|Selector3~2_combout ),
	.datab(!\processor|mux|Equal0~0_combout ),
	.datac(!\processor|Selector8~0_combout ),
	.datad(!\processor|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\processor|Selector2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Equal0~3 .extended_lut = "off";
defparam \processor|mux|Equal0~3 .lut_mask = 64'h0000000080008000;
defparam \processor|mux|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N0
cyclonev_lcell_comb \processor|Selector9~0 (
// Equation(s):
// \processor|Selector9~0_combout  = ( !\processor|reg_IR|Q [5] & ( !\processor|Selector17~0_combout  & ( (!\processor|reg_IR|Q [4] & !\processor|reg_IR|Q [3]) ) ) )

	.dataa(!\processor|reg_IR|Q [4]),
	.datab(!\processor|reg_IR|Q [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|reg_IR|Q [5]),
	.dataf(!\processor|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector9~0 .extended_lut = "off";
defparam \processor|Selector9~0 .lut_mask = 64'h8888000000000000;
defparam \processor|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N5
dffeas \processor|reg_0|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_0|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N24
cyclonev_lcell_comb \processor|reg_4|Q[0]~feeder (
// Equation(s):
// \processor|reg_4|Q[0]~feeder_combout  = ( \processor|mux|Selector8~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_4|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_4|Q[0]~feeder .extended_lut = "off";
defparam \processor|reg_4|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_4|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N15
cyclonev_lcell_comb \processor|Selector13~0 (
// Equation(s):
// \processor|Selector13~0_combout  = ( !\processor|reg_IR|Q [4] & ( !\processor|Selector17~0_combout  & ( (\processor|reg_IR|Q [5] & !\processor|reg_IR|Q [3]) ) ) )

	.dataa(gnd),
	.datab(!\processor|reg_IR|Q [5]),
	.datac(!\processor|reg_IR|Q [3]),
	.datad(gnd),
	.datae(!\processor|reg_IR|Q [4]),
	.dataf(!\processor|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Selector13~0 .extended_lut = "off";
defparam \processor|Selector13~0 .lut_mask = 64'h3030000000000000;
defparam \processor|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N26
dffeas \processor|reg_4|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_4|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_4|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N3
cyclonev_lcell_comb \processor|mux|Selector8~0 (
// Equation(s):
// \processor|mux|Selector8~0_combout  = ( \processor|reg_0|Q [0] & ( \processor|reg_4|Q [0] & ( (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & (!\processor|Selector1~4_combout  $ (!\processor|Selector5~1_combout )))) ) ) ) # ( 
// !\processor|reg_0|Q [0] & ( \processor|reg_4|Q [0] & ( (!\processor|Selector1~4_combout  & (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & \processor|Selector5~1_combout ))) ) ) ) # ( \processor|reg_0|Q [0] & ( !\processor|reg_4|Q 
// [0] & ( (\processor|Selector1~4_combout  & (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & !\processor|Selector5~1_combout ))) ) ) )

	.dataa(!\processor|Selector1~4_combout ),
	.datab(!\processor|mux|Equal0~3_combout ),
	.datac(!\processor|mux|Equal0~2_combout ),
	.datad(!\processor|Selector5~1_combout ),
	.datae(!\processor|reg_0|Q [0]),
	.dataf(!\processor|reg_4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector8~0 .extended_lut = "off";
defparam \processor|mux|Selector8~0 .lut_mask = 64'h0000010000020102;
defparam \processor|mux|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N42
cyclonev_lcell_comb \processor|mux|Selector8~4 (
// Equation(s):
// \processor|mux|Selector8~4_combout  = ( \processor|mux|Selector8~3_combout  & ( \processor|mux|Selector8~0_combout  ) ) # ( !\processor|mux|Selector8~3_combout  & ( \processor|mux|Selector8~0_combout  ) ) # ( \processor|mux|Selector8~3_combout  & ( 
// !\processor|mux|Selector8~0_combout  & ( (((DIN[0] & \processor|mux|WideNor0~combout )) # (\processor|mux|Selector8~2_combout )) # (\processor|mux|Selector8~1_combout ) ) ) ) # ( !\processor|mux|Selector8~3_combout  & ( !\processor|mux|Selector8~0_combout 
//  ) )

	.dataa(!DIN[0]),
	.datab(!\processor|mux|Selector8~1_combout ),
	.datac(!\processor|mux|WideNor0~combout ),
	.datad(!\processor|mux|Selector8~2_combout ),
	.datae(!\processor|mux|Selector8~3_combout ),
	.dataf(!\processor|mux|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector8~4 .extended_lut = "off";
defparam \processor|mux|Selector8~4 .lut_mask = 64'hFFFF37FFFFFFFFFF;
defparam \processor|mux|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N6
cyclonev_lcell_comb \processor|reg_6|Q[1]~feeder (
// Equation(s):
// \processor|reg_6|Q[1]~feeder_combout  = ( \processor|mux|Selector7~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_6|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_6|Q[1]~feeder .extended_lut = "off";
defparam \processor|reg_6|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_6|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N7
dffeas \processor|reg_6|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_6|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_6|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y11_N23
dffeas \processor|reg_5|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_5|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N21
cyclonev_lcell_comb \processor|mux|Selector7~2 (
// Equation(s):
// \processor|mux|Selector7~2_combout  = ( \processor|reg_5|Q [1] & ( \processor|mux|Equal4~0_combout  & ( (!\processor|Selector5~1_combout  & ((!\processor|Selector6~2_combout  & ((!\processor|Selector7~2_combout ))) # (\processor|Selector6~2_combout  & 
// (\processor|reg_6|Q [1] & \processor|Selector7~2_combout )))) ) ) ) # ( !\processor|reg_5|Q [1] & ( \processor|mux|Equal4~0_combout  & ( (\processor|reg_6|Q [1] & (\processor|Selector6~2_combout  & (\processor|Selector7~2_combout  & 
// !\processor|Selector5~1_combout ))) ) ) )

	.dataa(!\processor|reg_6|Q [1]),
	.datab(!\processor|Selector6~2_combout ),
	.datac(!\processor|Selector7~2_combout ),
	.datad(!\processor|Selector5~1_combout ),
	.datae(!\processor|reg_5|Q [1]),
	.dataf(!\processor|mux|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector7~2 .extended_lut = "off";
defparam \processor|mux|Selector7~2 .lut_mask = 64'h000000000100C100;
defparam \processor|mux|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N33
cyclonev_lcell_comb \processor|reg_3|Q[1]~feeder (
// Equation(s):
// \processor|reg_3|Q[1]~feeder_combout  = ( \processor|mux|Selector7~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_3|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_3|Q[1]~feeder .extended_lut = "off";
defparam \processor|reg_3|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_3|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N35
dffeas \processor|reg_3|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_3|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_3|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N29
dffeas \processor|reg_2|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_2|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N27
cyclonev_lcell_comb \processor|mux|Selector7~1 (
// Equation(s):
// \processor|mux|Selector7~1_combout  = ( \processor|reg_2|Q [1] & ( \processor|Selector3~2_combout  & ( (\processor|Selector2~3_combout  & (\processor|mux|Equal2~0_combout  & !\processor|Selector4~0_combout )) ) ) ) # ( \processor|reg_2|Q [1] & ( 
// !\processor|Selector3~2_combout  & ( (\processor|reg_3|Q [1] & (\processor|Selector2~3_combout  & (\processor|mux|Equal2~0_combout  & \processor|Selector4~0_combout ))) ) ) ) # ( !\processor|reg_2|Q [1] & ( !\processor|Selector3~2_combout  & ( 
// (\processor|reg_3|Q [1] & (\processor|Selector2~3_combout  & (\processor|mux|Equal2~0_combout  & \processor|Selector4~0_combout ))) ) ) )

	.dataa(!\processor|reg_3|Q [1]),
	.datab(!\processor|Selector2~3_combout ),
	.datac(!\processor|mux|Equal2~0_combout ),
	.datad(!\processor|Selector4~0_combout ),
	.datae(!\processor|reg_2|Q [1]),
	.dataf(!\processor|Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector7~1 .extended_lut = "off";
defparam \processor|mux|Selector7~1 .lut_mask = 64'h0001000100000300;
defparam \processor|mux|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N26
dffeas \processor|reg_A|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|mux|Selector7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N12
cyclonev_lcell_comb \processor|add_sub~1 (
// Equation(s):
// \processor|add_sub~1_combout  = ( \processor|reg_IR|Q [6] & ( \processor|add_sub~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|add_sub~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|reg_IR|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|add_sub~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|add_sub~1 .extended_lut = "off";
defparam \processor|add_sub~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \processor|add_sub~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N20
dffeas \processor|reg_0|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_0|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N9
cyclonev_lcell_comb \processor|reg_4|Q[1]~feeder (
// Equation(s):
// \processor|reg_4|Q[1]~feeder_combout  = ( \processor|mux|Selector7~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_4|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_4|Q[1]~feeder .extended_lut = "off";
defparam \processor|reg_4|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_4|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N10
dffeas \processor|reg_4|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_4|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_4|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N18
cyclonev_lcell_comb \processor|mux|Selector7~0 (
// Equation(s):
// \processor|mux|Selector7~0_combout  = ( \processor|reg_0|Q [1] & ( \processor|reg_4|Q [1] & ( (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & (!\processor|Selector1~4_combout  $ (!\processor|Selector5~1_combout )))) ) ) ) # ( 
// !\processor|reg_0|Q [1] & ( \processor|reg_4|Q [1] & ( (!\processor|Selector1~4_combout  & (\processor|mux|Equal0~3_combout  & (\processor|Selector5~1_combout  & \processor|mux|Equal0~2_combout ))) ) ) ) # ( \processor|reg_0|Q [1] & ( !\processor|reg_4|Q 
// [1] & ( (\processor|Selector1~4_combout  & (\processor|mux|Equal0~3_combout  & (!\processor|Selector5~1_combout  & \processor|mux|Equal0~2_combout ))) ) ) )

	.dataa(!\processor|Selector1~4_combout ),
	.datab(!\processor|mux|Equal0~3_combout ),
	.datac(!\processor|Selector5~1_combout ),
	.datad(!\processor|mux|Equal0~2_combout ),
	.datae(!\processor|reg_0|Q [1]),
	.dataf(!\processor|reg_4|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector7~0 .extended_lut = "off";
defparam \processor|mux|Selector7~0 .lut_mask = 64'h0000001000020012;
defparam \processor|mux|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N48
cyclonev_lcell_comb \processor|mux|Selector7~5 (
// Equation(s):
// \processor|mux|Selector7~5_combout  = ( DIN[1] & ( (!\processor|mux|Selector7~2_combout  & ((!\processor|mux|WideNor0~1_combout ) # (\processor|mux|WideNor0~0_combout ))) ) ) # ( !DIN[1] & ( !\processor|mux|Selector7~2_combout  ) )

	.dataa(gnd),
	.datab(!\processor|mux|WideNor0~0_combout ),
	.datac(!\processor|mux|WideNor0~1_combout ),
	.datad(!\processor|mux|Selector7~2_combout ),
	.datae(gnd),
	.dataf(!DIN[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector7~5 .extended_lut = "off";
defparam \processor|mux|Selector7~5 .lut_mask = 64'hFF00FF00F300F300;
defparam \processor|mux|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N54
cyclonev_lcell_comb \processor|ALU|comb~0 (
// Equation(s):
// \processor|ALU|comb~0_combout  = ( \processor|mux|Selector7~3_combout  & ( \processor|mux|Selector7~5_combout  & ( !\processor|add_sub~1_combout  $ (((!\processor|mux|Selector7~1_combout  & !\processor|mux|Selector7~0_combout ))) ) ) ) # ( 
// !\processor|mux|Selector7~3_combout  & ( \processor|mux|Selector7~5_combout  & ( !\processor|add_sub~1_combout  ) ) ) # ( \processor|mux|Selector7~3_combout  & ( !\processor|mux|Selector7~5_combout  & ( !\processor|add_sub~1_combout  ) ) ) # ( 
// !\processor|mux|Selector7~3_combout  & ( !\processor|mux|Selector7~5_combout  & ( !\processor|add_sub~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\processor|add_sub~1_combout ),
	.datac(!\processor|mux|Selector7~1_combout ),
	.datad(!\processor|mux|Selector7~0_combout ),
	.datae(!\processor|mux|Selector7~3_combout ),
	.dataf(!\processor|mux|Selector7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|comb~0 .extended_lut = "off";
defparam \processor|ALU|comb~0 .lut_mask = 64'hCCCCCCCCCCCC3CCC;
defparam \processor|ALU|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N30
cyclonev_lcell_comb \processor|mux|Selector8~5 (
// Equation(s):
// \processor|mux|Selector8~5_combout  = ( !\processor|mux|Selector8~1_combout  & ( (!\processor|mux|Selector8~2_combout  & ((!\processor|mux|WideNor0~1_combout ) # ((!DIN[0]) # (\processor|mux|WideNor0~0_combout )))) ) )

	.dataa(!\processor|mux|WideNor0~1_combout ),
	.datab(!\processor|mux|WideNor0~0_combout ),
	.datac(!\processor|mux|Selector8~2_combout ),
	.datad(!DIN[0]),
	.datae(gnd),
	.dataf(!\processor|mux|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector8~5 .extended_lut = "off";
defparam \processor|mux|Selector8~5 .lut_mask = 64'hF0B0F0B000000000;
defparam \processor|mux|Selector8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N18
cyclonev_lcell_comb \processor|ALU|add_or_sub[0].FA|cout~0 (
// Equation(s):
// \processor|ALU|add_or_sub[0].FA|cout~0_combout  = ( \processor|mux|Selector8~3_combout  & ( \processor|mux|Selector8~5_combout  & ( (!\processor|mux|Selector8~0_combout  & ((\processor|add_sub~1_combout ))) # (\processor|mux|Selector8~0_combout  & 
// (\processor|reg_A|Q [0])) ) ) ) # ( !\processor|mux|Selector8~3_combout  & ( \processor|mux|Selector8~5_combout  & ( \processor|reg_A|Q [0] ) ) ) # ( \processor|mux|Selector8~3_combout  & ( !\processor|mux|Selector8~5_combout  & ( \processor|reg_A|Q [0] ) 
// ) ) # ( !\processor|mux|Selector8~3_combout  & ( !\processor|mux|Selector8~5_combout  & ( \processor|reg_A|Q [0] ) ) )

	.dataa(gnd),
	.datab(!\processor|reg_A|Q [0]),
	.datac(!\processor|add_sub~1_combout ),
	.datad(!\processor|mux|Selector8~0_combout ),
	.datae(!\processor|mux|Selector8~3_combout ),
	.dataf(!\processor|mux|Selector8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[0].FA|cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[0].FA|cout~0 .extended_lut = "off";
defparam \processor|ALU|add_or_sub[0].FA|cout~0 .lut_mask = 64'h3333333333330F33;
defparam \processor|ALU|add_or_sub[0].FA|cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N51
cyclonev_lcell_comb \processor|ALU|add_or_sub[1].FA|s (
// Equation(s):
// \processor|ALU|add_or_sub[1].FA|s~combout  = ( \processor|ALU|add_or_sub[0].FA|cout~0_combout  & ( !\processor|reg_A|Q [1] $ (\processor|ALU|comb~0_combout ) ) ) # ( !\processor|ALU|add_or_sub[0].FA|cout~0_combout  & ( !\processor|reg_A|Q [1] $ 
// (!\processor|ALU|comb~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|reg_A|Q [1]),
	.datad(!\processor|ALU|comb~0_combout ),
	.datae(gnd),
	.dataf(!\processor|ALU|add_or_sub[0].FA|cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[1].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[1].FA|s .extended_lut = "off";
defparam \processor|ALU|add_or_sub[1].FA|s .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \processor|ALU|add_or_sub[1].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N52
dffeas \processor|reg_G|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|ALU|add_or_sub[1].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N58
dffeas \processor|reg_7|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_7|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_7|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N8
dffeas \processor|reg_1|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_1|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N6
cyclonev_lcell_comb \processor|mux|Selector7~3 (
// Equation(s):
// \processor|mux|Selector7~3_combout  = ( !\processor|reg_1|Q [1] & ( \processor|mux|Equal1~0_combout  & ( (!\processor|reg_G|Q [1] & ((!\processor|reg_7|Q [1]) # ((!\processor|mux|Equal7~0_combout )))) # (\processor|reg_G|Q [1] & 
// (!\processor|G_out~0_combout  & ((!\processor|reg_7|Q [1]) # (!\processor|mux|Equal7~0_combout )))) ) ) ) # ( \processor|reg_1|Q [1] & ( !\processor|mux|Equal1~0_combout  & ( (!\processor|reg_G|Q [1] & ((!\processor|reg_7|Q [1]) # 
// ((!\processor|mux|Equal7~0_combout )))) # (\processor|reg_G|Q [1] & (!\processor|G_out~0_combout  & ((!\processor|reg_7|Q [1]) # (!\processor|mux|Equal7~0_combout )))) ) ) ) # ( !\processor|reg_1|Q [1] & ( !\processor|mux|Equal1~0_combout  & ( 
// (!\processor|reg_G|Q [1] & ((!\processor|reg_7|Q [1]) # ((!\processor|mux|Equal7~0_combout )))) # (\processor|reg_G|Q [1] & (!\processor|G_out~0_combout  & ((!\processor|reg_7|Q [1]) # (!\processor|mux|Equal7~0_combout )))) ) ) )

	.dataa(!\processor|reg_G|Q [1]),
	.datab(!\processor|reg_7|Q [1]),
	.datac(!\processor|mux|Equal7~0_combout ),
	.datad(!\processor|G_out~0_combout ),
	.datae(!\processor|reg_1|Q [1]),
	.dataf(!\processor|mux|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector7~3 .extended_lut = "off";
defparam \processor|mux|Selector7~3 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \processor|mux|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N24
cyclonev_lcell_comb \processor|mux|Selector7~4 (
// Equation(s):
// \processor|mux|Selector7~4_combout  = ( DIN[1] & ( \processor|mux|Selector7~0_combout  ) ) # ( !DIN[1] & ( \processor|mux|Selector7~0_combout  ) ) # ( DIN[1] & ( !\processor|mux|Selector7~0_combout  & ( (((!\processor|mux|Selector7~3_combout ) # 
// (\processor|mux|WideNor0~combout )) # (\processor|mux|Selector7~1_combout )) # (\processor|mux|Selector7~2_combout ) ) ) ) # ( !DIN[1] & ( !\processor|mux|Selector7~0_combout  & ( ((!\processor|mux|Selector7~3_combout ) # 
// (\processor|mux|Selector7~1_combout )) # (\processor|mux|Selector7~2_combout ) ) ) )

	.dataa(!\processor|mux|Selector7~2_combout ),
	.datab(!\processor|mux|Selector7~1_combout ),
	.datac(!\processor|mux|WideNor0~combout ),
	.datad(!\processor|mux|Selector7~3_combout ),
	.datae(!DIN[1]),
	.dataf(!\processor|mux|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector7~4 .extended_lut = "off";
defparam \processor|mux|Selector7~4 .lut_mask = 64'hFF77FF7FFFFFFFFF;
defparam \processor|mux|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N57
cyclonev_lcell_comb \processor|reg_3|Q[2]~feeder (
// Equation(s):
// \processor|reg_3|Q[2]~feeder_combout  = ( \processor|mux|Selector6~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_3|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_3|Q[2]~feeder .extended_lut = "off";
defparam \processor|reg_3|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_3|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N59
dffeas \processor|reg_3|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_3|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_3|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N10
dffeas \processor|reg_2|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_2|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N54
cyclonev_lcell_comb \processor|mux|Selector6~1 (
// Equation(s):
// \processor|mux|Selector6~1_combout  = ( \processor|Selector4~0_combout  & ( \processor|mux|Equal2~0_combout  & ( (!\processor|Selector3~2_combout  & (\processor|reg_3|Q [2] & \processor|Selector2~3_combout )) ) ) ) # ( !\processor|Selector4~0_combout  & ( 
// \processor|mux|Equal2~0_combout  & ( (\processor|Selector3~2_combout  & (\processor|Selector2~3_combout  & \processor|reg_2|Q [2])) ) ) )

	.dataa(!\processor|Selector3~2_combout ),
	.datab(!\processor|reg_3|Q [2]),
	.datac(!\processor|Selector2~3_combout ),
	.datad(!\processor|reg_2|Q [2]),
	.datae(!\processor|Selector4~0_combout ),
	.dataf(!\processor|mux|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector6~1 .extended_lut = "off";
defparam \processor|mux|Selector6~1 .lut_mask = 64'h0000000000050202;
defparam \processor|mux|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N39
cyclonev_lcell_comb \processor|reg_6|Q[2]~feeder (
// Equation(s):
// \processor|reg_6|Q[2]~feeder_combout  = ( \processor|mux|Selector6~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_6|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_6|Q[2]~feeder .extended_lut = "off";
defparam \processor|reg_6|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_6|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N40
dffeas \processor|reg_6|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_6|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_6|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N56
dffeas \processor|reg_5|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_5|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N54
cyclonev_lcell_comb \processor|mux|Selector6~2 (
// Equation(s):
// \processor|mux|Selector6~2_combout  = ( \processor|reg_5|Q [2] & ( \processor|mux|Equal4~0_combout  & ( (!\processor|Selector5~1_combout  & ((!\processor|Selector6~2_combout  & (!\processor|Selector7~2_combout )) # (\processor|Selector6~2_combout  & 
// (\processor|Selector7~2_combout  & \processor|reg_6|Q [2])))) ) ) ) # ( !\processor|reg_5|Q [2] & ( \processor|mux|Equal4~0_combout  & ( (\processor|Selector6~2_combout  & (\processor|Selector7~2_combout  & (\processor|reg_6|Q [2] & 
// !\processor|Selector5~1_combout ))) ) ) )

	.dataa(!\processor|Selector6~2_combout ),
	.datab(!\processor|Selector7~2_combout ),
	.datac(!\processor|reg_6|Q [2]),
	.datad(!\processor|Selector5~1_combout ),
	.datae(!\processor|reg_5|Q [2]),
	.dataf(!\processor|mux|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector6~2 .extended_lut = "off";
defparam \processor|mux|Selector6~2 .lut_mask = 64'h0000000001008900;
defparam \processor|mux|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N20
dffeas \processor|reg_A|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|mux|Selector6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N8
dffeas \processor|reg_0|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_0|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N51
cyclonev_lcell_comb \processor|reg_4|Q[2]~feeder (
// Equation(s):
// \processor|reg_4|Q[2]~feeder_combout  = ( \processor|mux|Selector6~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_4|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_4|Q[2]~feeder .extended_lut = "off";
defparam \processor|reg_4|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_4|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N52
dffeas \processor|reg_4|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_4|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_4|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N6
cyclonev_lcell_comb \processor|mux|Selector6~0 (
// Equation(s):
// \processor|mux|Selector6~0_combout  = ( \processor|reg_0|Q [2] & ( \processor|reg_4|Q [2] & ( (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & (!\processor|Selector5~1_combout  $ (!\processor|Selector1~4_combout )))) ) ) ) # ( 
// !\processor|reg_0|Q [2] & ( \processor|reg_4|Q [2] & ( (\processor|Selector5~1_combout  & (\processor|mux|Equal0~3_combout  & (!\processor|Selector1~4_combout  & \processor|mux|Equal0~2_combout ))) ) ) ) # ( \processor|reg_0|Q [2] & ( !\processor|reg_4|Q 
// [2] & ( (!\processor|Selector5~1_combout  & (\processor|mux|Equal0~3_combout  & (\processor|Selector1~4_combout  & \processor|mux|Equal0~2_combout ))) ) ) )

	.dataa(!\processor|Selector5~1_combout ),
	.datab(!\processor|mux|Equal0~3_combout ),
	.datac(!\processor|Selector1~4_combout ),
	.datad(!\processor|mux|Equal0~2_combout ),
	.datae(!\processor|reg_0|Q [2]),
	.dataf(!\processor|reg_4|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector6~0 .extended_lut = "off";
defparam \processor|mux|Selector6~0 .lut_mask = 64'h0000000200100012;
defparam \processor|mux|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N51
cyclonev_lcell_comb \processor|mux|Selector6~5 (
// Equation(s):
// \processor|mux|Selector6~5_combout  = ( DIN[2] & ( (!\processor|mux|Selector6~2_combout  & ((!\processor|mux|WideNor0~1_combout ) # (\processor|mux|WideNor0~0_combout ))) ) ) # ( !DIN[2] & ( !\processor|mux|Selector6~2_combout  ) )

	.dataa(!\processor|mux|WideNor0~0_combout ),
	.datab(gnd),
	.datac(!\processor|mux|Selector6~2_combout ),
	.datad(!\processor|mux|WideNor0~1_combout ),
	.datae(gnd),
	.dataf(!DIN[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector6~5 .extended_lut = "off";
defparam \processor|mux|Selector6~5 .lut_mask = 64'hF0F0F0F0F050F050;
defparam \processor|mux|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N12
cyclonev_lcell_comb \processor|ALU|comb~1 (
// Equation(s):
// \processor|ALU|comb~1_combout  = ( \processor|mux|Selector6~5_combout  & ( !\processor|add_sub~1_combout  $ (((!\processor|mux|Selector6~1_combout  & (!\processor|mux|Selector6~0_combout  & \processor|mux|Selector6~3_combout )))) ) ) # ( 
// !\processor|mux|Selector6~5_combout  & ( !\processor|add_sub~1_combout  ) )

	.dataa(!\processor|add_sub~1_combout ),
	.datab(!\processor|mux|Selector6~1_combout ),
	.datac(!\processor|mux|Selector6~0_combout ),
	.datad(!\processor|mux|Selector6~3_combout ),
	.datae(gnd),
	.dataf(!\processor|mux|Selector6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|comb~1 .extended_lut = "off";
defparam \processor|ALU|comb~1 .lut_mask = 64'hAAAAAAAAAA6AAA6A;
defparam \processor|ALU|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N39
cyclonev_lcell_comb \processor|ALU|add_or_sub[2].FA|s (
// Equation(s):
// \processor|ALU|add_or_sub[2].FA|s~combout  = ( \processor|ALU|comb~0_combout  & ( \processor|ALU|add_or_sub[0].FA|cout~0_combout  & ( !\processor|reg_A|Q [2] $ (\processor|ALU|comb~1_combout ) ) ) ) # ( !\processor|ALU|comb~0_combout  & ( 
// \processor|ALU|add_or_sub[0].FA|cout~0_combout  & ( !\processor|reg_A|Q [2] $ (!\processor|reg_A|Q [1] $ (\processor|ALU|comb~1_combout )) ) ) ) # ( \processor|ALU|comb~0_combout  & ( !\processor|ALU|add_or_sub[0].FA|cout~0_combout  & ( 
// !\processor|reg_A|Q [2] $ (!\processor|reg_A|Q [1] $ (\processor|ALU|comb~1_combout )) ) ) ) # ( !\processor|ALU|comb~0_combout  & ( !\processor|ALU|add_or_sub[0].FA|cout~0_combout  & ( !\processor|reg_A|Q [2] $ (!\processor|ALU|comb~1_combout ) ) ) )

	.dataa(!\processor|reg_A|Q [2]),
	.datab(!\processor|reg_A|Q [1]),
	.datac(!\processor|ALU|comb~1_combout ),
	.datad(gnd),
	.datae(!\processor|ALU|comb~0_combout ),
	.dataf(!\processor|ALU|add_or_sub[0].FA|cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[2].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[2].FA|s .extended_lut = "off";
defparam \processor|ALU|add_or_sub[2].FA|s .lut_mask = 64'h5A5A69696969A5A5;
defparam \processor|ALU|add_or_sub[2].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N40
dffeas \processor|reg_G|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|ALU|add_or_sub[2].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N56
dffeas \processor|reg_7|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_7|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_7|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N50
dffeas \processor|reg_1|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_1|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N48
cyclonev_lcell_comb \processor|mux|Selector6~3 (
// Equation(s):
// \processor|mux|Selector6~3_combout  = ( \processor|reg_1|Q [2] & ( \processor|mux|Equal7~0_combout  & ( (!\processor|reg_7|Q [2] & (!\processor|mux|Equal1~0_combout  & ((!\processor|reg_G|Q [2]) # (!\processor|G_out~0_combout )))) ) ) ) # ( 
// !\processor|reg_1|Q [2] & ( \processor|mux|Equal7~0_combout  & ( (!\processor|reg_7|Q [2] & ((!\processor|reg_G|Q [2]) # (!\processor|G_out~0_combout ))) ) ) ) # ( \processor|reg_1|Q [2] & ( !\processor|mux|Equal7~0_combout  & ( 
// (!\processor|mux|Equal1~0_combout  & ((!\processor|reg_G|Q [2]) # (!\processor|G_out~0_combout ))) ) ) ) # ( !\processor|reg_1|Q [2] & ( !\processor|mux|Equal7~0_combout  & ( (!\processor|reg_G|Q [2]) # (!\processor|G_out~0_combout ) ) ) )

	.dataa(!\processor|reg_G|Q [2]),
	.datab(!\processor|G_out~0_combout ),
	.datac(!\processor|reg_7|Q [2]),
	.datad(!\processor|mux|Equal1~0_combout ),
	.datae(!\processor|reg_1|Q [2]),
	.dataf(!\processor|mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector6~3 .extended_lut = "off";
defparam \processor|mux|Selector6~3 .lut_mask = 64'hEEEEEE00E0E0E000;
defparam \processor|mux|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N18
cyclonev_lcell_comb \processor|mux|Selector6~4 (
// Equation(s):
// \processor|mux|Selector6~4_combout  = ( \processor|mux|WideNor0~combout  & ( \processor|mux|Selector6~0_combout  ) ) # ( !\processor|mux|WideNor0~combout  & ( \processor|mux|Selector6~0_combout  ) ) # ( \processor|mux|WideNor0~combout  & ( 
// !\processor|mux|Selector6~0_combout  & ( (((!\processor|mux|Selector6~3_combout ) # (\processor|mux|Selector6~2_combout )) # (DIN[2])) # (\processor|mux|Selector6~1_combout ) ) ) ) # ( !\processor|mux|WideNor0~combout  & ( 
// !\processor|mux|Selector6~0_combout  & ( ((!\processor|mux|Selector6~3_combout ) # (\processor|mux|Selector6~2_combout )) # (\processor|mux|Selector6~1_combout ) ) ) )

	.dataa(!\processor|mux|Selector6~1_combout ),
	.datab(!DIN[2]),
	.datac(!\processor|mux|Selector6~2_combout ),
	.datad(!\processor|mux|Selector6~3_combout ),
	.datae(!\processor|mux|WideNor0~combout ),
	.dataf(!\processor|mux|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector6~4 .extended_lut = "off";
defparam \processor|mux|Selector6~4 .lut_mask = 64'hFF5FFF7FFFFFFFFF;
defparam \processor|mux|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N28
dffeas \processor|reg_6|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_6|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N23
dffeas \processor|reg_5|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_5|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N21
cyclonev_lcell_comb \processor|mux|Selector5~2 (
// Equation(s):
// \processor|mux|Selector5~2_combout  = ( \processor|reg_5|Q [3] & ( \processor|mux|Equal4~0_combout  & ( (!\processor|Selector5~1_combout  & ((!\processor|Selector7~2_combout  & ((!\processor|Selector6~2_combout ))) # (\processor|Selector7~2_combout  & 
// (\processor|reg_6|Q [3] & \processor|Selector6~2_combout )))) ) ) ) # ( !\processor|reg_5|Q [3] & ( \processor|mux|Equal4~0_combout  & ( (\processor|reg_6|Q [3] & (!\processor|Selector5~1_combout  & (\processor|Selector7~2_combout  & 
// \processor|Selector6~2_combout ))) ) ) )

	.dataa(!\processor|reg_6|Q [3]),
	.datab(!\processor|Selector5~1_combout ),
	.datac(!\processor|Selector7~2_combout ),
	.datad(!\processor|Selector6~2_combout ),
	.datae(!\processor|reg_5|Q [3]),
	.dataf(!\processor|mux|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector5~2 .extended_lut = "off";
defparam \processor|mux|Selector5~2 .lut_mask = 64'h000000000004C004;
defparam \processor|mux|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N44
dffeas \processor|reg_A|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|mux|Selector5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N37
dffeas \processor|reg_4|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_4|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N41
dffeas \processor|reg_0|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_0|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N39
cyclonev_lcell_comb \processor|mux|Selector5~0 (
// Equation(s):
// \processor|mux|Selector5~0_combout  = ( \processor|reg_0|Q [3] & ( \processor|mux|Equal0~2_combout  & ( (\processor|mux|Equal0~3_combout  & ((!\processor|Selector5~1_combout  & ((\processor|Selector1~4_combout ))) # (\processor|Selector5~1_combout  & 
// (\processor|reg_4|Q [3] & !\processor|Selector1~4_combout )))) ) ) ) # ( !\processor|reg_0|Q [3] & ( \processor|mux|Equal0~2_combout  & ( (\processor|reg_4|Q [3] & (\processor|Selector5~1_combout  & (\processor|mux|Equal0~3_combout  & 
// !\processor|Selector1~4_combout ))) ) ) )

	.dataa(!\processor|reg_4|Q [3]),
	.datab(!\processor|Selector5~1_combout ),
	.datac(!\processor|mux|Equal0~3_combout ),
	.datad(!\processor|Selector1~4_combout ),
	.datae(!\processor|reg_0|Q [3]),
	.dataf(!\processor|mux|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector5~0 .extended_lut = "off";
defparam \processor|mux|Selector5~0 .lut_mask = 64'h000000000100010C;
defparam \processor|mux|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N17
dffeas \processor|reg_2|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_2|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N31
dffeas \processor|reg_3|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_3|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N15
cyclonev_lcell_comb \processor|mux|Selector5~1 (
// Equation(s):
// \processor|mux|Selector5~1_combout  = ( \processor|reg_2|Q [3] & ( \processor|reg_3|Q [3] & ( (\processor|Selector2~3_combout  & (\processor|mux|Equal2~0_combout  & (!\processor|Selector3~2_combout  $ (!\processor|Selector4~0_combout )))) ) ) ) # ( 
// !\processor|reg_2|Q [3] & ( \processor|reg_3|Q [3] & ( (\processor|Selector2~3_combout  & (!\processor|Selector3~2_combout  & (\processor|Selector4~0_combout  & \processor|mux|Equal2~0_combout ))) ) ) ) # ( \processor|reg_2|Q [3] & ( !\processor|reg_3|Q 
// [3] & ( (\processor|Selector2~3_combout  & (\processor|Selector3~2_combout  & (!\processor|Selector4~0_combout  & \processor|mux|Equal2~0_combout ))) ) ) )

	.dataa(!\processor|Selector2~3_combout ),
	.datab(!\processor|Selector3~2_combout ),
	.datac(!\processor|Selector4~0_combout ),
	.datad(!\processor|mux|Equal2~0_combout ),
	.datae(!\processor|reg_2|Q [3]),
	.dataf(!\processor|reg_3|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector5~1 .extended_lut = "off";
defparam \processor|mux|Selector5~1 .lut_mask = 64'h0000001000040014;
defparam \processor|mux|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N48
cyclonev_lcell_comb \processor|mux|Selector5~5 (
// Equation(s):
// \processor|mux|Selector5~5_combout  = ( DIN[3] & ( (!\processor|mux|Selector5~1_combout  & (!\processor|mux|Selector5~2_combout  & ((!\processor|mux|WideNor0~1_combout ) # (\processor|mux|WideNor0~0_combout )))) ) ) # ( !DIN[3] & ( 
// (!\processor|mux|Selector5~1_combout  & !\processor|mux|Selector5~2_combout ) ) )

	.dataa(!\processor|mux|WideNor0~0_combout ),
	.datab(!\processor|mux|Selector5~1_combout ),
	.datac(!\processor|mux|WideNor0~1_combout ),
	.datad(!\processor|mux|Selector5~2_combout ),
	.datae(gnd),
	.dataf(!DIN[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector5~5 .extended_lut = "off";
defparam \processor|mux|Selector5~5 .lut_mask = 64'hCC00CC00C400C400;
defparam \processor|mux|Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N0
cyclonev_lcell_comb \processor|ALU|add_or_sub[3].FA|s~0 (
// Equation(s):
// \processor|ALU|add_or_sub[3].FA|s~0_combout  = ( \processor|mux|Selector5~5_combout  & ( !\processor|reg_A|Q [3] $ (!\processor|add_sub~1_combout  $ (((!\processor|mux|Selector5~3_combout ) # (\processor|mux|Selector5~0_combout )))) ) ) # ( 
// !\processor|mux|Selector5~5_combout  & ( !\processor|reg_A|Q [3] $ (\processor|add_sub~1_combout ) ) )

	.dataa(!\processor|reg_A|Q [3]),
	.datab(!\processor|mux|Selector5~0_combout ),
	.datac(!\processor|add_sub~1_combout ),
	.datad(!\processor|mux|Selector5~3_combout ),
	.datae(gnd),
	.dataf(!\processor|mux|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[3].FA|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[3].FA|s~0 .extended_lut = "off";
defparam \processor|ALU|add_or_sub[3].FA|s~0 .lut_mask = 64'hA5A5A5A5A569A569;
defparam \processor|ALU|add_or_sub[3].FA|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N6
cyclonev_lcell_comb \processor|ALU|add_or_sub[3].FA|s (
// Equation(s):
// \processor|ALU|add_or_sub[3].FA|s~combout  = ( \processor|ALU|comb~0_combout  & ( \processor|ALU|add_or_sub[0].FA|cout~0_combout  & ( !\processor|ALU|add_or_sub[3].FA|s~0_combout  $ (((!\processor|reg_A|Q [2] & !\processor|ALU|comb~1_combout ))) ) ) ) # ( 
// !\processor|ALU|comb~0_combout  & ( \processor|ALU|add_or_sub[0].FA|cout~0_combout  & ( !\processor|ALU|add_or_sub[3].FA|s~0_combout  $ (((!\processor|reg_A|Q [2] & ((!\processor|reg_A|Q [1]) # (!\processor|ALU|comb~1_combout ))) # (\processor|reg_A|Q [2] 
// & (!\processor|reg_A|Q [1] & !\processor|ALU|comb~1_combout )))) ) ) ) # ( \processor|ALU|comb~0_combout  & ( !\processor|ALU|add_or_sub[0].FA|cout~0_combout  & ( !\processor|ALU|add_or_sub[3].FA|s~0_combout  $ (((!\processor|reg_A|Q [2] & 
// ((!\processor|reg_A|Q [1]) # (!\processor|ALU|comb~1_combout ))) # (\processor|reg_A|Q [2] & (!\processor|reg_A|Q [1] & !\processor|ALU|comb~1_combout )))) ) ) ) # ( !\processor|ALU|comb~0_combout  & ( !\processor|ALU|add_or_sub[0].FA|cout~0_combout  & ( 
// !\processor|ALU|add_or_sub[3].FA|s~0_combout  $ (((!\processor|reg_A|Q [2]) # (!\processor|ALU|comb~1_combout ))) ) ) )

	.dataa(!\processor|reg_A|Q [2]),
	.datab(!\processor|reg_A|Q [1]),
	.datac(!\processor|ALU|add_or_sub[3].FA|s~0_combout ),
	.datad(!\processor|ALU|comb~1_combout ),
	.datae(!\processor|ALU|comb~0_combout ),
	.dataf(!\processor|ALU|add_or_sub[0].FA|cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[3].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[3].FA|s .extended_lut = "off";
defparam \processor|ALU|add_or_sub[3].FA|s .lut_mask = 64'h0F5A1E781E785AF0;
defparam \processor|ALU|add_or_sub[3].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N7
dffeas \processor|reg_G|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|ALU|add_or_sub[3].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N12
cyclonev_lcell_comb \processor|reg_7|Q[3]~feeder (
// Equation(s):
// \processor|reg_7|Q[3]~feeder_combout  = ( \processor|mux|Selector5~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_7|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_7|Q[3]~feeder .extended_lut = "off";
defparam \processor|reg_7|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_7|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N14
dffeas \processor|reg_7|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_7|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_7|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_7|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N50
dffeas \processor|reg_1|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_1|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N48
cyclonev_lcell_comb \processor|mux|Selector5~3 (
// Equation(s):
// \processor|mux|Selector5~3_combout  = ( !\processor|reg_1|Q [3] & ( \processor|mux|Equal1~0_combout  & ( (!\processor|reg_G|Q [3] & ((!\processor|reg_7|Q [3]) # ((!\processor|mux|Equal7~0_combout )))) # (\processor|reg_G|Q [3] & 
// (!\processor|G_out~0_combout  & ((!\processor|reg_7|Q [3]) # (!\processor|mux|Equal7~0_combout )))) ) ) ) # ( \processor|reg_1|Q [3] & ( !\processor|mux|Equal1~0_combout  & ( (!\processor|reg_G|Q [3] & ((!\processor|reg_7|Q [3]) # 
// ((!\processor|mux|Equal7~0_combout )))) # (\processor|reg_G|Q [3] & (!\processor|G_out~0_combout  & ((!\processor|reg_7|Q [3]) # (!\processor|mux|Equal7~0_combout )))) ) ) ) # ( !\processor|reg_1|Q [3] & ( !\processor|mux|Equal1~0_combout  & ( 
// (!\processor|reg_G|Q [3] & ((!\processor|reg_7|Q [3]) # ((!\processor|mux|Equal7~0_combout )))) # (\processor|reg_G|Q [3] & (!\processor|G_out~0_combout  & ((!\processor|reg_7|Q [3]) # (!\processor|mux|Equal7~0_combout )))) ) ) )

	.dataa(!\processor|reg_G|Q [3]),
	.datab(!\processor|reg_7|Q [3]),
	.datac(!\processor|mux|Equal7~0_combout ),
	.datad(!\processor|G_out~0_combout ),
	.datae(!\processor|reg_1|Q [3]),
	.dataf(!\processor|mux|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector5~3 .extended_lut = "off";
defparam \processor|mux|Selector5~3 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \processor|mux|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N42
cyclonev_lcell_comb \processor|mux|Selector5~4 (
// Equation(s):
// \processor|mux|Selector5~4_combout  = ( \processor|mux|WideNor0~combout  & ( \processor|mux|Selector5~0_combout  ) ) # ( !\processor|mux|WideNor0~combout  & ( \processor|mux|Selector5~0_combout  ) ) # ( \processor|mux|WideNor0~combout  & ( 
// !\processor|mux|Selector5~0_combout  & ( (((!\processor|mux|Selector5~3_combout ) # (\processor|mux|Selector5~1_combout )) # (\processor|mux|Selector5~2_combout )) # (DIN[3]) ) ) ) # ( !\processor|mux|WideNor0~combout  & ( 
// !\processor|mux|Selector5~0_combout  & ( ((!\processor|mux|Selector5~3_combout ) # (\processor|mux|Selector5~1_combout )) # (\processor|mux|Selector5~2_combout ) ) ) )

	.dataa(!DIN[3]),
	.datab(!\processor|mux|Selector5~2_combout ),
	.datac(!\processor|mux|Selector5~3_combout ),
	.datad(!\processor|mux|Selector5~1_combout ),
	.datae(!\processor|mux|WideNor0~combout ),
	.dataf(!\processor|mux|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector5~4 .extended_lut = "off";
defparam \processor|mux|Selector5~4 .lut_mask = 64'hF3FFF7FFFFFFFFFF;
defparam \processor|mux|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N14
dffeas \processor|reg_2|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_2|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N7
dffeas \processor|reg_3|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_3|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N12
cyclonev_lcell_comb \processor|mux|Selector4~1 (
// Equation(s):
// \processor|mux|Selector4~1_combout  = ( \processor|reg_2|Q [4] & ( \processor|reg_3|Q [4] & ( (\processor|Selector2~3_combout  & (\processor|mux|Equal2~0_combout  & (!\processor|Selector3~2_combout  $ (!\processor|Selector4~0_combout )))) ) ) ) # ( 
// !\processor|reg_2|Q [4] & ( \processor|reg_3|Q [4] & ( (\processor|Selector2~3_combout  & (!\processor|Selector3~2_combout  & (\processor|mux|Equal2~0_combout  & \processor|Selector4~0_combout ))) ) ) ) # ( \processor|reg_2|Q [4] & ( !\processor|reg_3|Q 
// [4] & ( (\processor|Selector2~3_combout  & (\processor|Selector3~2_combout  & (\processor|mux|Equal2~0_combout  & !\processor|Selector4~0_combout ))) ) ) )

	.dataa(!\processor|Selector2~3_combout ),
	.datab(!\processor|Selector3~2_combout ),
	.datac(!\processor|mux|Equal2~0_combout ),
	.datad(!\processor|Selector4~0_combout ),
	.datae(!\processor|reg_2|Q [4]),
	.dataf(!\processor|reg_3|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector4~1 .extended_lut = "off";
defparam \processor|mux|Selector4~1 .lut_mask = 64'h0000010000040104;
defparam \processor|mux|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N16
dffeas \processor|reg_6|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_6|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N29
dffeas \processor|reg_5|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_5|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N27
cyclonev_lcell_comb \processor|mux|Selector4~2 (
// Equation(s):
// \processor|mux|Selector4~2_combout  = ( \processor|reg_5|Q [4] & ( \processor|mux|Equal4~0_combout  & ( (!\processor|Selector5~1_combout  & ((!\processor|Selector6~2_combout  & (!\processor|Selector7~2_combout )) # (\processor|Selector6~2_combout  & 
// (\processor|Selector7~2_combout  & \processor|reg_6|Q [4])))) ) ) ) # ( !\processor|reg_5|Q [4] & ( \processor|mux|Equal4~0_combout  & ( (\processor|Selector6~2_combout  & (\processor|Selector7~2_combout  & (!\processor|Selector5~1_combout  & 
// \processor|reg_6|Q [4]))) ) ) )

	.dataa(!\processor|Selector6~2_combout ),
	.datab(!\processor|Selector7~2_combout ),
	.datac(!\processor|Selector5~1_combout ),
	.datad(!\processor|reg_6|Q [4]),
	.datae(!\processor|reg_5|Q [4]),
	.dataf(!\processor|mux|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector4~2 .extended_lut = "off";
defparam \processor|mux|Selector4~2 .lut_mask = 64'h0000000000108090;
defparam \processor|mux|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N39
cyclonev_lcell_comb \processor|ALU|comb~2 (
// Equation(s):
// \processor|ALU|comb~2_combout  = ( \processor|mux|Selector5~5_combout  & ( !\processor|add_sub~1_combout  $ (((!\processor|mux|Selector5~0_combout  & \processor|mux|Selector5~3_combout ))) ) ) # ( !\processor|mux|Selector5~5_combout  & ( 
// !\processor|add_sub~1_combout  ) )

	.dataa(!\processor|add_sub~1_combout ),
	.datab(gnd),
	.datac(!\processor|mux|Selector5~0_combout ),
	.datad(!\processor|mux|Selector5~3_combout ),
	.datae(gnd),
	.dataf(!\processor|mux|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|comb~2 .extended_lut = "off";
defparam \processor|ALU|comb~2 .lut_mask = 64'hAAAAAAAAAA5AAA5A;
defparam \processor|ALU|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N33
cyclonev_lcell_comb \processor|mux|Selector4~5 (
// Equation(s):
// \processor|mux|Selector4~5_combout  = ( DIN[4] & ( (!\processor|mux|Selector4~1_combout  & (!\processor|mux|Selector4~2_combout  & ((!\processor|mux|WideNor0~1_combout ) # (\processor|mux|WideNor0~0_combout )))) ) ) # ( !DIN[4] & ( 
// (!\processor|mux|Selector4~1_combout  & !\processor|mux|Selector4~2_combout ) ) )

	.dataa(!\processor|mux|WideNor0~1_combout ),
	.datab(!\processor|mux|WideNor0~0_combout ),
	.datac(!\processor|mux|Selector4~1_combout ),
	.datad(!\processor|mux|Selector4~2_combout ),
	.datae(gnd),
	.dataf(!DIN[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector4~5 .extended_lut = "off";
defparam \processor|mux|Selector4~5 .lut_mask = 64'hF000F000B000B000;
defparam \processor|mux|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N11
dffeas \processor|reg_0|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_0|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N47
dffeas \processor|reg_4|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_4|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N9
cyclonev_lcell_comb \processor|mux|Selector4~0 (
// Equation(s):
// \processor|mux|Selector4~0_combout  = ( \processor|reg_0|Q [4] & ( \processor|reg_4|Q [4] & ( (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & (!\processor|Selector5~1_combout  $ (!\processor|Selector1~4_combout )))) ) ) ) # ( 
// !\processor|reg_0|Q [4] & ( \processor|reg_4|Q [4] & ( (\processor|Selector5~1_combout  & (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & !\processor|Selector1~4_combout ))) ) ) ) # ( \processor|reg_0|Q [4] & ( !\processor|reg_4|Q 
// [4] & ( (!\processor|Selector5~1_combout  & (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & \processor|Selector1~4_combout ))) ) ) )

	.dataa(!\processor|Selector5~1_combout ),
	.datab(!\processor|mux|Equal0~3_combout ),
	.datac(!\processor|mux|Equal0~2_combout ),
	.datad(!\processor|Selector1~4_combout ),
	.datae(!\processor|reg_0|Q [4]),
	.dataf(!\processor|reg_4|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector4~0 .extended_lut = "off";
defparam \processor|mux|Selector4~0 .lut_mask = 64'h0000000201000102;
defparam \processor|mux|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N8
dffeas \processor|reg_A|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|mux|Selector4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N6
cyclonev_lcell_comb \processor|ALU|add_or_sub[4].FA|s~0 (
// Equation(s):
// \processor|ALU|add_or_sub[4].FA|s~0_combout  = ( \processor|mux|Selector4~0_combout  & ( \processor|reg_A|Q [4] & ( \processor|add_sub~1_combout  ) ) ) # ( !\processor|mux|Selector4~0_combout  & ( \processor|reg_A|Q [4] & ( !\processor|add_sub~1_combout  
// $ (((!\processor|mux|Selector4~5_combout ) # (!\processor|mux|Selector4~3_combout ))) ) ) ) # ( \processor|mux|Selector4~0_combout  & ( !\processor|reg_A|Q [4] & ( !\processor|add_sub~1_combout  ) ) ) # ( !\processor|mux|Selector4~0_combout  & ( 
// !\processor|reg_A|Q [4] & ( !\processor|add_sub~1_combout  $ (((\processor|mux|Selector4~5_combout  & \processor|mux|Selector4~3_combout ))) ) ) )

	.dataa(!\processor|add_sub~1_combout ),
	.datab(gnd),
	.datac(!\processor|mux|Selector4~5_combout ),
	.datad(!\processor|mux|Selector4~3_combout ),
	.datae(!\processor|mux|Selector4~0_combout ),
	.dataf(!\processor|reg_A|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[4].FA|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[4].FA|s~0 .extended_lut = "off";
defparam \processor|ALU|add_or_sub[4].FA|s~0 .lut_mask = 64'hAAA5AAAA555A5555;
defparam \processor|ALU|add_or_sub[4].FA|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N57
cyclonev_lcell_comb \processor|ALU|add_or_sub[1].FA|cout (
// Equation(s):
// \processor|ALU|add_or_sub[1].FA|cout~combout  = ( \processor|reg_A|Q [0] & ( \processor|mux|Selector8~4_combout  & ( (!\processor|add_sub~1_combout  $ (!\processor|mux|Selector7~4_combout )) # (\processor|reg_A|Q [1]) ) ) ) # ( !\processor|reg_A|Q [0] & ( 
// \processor|mux|Selector8~4_combout  & ( (\processor|reg_A|Q [1] & (!\processor|add_sub~1_combout  $ (!\processor|mux|Selector7~4_combout ))) ) ) ) # ( \processor|reg_A|Q [0] & ( !\processor|mux|Selector8~4_combout  & ( (!\processor|mux|Selector7~4_combout 
//  & ((\processor|add_sub~1_combout ))) # (\processor|mux|Selector7~4_combout  & (\processor|reg_A|Q [1])) ) ) ) # ( !\processor|reg_A|Q [0] & ( !\processor|mux|Selector8~4_combout  & ( (!\processor|mux|Selector7~4_combout  & ((\processor|add_sub~1_combout 
// ))) # (\processor|mux|Selector7~4_combout  & (\processor|reg_A|Q [1])) ) ) )

	.dataa(!\processor|reg_A|Q [1]),
	.datab(gnd),
	.datac(!\processor|add_sub~1_combout ),
	.datad(!\processor|mux|Selector7~4_combout ),
	.datae(!\processor|reg_A|Q [0]),
	.dataf(!\processor|mux|Selector8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[1].FA|cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[1].FA|cout .extended_lut = "off";
defparam \processor|ALU|add_or_sub[1].FA|cout .lut_mask = 64'h0F550F5505505FF5;
defparam \processor|ALU|add_or_sub[1].FA|cout .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N36
cyclonev_lcell_comb \processor|ALU|add_or_sub[4].FA|s (
// Equation(s):
// \processor|ALU|add_or_sub[4].FA|s~combout  = ( \processor|ALU|add_or_sub[4].FA|s~0_combout  & ( \processor|ALU|add_or_sub[1].FA|cout~combout  & ( (!\processor|reg_A|Q [3] & ((!\processor|ALU|comb~2_combout ) # ((!\processor|reg_A|Q [2] & 
// !\processor|ALU|comb~1_combout )))) # (\processor|reg_A|Q [3] & (!\processor|reg_A|Q [2] & (!\processor|ALU|comb~2_combout  & !\processor|ALU|comb~1_combout ))) ) ) ) # ( !\processor|ALU|add_or_sub[4].FA|s~0_combout  & ( 
// \processor|ALU|add_or_sub[1].FA|cout~combout  & ( (!\processor|reg_A|Q [3] & (\processor|ALU|comb~2_combout  & ((\processor|ALU|comb~1_combout ) # (\processor|reg_A|Q [2])))) # (\processor|reg_A|Q [3] & (((\processor|ALU|comb~1_combout ) # 
// (\processor|ALU|comb~2_combout )) # (\processor|reg_A|Q [2]))) ) ) ) # ( \processor|ALU|add_or_sub[4].FA|s~0_combout  & ( !\processor|ALU|add_or_sub[1].FA|cout~combout  & ( (!\processor|reg_A|Q [3] & ((!\processor|reg_A|Q [2]) # 
// ((!\processor|ALU|comb~2_combout ) # (!\processor|ALU|comb~1_combout )))) # (\processor|reg_A|Q [3] & (!\processor|ALU|comb~2_combout  & ((!\processor|reg_A|Q [2]) # (!\processor|ALU|comb~1_combout )))) ) ) ) # ( 
// !\processor|ALU|add_or_sub[4].FA|s~0_combout  & ( !\processor|ALU|add_or_sub[1].FA|cout~combout  & ( (!\processor|reg_A|Q [3] & (\processor|reg_A|Q [2] & (\processor|ALU|comb~2_combout  & \processor|ALU|comb~1_combout ))) # (\processor|reg_A|Q [3] & 
// (((\processor|reg_A|Q [2] & \processor|ALU|comb~1_combout )) # (\processor|ALU|comb~2_combout ))) ) ) )

	.dataa(!\processor|reg_A|Q [3]),
	.datab(!\processor|reg_A|Q [2]),
	.datac(!\processor|ALU|comb~2_combout ),
	.datad(!\processor|ALU|comb~1_combout ),
	.datae(!\processor|ALU|add_or_sub[4].FA|s~0_combout ),
	.dataf(!\processor|ALU|add_or_sub[1].FA|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[4].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[4].FA|s .extended_lut = "off";
defparam \processor|ALU|add_or_sub[4].FA|s .lut_mask = 64'h0517FAE8175FE8A0;
defparam \processor|ALU|add_or_sub[4].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N37
dffeas \processor|reg_G|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|ALU|add_or_sub[4].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N28
dffeas \processor|reg_7|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_7|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_7|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N38
dffeas \processor|reg_1|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_1|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N36
cyclonev_lcell_comb \processor|mux|Selector4~3 (
// Equation(s):
// \processor|mux|Selector4~3_combout  = ( !\processor|reg_1|Q [4] & ( \processor|mux|Equal1~0_combout  & ( (!\processor|reg_G|Q [4] & ((!\processor|reg_7|Q [4]) # ((!\processor|mux|Equal7~0_combout )))) # (\processor|reg_G|Q [4] & 
// (!\processor|G_out~0_combout  & ((!\processor|reg_7|Q [4]) # (!\processor|mux|Equal7~0_combout )))) ) ) ) # ( \processor|reg_1|Q [4] & ( !\processor|mux|Equal1~0_combout  & ( (!\processor|reg_G|Q [4] & ((!\processor|reg_7|Q [4]) # 
// ((!\processor|mux|Equal7~0_combout )))) # (\processor|reg_G|Q [4] & (!\processor|G_out~0_combout  & ((!\processor|reg_7|Q [4]) # (!\processor|mux|Equal7~0_combout )))) ) ) ) # ( !\processor|reg_1|Q [4] & ( !\processor|mux|Equal1~0_combout  & ( 
// (!\processor|reg_G|Q [4] & ((!\processor|reg_7|Q [4]) # ((!\processor|mux|Equal7~0_combout )))) # (\processor|reg_G|Q [4] & (!\processor|G_out~0_combout  & ((!\processor|reg_7|Q [4]) # (!\processor|mux|Equal7~0_combout )))) ) ) )

	.dataa(!\processor|reg_G|Q [4]),
	.datab(!\processor|reg_7|Q [4]),
	.datac(!\processor|mux|Equal7~0_combout ),
	.datad(!\processor|G_out~0_combout ),
	.datae(!\processor|reg_1|Q [4]),
	.dataf(!\processor|mux|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector4~3 .extended_lut = "off";
defparam \processor|mux|Selector4~3 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \processor|mux|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N6
cyclonev_lcell_comb \processor|mux|Selector4~4 (
// Equation(s):
// \processor|mux|Selector4~4_combout  = ( \processor|mux|WideNor0~combout  & ( \processor|mux|Selector4~0_combout  ) ) # ( !\processor|mux|WideNor0~combout  & ( \processor|mux|Selector4~0_combout  ) ) # ( \processor|mux|WideNor0~combout  & ( 
// !\processor|mux|Selector4~0_combout  & ( (((!\processor|mux|Selector4~3_combout ) # (DIN[4])) # (\processor|mux|Selector4~2_combout )) # (\processor|mux|Selector4~1_combout ) ) ) ) # ( !\processor|mux|WideNor0~combout  & ( 
// !\processor|mux|Selector4~0_combout  & ( ((!\processor|mux|Selector4~3_combout ) # (\processor|mux|Selector4~2_combout )) # (\processor|mux|Selector4~1_combout ) ) ) )

	.dataa(!\processor|mux|Selector4~1_combout ),
	.datab(!\processor|mux|Selector4~2_combout ),
	.datac(!\processor|mux|Selector4~3_combout ),
	.datad(!DIN[4]),
	.datae(!\processor|mux|WideNor0~combout ),
	.dataf(!\processor|mux|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector4~4 .extended_lut = "off";
defparam \processor|mux|Selector4~4 .lut_mask = 64'hF7F7F7FFFFFFFFFF;
defparam \processor|mux|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N29
dffeas \processor|reg_2|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_2|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N25
dffeas \processor|reg_3|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_3|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N27
cyclonev_lcell_comb \processor|mux|Selector3~1 (
// Equation(s):
// \processor|mux|Selector3~1_combout  = ( \processor|reg_2|Q [5] & ( \processor|reg_3|Q [5] & ( (\processor|mux|Equal2~0_combout  & (\processor|Selector2~3_combout  & (!\processor|Selector4~0_combout  $ (!\processor|Selector3~2_combout )))) ) ) ) # ( 
// !\processor|reg_2|Q [5] & ( \processor|reg_3|Q [5] & ( (\processor|Selector4~0_combout  & (\processor|mux|Equal2~0_combout  & (\processor|Selector2~3_combout  & !\processor|Selector3~2_combout ))) ) ) ) # ( \processor|reg_2|Q [5] & ( !\processor|reg_3|Q 
// [5] & ( (!\processor|Selector4~0_combout  & (\processor|mux|Equal2~0_combout  & (\processor|Selector2~3_combout  & \processor|Selector3~2_combout ))) ) ) )

	.dataa(!\processor|Selector4~0_combout ),
	.datab(!\processor|mux|Equal2~0_combout ),
	.datac(!\processor|Selector2~3_combout ),
	.datad(!\processor|Selector3~2_combout ),
	.datae(!\processor|reg_2|Q [5]),
	.dataf(!\processor|reg_3|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector3~1 .extended_lut = "off";
defparam \processor|mux|Selector3~1 .lut_mask = 64'h0000000201000102;
defparam \processor|mux|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N53
dffeas \processor|reg_6|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_6|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N45
cyclonev_lcell_comb \processor|reg_5|Q[5]~feeder (
// Equation(s):
// \processor|reg_5|Q[5]~feeder_combout  = ( \processor|mux|Selector3~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_5|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_5|Q[5]~feeder .extended_lut = "off";
defparam \processor|reg_5|Q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_5|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N46
dffeas \processor|reg_5|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_5|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_5|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N48
cyclonev_lcell_comb \processor|mux|Selector3~2 (
// Equation(s):
// \processor|mux|Selector3~2_combout  = ( \processor|reg_5|Q [5] & ( \processor|mux|Equal4~0_combout  & ( (!\processor|Selector5~1_combout  & ((!\processor|Selector7~2_combout  & ((!\processor|Selector6~2_combout ))) # (\processor|Selector7~2_combout  & 
// (\processor|reg_6|Q [5] & \processor|Selector6~2_combout )))) ) ) ) # ( !\processor|reg_5|Q [5] & ( \processor|mux|Equal4~0_combout  & ( (\processor|reg_6|Q [5] & (\processor|Selector7~2_combout  & (\processor|Selector6~2_combout  & 
// !\processor|Selector5~1_combout ))) ) ) )

	.dataa(!\processor|reg_6|Q [5]),
	.datab(!\processor|Selector7~2_combout ),
	.datac(!\processor|Selector6~2_combout ),
	.datad(!\processor|Selector5~1_combout ),
	.datae(!\processor|reg_5|Q [5]),
	.dataf(!\processor|mux|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector3~2 .extended_lut = "off";
defparam \processor|mux|Selector3~2 .lut_mask = 64'h000000000100C100;
defparam \processor|mux|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N53
dffeas \processor|reg_0|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_0|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N26
dffeas \processor|reg_4|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_4|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N51
cyclonev_lcell_comb \processor|mux|Selector3~0 (
// Equation(s):
// \processor|mux|Selector3~0_combout  = ( \processor|reg_0|Q [5] & ( \processor|reg_4|Q [5] & ( (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & (!\processor|Selector1~4_combout  $ (!\processor|Selector5~1_combout )))) ) ) ) # ( 
// !\processor|reg_0|Q [5] & ( \processor|reg_4|Q [5] & ( (!\processor|Selector1~4_combout  & (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & \processor|Selector5~1_combout ))) ) ) ) # ( \processor|reg_0|Q [5] & ( !\processor|reg_4|Q 
// [5] & ( (\processor|Selector1~4_combout  & (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & !\processor|Selector5~1_combout ))) ) ) )

	.dataa(!\processor|Selector1~4_combout ),
	.datab(!\processor|mux|Equal0~3_combout ),
	.datac(!\processor|mux|Equal0~2_combout ),
	.datad(!\processor|Selector5~1_combout ),
	.datae(!\processor|reg_0|Q [5]),
	.dataf(!\processor|reg_4|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector3~0 .extended_lut = "off";
defparam \processor|mux|Selector3~0 .lut_mask = 64'h0000010000020102;
defparam \processor|mux|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N50
dffeas \processor|reg_A|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|mux|Selector3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N3
cyclonev_lcell_comb \processor|ALU|add_or_sub[3].FA|cout~0 (
// Equation(s):
// \processor|ALU|add_or_sub[3].FA|cout~0_combout  = ( \processor|mux|Selector5~5_combout  & ( (\processor|reg_A|Q [3] & (!\processor|add_sub~1_combout  $ (((!\processor|mux|Selector5~0_combout  & \processor|mux|Selector5~3_combout ))))) ) ) # ( 
// !\processor|mux|Selector5~5_combout  & ( (\processor|reg_A|Q [3] & !\processor|add_sub~1_combout ) ) )

	.dataa(!\processor|reg_A|Q [3]),
	.datab(!\processor|mux|Selector5~0_combout ),
	.datac(!\processor|add_sub~1_combout ),
	.datad(!\processor|mux|Selector5~3_combout ),
	.datae(gnd),
	.dataf(!\processor|mux|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[3].FA|cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[3].FA|cout~0 .extended_lut = "off";
defparam \processor|ALU|add_or_sub[3].FA|cout~0 .lut_mask = 64'h5050505050145014;
defparam \processor|ALU|add_or_sub[3].FA|cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N15
cyclonev_lcell_comb \processor|mux|Selector3~5 (
// Equation(s):
// \processor|mux|Selector3~5_combout  = ( DIN[5] & ( (!\processor|mux|Selector3~2_combout  & ((!\processor|mux|WideNor0~1_combout ) # (\processor|mux|WideNor0~0_combout ))) ) ) # ( !DIN[5] & ( !\processor|mux|Selector3~2_combout  ) )

	.dataa(!\processor|mux|WideNor0~0_combout ),
	.datab(gnd),
	.datac(!\processor|mux|Selector3~2_combout ),
	.datad(!\processor|mux|WideNor0~1_combout ),
	.datae(gnd),
	.dataf(!DIN[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector3~5 .extended_lut = "off";
defparam \processor|mux|Selector3~5 .lut_mask = 64'hF0F0F0F0F050F050;
defparam \processor|mux|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N42
cyclonev_lcell_comb \processor|ALU|comb~4 (
// Equation(s):
// \processor|ALU|comb~4_combout  = ( \processor|mux|Selector3~5_combout  & ( !\processor|add_sub~1_combout  $ (((!\processor|mux|Selector3~1_combout  & (!\processor|mux|Selector3~0_combout  & \processor|mux|Selector3~3_combout )))) ) ) # ( 
// !\processor|mux|Selector3~5_combout  & ( !\processor|add_sub~1_combout  ) )

	.dataa(!\processor|add_sub~1_combout ),
	.datab(!\processor|mux|Selector3~1_combout ),
	.datac(!\processor|mux|Selector3~0_combout ),
	.datad(!\processor|mux|Selector3~3_combout ),
	.datae(gnd),
	.dataf(!\processor|mux|Selector3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|comb~4 .extended_lut = "off";
defparam \processor|ALU|comb~4 .lut_mask = 64'hAAAAAAAAAA6AAA6A;
defparam \processor|ALU|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N45
cyclonev_lcell_comb \processor|ALU|comb~3 (
// Equation(s):
// \processor|ALU|comb~3_combout  = ( \processor|mux|Selector4~5_combout  & ( !\processor|add_sub~1_combout  $ (((!\processor|mux|Selector4~0_combout  & \processor|mux|Selector4~3_combout ))) ) ) # ( !\processor|mux|Selector4~5_combout  & ( 
// !\processor|add_sub~1_combout  ) )

	.dataa(!\processor|add_sub~1_combout ),
	.datab(gnd),
	.datac(!\processor|mux|Selector4~0_combout ),
	.datad(!\processor|mux|Selector4~3_combout ),
	.datae(gnd),
	.dataf(!\processor|mux|Selector4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|comb~3 .extended_lut = "off";
defparam \processor|ALU|comb~3 .lut_mask = 64'hAAAAAAAAAA5AAA5A;
defparam \processor|ALU|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N24
cyclonev_lcell_comb \processor|ALU|add_or_sub[3].FA|cout~1 (
// Equation(s):
// \processor|ALU|add_or_sub[3].FA|cout~1_combout  = ( \processor|ALU|add_or_sub[3].FA|s~0_combout  & ( \processor|ALU|add_or_sub[0].FA|cout~0_combout  & ( (!\processor|reg_A|Q [2] & (\processor|ALU|comb~1_combout  & ((\processor|ALU|comb~0_combout ) # 
// (\processor|reg_A|Q [1])))) # (\processor|reg_A|Q [2] & (((\processor|ALU|comb~1_combout ) # (\processor|ALU|comb~0_combout )) # (\processor|reg_A|Q [1]))) ) ) ) # ( \processor|ALU|add_or_sub[3].FA|s~0_combout  & ( 
// !\processor|ALU|add_or_sub[0].FA|cout~0_combout  & ( (!\processor|reg_A|Q [2] & (\processor|reg_A|Q [1] & (\processor|ALU|comb~0_combout  & \processor|ALU|comb~1_combout ))) # (\processor|reg_A|Q [2] & (((\processor|reg_A|Q [1] & 
// \processor|ALU|comb~0_combout )) # (\processor|ALU|comb~1_combout ))) ) ) )

	.dataa(!\processor|reg_A|Q [2]),
	.datab(!\processor|reg_A|Q [1]),
	.datac(!\processor|ALU|comb~0_combout ),
	.datad(!\processor|ALU|comb~1_combout ),
	.datae(!\processor|ALU|add_or_sub[3].FA|s~0_combout ),
	.dataf(!\processor|ALU|add_or_sub[0].FA|cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[3].FA|cout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[3].FA|cout~1 .extended_lut = "off";
defparam \processor|ALU|add_or_sub[3].FA|cout~1 .lut_mask = 64'h000001570000157F;
defparam \processor|ALU|add_or_sub[3].FA|cout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N0
cyclonev_lcell_comb \processor|ALU|add_or_sub[5].FA|s (
// Equation(s):
// \processor|ALU|add_or_sub[5].FA|s~combout  = ( \processor|ALU|comb~3_combout  & ( \processor|ALU|add_or_sub[3].FA|cout~1_combout  & ( !\processor|reg_A|Q [5] $ (\processor|ALU|comb~4_combout ) ) ) ) # ( !\processor|ALU|comb~3_combout  & ( 
// \processor|ALU|add_or_sub[3].FA|cout~1_combout  & ( !\processor|reg_A|Q [5] $ (!\processor|reg_A|Q [4] $ (\processor|ALU|comb~4_combout )) ) ) ) # ( \processor|ALU|comb~3_combout  & ( !\processor|ALU|add_or_sub[3].FA|cout~1_combout  & ( 
// !\processor|reg_A|Q [5] $ (!\processor|ALU|comb~4_combout  $ (((\processor|ALU|add_or_sub[3].FA|cout~0_combout ) # (\processor|reg_A|Q [4])))) ) ) ) # ( !\processor|ALU|comb~3_combout  & ( !\processor|ALU|add_or_sub[3].FA|cout~1_combout  & ( 
// !\processor|reg_A|Q [5] $ (!\processor|ALU|comb~4_combout  $ (((\processor|reg_A|Q [4] & \processor|ALU|add_or_sub[3].FA|cout~0_combout )))) ) ) )

	.dataa(!\processor|reg_A|Q [5]),
	.datab(!\processor|reg_A|Q [4]),
	.datac(!\processor|ALU|add_or_sub[3].FA|cout~0_combout ),
	.datad(!\processor|ALU|comb~4_combout ),
	.datae(!\processor|ALU|comb~3_combout ),
	.dataf(!\processor|ALU|add_or_sub[3].FA|cout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[5].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[5].FA|s .extended_lut = "off";
defparam \processor|ALU|add_or_sub[5].FA|s .lut_mask = 64'h56A96A956699AA55;
defparam \processor|ALU|add_or_sub[5].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N1
dffeas \processor|reg_G|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|ALU|add_or_sub[5].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N32
dffeas \processor|reg_7|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_7|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_7|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N2
dffeas \processor|reg_1|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_1|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N0
cyclonev_lcell_comb \processor|mux|Selector3~3 (
// Equation(s):
// \processor|mux|Selector3~3_combout  = ( !\processor|reg_1|Q [5] & ( \processor|mux|Equal1~0_combout  & ( (!\processor|reg_G|Q [5] & ((!\processor|reg_7|Q [5]) # ((!\processor|mux|Equal7~0_combout )))) # (\processor|reg_G|Q [5] & 
// (!\processor|G_out~0_combout  & ((!\processor|reg_7|Q [5]) # (!\processor|mux|Equal7~0_combout )))) ) ) ) # ( \processor|reg_1|Q [5] & ( !\processor|mux|Equal1~0_combout  & ( (!\processor|reg_G|Q [5] & ((!\processor|reg_7|Q [5]) # 
// ((!\processor|mux|Equal7~0_combout )))) # (\processor|reg_G|Q [5] & (!\processor|G_out~0_combout  & ((!\processor|reg_7|Q [5]) # (!\processor|mux|Equal7~0_combout )))) ) ) ) # ( !\processor|reg_1|Q [5] & ( !\processor|mux|Equal1~0_combout  & ( 
// (!\processor|reg_G|Q [5] & ((!\processor|reg_7|Q [5]) # ((!\processor|mux|Equal7~0_combout )))) # (\processor|reg_G|Q [5] & (!\processor|G_out~0_combout  & ((!\processor|reg_7|Q [5]) # (!\processor|mux|Equal7~0_combout )))) ) ) )

	.dataa(!\processor|reg_G|Q [5]),
	.datab(!\processor|reg_7|Q [5]),
	.datac(!\processor|mux|Equal7~0_combout ),
	.datad(!\processor|G_out~0_combout ),
	.datae(!\processor|reg_1|Q [5]),
	.dataf(!\processor|mux|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector3~3 .extended_lut = "off";
defparam \processor|mux|Selector3~3 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \processor|mux|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N48
cyclonev_lcell_comb \processor|mux|Selector3~4 (
// Equation(s):
// \processor|mux|Selector3~4_combout  = ( \processor|mux|Selector3~3_combout  & ( \processor|mux|WideNor0~combout  & ( (((DIN[5]) # (\processor|mux|Selector3~0_combout )) # (\processor|mux|Selector3~2_combout )) # (\processor|mux|Selector3~1_combout ) ) ) ) 
// # ( !\processor|mux|Selector3~3_combout  & ( \processor|mux|WideNor0~combout  ) ) # ( \processor|mux|Selector3~3_combout  & ( !\processor|mux|WideNor0~combout  & ( ((\processor|mux|Selector3~0_combout ) # (\processor|mux|Selector3~2_combout )) # 
// (\processor|mux|Selector3~1_combout ) ) ) ) # ( !\processor|mux|Selector3~3_combout  & ( !\processor|mux|WideNor0~combout  ) )

	.dataa(!\processor|mux|Selector3~1_combout ),
	.datab(!\processor|mux|Selector3~2_combout ),
	.datac(!\processor|mux|Selector3~0_combout ),
	.datad(!DIN[5]),
	.datae(!\processor|mux|Selector3~3_combout ),
	.dataf(!\processor|mux|WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector3~4 .extended_lut = "off";
defparam \processor|mux|Selector3~4 .lut_mask = 64'hFFFF7F7FFFFF7FFF;
defparam \processor|mux|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N39
cyclonev_lcell_comb \processor|reg_6|Q[6]~feeder (
// Equation(s):
// \processor|reg_6|Q[6]~feeder_combout  = ( \processor|mux|Selector2~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_6|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_6|Q[6]~feeder .extended_lut = "off";
defparam \processor|reg_6|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_6|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N41
dffeas \processor|reg_6|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_6|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_6|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N12
cyclonev_lcell_comb \processor|reg_5|Q[6]~feeder (
// Equation(s):
// \processor|reg_5|Q[6]~feeder_combout  = ( \processor|mux|Selector2~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_5|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_5|Q[6]~feeder .extended_lut = "off";
defparam \processor|reg_5|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_5|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N13
dffeas \processor|reg_5|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_5|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_5|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N6
cyclonev_lcell_comb \processor|mux|Selector2~2 (
// Equation(s):
// \processor|mux|Selector2~2_combout  = ( \processor|Selector7~2_combout  & ( \processor|mux|Equal4~0_combout  & ( (\processor|reg_6|Q [6] & (!\processor|Selector5~1_combout  & \processor|Selector6~2_combout )) ) ) ) # ( !\processor|Selector7~2_combout  & ( 
// \processor|mux|Equal4~0_combout  & ( (!\processor|Selector5~1_combout  & (!\processor|Selector6~2_combout  & \processor|reg_5|Q [6])) ) ) )

	.dataa(!\processor|reg_6|Q [6]),
	.datab(!\processor|Selector5~1_combout ),
	.datac(!\processor|Selector6~2_combout ),
	.datad(!\processor|reg_5|Q [6]),
	.datae(!\processor|Selector7~2_combout ),
	.dataf(!\processor|mux|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector2~2 .extended_lut = "off";
defparam \processor|mux|Selector2~2 .lut_mask = 64'h0000000000C00404;
defparam \processor|mux|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N45
cyclonev_lcell_comb \processor|reg_3|Q[6]~feeder (
// Equation(s):
// \processor|reg_3|Q[6]~feeder_combout  = ( \processor|mux|Selector2~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_3|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_3|Q[6]~feeder .extended_lut = "off";
defparam \processor|reg_3|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_3|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N46
dffeas \processor|reg_3|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_3|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_3|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y10_N35
dffeas \processor|reg_2|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_2|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N33
cyclonev_lcell_comb \processor|mux|Selector2~1 (
// Equation(s):
// \processor|mux|Selector2~1_combout  = ( \processor|reg_2|Q [6] & ( \processor|mux|Equal2~0_combout  & ( (\processor|Selector2~3_combout  & ((!\processor|Selector4~0_combout  & ((\processor|Selector3~2_combout ))) # (\processor|Selector4~0_combout  & 
// (\processor|reg_3|Q [6] & !\processor|Selector3~2_combout )))) ) ) ) # ( !\processor|reg_2|Q [6] & ( \processor|mux|Equal2~0_combout  & ( (\processor|Selector4~0_combout  & (\processor|reg_3|Q [6] & (\processor|Selector2~3_combout  & 
// !\processor|Selector3~2_combout ))) ) ) )

	.dataa(!\processor|Selector4~0_combout ),
	.datab(!\processor|reg_3|Q [6]),
	.datac(!\processor|Selector2~3_combout ),
	.datad(!\processor|Selector3~2_combout ),
	.datae(!\processor|reg_2|Q [6]),
	.dataf(!\processor|mux|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector2~1 .extended_lut = "off";
defparam \processor|mux|Selector2~1 .lut_mask = 64'h000000000100010A;
defparam \processor|mux|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N2
dffeas \processor|reg_0|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_0|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N13
dffeas \processor|reg_4|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_4|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N0
cyclonev_lcell_comb \processor|mux|Selector2~0 (
// Equation(s):
// \processor|mux|Selector2~0_combout  = ( \processor|reg_0|Q [6] & ( \processor|reg_4|Q [6] & ( (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & (!\processor|Selector1~4_combout  $ (!\processor|Selector5~1_combout )))) ) ) ) # ( 
// !\processor|reg_0|Q [6] & ( \processor|reg_4|Q [6] & ( (!\processor|Selector1~4_combout  & (\processor|mux|Equal0~3_combout  & (\processor|Selector5~1_combout  & \processor|mux|Equal0~2_combout ))) ) ) ) # ( \processor|reg_0|Q [6] & ( !\processor|reg_4|Q 
// [6] & ( (\processor|Selector1~4_combout  & (\processor|mux|Equal0~3_combout  & (!\processor|Selector5~1_combout  & \processor|mux|Equal0~2_combout ))) ) ) )

	.dataa(!\processor|Selector1~4_combout ),
	.datab(!\processor|mux|Equal0~3_combout ),
	.datac(!\processor|Selector5~1_combout ),
	.datad(!\processor|mux|Equal0~2_combout ),
	.datae(!\processor|reg_0|Q [6]),
	.dataf(!\processor|reg_4|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector2~0 .extended_lut = "off";
defparam \processor|mux|Selector2~0 .lut_mask = 64'h0000001000020012;
defparam \processor|mux|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N33
cyclonev_lcell_comb \processor|reg_7|Q[6]~feeder (
// Equation(s):
// \processor|reg_7|Q[6]~feeder_combout  = ( \processor|mux|Selector2~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_7|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_7|Q[6]~feeder .extended_lut = "off";
defparam \processor|reg_7|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_7|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N34
dffeas \processor|reg_7|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_7|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_7|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_7|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y10_N2
dffeas \processor|reg_A|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|mux|Selector2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N45
cyclonev_lcell_comb \processor|mux|Selector2~5 (
// Equation(s):
// \processor|mux|Selector2~5_combout  = ( !\processor|mux|Selector2~1_combout  & ( (!\processor|mux|Selector2~2_combout  & (((!\processor|mux|WideNor0~1_combout ) # (!DIN[6])) # (\processor|mux|WideNor0~0_combout ))) ) )

	.dataa(!\processor|mux|WideNor0~0_combout ),
	.datab(!\processor|mux|WideNor0~1_combout ),
	.datac(!\processor|mux|Selector2~2_combout ),
	.datad(!DIN[6]),
	.datae(gnd),
	.dataf(!\processor|mux|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector2~5 .extended_lut = "off";
defparam \processor|mux|Selector2~5 .lut_mask = 64'hF0D0F0D000000000;
defparam \processor|mux|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N24
cyclonev_lcell_comb \processor|ALU|add_or_sub[6].FA|s~0 (
// Equation(s):
// \processor|ALU|add_or_sub[6].FA|s~0_combout  = ( \processor|mux|Selector2~3_combout  & ( \processor|mux|Selector2~5_combout  & ( !\processor|reg_A|Q [6] $ (!\processor|add_sub~1_combout  $ (\processor|mux|Selector2~0_combout )) ) ) ) # ( 
// !\processor|mux|Selector2~3_combout  & ( \processor|mux|Selector2~5_combout  & ( !\processor|reg_A|Q [6] $ (\processor|add_sub~1_combout ) ) ) ) # ( \processor|mux|Selector2~3_combout  & ( !\processor|mux|Selector2~5_combout  & ( !\processor|reg_A|Q [6] $ 
// (\processor|add_sub~1_combout ) ) ) ) # ( !\processor|mux|Selector2~3_combout  & ( !\processor|mux|Selector2~5_combout  & ( !\processor|reg_A|Q [6] $ (\processor|add_sub~1_combout ) ) ) )

	.dataa(!\processor|reg_A|Q [6]),
	.datab(!\processor|add_sub~1_combout ),
	.datac(!\processor|mux|Selector2~0_combout ),
	.datad(gnd),
	.datae(!\processor|mux|Selector2~3_combout ),
	.dataf(!\processor|mux|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[6].FA|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[6].FA|s~0 .extended_lut = "off";
defparam \processor|ALU|add_or_sub[6].FA|s~0 .lut_mask = 64'h9999999999996969;
defparam \processor|ALU|add_or_sub[6].FA|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N30
cyclonev_lcell_comb \processor|ALU|add_or_sub[3].FA|cout (
// Equation(s):
// \processor|ALU|add_or_sub[3].FA|cout~combout  = ( \processor|ALU|comb~1_combout  & ( (!\processor|reg_A|Q [3] & (\processor|ALU|comb~2_combout  & ((\processor|ALU|add_or_sub[1].FA|cout~combout ) # (\processor|reg_A|Q [2])))) # (\processor|reg_A|Q [3] & 
// (((\processor|ALU|add_or_sub[1].FA|cout~combout ) # (\processor|ALU|comb~2_combout )) # (\processor|reg_A|Q [2]))) ) ) # ( !\processor|ALU|comb~1_combout  & ( (!\processor|reg_A|Q [3] & (\processor|reg_A|Q [2] & (\processor|ALU|comb~2_combout  & 
// \processor|ALU|add_or_sub[1].FA|cout~combout ))) # (\processor|reg_A|Q [3] & (((\processor|reg_A|Q [2] & \processor|ALU|add_or_sub[1].FA|cout~combout )) # (\processor|ALU|comb~2_combout ))) ) )

	.dataa(!\processor|reg_A|Q [3]),
	.datab(!\processor|reg_A|Q [2]),
	.datac(!\processor|ALU|comb~2_combout ),
	.datad(!\processor|ALU|add_or_sub[1].FA|cout~combout ),
	.datae(gnd),
	.dataf(!\processor|ALU|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[3].FA|cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[3].FA|cout .extended_lut = "off";
defparam \processor|ALU|add_or_sub[3].FA|cout .lut_mask = 64'h05170517175F175F;
defparam \processor|ALU|add_or_sub[3].FA|cout .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N42
cyclonev_lcell_comb \processor|ALU|add_or_sub[6].FA|s (
// Equation(s):
// \processor|ALU|add_or_sub[6].FA|s~combout  = ( \processor|ALU|comb~3_combout  & ( \processor|ALU|add_or_sub[3].FA|cout~combout  & ( !\processor|ALU|add_or_sub[6].FA|s~0_combout  $ (((!\processor|reg_A|Q [5] & !\processor|ALU|comb~4_combout ))) ) ) ) # ( 
// !\processor|ALU|comb~3_combout  & ( \processor|ALU|add_or_sub[3].FA|cout~combout  & ( !\processor|ALU|add_or_sub[6].FA|s~0_combout  $ (((!\processor|reg_A|Q [5] & ((!\processor|reg_A|Q [4]) # (!\processor|ALU|comb~4_combout ))) # (\processor|reg_A|Q [5] & 
// (!\processor|reg_A|Q [4] & !\processor|ALU|comb~4_combout )))) ) ) ) # ( \processor|ALU|comb~3_combout  & ( !\processor|ALU|add_or_sub[3].FA|cout~combout  & ( !\processor|ALU|add_or_sub[6].FA|s~0_combout  $ (((!\processor|reg_A|Q [5] & 
// ((!\processor|reg_A|Q [4]) # (!\processor|ALU|comb~4_combout ))) # (\processor|reg_A|Q [5] & (!\processor|reg_A|Q [4] & !\processor|ALU|comb~4_combout )))) ) ) ) # ( !\processor|ALU|comb~3_combout  & ( !\processor|ALU|add_or_sub[3].FA|cout~combout  & ( 
// !\processor|ALU|add_or_sub[6].FA|s~0_combout  $ (((!\processor|reg_A|Q [5]) # (!\processor|ALU|comb~4_combout ))) ) ) )

	.dataa(!\processor|reg_A|Q [5]),
	.datab(!\processor|reg_A|Q [4]),
	.datac(!\processor|ALU|comb~4_combout ),
	.datad(!\processor|ALU|add_or_sub[6].FA|s~0_combout ),
	.datae(!\processor|ALU|comb~3_combout ),
	.dataf(!\processor|ALU|add_or_sub[3].FA|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[6].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[6].FA|s .extended_lut = "off";
defparam \processor|ALU|add_or_sub[6].FA|s .lut_mask = 64'h05FA17E817E85FA0;
defparam \processor|ALU|add_or_sub[6].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N43
dffeas \processor|reg_G|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|ALU|add_or_sub[6].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N5
dffeas \processor|reg_1|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_1|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N3
cyclonev_lcell_comb \processor|mux|Selector2~3 (
// Equation(s):
// \processor|mux|Selector2~3_combout  = ( \processor|reg_1|Q [6] & ( \processor|mux|Equal7~0_combout  & ( (!\processor|reg_7|Q [6] & (!\processor|mux|Equal1~0_combout  & ((!\processor|G_out~0_combout ) # (!\processor|reg_G|Q [6])))) ) ) ) # ( 
// !\processor|reg_1|Q [6] & ( \processor|mux|Equal7~0_combout  & ( (!\processor|reg_7|Q [6] & ((!\processor|G_out~0_combout ) # (!\processor|reg_G|Q [6]))) ) ) ) # ( \processor|reg_1|Q [6] & ( !\processor|mux|Equal7~0_combout  & ( 
// (!\processor|mux|Equal1~0_combout  & ((!\processor|G_out~0_combout ) # (!\processor|reg_G|Q [6]))) ) ) ) # ( !\processor|reg_1|Q [6] & ( !\processor|mux|Equal7~0_combout  & ( (!\processor|G_out~0_combout ) # (!\processor|reg_G|Q [6]) ) ) )

	.dataa(!\processor|reg_7|Q [6]),
	.datab(!\processor|G_out~0_combout ),
	.datac(!\processor|mux|Equal1~0_combout ),
	.datad(!\processor|reg_G|Q [6]),
	.datae(!\processor|reg_1|Q [6]),
	.dataf(!\processor|mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector2~3 .extended_lut = "off";
defparam \processor|mux|Selector2~3 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \processor|mux|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N0
cyclonev_lcell_comb \processor|mux|Selector2~4 (
// Equation(s):
// \processor|mux|Selector2~4_combout  = ( \processor|mux|Selector2~3_combout  & ( \processor|mux|WideNor0~combout  & ( (((\processor|mux|Selector2~0_combout ) # (\processor|mux|Selector2~1_combout )) # (\processor|mux|Selector2~2_combout )) # (DIN[6]) ) ) ) 
// # ( !\processor|mux|Selector2~3_combout  & ( \processor|mux|WideNor0~combout  ) ) # ( \processor|mux|Selector2~3_combout  & ( !\processor|mux|WideNor0~combout  & ( ((\processor|mux|Selector2~0_combout ) # (\processor|mux|Selector2~1_combout )) # 
// (\processor|mux|Selector2~2_combout ) ) ) ) # ( !\processor|mux|Selector2~3_combout  & ( !\processor|mux|WideNor0~combout  ) )

	.dataa(!DIN[6]),
	.datab(!\processor|mux|Selector2~2_combout ),
	.datac(!\processor|mux|Selector2~1_combout ),
	.datad(!\processor|mux|Selector2~0_combout ),
	.datae(!\processor|mux|Selector2~3_combout ),
	.dataf(!\processor|mux|WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector2~4 .extended_lut = "off";
defparam \processor|mux|Selector2~4 .lut_mask = 64'hFFFF3FFFFFFF7FFF;
defparam \processor|mux|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N50
dffeas \processor|reg_0|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_0|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N29
dffeas \processor|reg_4|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_4|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N48
cyclonev_lcell_comb \processor|mux|Selector1~0 (
// Equation(s):
// \processor|mux|Selector1~0_combout  = ( \processor|reg_0|Q [7] & ( \processor|reg_4|Q [7] & ( (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & (!\processor|Selector1~4_combout  $ (!\processor|Selector5~1_combout )))) ) ) ) # ( 
// !\processor|reg_0|Q [7] & ( \processor|reg_4|Q [7] & ( (!\processor|Selector1~4_combout  & (\processor|mux|Equal0~3_combout  & (\processor|Selector5~1_combout  & \processor|mux|Equal0~2_combout ))) ) ) ) # ( \processor|reg_0|Q [7] & ( !\processor|reg_4|Q 
// [7] & ( (\processor|Selector1~4_combout  & (\processor|mux|Equal0~3_combout  & (!\processor|Selector5~1_combout  & \processor|mux|Equal0~2_combout ))) ) ) )

	.dataa(!\processor|Selector1~4_combout ),
	.datab(!\processor|mux|Equal0~3_combout ),
	.datac(!\processor|Selector5~1_combout ),
	.datad(!\processor|mux|Equal0~2_combout ),
	.datae(!\processor|reg_0|Q [7]),
	.dataf(!\processor|reg_4|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector1~0 .extended_lut = "off";
defparam \processor|mux|Selector1~0 .lut_mask = 64'h0000001000020012;
defparam \processor|mux|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N26
dffeas \processor|reg_2|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_2|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N18
cyclonev_lcell_comb \processor|reg_3|Q[7]~feeder (
// Equation(s):
// \processor|reg_3|Q[7]~feeder_combout  = ( \processor|mux|Selector1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_3|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_3|Q[7]~feeder .extended_lut = "off";
defparam \processor|reg_3|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_3|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N20
dffeas \processor|reg_3|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_3|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_3|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N24
cyclonev_lcell_comb \processor|mux|Selector1~1 (
// Equation(s):
// \processor|mux|Selector1~1_combout  = ( \processor|reg_2|Q [7] & ( \processor|reg_3|Q [7] & ( (\processor|mux|Equal2~0_combout  & (\processor|Selector2~3_combout  & (!\processor|Selector4~0_combout  $ (!\processor|Selector3~2_combout )))) ) ) ) # ( 
// !\processor|reg_2|Q [7] & ( \processor|reg_3|Q [7] & ( (\processor|Selector4~0_combout  & (\processor|mux|Equal2~0_combout  & (!\processor|Selector3~2_combout  & \processor|Selector2~3_combout ))) ) ) ) # ( \processor|reg_2|Q [7] & ( !\processor|reg_3|Q 
// [7] & ( (!\processor|Selector4~0_combout  & (\processor|mux|Equal2~0_combout  & (\processor|Selector3~2_combout  & \processor|Selector2~3_combout ))) ) ) )

	.dataa(!\processor|Selector4~0_combout ),
	.datab(!\processor|mux|Equal2~0_combout ),
	.datac(!\processor|Selector3~2_combout ),
	.datad(!\processor|Selector2~3_combout ),
	.datae(!\processor|reg_2|Q [7]),
	.dataf(!\processor|reg_3|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector1~1 .extended_lut = "off";
defparam \processor|mux|Selector1~1 .lut_mask = 64'h0000000200100012;
defparam \processor|mux|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N33
cyclonev_lcell_comb \processor|reg_7|Q[7]~feeder (
// Equation(s):
// \processor|reg_7|Q[7]~feeder_combout  = ( \processor|mux|Selector1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_7|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_7|Q[7]~feeder .extended_lut = "off";
defparam \processor|reg_7|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_7|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N35
dffeas \processor|reg_7|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_7|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_7|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_7|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N15
cyclonev_lcell_comb \processor|ALU|comb~5 (
// Equation(s):
// \processor|ALU|comb~5_combout  = ( \processor|mux|Selector2~5_combout  & ( !\processor|add_sub~1_combout  $ (((\processor|mux|Selector2~3_combout  & !\processor|mux|Selector2~0_combout ))) ) ) # ( !\processor|mux|Selector2~5_combout  & ( 
// !\processor|add_sub~1_combout  ) )

	.dataa(!\processor|add_sub~1_combout ),
	.datab(gnd),
	.datac(!\processor|mux|Selector2~3_combout ),
	.datad(!\processor|mux|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\processor|mux|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|comb~5 .extended_lut = "off";
defparam \processor|ALU|comb~5 .lut_mask = 64'hAAAAAAAAA5AAA5AA;
defparam \processor|ALU|comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N56
dffeas \processor|reg_A|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|mux|Selector1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N0
cyclonev_lcell_comb \processor|reg_6|Q[7]~feeder (
// Equation(s):
// \processor|reg_6|Q[7]~feeder_combout  = ( \processor|mux|Selector1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_6|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_6|Q[7]~feeder .extended_lut = "off";
defparam \processor|reg_6|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_6|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N1
dffeas \processor|reg_6|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_6|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_6|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N25
dffeas \processor|reg_5|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_5|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N18
cyclonev_lcell_comb \processor|mux|Selector1~2 (
// Equation(s):
// \processor|mux|Selector1~2_combout  = ( \processor|Selector7~2_combout  & ( \processor|mux|Equal4~0_combout  & ( (\processor|reg_6|Q [7] & (!\processor|Selector5~1_combout  & \processor|Selector6~2_combout )) ) ) ) # ( !\processor|Selector7~2_combout  & ( 
// \processor|mux|Equal4~0_combout  & ( (!\processor|Selector5~1_combout  & (\processor|reg_5|Q [7] & !\processor|Selector6~2_combout )) ) ) )

	.dataa(!\processor|reg_6|Q [7]),
	.datab(!\processor|Selector5~1_combout ),
	.datac(!\processor|reg_5|Q [7]),
	.datad(!\processor|Selector6~2_combout ),
	.datae(!\processor|Selector7~2_combout ),
	.dataf(!\processor|mux|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector1~2 .extended_lut = "off";
defparam \processor|mux|Selector1~2 .lut_mask = 64'h000000000C000044;
defparam \processor|mux|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N24
cyclonev_lcell_comb \processor|mux|Selector1~5 (
// Equation(s):
// \processor|mux|Selector1~5_combout  = ( !\processor|mux|Selector1~2_combout  & ( DIN[7] & ( (!\processor|mux|WideNor0~1_combout ) # (\processor|mux|WideNor0~0_combout ) ) ) ) # ( !\processor|mux|Selector1~2_combout  & ( !DIN[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|mux|WideNor0~0_combout ),
	.datad(!\processor|mux|WideNor0~1_combout ),
	.datae(!\processor|mux|Selector1~2_combout ),
	.dataf(!DIN[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector1~5 .extended_lut = "off";
defparam \processor|mux|Selector1~5 .lut_mask = 64'hFFFF0000FF0F0000;
defparam \processor|mux|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N36
cyclonev_lcell_comb \processor|ALU|comb~6 (
// Equation(s):
// \processor|ALU|comb~6_combout  = ( \processor|mux|Selector1~5_combout  & ( !\processor|add_sub~1_combout  $ (((!\processor|mux|Selector1~1_combout  & (\processor|mux|Selector1~3_combout  & !\processor|mux|Selector1~0_combout )))) ) ) # ( 
// !\processor|mux|Selector1~5_combout  & ( !\processor|add_sub~1_combout  ) )

	.dataa(!\processor|add_sub~1_combout ),
	.datab(!\processor|mux|Selector1~1_combout ),
	.datac(!\processor|mux|Selector1~3_combout ),
	.datad(!\processor|mux|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\processor|mux|Selector1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|comb~6 .extended_lut = "off";
defparam \processor|ALU|comb~6 .lut_mask = 64'hAAAAAAAAA6AAA6AA;
defparam \processor|ALU|comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N6
cyclonev_lcell_comb \processor|ALU|add_or_sub[5].FA|cout (
// Equation(s):
// \processor|ALU|add_or_sub[5].FA|cout~combout  = ( \processor|ALU|add_or_sub[3].FA|cout~0_combout  & ( \processor|ALU|add_or_sub[3].FA|cout~1_combout  & ( (!\processor|reg_A|Q [5] & ((!\processor|ALU|comb~4_combout ) # ((!\processor|reg_A|Q [4] & 
// !\processor|ALU|comb~3_combout )))) # (\processor|reg_A|Q [5] & (!\processor|reg_A|Q [4] & (!\processor|ALU|comb~3_combout  & !\processor|ALU|comb~4_combout ))) ) ) ) # ( !\processor|ALU|add_or_sub[3].FA|cout~0_combout  & ( 
// \processor|ALU|add_or_sub[3].FA|cout~1_combout  & ( (!\processor|reg_A|Q [5] & ((!\processor|ALU|comb~4_combout ) # ((!\processor|reg_A|Q [4] & !\processor|ALU|comb~3_combout )))) # (\processor|reg_A|Q [5] & (!\processor|reg_A|Q [4] & 
// (!\processor|ALU|comb~3_combout  & !\processor|ALU|comb~4_combout ))) ) ) ) # ( \processor|ALU|add_or_sub[3].FA|cout~0_combout  & ( !\processor|ALU|add_or_sub[3].FA|cout~1_combout  & ( (!\processor|reg_A|Q [5] & ((!\processor|ALU|comb~4_combout ) # 
// ((!\processor|reg_A|Q [4] & !\processor|ALU|comb~3_combout )))) # (\processor|reg_A|Q [5] & (!\processor|reg_A|Q [4] & (!\processor|ALU|comb~3_combout  & !\processor|ALU|comb~4_combout ))) ) ) ) # ( !\processor|ALU|add_or_sub[3].FA|cout~0_combout  & ( 
// !\processor|ALU|add_or_sub[3].FA|cout~1_combout  & ( (!\processor|reg_A|Q [5] & ((!\processor|reg_A|Q [4]) # ((!\processor|ALU|comb~3_combout ) # (!\processor|ALU|comb~4_combout )))) # (\processor|reg_A|Q [5] & (!\processor|ALU|comb~4_combout  & 
// ((!\processor|reg_A|Q [4]) # (!\processor|ALU|comb~3_combout )))) ) ) )

	.dataa(!\processor|reg_A|Q [4]),
	.datab(!\processor|ALU|comb~3_combout ),
	.datac(!\processor|reg_A|Q [5]),
	.datad(!\processor|ALU|comb~4_combout ),
	.datae(!\processor|ALU|add_or_sub[3].FA|cout~0_combout ),
	.dataf(!\processor|ALU|add_or_sub[3].FA|cout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[5].FA|cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[5].FA|cout .extended_lut = "off";
defparam \processor|ALU|add_or_sub[5].FA|cout .lut_mask = 64'hFEE0F880F880F880;
defparam \processor|ALU|add_or_sub[5].FA|cout .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N48
cyclonev_lcell_comb \processor|ALU|add_or_sub[7].FA|s (
// Equation(s):
// \processor|ALU|add_or_sub[7].FA|s~combout  = ( \processor|ALU|add_or_sub[5].FA|cout~combout  & ( !\processor|reg_A|Q [7] $ (!\processor|ALU|comb~6_combout  $ (((\processor|reg_A|Q [6] & \processor|ALU|comb~5_combout )))) ) ) # ( 
// !\processor|ALU|add_or_sub[5].FA|cout~combout  & ( !\processor|reg_A|Q [7] $ (!\processor|ALU|comb~6_combout  $ (((\processor|ALU|comb~5_combout ) # (\processor|reg_A|Q [6])))) ) )

	.dataa(!\processor|reg_A|Q [6]),
	.datab(!\processor|ALU|comb~5_combout ),
	.datac(!\processor|reg_A|Q [7]),
	.datad(!\processor|ALU|comb~6_combout ),
	.datae(gnd),
	.dataf(!\processor|ALU|add_or_sub[5].FA|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[7].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[7].FA|s .extended_lut = "off";
defparam \processor|ALU|add_or_sub[7].FA|s .lut_mask = 64'h788778871EE11EE1;
defparam \processor|ALU|add_or_sub[7].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N49
dffeas \processor|reg_G|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|ALU|add_or_sub[7].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N56
dffeas \processor|reg_1|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_1|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N54
cyclonev_lcell_comb \processor|mux|Selector1~3 (
// Equation(s):
// \processor|mux|Selector1~3_combout  = ( !\processor|reg_1|Q [7] & ( \processor|mux|Equal1~0_combout  & ( (!\processor|reg_7|Q [7] & ((!\processor|G_out~0_combout ) # ((!\processor|reg_G|Q [7])))) # (\processor|reg_7|Q [7] & 
// (!\processor|mux|Equal7~0_combout  & ((!\processor|G_out~0_combout ) # (!\processor|reg_G|Q [7])))) ) ) ) # ( \processor|reg_1|Q [7] & ( !\processor|mux|Equal1~0_combout  & ( (!\processor|reg_7|Q [7] & ((!\processor|G_out~0_combout ) # 
// ((!\processor|reg_G|Q [7])))) # (\processor|reg_7|Q [7] & (!\processor|mux|Equal7~0_combout  & ((!\processor|G_out~0_combout ) # (!\processor|reg_G|Q [7])))) ) ) ) # ( !\processor|reg_1|Q [7] & ( !\processor|mux|Equal1~0_combout  & ( (!\processor|reg_7|Q 
// [7] & ((!\processor|G_out~0_combout ) # ((!\processor|reg_G|Q [7])))) # (\processor|reg_7|Q [7] & (!\processor|mux|Equal7~0_combout  & ((!\processor|G_out~0_combout ) # (!\processor|reg_G|Q [7])))) ) ) )

	.dataa(!\processor|reg_7|Q [7]),
	.datab(!\processor|G_out~0_combout ),
	.datac(!\processor|mux|Equal7~0_combout ),
	.datad(!\processor|reg_G|Q [7]),
	.datae(!\processor|reg_1|Q [7]),
	.dataf(!\processor|mux|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector1~3 .extended_lut = "off";
defparam \processor|mux|Selector1~3 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \processor|mux|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N54
cyclonev_lcell_comb \processor|mux|Selector1~4 (
// Equation(s):
// \processor|mux|Selector1~4_combout  = ( \processor|mux|Selector1~2_combout  & ( \processor|mux|WideNor0~combout  ) ) # ( !\processor|mux|Selector1~2_combout  & ( \processor|mux|WideNor0~combout  & ( (((!\processor|mux|Selector1~3_combout ) # 
// (\processor|mux|Selector1~1_combout )) # (\processor|mux|Selector1~0_combout )) # (DIN[7]) ) ) ) # ( \processor|mux|Selector1~2_combout  & ( !\processor|mux|WideNor0~combout  ) ) # ( !\processor|mux|Selector1~2_combout  & ( 
// !\processor|mux|WideNor0~combout  & ( ((!\processor|mux|Selector1~3_combout ) # (\processor|mux|Selector1~1_combout )) # (\processor|mux|Selector1~0_combout ) ) ) )

	.dataa(!DIN[7]),
	.datab(!\processor|mux|Selector1~0_combout ),
	.datac(!\processor|mux|Selector1~1_combout ),
	.datad(!\processor|mux|Selector1~3_combout ),
	.datae(!\processor|mux|Selector1~2_combout ),
	.dataf(!\processor|mux|WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector1~4 .extended_lut = "off";
defparam \processor|mux|Selector1~4 .lut_mask = 64'hFF3FFFFFFF7FFFFF;
defparam \processor|mux|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N18
cyclonev_lcell_comb \processor|reg_3|Q[8]~feeder (
// Equation(s):
// \processor|reg_3|Q[8]~feeder_combout  = ( \processor|mux|Selector0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_3|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_3|Q[8]~feeder .extended_lut = "off";
defparam \processor|reg_3|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_3|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N19
dffeas \processor|reg_3|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_3|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_3|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N44
dffeas \processor|reg_2|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_2|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N42
cyclonev_lcell_comb \processor|mux|Selector0~2 (
// Equation(s):
// \processor|mux|Selector0~2_combout  = ( \processor|reg_2|Q [8] & ( \processor|Selector3~2_combout  & ( (\processor|Selector2~3_combout  & (!\processor|Selector4~0_combout  & \processor|mux|Equal2~0_combout )) ) ) ) # ( \processor|reg_2|Q [8] & ( 
// !\processor|Selector3~2_combout  & ( (\processor|Selector2~3_combout  & (\processor|reg_3|Q [8] & (\processor|Selector4~0_combout  & \processor|mux|Equal2~0_combout ))) ) ) ) # ( !\processor|reg_2|Q [8] & ( !\processor|Selector3~2_combout  & ( 
// (\processor|Selector2~3_combout  & (\processor|reg_3|Q [8] & (\processor|Selector4~0_combout  & \processor|mux|Equal2~0_combout ))) ) ) )

	.dataa(!\processor|Selector2~3_combout ),
	.datab(!\processor|reg_3|Q [8]),
	.datac(!\processor|Selector4~0_combout ),
	.datad(!\processor|mux|Equal2~0_combout ),
	.datae(!\processor|reg_2|Q [8]),
	.dataf(!\processor|Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector0~2 .extended_lut = "off";
defparam \processor|mux|Selector0~2 .lut_mask = 64'h0001000100000050;
defparam \processor|mux|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N51
cyclonev_lcell_comb \processor|reg_6|Q[8]~feeder (
// Equation(s):
// \processor|reg_6|Q[8]~feeder_combout  = ( \processor|mux|Selector0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_6|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_6|Q[8]~feeder .extended_lut = "off";
defparam \processor|reg_6|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_6|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N53
dffeas \processor|reg_6|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_6|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_6|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y11_N59
dffeas \processor|reg_5|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_5|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N57
cyclonev_lcell_comb \processor|mux|Selector0~0 (
// Equation(s):
// \processor|mux|Selector0~0_combout  = ( \processor|reg_5|Q [8] & ( \processor|mux|Equal4~0_combout  & ( (!\processor|Selector5~1_combout  & ((!\processor|Selector7~2_combout  & ((!\processor|Selector6~2_combout ))) # (\processor|Selector7~2_combout  & 
// (\processor|reg_6|Q [8] & \processor|Selector6~2_combout )))) ) ) ) # ( !\processor|reg_5|Q [8] & ( \processor|mux|Equal4~0_combout  & ( (\processor|reg_6|Q [8] & (\processor|Selector7~2_combout  & (\processor|Selector6~2_combout  & 
// !\processor|Selector5~1_combout ))) ) ) )

	.dataa(!\processor|reg_6|Q [8]),
	.datab(!\processor|Selector7~2_combout ),
	.datac(!\processor|Selector6~2_combout ),
	.datad(!\processor|Selector5~1_combout ),
	.datae(!\processor|reg_5|Q [8]),
	.dataf(!\processor|mux|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector0~0 .extended_lut = "off";
defparam \processor|mux|Selector0~0 .lut_mask = 64'h000000000100C100;
defparam \processor|mux|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N56
dffeas \processor|reg_A|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N36
cyclonev_lcell_comb \processor|mux|Selector0~5 (
// Equation(s):
// \processor|mux|Selector0~5_combout  = ( !\processor|mux|Selector0~2_combout  & ( \processor|mux|WideNor0~0_combout  & ( !\processor|mux|Selector0~0_combout  ) ) ) # ( !\processor|mux|Selector0~2_combout  & ( !\processor|mux|WideNor0~0_combout  & ( 
// (!\processor|mux|Selector0~0_combout  & ((!DIN[8]) # (!\processor|mux|WideNor0~1_combout ))) ) ) )

	.dataa(gnd),
	.datab(!DIN[8]),
	.datac(!\processor|mux|WideNor0~1_combout ),
	.datad(!\processor|mux|Selector0~0_combout ),
	.datae(!\processor|mux|Selector0~2_combout ),
	.dataf(!\processor|mux|WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector0~5 .extended_lut = "off";
defparam \processor|mux|Selector0~5 .lut_mask = 64'hFC000000FF000000;
defparam \processor|mux|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N23
dffeas \processor|reg_0|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_0|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N45
cyclonev_lcell_comb \processor|reg_4|Q[8]~feeder (
// Equation(s):
// \processor|reg_4|Q[8]~feeder_combout  = ( \processor|mux|Selector0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_4|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_4|Q[8]~feeder .extended_lut = "off";
defparam \processor|reg_4|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_4|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N46
dffeas \processor|reg_4|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_4|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_4|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N21
cyclonev_lcell_comb \processor|mux|Selector0~1 (
// Equation(s):
// \processor|mux|Selector0~1_combout  = ( \processor|reg_0|Q [8] & ( \processor|reg_4|Q [8] & ( (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & (!\processor|Selector1~4_combout  $ (!\processor|Selector5~1_combout )))) ) ) ) # ( 
// !\processor|reg_0|Q [8] & ( \processor|reg_4|Q [8] & ( (!\processor|Selector1~4_combout  & (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & \processor|Selector5~1_combout ))) ) ) ) # ( \processor|reg_0|Q [8] & ( !\processor|reg_4|Q 
// [8] & ( (\processor|Selector1~4_combout  & (\processor|mux|Equal0~3_combout  & (\processor|mux|Equal0~2_combout  & !\processor|Selector5~1_combout ))) ) ) )

	.dataa(!\processor|Selector1~4_combout ),
	.datab(!\processor|mux|Equal0~3_combout ),
	.datac(!\processor|mux|Equal0~2_combout ),
	.datad(!\processor|Selector5~1_combout ),
	.datae(!\processor|reg_0|Q [8]),
	.dataf(!\processor|reg_4|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector0~1 .extended_lut = "off";
defparam \processor|mux|Selector0~1 .lut_mask = 64'h0000010000020102;
defparam \processor|mux|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N30
cyclonev_lcell_comb \processor|ALU|add_or_sub[8].FA|s~0 (
// Equation(s):
// \processor|ALU|add_or_sub[8].FA|s~0_combout  = ( \processor|mux|Selector0~3_combout  & ( \processor|mux|Selector0~1_combout  & ( !\processor|add_sub~1_combout  $ (\processor|reg_A|Q [8]) ) ) ) # ( !\processor|mux|Selector0~3_combout  & ( 
// \processor|mux|Selector0~1_combout  & ( !\processor|add_sub~1_combout  $ (\processor|reg_A|Q [8]) ) ) ) # ( \processor|mux|Selector0~3_combout  & ( !\processor|mux|Selector0~1_combout  & ( !\processor|add_sub~1_combout  $ (!\processor|reg_A|Q [8] $ 
// (!\processor|mux|Selector0~5_combout )) ) ) ) # ( !\processor|mux|Selector0~3_combout  & ( !\processor|mux|Selector0~1_combout  & ( !\processor|add_sub~1_combout  $ (\processor|reg_A|Q [8]) ) ) )

	.dataa(!\processor|add_sub~1_combout ),
	.datab(!\processor|reg_A|Q [8]),
	.datac(!\processor|mux|Selector0~5_combout ),
	.datad(gnd),
	.datae(!\processor|mux|Selector0~3_combout ),
	.dataf(!\processor|mux|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[8].FA|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[8].FA|s~0 .extended_lut = "off";
defparam \processor|ALU|add_or_sub[8].FA|s~0 .lut_mask = 64'h9999969699999999;
defparam \processor|ALU|add_or_sub[8].FA|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N30
cyclonev_lcell_comb \processor|ALU|add_or_sub[8].FA|s (
// Equation(s):
// \processor|ALU|add_or_sub[8].FA|s~combout  = ( \processor|ALU|add_or_sub[8].FA|s~0_combout  & ( \processor|ALU|add_or_sub[5].FA|cout~combout  & ( (!\processor|ALU|comb~6_combout  & ((!\processor|reg_A|Q [6]) # ((!\processor|reg_A|Q [7]) # 
// (!\processor|ALU|comb~5_combout )))) # (\processor|ALU|comb~6_combout  & (!\processor|reg_A|Q [7] & ((!\processor|reg_A|Q [6]) # (!\processor|ALU|comb~5_combout )))) ) ) ) # ( !\processor|ALU|add_or_sub[8].FA|s~0_combout  & ( 
// \processor|ALU|add_or_sub[5].FA|cout~combout  & ( (!\processor|ALU|comb~6_combout  & (\processor|reg_A|Q [6] & (\processor|reg_A|Q [7] & \processor|ALU|comb~5_combout ))) # (\processor|ALU|comb~6_combout  & (((\processor|reg_A|Q [6] & 
// \processor|ALU|comb~5_combout )) # (\processor|reg_A|Q [7]))) ) ) ) # ( \processor|ALU|add_or_sub[8].FA|s~0_combout  & ( !\processor|ALU|add_or_sub[5].FA|cout~combout  & ( (!\processor|ALU|comb~6_combout  & ((!\processor|reg_A|Q [7]) # 
// ((!\processor|reg_A|Q [6] & !\processor|ALU|comb~5_combout )))) # (\processor|ALU|comb~6_combout  & (!\processor|reg_A|Q [6] & (!\processor|reg_A|Q [7] & !\processor|ALU|comb~5_combout ))) ) ) ) # ( !\processor|ALU|add_or_sub[8].FA|s~0_combout  & ( 
// !\processor|ALU|add_or_sub[5].FA|cout~combout  & ( (!\processor|ALU|comb~6_combout  & (\processor|reg_A|Q [7] & ((\processor|ALU|comb~5_combout ) # (\processor|reg_A|Q [6])))) # (\processor|ALU|comb~6_combout  & (((\processor|ALU|comb~5_combout ) # 
// (\processor|reg_A|Q [7])) # (\processor|reg_A|Q [6]))) ) ) )

	.dataa(!\processor|reg_A|Q [6]),
	.datab(!\processor|ALU|comb~6_combout ),
	.datac(!\processor|reg_A|Q [7]),
	.datad(!\processor|ALU|comb~5_combout ),
	.datae(!\processor|ALU|add_or_sub[8].FA|s~0_combout ),
	.dataf(!\processor|ALU|add_or_sub[5].FA|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|ALU|add_or_sub[8].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|ALU|add_or_sub[8].FA|s .extended_lut = "off";
defparam \processor|ALU|add_or_sub[8].FA|s .lut_mask = 64'h173FE8C00317FCE8;
defparam \processor|ALU|add_or_sub[8].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N31
dffeas \processor|reg_G|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|ALU|add_or_sub[8].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N12
cyclonev_lcell_comb \processor|reg_7|Q[8]~feeder (
// Equation(s):
// \processor|reg_7|Q[8]~feeder_combout  = ( \processor|mux|Selector0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|mux|Selector0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|reg_7|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|reg_7|Q[8]~feeder .extended_lut = "off";
defparam \processor|reg_7|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|reg_7|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y11_N13
dffeas \processor|reg_7|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\processor|reg_7|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_7|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_7|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N38
dffeas \processor|reg_1|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|mux|Selector0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_1|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N36
cyclonev_lcell_comb \processor|mux|Selector0~3 (
// Equation(s):
// \processor|mux|Selector0~3_combout  = ( \processor|reg_1|Q [8] & ( \processor|mux|Equal7~0_combout  & ( (!\processor|reg_7|Q [8] & (!\processor|mux|Equal1~0_combout  & ((!\processor|reg_G|Q [8]) # (!\processor|G_out~0_combout )))) ) ) ) # ( 
// !\processor|reg_1|Q [8] & ( \processor|mux|Equal7~0_combout  & ( (!\processor|reg_7|Q [8] & ((!\processor|reg_G|Q [8]) # (!\processor|G_out~0_combout ))) ) ) ) # ( \processor|reg_1|Q [8] & ( !\processor|mux|Equal7~0_combout  & ( 
// (!\processor|mux|Equal1~0_combout  & ((!\processor|reg_G|Q [8]) # (!\processor|G_out~0_combout ))) ) ) ) # ( !\processor|reg_1|Q [8] & ( !\processor|mux|Equal7~0_combout  & ( (!\processor|reg_G|Q [8]) # (!\processor|G_out~0_combout ) ) ) )

	.dataa(!\processor|reg_G|Q [8]),
	.datab(!\processor|G_out~0_combout ),
	.datac(!\processor|reg_7|Q [8]),
	.datad(!\processor|mux|Equal1~0_combout ),
	.datae(!\processor|reg_1|Q [8]),
	.dataf(!\processor|mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector0~3 .extended_lut = "off";
defparam \processor|mux|Selector0~3 .lut_mask = 64'hEEEEEE00E0E0E000;
defparam \processor|mux|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N51
cyclonev_lcell_comb \processor|mux|Selector0~4 (
// Equation(s):
// \processor|mux|Selector0~4_combout  = ( \processor|mux|Selector0~3_combout  & ( \processor|mux|Selector0~1_combout  ) ) # ( !\processor|mux|Selector0~3_combout  & ( \processor|mux|Selector0~1_combout  ) ) # ( \processor|mux|Selector0~3_combout  & ( 
// !\processor|mux|Selector0~1_combout  & ( (((DIN[8] & \processor|mux|WideNor0~combout )) # (\processor|mux|Selector0~0_combout )) # (\processor|mux|Selector0~2_combout ) ) ) ) # ( !\processor|mux|Selector0~3_combout  & ( !\processor|mux|Selector0~1_combout 
//  ) )

	.dataa(!\processor|mux|Selector0~2_combout ),
	.datab(!\processor|mux|Selector0~0_combout ),
	.datac(!DIN[8]),
	.datad(!\processor|mux|WideNor0~combout ),
	.datae(!\processor|mux|Selector0~3_combout ),
	.dataf(!\processor|mux|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|mux|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|mux|Selector0~4 .extended_lut = "off";
defparam \processor|mux|Selector0~4 .lut_mask = 64'hFFFF777FFFFFFFFF;
defparam \processor|mux|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y14_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
