
Flow Summary
===============================================
Flow Status	Successful - Thu Jul 17 22:20:55 2014
Quartus II 64-Bit Version	13.0.0 Build 156 04/24/2013 SJ Full Version
Revision Name	top
Top-level Entity Name	top
Family	Cyclone II
Device	EP2C70F896C6
Timing Models	Final
Total logic elements	57,705 / 68,416 ( 84 % )
Total combinational functions	54,933 / 68,416 ( 80 % )
Dedicated logic registers	2,772 / 68,416 ( 4 % )
Total registers	2772
Total pins	174 / 622 ( 28 % )
Total virtual pins	0
Total memory bits	0 / 1,152,000 ( 0 % )
Embedded Multiplier 9-bit elements	300 / 300 ( 100 % )
Total PLLs	0 / 4 ( 0 % )

Flow Elapse Time
===============================================
Analysis & Synthesis	00:03:03	1.0	1095 MB	00:02:53	1
I/O Assignment Analysis	00:00:33	1.0	1103 MB	00:00:33	2
Fitter	00:02:36	1.6	1204 MB	00:04:01	3
Assembler	00:00:07	1.0	736 MB	00:00:07	4
TimeQuest Timing Analyzer	00:00:21	1.0	1178 MB	00:00:20	5
Design Assistant	00:00:15	1.0	1234 MB	00:00:14	6
EDA Netlist Writer	00:00:42	1.0	1275 MB	00:00:41	7
Total	00:07:37	--	--	00:08:49	8


Sources
===============================================
hex.v	yes	User Verilog HDL File 	/home/macrobull/workspace/Altera/Work/hex.v		1
dsp.sv	yes	User SystemVerilog HDL File 	/home/macrobull/workspace/Altera/Work/dsp.sv		2
I2C_Controller.v	yes	User Verilog HDL File 	/home/macrobull/workspace/Altera/Work/I2C_Controller.v		3
wm8731.v	yes	User Verilog HDL File 	/home/macrobull/workspace/Altera/Work/wm8731.v		4
reset.v	yes	User Verilog HDL File 	/home/macrobull/workspace/Altera/Work/reset.v		5
fixPoint.v	yes	User Verilog HDL File 	/home/macrobull/workspace/Altera/Work/fixPoint.v		6
video.v	yes	User Verilog HDL File 	/home/macrobull/workspace/Altera/Work/video.v		7
fractal_i.v	yes	User Verilog HDL File 	/home/macrobull/workspace/Altera/Work/fractal_i.v		8
complex.v	yes	User Verilog HDL File 	/home/macrobull/workspace/Altera/Work/complex.v		9
vga_time_generator.v	yes	User Verilog HDL File 	/home/macrobull/workspace/Altera/Work/vga_time_generator.v		10
lcd.sv	yes	User SystemVerilog HDL File 	/home/macrobull/workspace/Altera/Work/lcd.sv		11
top.sv	yes	User SystemVerilog HDL File 	/home/macrobull/workspace/Altera/Work/top.sv		12
lpm_mult.tdf	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf		13
aglobal130.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc		14
lpm_add_sub.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc		15
multcore.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/multcore.inc		16
bypassff.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/bypassff.inc		17
altshift.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/altshift.inc		18
db/mult_37t.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_37t.tdf		19
db/mult_m1t.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_m1t.tdf		20
db/mult_rat.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_rat.tdf		21
db/mult_nat.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_nat.tdf		22
multcore.tdf	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/multcore.tdf		23
csa_add.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/csa_add.inc		24
mpar_add.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/mpar_add.inc		25
muleabz.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/muleabz.inc		26
mul_lfrg.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/mul_lfrg.inc		27
mul_boothc.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/mul_boothc.inc		28
alt_ded_mult.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/alt_ded_mult.inc		29
alt_ded_mult_y.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc		30
dffpipe.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/dffpipe.inc		31
mpar_add.tdf	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf		32
lpm_add_sub.tdf	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf		33
addcore.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/addcore.inc		34
look_add.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/look_add.inc		35
alt_stratix_add_sub.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc		36
db/add_sub_geh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_geh.tdf		37
db/add_sub_m3h.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_m3h.tdf		38
db/add_sub_7gh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_7gh.tdf		39
altshift.tdf	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/altshift.tdf		40
db/mult_tat.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_tat.tdf		41
db/mult_pat.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_pat.tdf		42
lpm_divide.tdf	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf		43
abs_divider.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/abs_divider.inc		44
sign_div_unsign.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/sign_div_unsign.inc		45
db/lpm_divide_7gm.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/lpm_divide_7gm.tdf		46
db/sign_div_unsign_hnh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/sign_div_unsign_hnh.tdf		47
db/alt_u_div_46f.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/alt_u_div_46f.tdf		48
db/add_sub_lkc.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_lkc.tdf		49
db/add_sub_mkc.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_mkc.tdf		50
db/lpm_divide_gem.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/lpm_divide_gem.tdf		51
db/sign_div_unsign_qlh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/sign_div_unsign_qlh.tdf		52
db/alt_u_div_m2f.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/alt_u_div_m2f.tdf		53
db/lpm_divide_j6m.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/lpm_divide_j6m.tdf		54
db/lpm_divide_1gm.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/lpm_divide_1gm.tdf		55
db/sign_div_unsign_bnh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/sign_div_unsign_bnh.tdf		56
db/alt_u_div_o5f.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/alt_u_div_o5f.tdf		57
db/lpm_divide_tfm.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/lpm_divide_tfm.tdf		58
db/sign_div_unsign_7nh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/sign_div_unsign_7nh.tdf		59
db/alt_u_div_g5f.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/alt_u_div_g5f.tdf		60
db/lpm_divide_jem.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/lpm_divide_jem.tdf		61
db/sign_div_unsign_tlh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/sign_div_unsign_tlh.tdf		62
db/alt_u_div_s2f.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/alt_u_div_s2f.tdf		63
db/add_sub_qfh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_qfh.tdf		64
db/add_sub_05h.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_05h.tdf		65
db/add_sub_ufh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_ufh.tdf		66
db/add_sub_85h.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_85h.tdf		67
db/add_sub_5gh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_5gh.tdf		68
db/add_sub_rfh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_rfh.tdf		69
db/add_sub_v4h.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_v4h.tdf		70
db/add_sub_tfh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_tfh.tdf		71
db/mult_bct.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_bct.tdf		72
db/add_sub_1gh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_1gh.tdf		73
db/add_sub_75h.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_75h.tdf		74
db/add_sub_sfh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_sfh.tdf		75
db/mult_9ct.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_9ct.tdf		76
db/lpm_divide_5gm.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/lpm_divide_5gm.tdf		77
db/sign_div_unsign_9nh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/sign_div_unsign_9nh.tdf		78
db/alt_u_div_k5f.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/alt_u_div_k5f.tdf		79
db/mult_h1t.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_h1t.tdf		80
db/mult_81t.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_81t.tdf		81
db/mult_1ct.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_1ct.tdf		82
db/mult_oat.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_oat.tdf		83
db/mult_mat.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_mat.tdf		84
db/add_sub_8gh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_8gh.tdf		85
db/add_sub_a5h.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_a5h.tdf		86
db/add_sub_3gh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_3gh.tdf		87
db/mult_61t.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_61t.tdf		88
db/mult_a1t.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_a1t.tdf		89
db/add_sub_6gh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_6gh.tdf		90
db/add_sub_95h.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_95h.tdf		91
db/mult_3ct.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_3ct.tdf		92
db/add_sub_65h.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_65h.tdf		93
db/add_sub_4gh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_4gh.tdf		94
db/add_sub_pfh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_pfh.tdf		95
db/add_sub_35h.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_35h.tdf		96
db/add_sub_55h.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_55h.tdf		97
db/add_sub_vfh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_vfh.tdf		98
db/add_sub_ofh.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_ofh.tdf		99
db/add_sub_u4h.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_u4h.tdf		100
db/mult_7ct.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_7ct.tdf		101
db/add_sub_45h.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_45h.tdf		102
db/mult_dct.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_dct.tdf		103
alt_mac_mult.tdf	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/alt_mac_mult.tdf		104
lpm_mult.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/lpm_mult.inc		105
db/mac_mult_1pg1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_1pg1.tdf		106
db/mult_pkl.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_pkl.tdf		107
alt_mac_out.tdf	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/alt_mac_out.tdf		108
alt_zaccum.inc	yes	Megafunction 	/opt/altera/13.0/quartus/libraries/megafunctions/alt_zaccum.inc		109
db/mac_out_an82.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_out_an82.tdf		110
db/mac_mult_o4h1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_o4h1.tdf		111
db/mult_ibo.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_ibo.tdf		112
db/mac_out_6n82.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_out_6n82.tdf		113
db/mac_mult_s4h1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_s4h1.tdf		114
db/mult_mbo.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_mbo.tdf		115
db/mac_mult_6pg1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_6pg1.tdf		116
db/mult_ukl.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_ukl.tdf		117
db/mac_out_fn82.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_out_fn82.tdf		118
db/mac_mult_7pg1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_7pg1.tdf		119
db/mult_vkl.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_vkl.tdf		120
db/mac_out_hn82.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_out_hn82.tdf		121
db/mac_mult_3pg1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_3pg1.tdf		122
db/mult_rkl.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_rkl.tdf		123
db/mac_out_cn82.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_out_cn82.tdf		124
db/mac_mult_tog1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_tog1.tdf		125
db/mult_lkl.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_lkl.tdf		126
db/mac_mult_vog1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_vog1.tdf		127
db/mult_nkl.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_nkl.tdf		128
db/mac_out_8n82.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_out_8n82.tdf		129
db/mac_mult_q4h1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_q4h1.tdf		130
db/mult_kbo.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_kbo.tdf		131
db/add_sub_37h.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_37h.tdf		132
db/add_sub_47h.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/add_sub_47h.tdf		133
db/mac_out_gk82.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_out_gk82.tdf		134
db/mac_mult_8pg1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_8pg1.tdf		135
db/mult_0ll.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_0ll.tdf		136
db/mac_mult_pog1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_pog1.tdf		137
db/mult_hkl.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_hkl.tdf		138
db/mac_out_2n82.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_out_2n82.tdf		139
db/mac_mult_8qg1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_8qg1.tdf		140
db/mult_0ml.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_0ml.tdf		141
db/mac_mult_aqg1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_aqg1.tdf		142
db/mult_2ml.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_2ml.tdf		143
db/mac_mult_uog1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_uog1.tdf		144
db/mult_mkl.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_mkl.tdf		145
db/mac_out_gn82.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_out_gn82.tdf		146
db/mac_mult_rog1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_rog1.tdf		147
db/mult_jkl.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_jkl.tdf		148
db/mac_out_4n82.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_out_4n82.tdf		149
db/mac_mult_2pg1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_2pg1.tdf		150
db/mult_qkl.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_qkl.tdf		151
db/mac_mult_0pg1.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_mult_0pg1.tdf		152
db/mult_okl.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mult_okl.tdf		153
db/mac_out_in82.tdf	yes	Auto-Generated Megafunction 	/home/macrobull/workspace/Altera/Work/db/mac_out_in82.tdf		154

===============================================
Estimated Total logic elements	57,068	1
		2
Total combinational functions	54933	3
Logic element usage by number of LUT inputs		4
-- 4 input functions	8021	1
-- 3 input functions	38304	2
-- <=2 input functions	8608	3
		5
Logic elements by mode		6
-- normal mode	14822	1
-- arithmetic mode	40111	2
		7
Total registers	2772	8
-- Dedicated logic registers	2772	1
-- I/O registers	0	2
		9
I/O pins	174	10
Embedded Multiplier 9-bit elements	300	11
Maximum fan-out node	dsp_iir_lowpass:dsp5|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1|~QUARTUS_CREATED_GND~I	12
Maximum fan-out	3348	13
Total fan-out	168436	14
Average fan-out	2.90	15
===============================================
|top	54933 (714)	2772 (76)	0	300	0	150	174	0	|top		1
|adcRead:drv2|	0 (0)	48 (48)	0	0	0	0	0	0	|top|adcRead:drv2		1
|dacWrite:drv1|	33 (33)	6 (6)	0	0	0	0	0	0	|top|dacWrite:drv1		2
|dsp_AGC:dsp3|	1959 (139)	79 (79)	0	4	0	2	0	0	|top|dsp_AGC:dsp3		3
|lpm_divide:Div0|	743 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp3|lpm_divide:Div0		1
|lpm_divide_7gm:auto_generated|	743 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp3|lpm_divide:Div0|lpm_divide_7gm:auto_generated		1
|sign_div_unsign_hnh:divider|	743 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp3|lpm_divide:Div0|lpm_divide_7gm:auto_generated|sign_div_unsign_hnh:divider		1
|alt_u_div_46f:divider|	743 (743)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp3|lpm_divide:Div0|lpm_divide_7gm:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_46f:divider		1
|lpm_divide:Div1|	1063 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp3|lpm_divide:Div1		2
|lpm_divide_5gm:auto_generated|	1063 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp3|lpm_divide:Div1|lpm_divide_5gm:auto_generated		1
|sign_div_unsign_9nh:divider|	1063 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp3|lpm_divide:Div1|lpm_divide_5gm:auto_generated|sign_div_unsign_9nh:divider		1
|alt_u_div_k5f:divider|	1063 (1063)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp3|lpm_divide:Div1|lpm_divide_5gm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider		1
|lpm_mult:Mult0|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_AGC:dsp3|lpm_mult:Mult0		3
|mult_m1t:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_AGC:dsp3|lpm_mult:Mult0|mult_m1t:auto_generated		1
|dsp_AGC:dsp4|	1956 (139)	79 (79)	0	4	0	2	0	0	|top|dsp_AGC:dsp4		4
|lpm_divide:Div0|	743 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp4|lpm_divide:Div0		1
|lpm_divide_7gm:auto_generated|	743 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp4|lpm_divide:Div0|lpm_divide_7gm:auto_generated		1
|sign_div_unsign_hnh:divider|	743 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp4|lpm_divide:Div0|lpm_divide_7gm:auto_generated|sign_div_unsign_hnh:divider		1
|alt_u_div_46f:divider|	743 (743)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp4|lpm_divide:Div0|lpm_divide_7gm:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_46f:divider		1
|lpm_divide:Div1|	1060 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp4|lpm_divide:Div1		2
|lpm_divide_5gm:auto_generated|	1060 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp4|lpm_divide:Div1|lpm_divide_5gm:auto_generated		1
|sign_div_unsign_9nh:divider|	1060 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp4|lpm_divide:Div1|lpm_divide_5gm:auto_generated|sign_div_unsign_9nh:divider		1
|alt_u_div_k5f:divider|	1060 (1060)	0 (0)	0	0	0	0	0	0	|top|dsp_AGC:dsp4|lpm_divide:Div1|lpm_divide_5gm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider		1
|lpm_mult:Mult0|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_AGC:dsp4|lpm_mult:Mult0		3
|mult_m1t:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_AGC:dsp4|lpm_mult:Mult0|mult_m1t:auto_generated		1
|dsp_fir:dsp11|	12584 (3710)	0 (0)	0	34	0	17	0	0	|top|dsp_fir:dsp11		5
|lpm_mult:Mult0|	81 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult0		1
|mult_nat:auto_generated|	81 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult0|mult_nat:auto_generated		1
|alt_mac_mult:mac_mult1|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult0|mult_nat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_tog1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult0|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated		1
|mult_lkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult0|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated|mult_lkl:mult1		1
|alt_mac_mult:mac_mult3|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult0|mult_nat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_uog1:auto_generated|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult0|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated		1
|mult_mkl:mult1|	26 (26)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult0|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated|mult_mkl:mult1		1
|lpm_mult:Mult100|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult100		2
|mult_pat:auto_generated|	76 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult100|mult_pat:auto_generated		1
|alt_mac_mult:mac_mult1|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult100|mult_pat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_vog1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult100|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated		1
|mult_nkl:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult100|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated|mult_nkl:mult1		1
|alt_mac_mult:mac_mult3|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult100|mult_pat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_0pg1:auto_generated|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult100|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated		1
|mult_okl:mult1|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult100|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated|mult_okl:mult1		1
|lpm_mult:Mult10|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult10		3
|multcore:mult_core|	43 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult10|multcore:mult_core		1
|mpar_add:padder|	28 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_35h:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_35h:auto_generated		1
|lpm_add_sub:adder[1]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_pfh:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_pfh:auto_generated		1
|mpar_add:sub_par_add|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_6gh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6gh:auto_generated		1
|lpm_mult:Mult11|	114 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult11		4
|mult_tat:auto_generated|	114 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult11|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult11|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult11|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	66 (66)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult11|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult11|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult11|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult11|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult12|	81 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult12		5
|mult_nat:auto_generated|	81 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult12|mult_nat:auto_generated		1
|alt_mac_mult:mac_mult1|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult12|mult_nat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_tog1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult12|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated		1
|mult_lkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult12|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated|mult_lkl:mult1		1
|alt_mac_mult:mac_mult3|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult12|mult_nat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_uog1:auto_generated|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult12|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated		1
|mult_mkl:mult1|	26 (26)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult12|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated|mult_mkl:mult1		1
|lpm_mult:Mult13|	109 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult13		6
|mult_tat:auto_generated|	109 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult13|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult13|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult13|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	63 (63)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult13|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult13|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult13|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	32 (32)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult13|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult14|	141 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult14		7
|mult_mat:auto_generated|	141 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult14|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	86 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult14|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	86 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult14|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	86 (86)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult14|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult14|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult14|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult14|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult15|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult15		8
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult15|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult15|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult15|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult15|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult15|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult15|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult15|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult16|	142 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult16		9
|mult_oat:auto_generated|	142 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult16|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	88 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult16|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	88 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult16|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	88 (88)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult16|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult16|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult16|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult16|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult17|	145 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult17		10
|mult_oat:auto_generated|	145 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult17|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	89 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult17|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	89 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult17|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	89 (89)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult17|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult17|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult17|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	42 (42)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult17|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult18|	142 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult18		11
|mult_oat:auto_generated|	142 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult18|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	88 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult18|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	88 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult18|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	88 (88)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult18|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult18|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult18|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult18|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult19|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult19		12
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult19|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult19|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult19|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult19|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult19|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult19|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult19|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult1|	114 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult1		13
|mult_tat:auto_generated|	114 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult1|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	66 (66)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult20|	141 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult20		14
|mult_mat:auto_generated|	141 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult20|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	86 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult20|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	86 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult20|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	86 (86)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult20|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult20|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult20|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult20|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult21|	109 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult21		15
|mult_tat:auto_generated|	109 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult21|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult21|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult21|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	63 (63)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult21|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult21|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult21|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	32 (32)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult21|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult22|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult22		16
|mult_rat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult22|mult_rat:auto_generated		1
|alt_mac_mult:mac_mult1|	64 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult22|mult_rat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_1pg1:auto_generated|	64 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult22|mult_rat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_1pg1:auto_generated		1
|mult_pkl:mult1|	64 (64)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult22|mult_rat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_1pg1:auto_generated|mult_pkl:mult1		1
|alt_mac_mult:mac_mult3|	35 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult22|mult_rat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_pog1:auto_generated|	35 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult22|mult_rat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_pog1:auto_generated		1
|mult_hkl:mult1|	35 (35)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult22|mult_rat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_pog1:auto_generated|mult_hkl:mult1		1
|lpm_mult:Mult23|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult23		17
|multcore:mult_core|	55 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult23|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_85h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_85h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_7gh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_7gh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_5gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5gh:auto_generated		1
|lpm_mult:Mult24|	55 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult24		18
|mult_1ct:auto_generated|	55 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult24|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult24|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult24|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult24|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult25|	72 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult25		19
|multcore:mult_core|	72 (26)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult25|multcore:mult_core		1
|mpar_add:padder|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_95h:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_95h:auto_generated		1
|lpm_add_sub:adder[1]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_6gh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_6gh:auto_generated		1
|mpar_add:sub_par_add|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_1gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1gh:auto_generated		1
|lpm_mult:Mult26|	64 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult26		20
|mult_3ct:auto_generated|	64 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult26|mult_3ct:auto_generated		1
|alt_mac_mult:mac_mult3|	50 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult26|mult_3ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_aqg1:auto_generated|	50 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult26|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated		1
|mult_2ml:mult1|	50 (50)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult26|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated|mult_2ml:mult1		1
|lpm_mult:Mult27|	103 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult27		21
|multcore:mult_core|	103 (45)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult27|multcore:mult_core		1
|mpar_add:padder|	58 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult28|	74 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult28		22
|multcore:mult_core|	74 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult28|multcore:mult_core		1
|mpar_add:padder|	58 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult29|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult29		23
|mult_bct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult29|mult_bct:auto_generated		1
|lpm_mult:Mult2|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult2		24
|multcore:mult_core|	43 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult2|multcore:mult_core		1
|mpar_add:padder|	28 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_35h:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_35h:auto_generated		1
|lpm_add_sub:adder[1]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_pfh:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_pfh:auto_generated		1
|mpar_add:sub_par_add|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_6gh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6gh:auto_generated		1
|lpm_mult:Mult30|	74 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult30		25
|multcore:mult_core|	74 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult30|multcore:mult_core		1
|mpar_add:padder|	58 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult31|	103 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult31		26
|multcore:mult_core|	103 (45)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult31|multcore:mult_core		1
|mpar_add:padder|	58 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult32|	64 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult32		27
|mult_3ct:auto_generated|	64 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult32|mult_3ct:auto_generated		1
|alt_mac_mult:mac_mult3|	50 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult32|mult_3ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_aqg1:auto_generated|	50 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult32|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated		1
|mult_2ml:mult1|	50 (50)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult32|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated|mult_2ml:mult1		1
|lpm_mult:Mult33|	73 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult33		28
|multcore:mult_core|	73 (27)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult33|multcore:mult_core		1
|mpar_add:padder|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_95h:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_95h:auto_generated		1
|lpm_add_sub:adder[1]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_6gh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_6gh:auto_generated		1
|mpar_add:sub_par_add|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_1gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1gh:auto_generated		1
|lpm_mult:Mult34|	55 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult34		29
|mult_1ct:auto_generated|	55 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult34|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult34|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult34|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult34|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult35|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult35		30
|multcore:mult_core|	55 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult35|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_85h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_85h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_7gh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_7gh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_5gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5gh:auto_generated		1
|lpm_mult:Mult36|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult36		31
|mult_rat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult36|mult_rat:auto_generated		1
|alt_mac_mult:mac_mult1|	64 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult36|mult_rat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_1pg1:auto_generated|	64 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult36|mult_rat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_1pg1:auto_generated		1
|mult_pkl:mult1|	64 (64)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult36|mult_rat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_1pg1:auto_generated|mult_pkl:mult1		1
|alt_mac_mult:mac_mult3|	35 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult36|mult_rat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_pog1:auto_generated|	35 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult36|mult_rat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_pog1:auto_generated		1
|mult_hkl:mult1|	35 (35)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult36|mult_rat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_pog1:auto_generated|mult_hkl:mult1		1
|lpm_mult:Mult37|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult37		32
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult37|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult37|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult37|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult37|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult37|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult37|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult37|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult38|	35 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult38		33
|multcore:mult_core|	35 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult38|multcore:mult_core		1
|mpar_add:padder|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_85h:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_85h:auto_generated		1
|lpm_add_sub:adder[1]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_7gh:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_7gh:auto_generated		1
|mpar_add:sub_par_add|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_5gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5gh:auto_generated		1
|lpm_mult:Mult39|	93 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult39		34
|multcore:mult_core|	93 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult39|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult3|	145 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult3		35
|mult_oat:auto_generated|	145 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult3|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	89 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult3|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	89 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult3|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	89 (89)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult3|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult3|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult3|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	42 (42)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult3|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult40|	134 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult40		36
|mult_oat:auto_generated|	134 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult40|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult40|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult40|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	84 (84)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult40|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult40|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult40|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	36 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult40|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult41|	70 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult41		37
|multcore:mult_core|	70 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult41|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult42|	93 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult42		38
|multcore:mult_core|	93 (38)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult42|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult43|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult43		39
|mult_dct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult43|mult_dct:auto_generated		1
|lpm_mult:Mult44|	99 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult44		40
|multcore:mult_core|	99 (44)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult44|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult45|	72 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult45		41
|multcore:mult_core|	72 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult45|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult46|	134 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult46		42
|mult_oat:auto_generated|	134 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult46|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult46|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult46|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	84 (84)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult46|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult46|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult46|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	36 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult46|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult47|	93 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult47		43
|multcore:mult_core|	93 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult47|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult48|	35 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult48		44
|multcore:mult_core|	35 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult48|multcore:mult_core		1
|mpar_add:padder|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_85h:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_85h:auto_generated		1
|lpm_add_sub:adder[1]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_7gh:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_7gh:auto_generated		1
|mpar_add:sub_par_add|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_5gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5gh:auto_generated		1
|lpm_mult:Mult49|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult49		45
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult49|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult49|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult49|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult49|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult49|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult49|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult49|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult4|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult4		46
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult4|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult50|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult50		47
|multcore:mult_core|	76 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult50|multcore:mult_core		1
|mpar_add:padder|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult51|	134 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult51		48
|mult_oat:auto_generated|	134 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult51|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult51|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult51|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	84 (84)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult51|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult51|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult51|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	36 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult51|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult52|	104 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult52		49
|multcore:mult_core|	104 (55)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult52|multcore:mult_core		1
|mpar_add:padder|	49 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_95h:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_95h:auto_generated		1
|lpm_add_sub:adder[1]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_6gh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_6gh:auto_generated		1
|mpar_add:sub_par_add|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_1gh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1gh:auto_generated		1
|lpm_mult:Mult53|	146 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult53		50
|mult_oat:auto_generated|	146 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult53|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	90 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult53|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	90 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult53|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	90 (90)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult53|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult53|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult53|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	42 (42)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult53|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult54|	108 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult54		51
|multcore:mult_core|	108 (53)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult54|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult55|	102 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult55		52
|multcore:mult_core|	102 (50)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult55|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult56|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult56		53
|mult_9ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult56|mult_9ct:auto_generated		1
|lpm_mult:Mult57|	102 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult57		54
|multcore:mult_core|	102 (50)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult57|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult58|	108 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult58		55
|multcore:mult_core|	108 (53)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult58|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult59|	146 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult59		56
|mult_oat:auto_generated|	146 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult59|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	90 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult59|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	90 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult59|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	90 (90)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult59|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult59|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult59|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	42 (42)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult59|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult5|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult5		57
|multcore:mult_core|	76 (33)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult5|multcore:mult_core		1
|mpar_add:padder|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult60|	104 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult60		58
|multcore:mult_core|	104 (55)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult60|multcore:mult_core		1
|mpar_add:padder|	49 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_95h:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_95h:auto_generated		1
|lpm_add_sub:adder[1]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_6gh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_6gh:auto_generated		1
|mpar_add:sub_par_add|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_1gh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1gh:auto_generated		1
|lpm_mult:Mult61|	134 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult61		59
|mult_oat:auto_generated|	134 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult61|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult61|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult61|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	84 (84)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult61|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult61|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult61|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	36 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult61|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult62|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult62		60
|multcore:mult_core|	76 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult62|multcore:mult_core		1
|mpar_add:padder|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult63|	80 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult63		61
|mult_pat:auto_generated|	80 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult63|mult_pat:auto_generated		1
|alt_mac_mult:mac_mult1|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult63|mult_pat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_vog1:auto_generated|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult63|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated		1
|mult_nkl:mult1|	42 (42)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult63|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated|mult_nkl:mult1		1
|alt_mac_mult:mac_mult3|	24 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult63|mult_pat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_0pg1:auto_generated|	24 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult63|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated		1
|mult_okl:mult1|	24 (24)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult63|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated|mult_okl:mult1		1
|lpm_mult:Mult64|	59 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult64		62
|multcore:mult_core|	59 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult64|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult65|	142 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult65		63
|mult_mat:auto_generated|	142 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult65|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	87 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult65|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	87 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult65|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	87 (87)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult65|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult65|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult65|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult65|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult66|	73 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult66		64
|multcore:mult_core|	73 (30)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult66|multcore:mult_core		1
|mpar_add:padder|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult67|	57 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult67		65
|mult_1ct:auto_generated|	57 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult67|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult67|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult67|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	43 (43)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult67|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult68|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult68		66
|multcore:mult_core|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult68|multcore:mult_core		1
|mpar_add:padder|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	9 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_95h:auto_generated|	9 (9)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_95h:auto_generated		1
|lpm_add_sub:adder[1]|	9 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_6gh:auto_generated|	9 (9)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_6gh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_1gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1gh:auto_generated		1
|lpm_mult:Mult69|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult69		67
|multcore:mult_core|	52 (9)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult69|multcore:mult_core		1
|mpar_add:padder|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult6|	60 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult6		68
|mult_3ct:auto_generated|	60 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult6|mult_3ct:auto_generated		1
|alt_mac_mult:mac_mult3|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult6|mult_3ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_aqg1:auto_generated|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult6|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated		1
|mult_2ml:mult1|	46 (46)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult6|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated|mult_2ml:mult1		1
|lpm_mult:Mult70|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult70		69
|mult_7ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult70|mult_7ct:auto_generated		1
|lpm_mult:Mult71|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult71		70
|multcore:mult_core|	52 (9)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult71|multcore:mult_core		1
|mpar_add:padder|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult72|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult72		71
|multcore:mult_core|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult72|multcore:mult_core		1
|mpar_add:padder|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	9 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_95h:auto_generated|	9 (9)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_95h:auto_generated		1
|lpm_add_sub:adder[1]|	9 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_6gh:auto_generated|	9 (9)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_6gh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_1gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1gh:auto_generated		1
|lpm_mult:Mult73|	57 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult73		72
|mult_1ct:auto_generated|	57 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult73|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult73|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult73|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	43 (43)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult73|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult74|	72 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult74		73
|multcore:mult_core|	72 (29)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult74|multcore:mult_core		1
|mpar_add:padder|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult75|	142 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult75		74
|mult_mat:auto_generated|	142 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult75|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	87 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult75|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	87 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult75|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	87 (87)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult75|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult75|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult75|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult75|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult76|	59 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult76		75
|multcore:mult_core|	59 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult76|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult77|	80 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult77		76
|mult_pat:auto_generated|	80 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult77|mult_pat:auto_generated		1
|alt_mac_mult:mac_mult1|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult77|mult_pat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_vog1:auto_generated|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult77|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated		1
|mult_nkl:mult1|	42 (42)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult77|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated|mult_nkl:mult1		1
|alt_mac_mult:mac_mult3|	24 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult77|mult_pat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_0pg1:auto_generated|	24 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult77|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated		1
|mult_okl:mult1|	24 (24)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult77|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated|mult_okl:mult1		1
|lpm_mult:Mult78|	44 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult78		77
|multcore:mult_core|	44 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult78|multcore:mult_core		1
|mpar_add:padder|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_m3h:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m3h:auto_generated		1
|lpm_add_sub:adder[1]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_geh:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_geh:auto_generated		1
|mpar_add:sub_par_add|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_7gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7gh:auto_generated		1
|lpm_mult:Mult79|	97 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult79		78
|multcore:mult_core|	97 (51)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult79|multcore:mult_core		1
|mpar_add:padder|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult7|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult7		79
|multcore:mult_core|	76 (33)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult7|multcore:mult_core		1
|mpar_add:padder|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult80|	91 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult80		80
|multcore:mult_core|	91 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult80|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult81|	137 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult81		81
|mult_mat:auto_generated|	137 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult81|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult81|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult81|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	84 (84)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult81|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult81|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult81|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult81|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult82|	137 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult82		82
|mult_mat:auto_generated|	137 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult82|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult82|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult82|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	84 (84)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult82|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult82|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult82|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult82|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult83|	89 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult83		83
|multcore:mult_core|	89 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult83|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult84|	97 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult84		84
|multcore:mult_core|	97 (51)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult84|multcore:mult_core		1
|mpar_add:padder|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult85|	44 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult85		85
|multcore:mult_core|	44 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult85|multcore:mult_core		1
|mpar_add:padder|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_m3h:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m3h:auto_generated		1
|lpm_add_sub:adder[1]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_geh:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_geh:auto_generated		1
|mpar_add:sub_par_add|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_7gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7gh:auto_generated		1
|lpm_mult:Mult86|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult86		86
|mult_pat:auto_generated|	76 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult86|mult_pat:auto_generated		1
|alt_mac_mult:mac_mult1|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult86|mult_pat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_vog1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult86|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated		1
|mult_nkl:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult86|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated|mult_nkl:mult1		1
|alt_mac_mult:mac_mult3|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult86|mult_pat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_0pg1:auto_generated|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult86|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated		1
|mult_okl:mult1|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult86|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated|mult_okl:mult1		1
|lpm_mult:Mult87|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult87		87
|multcore:mult_core|	37 (3)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult87|multcore:mult_core		1
|mpar_add:padder|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult88|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult88		88
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult88|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult88|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult88|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult88|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult88|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult88|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult88|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult89|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult89		89
|multcore:mult_core|	39 (2)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult89|multcore:mult_core		1
|mpar_add:padder|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult8|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult8		90
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult8|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult8|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult8|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult8|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult8|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult8|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult8|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult90|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult90		91
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult90|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult90|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult90|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult90|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult90|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult90|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult90|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult91|	103 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult91		92
|multcore:mult_core|	103 (48)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult91|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult92|	81 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult92		93
|multcore:mult_core|	81 (29)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult92|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult93|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult93		94
|mult_9ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult93|mult_9ct:auto_generated		1
|lpm_mult:Mult94|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult94		95
|multcore:mult_core|	76 (24)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult94|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult95|	103 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult95		96
|multcore:mult_core|	103 (48)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult95|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult96|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult96		97
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult96|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult96|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult96|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult96|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult96|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult96|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult96|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult97|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult97		98
|multcore:mult_core|	39 (2)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult97|multcore:mult_core		1
|mpar_add:padder|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult98|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult98		99
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult98|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult98|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult98|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult98|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult98|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult98|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult98|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult99|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult99		100
|multcore:mult_core|	37 (3)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult99|multcore:mult_core		1
|mpar_add:padder|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult9|	145 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult9		101
|mult_oat:auto_generated|	145 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult9|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	89 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	89 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	89 (89)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	42 (42)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp11|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|dsp_fir:dsp12|	12585 (3710)	0 (0)	0	34	0	17	0	0	|top|dsp_fir:dsp12		6
|lpm_mult:Mult0|	81 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult0		1
|mult_nat:auto_generated|	81 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult0|mult_nat:auto_generated		1
|alt_mac_mult:mac_mult1|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult0|mult_nat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_tog1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult0|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated		1
|mult_lkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult0|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated|mult_lkl:mult1		1
|alt_mac_mult:mac_mult3|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult0|mult_nat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_uog1:auto_generated|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult0|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated		1
|mult_mkl:mult1|	26 (26)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult0|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated|mult_mkl:mult1		1
|lpm_mult:Mult100|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult100		2
|mult_pat:auto_generated|	76 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult100|mult_pat:auto_generated		1
|alt_mac_mult:mac_mult1|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult100|mult_pat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_vog1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult100|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated		1
|mult_nkl:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult100|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated|mult_nkl:mult1		1
|alt_mac_mult:mac_mult3|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult100|mult_pat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_0pg1:auto_generated|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult100|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated		1
|mult_okl:mult1|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult100|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated|mult_okl:mult1		1
|lpm_mult:Mult10|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult10		3
|multcore:mult_core|	43 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult10|multcore:mult_core		1
|mpar_add:padder|	28 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_35h:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_35h:auto_generated		1
|lpm_add_sub:adder[1]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_pfh:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_pfh:auto_generated		1
|mpar_add:sub_par_add|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_6gh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6gh:auto_generated		1
|lpm_mult:Mult11|	114 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult11		4
|mult_tat:auto_generated|	114 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult11|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult11|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult11|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	66 (66)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult11|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult11|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult11|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult11|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult12|	81 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult12		5
|mult_nat:auto_generated|	81 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult12|mult_nat:auto_generated		1
|alt_mac_mult:mac_mult1|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult12|mult_nat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_tog1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult12|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated		1
|mult_lkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult12|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated|mult_lkl:mult1		1
|alt_mac_mult:mac_mult3|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult12|mult_nat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_uog1:auto_generated|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult12|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated		1
|mult_mkl:mult1|	26 (26)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult12|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated|mult_mkl:mult1		1
|lpm_mult:Mult13|	109 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult13		6
|mult_tat:auto_generated|	109 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult13|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult13|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult13|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	63 (63)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult13|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult13|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult13|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	32 (32)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult13|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult14|	141 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult14		7
|mult_mat:auto_generated|	141 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult14|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	86 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult14|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	86 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult14|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	86 (86)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult14|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult14|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult14|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult14|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult15|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult15		8
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult15|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult15|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult15|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult15|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult15|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult15|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult15|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult16|	142 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult16		9
|mult_oat:auto_generated|	142 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult16|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	88 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult16|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	88 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult16|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	88 (88)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult16|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult16|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult16|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult16|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult17|	145 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult17		10
|mult_oat:auto_generated|	145 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult17|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	89 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult17|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	89 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult17|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	89 (89)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult17|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult17|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult17|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	42 (42)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult17|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult18|	142 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult18		11
|mult_oat:auto_generated|	142 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult18|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	88 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult18|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	88 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult18|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	88 (88)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult18|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult18|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult18|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult18|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult19|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult19		12
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult19|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult19|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult19|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult19|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult19|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult19|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult19|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult1|	114 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult1		13
|mult_tat:auto_generated|	114 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult1|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	66 (66)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult20|	141 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult20		14
|mult_mat:auto_generated|	141 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult20|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	86 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult20|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	86 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult20|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	86 (86)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult20|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult20|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult20|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult20|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult21|	109 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult21		15
|mult_tat:auto_generated|	109 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult21|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult21|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult21|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	63 (63)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult21|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult21|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult21|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	32 (32)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult21|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult22|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult22		16
|mult_rat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult22|mult_rat:auto_generated		1
|alt_mac_mult:mac_mult1|	64 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult22|mult_rat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_1pg1:auto_generated|	64 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult22|mult_rat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_1pg1:auto_generated		1
|mult_pkl:mult1|	64 (64)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult22|mult_rat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_1pg1:auto_generated|mult_pkl:mult1		1
|alt_mac_mult:mac_mult3|	35 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult22|mult_rat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_pog1:auto_generated|	35 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult22|mult_rat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_pog1:auto_generated		1
|mult_hkl:mult1|	35 (35)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult22|mult_rat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_pog1:auto_generated|mult_hkl:mult1		1
|lpm_mult:Mult23|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult23		17
|multcore:mult_core|	55 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult23|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_85h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_85h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_7gh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_7gh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_5gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5gh:auto_generated		1
|lpm_mult:Mult24|	55 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult24		18
|mult_1ct:auto_generated|	55 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult24|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult24|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult24|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult24|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult25|	72 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult25		19
|multcore:mult_core|	72 (26)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult25|multcore:mult_core		1
|mpar_add:padder|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_95h:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_95h:auto_generated		1
|lpm_add_sub:adder[1]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_6gh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_6gh:auto_generated		1
|mpar_add:sub_par_add|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_1gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1gh:auto_generated		1
|lpm_mult:Mult26|	64 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult26		20
|mult_3ct:auto_generated|	64 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult26|mult_3ct:auto_generated		1
|alt_mac_mult:mac_mult3|	50 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult26|mult_3ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_aqg1:auto_generated|	50 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult26|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated		1
|mult_2ml:mult1|	50 (50)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult26|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated|mult_2ml:mult1		1
|lpm_mult:Mult27|	103 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult27		21
|multcore:mult_core|	103 (45)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult27|multcore:mult_core		1
|mpar_add:padder|	58 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult28|	74 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult28		22
|multcore:mult_core|	74 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult28|multcore:mult_core		1
|mpar_add:padder|	58 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult29|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult29		23
|mult_bct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult29|mult_bct:auto_generated		1
|lpm_mult:Mult2|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult2		24
|multcore:mult_core|	43 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult2|multcore:mult_core		1
|mpar_add:padder|	28 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_35h:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_35h:auto_generated		1
|lpm_add_sub:adder[1]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_pfh:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_pfh:auto_generated		1
|mpar_add:sub_par_add|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_6gh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6gh:auto_generated		1
|lpm_mult:Mult30|	74 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult30		25
|multcore:mult_core|	74 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult30|multcore:mult_core		1
|mpar_add:padder|	58 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult31|	103 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult31		26
|multcore:mult_core|	103 (45)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult31|multcore:mult_core		1
|mpar_add:padder|	58 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult32|	64 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult32		27
|mult_3ct:auto_generated|	64 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult32|mult_3ct:auto_generated		1
|alt_mac_mult:mac_mult3|	50 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult32|mult_3ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_aqg1:auto_generated|	50 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult32|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated		1
|mult_2ml:mult1|	50 (50)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult32|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated|mult_2ml:mult1		1
|lpm_mult:Mult33|	73 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult33		28
|multcore:mult_core|	73 (27)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult33|multcore:mult_core		1
|mpar_add:padder|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_95h:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_95h:auto_generated		1
|lpm_add_sub:adder[1]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_6gh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_6gh:auto_generated		1
|mpar_add:sub_par_add|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_1gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1gh:auto_generated		1
|lpm_mult:Mult34|	55 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult34		29
|mult_1ct:auto_generated|	55 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult34|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult34|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult34|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult34|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult35|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult35		30
|multcore:mult_core|	55 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult35|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_85h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_85h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_7gh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_7gh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_5gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5gh:auto_generated		1
|lpm_mult:Mult36|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult36		31
|mult_rat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult36|mult_rat:auto_generated		1
|alt_mac_mult:mac_mult1|	64 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult36|mult_rat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_1pg1:auto_generated|	64 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult36|mult_rat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_1pg1:auto_generated		1
|mult_pkl:mult1|	64 (64)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult36|mult_rat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_1pg1:auto_generated|mult_pkl:mult1		1
|alt_mac_mult:mac_mult3|	35 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult36|mult_rat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_pog1:auto_generated|	35 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult36|mult_rat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_pog1:auto_generated		1
|mult_hkl:mult1|	35 (35)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult36|mult_rat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_pog1:auto_generated|mult_hkl:mult1		1
|lpm_mult:Mult37|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult37		32
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult37|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult37|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult37|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult37|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult37|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult37|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult37|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult38|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult38		33
|multcore:mult_core|	26 (1)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult38|multcore:mult_core		1
|mpar_add:padder|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_85h:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_85h:auto_generated		1
|lpm_add_sub:adder[1]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_7gh:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_7gh:auto_generated		1
|mpar_add:sub_par_add|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_5gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5gh:auto_generated		1
|lpm_mult:Mult39|	93 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult39		34
|multcore:mult_core|	93 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult39|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult3|	145 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult3		35
|mult_oat:auto_generated|	145 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult3|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	89 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult3|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	89 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult3|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	89 (89)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult3|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult3|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult3|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	42 (42)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult3|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult40|	134 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult40		36
|mult_oat:auto_generated|	134 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult40|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult40|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult40|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	84 (84)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult40|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult40|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult40|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	36 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult40|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult41|	70 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult41		37
|multcore:mult_core|	70 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult41|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult42|	86 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult42		38
|multcore:mult_core|	86 (31)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult42|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult43|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult43		39
|mult_dct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult43|mult_dct:auto_generated		1
|lpm_mult:Mult44|	92 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult44		40
|multcore:mult_core|	92 (37)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult44|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult45|	72 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult45		41
|multcore:mult_core|	72 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult45|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult46|	134 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult46		42
|mult_oat:auto_generated|	134 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult46|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult46|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult46|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	84 (84)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult46|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult46|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult46|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	36 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult46|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult47|	93 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult47		43
|multcore:mult_core|	93 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult47|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult47|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult48|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult48		44
|multcore:mult_core|	26 (1)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult48|multcore:mult_core		1
|mpar_add:padder|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_85h:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_85h:auto_generated		1
|lpm_add_sub:adder[1]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_7gh:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_7gh:auto_generated		1
|mpar_add:sub_par_add|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_5gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult48|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5gh:auto_generated		1
|lpm_mult:Mult49|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult49		45
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult49|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult49|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult49|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult49|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult49|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult49|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult49|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult4|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult4		46
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult4|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult50|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult50		47
|multcore:mult_core|	76 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult50|multcore:mult_core		1
|mpar_add:padder|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult50|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult51|	134 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult51		48
|mult_oat:auto_generated|	134 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult51|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult51|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult51|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	84 (84)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult51|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult51|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult51|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	36 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult51|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult52|	104 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult52		49
|multcore:mult_core|	104 (55)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult52|multcore:mult_core		1
|mpar_add:padder|	49 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_95h:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_95h:auto_generated		1
|lpm_add_sub:adder[1]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_6gh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_6gh:auto_generated		1
|mpar_add:sub_par_add|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_1gh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult52|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1gh:auto_generated		1
|lpm_mult:Mult53|	146 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult53		50
|mult_oat:auto_generated|	146 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult53|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	90 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult53|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	90 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult53|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	90 (90)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult53|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult53|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult53|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	42 (42)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult53|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult54|	108 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult54		51
|multcore:mult_core|	108 (53)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult54|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult54|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult55|	102 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult55		52
|multcore:mult_core|	102 (50)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult55|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult55|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult56|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult56		53
|mult_9ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult56|mult_9ct:auto_generated		1
|lpm_mult:Mult57|	102 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult57		54
|multcore:mult_core|	102 (50)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult57|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult57|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult58|	108 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult58		55
|multcore:mult_core|	108 (53)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult58|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult58|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult59|	146 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult59		56
|mult_oat:auto_generated|	146 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult59|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	90 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult59|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	90 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult59|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	90 (90)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult59|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult59|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult59|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	42 (42)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult59|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult5|	77 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult5		57
|multcore:mult_core|	77 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult5|multcore:mult_core		1
|mpar_add:padder|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult60|	104 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult60		58
|multcore:mult_core|	104 (55)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult60|multcore:mult_core		1
|mpar_add:padder|	49 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_95h:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_95h:auto_generated		1
|lpm_add_sub:adder[1]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_6gh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_6gh:auto_generated		1
|mpar_add:sub_par_add|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_1gh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult60|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1gh:auto_generated		1
|lpm_mult:Mult61|	134 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult61		59
|mult_oat:auto_generated|	134 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult61|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult61|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult61|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	84 (84)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult61|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult61|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult61|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	36 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult61|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult62|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult62		60
|multcore:mult_core|	76 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult62|multcore:mult_core		1
|mpar_add:padder|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult62|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult63|	80 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult63		61
|mult_pat:auto_generated|	80 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult63|mult_pat:auto_generated		1
|alt_mac_mult:mac_mult1|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult63|mult_pat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_vog1:auto_generated|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult63|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated		1
|mult_nkl:mult1|	42 (42)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult63|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated|mult_nkl:mult1		1
|alt_mac_mult:mac_mult3|	24 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult63|mult_pat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_0pg1:auto_generated|	24 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult63|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated		1
|mult_okl:mult1|	24 (24)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult63|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated|mult_okl:mult1		1
|lpm_mult:Mult64|	68 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult64		62
|multcore:mult_core|	68 (28)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult64|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult64|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult65|	142 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult65		63
|mult_mat:auto_generated|	142 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult65|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	87 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult65|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	87 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult65|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	87 (87)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult65|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult65|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult65|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult65|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult66|	73 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult66		64
|multcore:mult_core|	73 (30)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult66|multcore:mult_core		1
|mpar_add:padder|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult66|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult67|	57 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult67		65
|mult_1ct:auto_generated|	57 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult67|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult67|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult67|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	43 (43)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult67|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult68|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult68		66
|multcore:mult_core|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult68|multcore:mult_core		1
|mpar_add:padder|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	9 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_95h:auto_generated|	9 (9)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_95h:auto_generated		1
|lpm_add_sub:adder[1]|	9 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_6gh:auto_generated|	9 (9)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_6gh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_1gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult68|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1gh:auto_generated		1
|lpm_mult:Mult69|	58 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult69		67
|multcore:mult_core|	58 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult69|multcore:mult_core		1
|mpar_add:padder|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult69|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult6|	60 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult6		68
|mult_3ct:auto_generated|	60 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult6|mult_3ct:auto_generated		1
|alt_mac_mult:mac_mult3|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult6|mult_3ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_aqg1:auto_generated|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult6|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated		1
|mult_2ml:mult1|	46 (46)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult6|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated|mult_2ml:mult1		1
|lpm_mult:Mult70|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult70		69
|mult_7ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult70|mult_7ct:auto_generated		1
|lpm_mult:Mult71|	59 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult71		70
|multcore:mult_core|	59 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult71|multcore:mult_core		1
|mpar_add:padder|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult71|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult72|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult72		71
|multcore:mult_core|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult72|multcore:mult_core		1
|mpar_add:padder|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	9 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_95h:auto_generated|	9 (9)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_95h:auto_generated		1
|lpm_add_sub:adder[1]|	9 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_6gh:auto_generated|	9 (9)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_6gh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_1gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult72|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1gh:auto_generated		1
|lpm_mult:Mult73|	57 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult73		72
|mult_1ct:auto_generated|	57 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult73|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult73|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult73|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	43 (43)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult73|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult74|	72 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult74		73
|multcore:mult_core|	72 (29)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult74|multcore:mult_core		1
|mpar_add:padder|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult74|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult75|	142 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult75		74
|mult_mat:auto_generated|	142 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult75|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	87 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult75|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	87 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult75|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	87 (87)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult75|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult75|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult75|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult75|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult76|	68 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult76		75
|multcore:mult_core|	68 (28)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult76|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult76|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult77|	80 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult77		76
|mult_pat:auto_generated|	80 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult77|mult_pat:auto_generated		1
|alt_mac_mult:mac_mult1|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult77|mult_pat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_vog1:auto_generated|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult77|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated		1
|mult_nkl:mult1|	42 (42)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult77|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated|mult_nkl:mult1		1
|alt_mac_mult:mac_mult3|	24 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult77|mult_pat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_0pg1:auto_generated|	24 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult77|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated		1
|mult_okl:mult1|	24 (24)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult77|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated|mult_okl:mult1		1
|lpm_mult:Mult78|	44 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult78		77
|multcore:mult_core|	44 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult78|multcore:mult_core		1
|mpar_add:padder|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_m3h:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m3h:auto_generated		1
|lpm_add_sub:adder[1]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_geh:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_geh:auto_generated		1
|mpar_add:sub_par_add|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_7gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult78|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7gh:auto_generated		1
|lpm_mult:Mult79|	97 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult79		78
|multcore:mult_core|	97 (51)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult79|multcore:mult_core		1
|mpar_add:padder|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult79|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult7|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult7		79
|multcore:mult_core|	76 (33)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult7|multcore:mult_core		1
|mpar_add:padder|	43 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	13 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	13 (13)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult80|	91 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult80		80
|multcore:mult_core|	91 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult80|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult80|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult81|	137 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult81		81
|mult_mat:auto_generated|	137 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult81|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult81|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult81|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	84 (84)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult81|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult81|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult81|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult81|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult82|	137 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult82		82
|mult_mat:auto_generated|	137 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult82|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult82|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	84 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult82|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	84 (84)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult82|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult82|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult82|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult82|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult83|	89 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult83		83
|multcore:mult_core|	89 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult83|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult83|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult84|	97 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult84		84
|multcore:mult_core|	97 (51)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult84|multcore:mult_core		1
|mpar_add:padder|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	18 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	18 (18)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult84|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult85|	44 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult85		85
|multcore:mult_core|	44 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult85|multcore:mult_core		1
|mpar_add:padder|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_m3h:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m3h:auto_generated		1
|lpm_add_sub:adder[1]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_geh:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_geh:auto_generated		1
|mpar_add:sub_par_add|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_7gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult85|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7gh:auto_generated		1
|lpm_mult:Mult86|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult86		86
|mult_pat:auto_generated|	76 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult86|mult_pat:auto_generated		1
|alt_mac_mult:mac_mult1|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult86|mult_pat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_vog1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult86|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated		1
|mult_nkl:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult86|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated|mult_nkl:mult1		1
|alt_mac_mult:mac_mult3|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult86|mult_pat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_0pg1:auto_generated|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult86|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated		1
|mult_okl:mult1|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult86|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated|mult_okl:mult1		1
|lpm_mult:Mult87|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult87		87
|multcore:mult_core|	37 (3)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult87|multcore:mult_core		1
|mpar_add:padder|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult87|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult88|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult88		88
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult88|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult88|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult88|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult88|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult88|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult88|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult88|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult89|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult89		89
|multcore:mult_core|	39 (2)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult89|multcore:mult_core		1
|mpar_add:padder|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult89|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult8|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult8		90
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult8|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult8|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult8|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult8|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult8|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult8|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult8|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult90|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult90		91
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult90|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult90|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult90|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult90|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult90|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult90|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult90|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult91|	103 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult91		92
|multcore:mult_core|	103 (48)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult91|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult91|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult92|	82 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult92		93
|multcore:mult_core|	82 (30)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult92|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult92|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult93|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult93		94
|mult_9ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult93|mult_9ct:auto_generated		1
|lpm_mult:Mult94|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult94		95
|multcore:mult_core|	76 (24)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult94|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult94|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult95|	103 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult95		96
|multcore:mult_core|	103 (48)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult95|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_55h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_5gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_vfh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult95|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vfh:auto_generated		1
|lpm_mult:Mult96|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult96		97
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult96|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult96|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult96|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult96|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult96|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult96|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult96|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult97|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult97		98
|multcore:mult_core|	39 (2)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult97|multcore:mult_core		1
|mpar_add:padder|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult97|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult98|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult98		99
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult98|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult98|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult98|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult98|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult98|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult98|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult98|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult99|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult99		100
|multcore:mult_core|	37 (3)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult99|multcore:mult_core		1
|mpar_add:padder|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult99|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult9|	145 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult9		101
|mult_oat:auto_generated|	145 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult9|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	89 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	89 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	89 (89)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	42 (42)	0 (0)	0	0	0	0	0	0	|top|dsp_fir:dsp12|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|dsp_fir_spectrum:dsp13|	4782 (2141)	296 (296)	0	20	0	10	0	0	|top|dsp_fir_spectrum:dsp13		7
|log2:op0|	43 (43)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|log2:op0		1
|log2:op1|	43 (43)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|log2:op1		2
|log2:op2|	43 (43)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|log2:op2		3
|log2:op3|	43 (43)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|log2:op3		4
|lpm_mult:Mult0|	109 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult0		5
|mult_tat:auto_generated|	109 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult0|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	63 (63)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	32 (32)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult10|	52 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult10		6
|mult_oat:auto_generated|	52 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult10|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult3|	38 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult10|mult_oat:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8pg1:auto_generated|	38 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult10|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	38 (38)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult10|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult11|	134 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult11		7
|mult_mat:auto_generated|	134 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult11|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	83 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult11|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	83 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult11|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	83 (83)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult11|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult11|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult11|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	37 (37)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult11|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult12|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult12		8
|mult_pat:auto_generated|	76 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult12|mult_pat:auto_generated		1
|alt_mac_mult:mac_mult1|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult12|mult_pat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_vog1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult12|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated		1
|mult_nkl:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult12|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated|mult_nkl:mult1		1
|alt_mac_mult:mac_mult3|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult12|mult_pat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_0pg1:auto_generated|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult12|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated		1
|mult_okl:mult1|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult12|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated|mult_okl:mult1		1
|lpm_mult:Mult13|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult13		9
|multcore:mult_core|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult13|multcore:mult_core		1
|mpar_add:padder|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_u4h:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated		1
|lpm_add_sub:adder[1]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ofh:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ofh:auto_generated		1
|mpar_add:sub_par_add|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_8gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_8gh:auto_generated		1
|lpm_mult:Mult14|	47 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult14		10
|multcore:mult_core|	47 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult14|multcore:mult_core		1
|mpar_add:padder|	28 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_35h:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_35h:auto_generated		1
|lpm_add_sub:adder[1]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_pfh:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_pfh:auto_generated		1
|mpar_add:sub_par_add|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_6gh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6gh:auto_generated		1
|lpm_mult:Mult15|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult15		11
|multcore:mult_core|	42 (2)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult15|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult16|	57 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult16		12
|multcore:mult_core|	57 (23)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult16|multcore:mult_core		1
|mpar_add:padder|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult17|	61 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult17		13
|mult_1ct:auto_generated|	61 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult17|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	47 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult17|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	47 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult17|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	47 (47)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult17|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult18|	60 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult18		14
|mult_3ct:auto_generated|	60 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult18|mult_3ct:auto_generated		1
|alt_mac_mult:mac_mult3|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult18|mult_3ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_aqg1:auto_generated|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult18|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated		1
|mult_2ml:mult1|	46 (46)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult18|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated|mult_2ml:mult1		1
|lpm_mult:Mult19|	61 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult19		15
|mult_1ct:auto_generated|	61 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult19|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	47 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult19|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	47 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult19|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	47 (47)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult19|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult1|	114 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult1		16
|mult_tat:auto_generated|	114 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult1|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	66 (66)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult20|	57 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult20		17
|multcore:mult_core|	57 (23)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult20|multcore:mult_core		1
|mpar_add:padder|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult21|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult21		18
|multcore:mult_core|	42 (2)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult21|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult22|	47 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult22		19
|multcore:mult_core|	47 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult22|multcore:mult_core		1
|mpar_add:padder|	28 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_35h:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_35h:auto_generated		1
|lpm_add_sub:adder[1]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_pfh:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_pfh:auto_generated		1
|mpar_add:sub_par_add|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_6gh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6gh:auto_generated		1
|lpm_mult:Mult23|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult23		20
|multcore:mult_core|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult23|multcore:mult_core		1
|mpar_add:padder|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_u4h:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated		1
|lpm_add_sub:adder[1]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ofh:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ofh:auto_generated		1
|mpar_add:sub_par_add|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_8gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_8gh:auto_generated		1
|lpm_mult:Mult24|	81 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult24		21
|mult_nat:auto_generated|	81 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult24|mult_nat:auto_generated		1
|alt_mac_mult:mac_mult1|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult24|mult_nat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_tog1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult24|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated		1
|mult_lkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult24|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated|mult_lkl:mult1		1
|alt_mac_mult:mac_mult3|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult24|mult_nat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_uog1:auto_generated|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult24|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated		1
|mult_mkl:mult1|	26 (26)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult24|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated|mult_mkl:mult1		1
|lpm_mult:Mult25|	64 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult25		22
|multcore:mult_core|	64 (24)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult25|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult26|	54 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult26		23
|mult_oat:auto_generated|	54 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult26|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult26|mult_oat:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult26|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult26|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult27|	70 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult27		24
|multcore:mult_core|	70 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult27|multcore:mult_core		1
|mpar_add:padder|	49 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult28|	73 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult28		25
|multcore:mult_core|	73 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult28|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult29|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult29		26
|mult_7ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult29|mult_7ct:auto_generated		1
|lpm_mult:Mult2|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult2		27
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult2|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult2|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult2|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult2|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult2|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult2|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult2|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult30|	72 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult30		28
|multcore:mult_core|	72 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult30|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult31|	70 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult31		29
|multcore:mult_core|	70 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult31|multcore:mult_core		1
|mpar_add:padder|	49 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult32|	54 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult32		30
|mult_oat:auto_generated|	54 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult32|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult32|mult_oat:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult32|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult32|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult33|	64 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult33		31
|multcore:mult_core|	64 (24)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult33|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult34|	81 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult34		32
|mult_nat:auto_generated|	81 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult34|mult_nat:auto_generated		1
|alt_mac_mult:mac_mult1|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult34|mult_nat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_tog1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult34|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated		1
|mult_lkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult34|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated|mult_lkl:mult1		1
|alt_mac_mult:mac_mult3|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult34|mult_nat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_uog1:auto_generated|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult34|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated		1
|mult_mkl:mult1|	26 (26)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult34|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated|mult_mkl:mult1		1
|lpm_mult:Mult3|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult3		33
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult3|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult3|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult3|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult3|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult3|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult3|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult3|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult4|	114 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult4		34
|mult_tat:auto_generated|	114 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult4|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	66 (66)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult5|	109 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult5		35
|mult_tat:auto_generated|	109 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult5|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult5|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult5|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	63 (63)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult5|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult5|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult5|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	32 (32)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult5|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult6|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult6		36
|mult_pat:auto_generated|	76 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult6|mult_pat:auto_generated		1
|alt_mac_mult:mac_mult1|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult6|mult_pat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_vog1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult6|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated		1
|mult_nkl:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult6|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated|mult_nkl:mult1		1
|alt_mac_mult:mac_mult3|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult6|mult_pat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_0pg1:auto_generated|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult6|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated		1
|mult_okl:mult1|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult6|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated|mult_okl:mult1		1
|lpm_mult:Mult7|	134 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult7		37
|mult_mat:auto_generated|	134 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult7|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	83 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult7|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	83 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult7|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	83 (83)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult7|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult7|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult7|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	37 (37)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult7|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult8|	52 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult8		38
|mult_oat:auto_generated|	52 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult8|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult3|	38 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult8|mult_oat:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8pg1:auto_generated|	38 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult8|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	38 (38)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult8|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult9|	52 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult9		39
|mult_oat:auto_generated|	52 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult9|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult3|	38 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8pg1:auto_generated|	38 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	38 (38)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp13|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|dsp_fir_spectrum:dsp14|	5099 (2111)	280 (280)	0	12	0	6	0	0	|top|dsp_fir_spectrum:dsp14		8
|log2:op0|	43 (43)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|log2:op0		1
|log2:op1|	43 (43)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|log2:op1		2
|log2:op2|	43 (43)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|log2:op2		3
|log2:op3|	43 (43)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|log2:op3		4
|lpm_mult:Mult0|	109 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult0		5
|mult_tat:auto_generated|	109 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult0|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	63 (63)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	32 (32)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult10|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult10		6
|mult_oat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult10|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	86 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult10|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	86 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult10|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	86 (86)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult10|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	38 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult10|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	38 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult10|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	38 (38)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult10|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult11|	134 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult11		7
|mult_mat:auto_generated|	134 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult11|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	83 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult11|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	83 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult11|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	83 (83)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult11|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult11|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult11|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	37 (37)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult11|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult12|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult12		8
|mult_pat:auto_generated|	76 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult12|mult_pat:auto_generated		1
|alt_mac_mult:mac_mult1|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult12|mult_pat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_vog1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult12|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated		1
|mult_nkl:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult12|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated|mult_nkl:mult1		1
|alt_mac_mult:mac_mult3|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult12|mult_pat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_0pg1:auto_generated|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult12|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated		1
|mult_okl:mult1|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult12|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated|mult_okl:mult1		1
|lpm_mult:Mult13|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult13		9
|multcore:mult_core|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult13|multcore:mult_core		1
|mpar_add:padder|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_u4h:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated		1
|lpm_add_sub:adder[1]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ofh:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ofh:auto_generated		1
|mpar_add:sub_par_add|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_8gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_8gh:auto_generated		1
|lpm_mult:Mult14|	47 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult14		10
|multcore:mult_core|	47 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult14|multcore:mult_core		1
|mpar_add:padder|	28 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_35h:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_35h:auto_generated		1
|lpm_add_sub:adder[1]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_pfh:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_pfh:auto_generated		1
|mpar_add:sub_par_add|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_6gh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6gh:auto_generated		1
|lpm_mult:Mult15|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult15		11
|multcore:mult_core|	42 (2)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult15|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult16|	57 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult16		12
|multcore:mult_core|	57 (23)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult16|multcore:mult_core		1
|mpar_add:padder|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult17|	61 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult17		13
|mult_1ct:auto_generated|	61 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult17|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	47 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult17|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	47 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult17|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	47 (47)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult17|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult18|	60 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult18		14
|mult_3ct:auto_generated|	60 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult18|mult_3ct:auto_generated		1
|alt_mac_mult:mac_mult3|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult18|mult_3ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_aqg1:auto_generated|	46 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult18|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated		1
|mult_2ml:mult1|	46 (46)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult18|mult_3ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_aqg1:auto_generated|mult_2ml:mult1		1
|lpm_mult:Mult19|	61 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult19		15
|mult_1ct:auto_generated|	61 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult19|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	47 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult19|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	47 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult19|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	47 (47)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult19|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult1|	114 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult1		16
|mult_tat:auto_generated|	114 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult1|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	66 (66)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult1|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult20|	57 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult20		17
|multcore:mult_core|	57 (23)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult20|multcore:mult_core		1
|mpar_add:padder|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_a5h:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_a5h:auto_generated		1
|lpm_add_sub:adder[1]|	10 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_8gh:auto_generated|	10 (10)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8gh:auto_generated		1
|mpar_add:sub_par_add|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	14 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_3gh:auto_generated|	14 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3gh:auto_generated		1
|lpm_mult:Mult21|	42 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult21		18
|multcore:mult_core|	42 (2)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult21|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult22|	47 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult22		19
|multcore:mult_core|	47 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult22|multcore:mult_core		1
|mpar_add:padder|	28 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_35h:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_35h:auto_generated		1
|lpm_add_sub:adder[1]|	8 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_pfh:auto_generated|	8 (8)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_pfh:auto_generated		1
|mpar_add:sub_par_add|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_6gh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6gh:auto_generated		1
|lpm_mult:Mult23|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult23		20
|multcore:mult_core|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult23|multcore:mult_core		1
|mpar_add:padder|	25 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_u4h:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated		1
|lpm_add_sub:adder[1]|	7 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ofh:auto_generated|	7 (7)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ofh:auto_generated		1
|mpar_add:sub_par_add|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	11 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_8gh:auto_generated|	11 (11)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_8gh:auto_generated		1
|lpm_mult:Mult24|	81 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult24		21
|mult_nat:auto_generated|	81 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult24|mult_nat:auto_generated		1
|alt_mac_mult:mac_mult1|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult24|mult_nat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_tog1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult24|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated		1
|mult_lkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult24|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated|mult_lkl:mult1		1
|alt_mac_mult:mac_mult3|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult24|mult_nat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_uog1:auto_generated|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult24|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated		1
|mult_mkl:mult1|	26 (26)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult24|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated|mult_mkl:mult1		1
|lpm_mult:Mult25|	64 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult25		22
|multcore:mult_core|	64 (24)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult25|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult26|	142 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult26		23
|mult_oat:auto_generated|	142 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult26|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	88 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult26|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	88 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult26|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	88 (88)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult26|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult26|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult26|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult26|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult27|	70 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult27		24
|multcore:mult_core|	70 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult27|multcore:mult_core		1
|mpar_add:padder|	49 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult28|	72 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult28		25
|multcore:mult_core|	72 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult28|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult29|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult29		26
|mult_7ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult29|mult_7ct:auto_generated		1
|lpm_mult:Mult2|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult2		27
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult2|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult2|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult2|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult2|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult2|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult2|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult2|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult30|	72 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult30		28
|multcore:mult_core|	72 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult30|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult31|	70 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult31		29
|multcore:mult_core|	70 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult31|multcore:mult_core		1
|mpar_add:padder|	49 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_45h:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated		1
|lpm_add_sub:adder[1]|	15 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_ufh:auto_generated|	15 (15)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated		1
|mpar_add:sub_par_add|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_rfh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated		1
|lpm_mult:Mult32|	142 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult32		30
|mult_oat:auto_generated|	142 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult32|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	88 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult32|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	88 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult32|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	88 (88)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult32|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult32|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult32|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult32|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult33|	64 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult33		31
|multcore:mult_core|	64 (24)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult33|multcore:mult_core		1
|mpar_add:padder|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_05h:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated		1
|lpm_add_sub:adder[1]|	12 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_qfh:auto_generated|	12 (12)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qfh:auto_generated		1
|mpar_add:sub_par_add|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_ufh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated		1
|lpm_mult:Mult34|	81 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult34		32
|mult_nat:auto_generated|	81 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult34|mult_nat:auto_generated		1
|alt_mac_mult:mac_mult1|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult34|mult_nat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_tog1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult34|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated		1
|mult_lkl:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult34|mult_nat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_tog1:auto_generated|mult_lkl:mult1		1
|alt_mac_mult:mac_mult3|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult34|mult_nat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_uog1:auto_generated|	26 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult34|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated		1
|mult_mkl:mult1|	26 (26)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult34|mult_nat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_uog1:auto_generated|mult_mkl:mult1		1
|lpm_mult:Mult3|	113 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult3		33
|mult_tat:auto_generated|	113 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult3|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult3|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	65 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult3|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	65 (65)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult3|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult3|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult3|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult3|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult4|	114 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult4		34
|mult_tat:auto_generated|	114 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult4|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	66 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	66 (66)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	34 (34)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult4|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult5|	109 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult5		35
|mult_tat:auto_generated|	109 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult5|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult5|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	63 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult5|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	63 (63)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult5|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult5|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	32 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult5|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	32 (32)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult5|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult6|	76 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult6		36
|mult_pat:auto_generated|	76 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult6|mult_pat:auto_generated		1
|alt_mac_mult:mac_mult1|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult6|mult_pat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_vog1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult6|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated		1
|mult_nkl:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult6|mult_pat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vog1:auto_generated|mult_nkl:mult1		1
|alt_mac_mult:mac_mult3|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult6|mult_pat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_0pg1:auto_generated|	22 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult6|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated		1
|mult_okl:mult1|	22 (22)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult6|mult_pat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_0pg1:auto_generated|mult_okl:mult1		1
|lpm_mult:Mult7|	134 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult7		37
|mult_mat:auto_generated|	134 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult7|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	83 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult7|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	83 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult7|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	83 (83)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult7|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult7|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult7|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	37 (37)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult7|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult8|	52 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult8		38
|mult_oat:auto_generated|	52 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult8|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult3|	38 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult8|mult_oat:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8pg1:auto_generated|	38 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult8|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	38 (38)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult8|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult9|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult9		39
|mult_oat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult9|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	86 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	86 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	86 (86)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	38 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	38 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	38 (38)	0 (0)	0	0	0	0	0	0	|top|dsp_fir_spectrum:dsp14|lpm_mult:Mult9|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|dsp_iir_bandpass:dsp10|	371 (139)	96 (96)	0	8	0	4	0	0	|top|dsp_iir_bandpass:dsp10		9
|lpm_mult:Mult0|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult0		1
|mult_9ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult0|mult_9ct:auto_generated		1
|lpm_mult:Mult1|	105 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult1		2
|multcore:mult_core|	105 (50)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult1|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_75h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_75h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_1gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_1gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_sfh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated		1
|lpm_mult:Mult2|	99 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult2		3
|multcore:mult_core|	99 (38)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult2|multcore:mult_core		1
|mpar_add:padder|	61 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_v4h:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated		1
|lpm_add_sub:adder[1]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_rfh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_rfh:auto_generated		1
|mpar_add:sub_par_add|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_tfh:auto_generated|	23 (23)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated		1
|lpm_mult:Mult3|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult3		4
|mult_bct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_bandpass:dsp10|lpm_mult:Mult3|mult_bct:auto_generated		1
|dsp_iir_bandpass:dsp7|	317 (92)	48 (48)	0	8	0	4	0	0	|top|dsp_iir_bandpass:dsp7		10
|lpm_mult:Mult0|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult0		1
|mult_9ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult0|mult_9ct:auto_generated		1
|lpm_mult:Mult1|	98 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult1		2
|multcore:mult_core|	98 (43)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult1|multcore:mult_core		1
|mpar_add:padder|	55 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_75h:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_75h:auto_generated		1
|lpm_add_sub:adder[1]|	17 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_1gh:auto_generated|	17 (17)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_1gh:auto_generated		1
|mpar_add:sub_par_add|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	21 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_sfh:auto_generated|	21 (21)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated		1
|lpm_mult:Mult2|	99 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult2		3
|multcore:mult_core|	99 (38)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult2|multcore:mult_core		1
|mpar_add:padder|	61 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_v4h:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated		1
|lpm_add_sub:adder[1]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_rfh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_rfh:auto_generated		1
|mpar_add:sub_par_add|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_tfh:auto_generated|	23 (23)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated		1
|lpm_mult:Mult3|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult3		4
|mult_bct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_bandpass:dsp7|lpm_mult:Mult3|mult_bct:auto_generated		1
|dsp_iir_lowpass:dsp5|	1529 (365)	84 (84)	0	14	0	7	0	0	|top|dsp_iir_lowpass:dsp5		11
|lpm_mult:Mult0|	118 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult0		1
|mult_tat:auto_generated|	118 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult0|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	67 (67)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	37 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	37 (37)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult10|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult10		2
|mult_9ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult10|mult_9ct:auto_generated		1
|lpm_mult:Mult11|	123 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult11		3
|multcore:mult_core|	123 (62)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult11|multcore:mult_core		1
|mpar_add:padder|	61 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_v4h:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated		1
|lpm_add_sub:adder[1]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_rfh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_rfh:auto_generated		1
|mpar_add:sub_par_add|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_tfh:auto_generated|	23 (23)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated		1
|lpm_mult:Mult12|	123 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult12		4
|multcore:mult_core|	123 (62)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult12|multcore:mult_core		1
|mpar_add:padder|	61 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_v4h:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated		1
|lpm_add_sub:adder[1]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_rfh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_rfh:auto_generated		1
|mpar_add:sub_par_add|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_tfh:auto_generated|	23 (23)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated		1
|lpm_mult:Mult1|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult1		5
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult1|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult2|	54 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult2		6
|mult_oat:auto_generated|	54 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult2|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult2|mult_oat:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult2|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult2|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult3|	55 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult3		7
|mult_1ct:auto_generated|	55 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult3|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult3|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult3|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult3|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult4|	54 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult4		8
|mult_oat:auto_generated|	54 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult4|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult4|mult_oat:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult4|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult4|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult5|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult5		9
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult5|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult6|	117 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult6		10
|mult_tat:auto_generated|	117 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult6|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	67 (67)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	36 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult7|	108 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult7		11
|multcore:mult_core|	108 (56)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult7|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult8|	108 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult8		12
|multcore:mult_core|	108 (56)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult8|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult9|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult9		13
|mult_9ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp5|lpm_mult:Mult9|mult_9ct:auto_generated		1
|dsp_iir_lowpass:dsp6|	1606 (443)	224 (224)	0	14	0	7	0	0	|top|dsp_iir_lowpass:dsp6		12
|lpm_mult:Mult0|	117 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult0		1
|mult_tat:auto_generated|	117 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult0|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	67 (67)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	36 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult10|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult10		2
|mult_9ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult10|mult_9ct:auto_generated		1
|lpm_mult:Mult11|	123 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult11		3
|multcore:mult_core|	123 (62)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult11|multcore:mult_core		1
|mpar_add:padder|	61 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_v4h:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated		1
|lpm_add_sub:adder[1]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_rfh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_rfh:auto_generated		1
|mpar_add:sub_par_add|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_tfh:auto_generated|	23 (23)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated		1
|lpm_mult:Mult12|	123 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult12		4
|multcore:mult_core|	123 (62)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult12|multcore:mult_core		1
|mpar_add:padder|	61 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_v4h:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated		1
|lpm_add_sub:adder[1]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_rfh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_rfh:auto_generated		1
|mpar_add:sub_par_add|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_tfh:auto_generated|	23 (23)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated		1
|lpm_mult:Mult1|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult1		5
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult1|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult2|	54 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult2		6
|mult_oat:auto_generated|	54 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult2|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult2|mult_oat:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult2|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult2|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult3|	55 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult3		7
|mult_1ct:auto_generated|	55 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult3|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult3|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult3|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult3|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult4|	54 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult4		8
|mult_oat:auto_generated|	54 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult4|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult4|mult_oat:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult4|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult4|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult5|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult5		9
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult5|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult6|	117 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult6		10
|mult_tat:auto_generated|	117 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult6|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	67 (67)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	36 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult7|	108 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult7		11
|multcore:mult_core|	108 (56)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult7|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult8|	108 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult8		12
|multcore:mult_core|	108 (56)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult8|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult9|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult9		13
|mult_9ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp6|lpm_mult:Mult9|mult_9ct:auto_generated		1
|dsp_iir_lowpass:dsp8|	1561 (398)	148 (148)	0	14	0	7	0	0	|top|dsp_iir_lowpass:dsp8		13
|lpm_mult:Mult0|	117 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult0		1
|mult_tat:auto_generated|	117 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult0|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	67 (67)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	36 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult10|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult10		2
|mult_9ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult10|mult_9ct:auto_generated		1
|lpm_mult:Mult11|	123 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult11		3
|multcore:mult_core|	123 (62)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult11|multcore:mult_core		1
|mpar_add:padder|	61 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_v4h:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated		1
|lpm_add_sub:adder[1]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_rfh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_rfh:auto_generated		1
|mpar_add:sub_par_add|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_tfh:auto_generated|	23 (23)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated		1
|lpm_mult:Mult12|	123 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult12		4
|multcore:mult_core|	123 (62)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult12|multcore:mult_core		1
|mpar_add:padder|	61 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_v4h:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated		1
|lpm_add_sub:adder[1]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_rfh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_rfh:auto_generated		1
|mpar_add:sub_par_add|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_tfh:auto_generated|	23 (23)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated		1
|lpm_mult:Mult1|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult1		5
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult1|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult2|	54 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult2		6
|mult_oat:auto_generated|	54 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult2|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult2|mult_oat:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult2|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult2|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult3|	55 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult3		7
|mult_1ct:auto_generated|	55 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult3|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult3|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult3|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult3|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult4|	54 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult4		8
|mult_oat:auto_generated|	54 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult4|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult4|mult_oat:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult4|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult4|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult5|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult5		9
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult5|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult6|	117 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult6		10
|mult_tat:auto_generated|	117 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult6|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	67 (67)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	36 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult7|	108 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult7		11
|multcore:mult_core|	108 (56)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult7|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult8|	108 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult8		12
|multcore:mult_core|	108 (56)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult8|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult9|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult9		13
|mult_9ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp8|lpm_mult:Mult9|mult_9ct:auto_generated		1
|dsp_iir_lowpass:dsp9|	1810 (473)	224 (224)	0	10	0	5	0	0	|top|dsp_iir_lowpass:dsp9		14
|lpm_mult:Mult0|	117 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult0		1
|mult_tat:auto_generated|	117 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult0|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	67 (67)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	36 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult0|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult10|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult10		2
|mult_9ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult10|mult_9ct:auto_generated		1
|lpm_mult:Mult11|	123 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult11		3
|multcore:mult_core|	123 (62)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult11|multcore:mult_core		1
|mpar_add:padder|	61 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_v4h:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated		1
|lpm_add_sub:adder[1]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_rfh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_rfh:auto_generated		1
|mpar_add:sub_par_add|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_tfh:auto_generated|	23 (23)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated		1
|lpm_mult:Mult12|	123 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult12		4
|multcore:mult_core|	123 (62)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult12|multcore:mult_core		1
|mpar_add:padder|	61 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_v4h:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated		1
|lpm_add_sub:adder[1]|	19 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_rfh:auto_generated|	19 (19)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_rfh:auto_generated		1
|mpar_add:sub_par_add|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	23 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_tfh:auto_generated|	23 (23)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated		1
|lpm_mult:Mult1|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult1		5
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult1|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult1|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult2|	141 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult2		6
|mult_oat:auto_generated|	141 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult2|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	87 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult2|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	87 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult2|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	87 (87)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult2|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult2|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult2|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult2|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult3|	55 (0)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult3		7
|mult_1ct:auto_generated|	55 (14)	0 (0)	0	2	0	1	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult3|mult_1ct:auto_generated		1
|alt_mac_mult:mac_mult3|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult3|mult_1ct:auto_generated|alt_mac_mult:mac_mult3		1
|mac_mult_8qg1:auto_generated|	41 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult3|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated		1
|mult_0ml:mult1|	41 (41)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult3|mult_1ct:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8qg1:auto_generated|mult_0ml:mult1		1
|lpm_mult:Mult4|	141 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult4		8
|mult_oat:auto_generated|	141 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult4|mult_oat:auto_generated		1
|alt_mac_mult:mac_mult1|	87 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult4|mult_oat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_7pg1:auto_generated|	87 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult4|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated		1
|mult_vkl:mult1|	87 (87)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult4|mult_oat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_7pg1:auto_generated|mult_vkl:mult1		1
|alt_mac_mult:mac_mult3|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult4|mult_oat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_8pg1:auto_generated|	40 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult4|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated		1
|mult_0ll:mult1|	40 (40)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult4|mult_oat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_8pg1:auto_generated|mult_0ll:mult1		1
|lpm_mult:Mult5|	138 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult5		9
|mult_mat:auto_generated|	138 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult5|mult_mat:auto_generated		1
|alt_mac_mult:mac_mult1|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_6pg1:auto_generated|	85 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated		1
|mult_ukl:mult1|	85 (85)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_6pg1:auto_generated|mult_ukl:mult1		1
|alt_mac_mult:mac_mult3|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_2pg1:auto_generated|	39 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated		1
|mult_qkl:mult1|	39 (39)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult5|mult_mat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_2pg1:auto_generated|mult_qkl:mult1		1
|lpm_mult:Mult6|	117 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult6		10
|mult_tat:auto_generated|	117 (14)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult6|mult_tat:auto_generated		1
|alt_mac_mult:mac_mult1|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_3pg1:auto_generated|	67 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated		1
|mult_rkl:mult1|	67 (67)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult1|mac_mult_3pg1:auto_generated|mult_rkl:mult1		1
|alt_mac_mult:mac_mult3|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult3		2
|mac_mult_rog1:auto_generated|	36 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated		1
|mult_jkl:mult1|	36 (36)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult6|mult_tat:auto_generated|alt_mac_mult:mac_mult3|mac_mult_rog1:auto_generated|mult_jkl:mult1		1
|lpm_mult:Mult7|	108 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult7		11
|multcore:mult_core|	108 (56)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult7|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult8|	108 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult8		12
|multcore:mult_core|	108 (56)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult8|multcore:mult_core		1
|mpar_add:padder|	52 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_65h:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated		1
|lpm_add_sub:adder[1]|	16 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]		2
|add_sub_3gh:auto_generated|	16 (16)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3gh:auto_generated		1
|mpar_add:sub_par_add|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		3
|lpm_add_sub:adder[0]|	20 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_4gh:auto_generated|	20 (20)	0 (0)	0	0	0	0	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4gh:auto_generated		1
|lpm_mult:Mult9|	14 (0)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult9		13
|mult_9ct:auto_generated|	14 (14)	0 (0)	0	4	0	2	0	0	|top|dsp_iir_lowpass:dsp9|lpm_mult:Mult9|mult_9ct:auto_generated		1
|dsp_peak:dsp15|	319 (319)	448 (448)	0	0	0	0	0	0	|top|dsp_peak:dsp15		15
|dsp_peak:dsp16|	324 (324)	448 (448)	0	0	0	0	0	0	|top|dsp_peak:dsp16		16
|dsp_volume:dsp0|	139 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp0		17
|lpm_mult:Mult0|	139 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp0|lpm_mult:Mult0		1
|mult_37t:auto_generated|	139 (3)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp0|lpm_mult:Mult0|mult_37t:auto_generated		1
|alt_mac_mult:mac_mult1|	127 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp0|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_1pg1:auto_generated|	127 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp0|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_1pg1:auto_generated		1
|mult_pkl:mult1|	127 (127)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp0|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_1pg1:auto_generated|mult_pkl:mult1		1
|alt_mac_mult:mac_mult3|	9 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp0|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3		2
|lpm_mult:mult|	9 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp0|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult		1
|multcore:mult_core|	9 (6)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp0|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core		1
|mpar_add:padder|	3 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp0|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	2 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp0|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_37h:auto_generated|	2 (2)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp0|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_37h:auto_generated		1
|mpar_add:sub_par_add|	1 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp0|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		2
|lpm_add_sub:adder[0]|	1 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp0|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_47h:auto_generated|	1 (1)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp0|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_47h:auto_generated		1
|dsp_volume:dsp2|	142 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp2		18
|lpm_mult:Mult0|	142 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp2|lpm_mult:Mult0		1
|mult_37t:auto_generated|	142 (3)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp2|lpm_mult:Mult0|mult_37t:auto_generated		1
|alt_mac_mult:mac_mult1|	130 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp2|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_1pg1:auto_generated|	130 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp2|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_1pg1:auto_generated		1
|mult_pkl:mult1|	130 (130)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp2|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_1pg1:auto_generated|mult_pkl:mult1		1
|alt_mac_mult:mac_mult3|	9 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp2|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3		2
|lpm_mult:mult|	9 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp2|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult		1
|multcore:mult_core|	9 (6)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp2|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core		1
|mpar_add:padder|	3 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp2|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder		1
|lpm_add_sub:adder[0]|	2 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp2|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]		1
|add_sub_37h:auto_generated|	2 (2)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp2|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_37h:auto_generated		1
|mpar_add:sub_par_add|	1 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp2|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add		2
|lpm_add_sub:adder[0]|	1 (0)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp2|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]		1
|add_sub_47h:auto_generated|	1 (1)	0 (0)	0	0	0	0	0	0	|top|dsp_volume:dsp2|lpm_mult:Mult0|mult_37t:auto_generated|alt_mac_mult:mac_mult3|lpm_mult:mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_47h:auto_generated		1
|fractal:op0|	2140 (345)	0 (0)	0	124	0	62	0	0	|top|fractal:op0		19
|fixComplex_add:mapIteration[0].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[0].op1		1
|fixComplex_add:mapIteration[10].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[10].op1		2
|fixComplex_add:mapIteration[11].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[11].op1		3
|fixComplex_add:mapIteration[12].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[12].op1		4
|fixComplex_add:mapIteration[13].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[13].op1		5
|fixComplex_add:mapIteration[14].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[14].op1		6
|fixComplex_add:mapIteration[15].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[15].op1		7
|fixComplex_add:mapIteration[16].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[16].op1		8
|fixComplex_add:mapIteration[17].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[17].op1		9
|fixComplex_add:mapIteration[18].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[18].op1		10
|fixComplex_add:mapIteration[19].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[19].op1		11
|fixComplex_add:mapIteration[1].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[1].op1		12
|fixComplex_add:mapIteration[20].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[20].op1		13
|fixComplex_add:mapIteration[2].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[2].op1		14
|fixComplex_add:mapIteration[3].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[3].op1		15
|fixComplex_add:mapIteration[4].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[4].op1		16
|fixComplex_add:mapIteration[5].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[5].op1		17
|fixComplex_add:mapIteration[6].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[6].op1		18
|fixComplex_add:mapIteration[7].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[7].op1		19
|fixComplex_add:mapIteration[8].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[8].op1		20
|fixComplex_add:mapIteration[9].op1|	28 (28)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_add:mapIteration[9].op1		21
|fixComplex_fixAbsqr:mapIteration[0].op2|	16 (16)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[0].op2		22
|fixComplex_fixAbsqr:mapIteration[10].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[10].op2		23
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[10].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[10].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[10].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[10].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[10].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[10].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[11].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[11].op2		24
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[11].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[11].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[11].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[11].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[11].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[11].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[12].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[12].op2		25
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[12].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[12].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[12].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[12].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[12].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[12].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[13].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[13].op2		26
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[13].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[13].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[13].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[13].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[13].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[13].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[14].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[14].op2		27
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[14].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[14].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[14].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[14].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[14].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[14].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[15].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[15].op2		28
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[15].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[15].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[15].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[15].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[15].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[15].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[16].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[16].op2		29
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[16].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[16].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[16].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[16].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[16].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[16].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[17].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[17].op2		30
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[17].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[17].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[17].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[17].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[17].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[17].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[18].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[18].op2		31
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[18].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[18].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[18].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[18].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[18].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[18].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[19].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[19].op2		32
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[19].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[19].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[19].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[19].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[19].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[19].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[1].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[1].op2		33
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[1].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[1].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[1].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[1].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[1].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[1].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[20].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[20].op2		34
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[20].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[20].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[20].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[20].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[20].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[20].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[21].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[21].op2		35
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[21].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[21].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[21].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[21].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[21].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[21].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[2].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[2].op2		36
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[2].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[2].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[2].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[2].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[2].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[2].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[3].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[3].op2		37
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[3].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[3].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[3].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[3].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[3].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[3].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[4].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[4].op2		38
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[4].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[4].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[4].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[4].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[4].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[4].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[5].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[5].op2		39
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[5].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[5].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[5].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[5].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[5].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[5].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[6].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[6].op2		40
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[6].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[6].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[6].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[6].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[6].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[6].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[7].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[7].op2		41
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[7].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[7].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[7].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[7].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[7].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[7].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[8].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[8].op2		42
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[8].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[8].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[8].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[8].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[8].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[8].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_fixAbsqr:mapIteration[9].op2|	16 (16)	0 (0)	0	4	0	2	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[9].op2		43
|fixMul:op0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[9].op2|fixMul:op0		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[9].op2|fixMul:op0|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[9].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[9].op2|fixMul:op1		2
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[9].op2|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_fixAbsqr:mapIteration[9].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[0].op0|	535 (16)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0		44
|fixMul:op1|	169 (0)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op1		1
|lpm_mult:Mult0|	169 (0)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_81t:auto_generated|	169 (0)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op1|lpm_mult:Mult0|mult_81t:auto_generated		1
|alt_mac_mult:mac_mult1|	169 (0)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op1|lpm_mult:Mult0|mult_81t:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_q4h1:auto_generated|	169 (0)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op1|lpm_mult:Mult0|mult_81t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_q4h1:auto_generated		1
|mult_kbo:mult1|	169 (169)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op1|lpm_mult:Mult0|mult_81t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_q4h1:auto_generated|mult_kbo:mult1		1
|fixMul:op2|	191 (0)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op2		2
|lpm_mult:Mult0|	191 (0)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op2|lpm_mult:Mult0		1
|mult_a1t:auto_generated|	191 (0)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op2|lpm_mult:Mult0|mult_a1t:auto_generated		1
|alt_mac_mult:mac_mult1|	191 (0)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op2|lpm_mult:Mult0|mult_a1t:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_s4h1:auto_generated|	191 (0)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op2|lpm_mult:Mult0|mult_a1t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_s4h1:auto_generated		1
|mult_mbo:mult1|	191 (191)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op2|lpm_mult:Mult0|mult_a1t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_s4h1:auto_generated|mult_mbo:mult1		1
|fixMul:op3|	159 (0)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op3		3
|lpm_mult:Mult0|	159 (0)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op3|lpm_mult:Mult0		1
|mult_61t:auto_generated|	159 (0)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op3|lpm_mult:Mult0|mult_61t:auto_generated		1
|alt_mac_mult:mac_mult1|	159 (0)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op3|lpm_mult:Mult0|mult_61t:auto_generated|alt_mac_mult:mac_mult1		1
|mac_mult_o4h1:auto_generated|	159 (0)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op3|lpm_mult:Mult0|mult_61t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_o4h1:auto_generated		1
|mult_ibo:mult1|	159 (159)	0 (0)	0	0	0	0	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[0].op0|fixMul:op3|lpm_mult:Mult0|mult_61t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_o4h1:auto_generated|mult_ibo:mult1		1
|fixComplex_mul:mapIteration[10].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[10].op0		45
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[10].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[10].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[10].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[11].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[11].op0		46
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[11].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[11].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[11].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[12].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[12].op0		47
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[12].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[12].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[12].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[13].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[13].op0		48
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[13].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[13].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[13].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[14].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[14].op0		49
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[14].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[14].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[14].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[15].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[15].op0		50
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[15].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[15].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[15].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[16].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[16].op0		51
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[16].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[16].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[16].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[17].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[17].op0		52
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[17].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[17].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[17].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[18].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[18].op0		53
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[18].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[18].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[18].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[19].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[19].op0		54
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[19].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[19].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[19].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[1].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[1].op0		55
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[1].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[1].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[1].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[20].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[20].op0		56
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[20].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[20].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[20].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[2].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[2].op0		57
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[2].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[2].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[2].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[3].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[3].op0		58
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[3].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[3].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[3].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[4].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[4].op0		59
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[4].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[4].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[4].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[5].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[5].op0		60
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[5].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[5].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[5].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[6].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[6].op0		61
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[6].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[6].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[6].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[7].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[7].op0		62
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[7].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[7].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[7].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[8].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[8].op0		63
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[8].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[8].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[8].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|fixComplex_mul:mapIteration[9].op0|	16 (16)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[9].op0		64
|fixMul:op1|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[9].op0|fixMul:op1		1
|lpm_mult:Mult0|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[9].op0|fixMul:op1|lpm_mult:Mult0		1
|mult_h1t:auto_generated|	0 (0)	0 (0)	0	2	0	1	0	0	|top|fractal:op0|fixComplex_mul:mapIteration[9].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated		1
|hex8:test_inst18|	56 (0)	0 (0)	0	0	0	0	0	0	|top|hex8:test_inst18		20
|hex1:comp0|	7 (7)	0 (0)	0	0	0	0	0	0	|top|hex8:test_inst18|hex1:comp0		1
|hex1:comp1|	7 (7)	0 (0)	0	0	0	0	0	0	|top|hex8:test_inst18|hex1:comp1		2
|hex1:comp2|	7 (7)	0 (0)	0	0	0	0	0	0	|top|hex8:test_inst18|hex1:comp2		3
|hex1:comp3|	7 (7)	0 (0)	0	0	0	0	0	0	|top|hex8:test_inst18|hex1:comp3		4
|hex1:comp4|	7 (7)	0 (0)	0	0	0	0	0	0	|top|hex8:test_inst18|hex1:comp4		5
|hex1:comp5|	7 (7)	0 (0)	0	0	0	0	0	0	|top|hex8:test_inst18|hex1:comp5		6
|hex1:comp6|	7 (7)	0 (0)	0	0	0	0	0	0	|top|hex8:test_inst18|hex1:comp6		7
|hex1:comp7|	7 (7)	0 (0)	0	0	0	0	0	0	|top|hex8:test_inst18|hex1:comp7		8
|itoa16:test_inst10|	1093 (27)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10		21
|lpm_divide:Div0|	82 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div0		1
|lpm_divide_1gm:auto_generated|	82 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div0|lpm_divide_1gm:auto_generated		1
|sign_div_unsign_bnh:divider|	82 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider		1
|alt_u_div_o5f:divider|	82 (82)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider		1
|lpm_divide:Div1|	185 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div1		2
|lpm_divide_tfm:auto_generated|	185 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div1|lpm_divide_tfm:auto_generated		1
|sign_div_unsign_7nh:divider|	185 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div1|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider		1
|alt_u_div_g5f:divider|	185 (185)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div1|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider		1
|lpm_divide:Div2|	201 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div2		3
|lpm_divide_jem:auto_generated|	201 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div2|lpm_divide_jem:auto_generated		1
|sign_div_unsign_tlh:divider|	201 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div2|lpm_divide_jem:auto_generated|sign_div_unsign_tlh:divider		1
|alt_u_div_s2f:divider|	201 (201)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div2|lpm_divide_jem:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_s2f:divider		1
|lpm_divide:Div3|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div3		4
|lpm_divide_gem:auto_generated|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div3|lpm_divide_gem:auto_generated		1
|sign_div_unsign_qlh:divider|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div3|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	160 (160)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Div3|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod0|	48 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod0		5
|lpm_divide_j6m:auto_generated|	48 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod0|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	48 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod0|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	48 (48)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod0|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod1|	94 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod1		6
|lpm_divide_j6m:auto_generated|	94 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod1|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	94 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod1|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	94 (94)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod1|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod2|	136 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod2		7
|lpm_divide_j6m:auto_generated|	136 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod2|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	136 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod2|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	136 (136)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod2|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod3|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod3		8
|lpm_divide_j6m:auto_generated|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod3|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod3|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	160 (160)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst10|lpm_divide:Mod3|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|itoa16:test_inst11|	1093 (27)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11		22
|lpm_divide:Div0|	82 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div0		1
|lpm_divide_1gm:auto_generated|	82 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div0|lpm_divide_1gm:auto_generated		1
|sign_div_unsign_bnh:divider|	82 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider		1
|alt_u_div_o5f:divider|	82 (82)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider		1
|lpm_divide:Div1|	185 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div1		2
|lpm_divide_tfm:auto_generated|	185 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div1|lpm_divide_tfm:auto_generated		1
|sign_div_unsign_7nh:divider|	185 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div1|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider		1
|alt_u_div_g5f:divider|	185 (185)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div1|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider		1
|lpm_divide:Div2|	201 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div2		3
|lpm_divide_jem:auto_generated|	201 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div2|lpm_divide_jem:auto_generated		1
|sign_div_unsign_tlh:divider|	201 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div2|lpm_divide_jem:auto_generated|sign_div_unsign_tlh:divider		1
|alt_u_div_s2f:divider|	201 (201)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div2|lpm_divide_jem:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_s2f:divider		1
|lpm_divide:Div3|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div3		4
|lpm_divide_gem:auto_generated|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div3|lpm_divide_gem:auto_generated		1
|sign_div_unsign_qlh:divider|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div3|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	160 (160)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Div3|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod0|	48 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod0		5
|lpm_divide_j6m:auto_generated|	48 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod0|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	48 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod0|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	48 (48)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod0|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod1|	94 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod1		6
|lpm_divide_j6m:auto_generated|	94 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod1|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	94 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod1|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	94 (94)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod1|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod2|	136 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod2		7
|lpm_divide_j6m:auto_generated|	136 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod2|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	136 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod2|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	136 (136)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod2|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod3|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod3		8
|lpm_divide_j6m:auto_generated|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod3|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod3|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	160 (160)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst11|lpm_divide:Mod3|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|itoa16:test_inst12|	1100 (27)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12		23
|lpm_divide:Div0|	82 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div0		1
|lpm_divide_1gm:auto_generated|	82 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div0|lpm_divide_1gm:auto_generated		1
|sign_div_unsign_bnh:divider|	82 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider		1
|alt_u_div_o5f:divider|	82 (82)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider		1
|lpm_divide:Div1|	185 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div1		2
|lpm_divide_tfm:auto_generated|	185 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div1|lpm_divide_tfm:auto_generated		1
|sign_div_unsign_7nh:divider|	185 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div1|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider		1
|alt_u_div_g5f:divider|	185 (185)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div1|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider		1
|lpm_divide:Div2|	201 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div2		3
|lpm_divide_jem:auto_generated|	201 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div2|lpm_divide_jem:auto_generated		1
|sign_div_unsign_tlh:divider|	201 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div2|lpm_divide_jem:auto_generated|sign_div_unsign_tlh:divider		1
|alt_u_div_s2f:divider|	201 (201)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div2|lpm_divide_jem:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_s2f:divider		1
|lpm_divide:Div3|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div3		4
|lpm_divide_gem:auto_generated|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div3|lpm_divide_gem:auto_generated		1
|sign_div_unsign_qlh:divider|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div3|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	160 (160)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Div3|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod0|	52 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod0		5
|lpm_divide_j6m:auto_generated|	52 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod0|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	52 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod0|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	52 (52)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod0|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod1|	94 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod1		6
|lpm_divide_j6m:auto_generated|	94 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod1|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	94 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod1|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	94 (94)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod1|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod2|	136 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod2		7
|lpm_divide_j6m:auto_generated|	136 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod2|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	136 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod2|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	136 (136)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod2|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod3|	163 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod3		8
|lpm_divide_j6m:auto_generated|	163 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod3|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	163 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod3|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	163 (163)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst12|lpm_divide:Mod3|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|itoa16:test_inst13|	1100 (27)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13		24
|lpm_divide:Div0|	82 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div0		1
|lpm_divide_1gm:auto_generated|	82 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div0|lpm_divide_1gm:auto_generated		1
|sign_div_unsign_bnh:divider|	82 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider		1
|alt_u_div_o5f:divider|	82 (82)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider		1
|lpm_divide:Div1|	185 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div1		2
|lpm_divide_tfm:auto_generated|	185 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div1|lpm_divide_tfm:auto_generated		1
|sign_div_unsign_7nh:divider|	185 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div1|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider		1
|alt_u_div_g5f:divider|	185 (185)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div1|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider		1
|lpm_divide:Div2|	201 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div2		3
|lpm_divide_jem:auto_generated|	201 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div2|lpm_divide_jem:auto_generated		1
|sign_div_unsign_tlh:divider|	201 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div2|lpm_divide_jem:auto_generated|sign_div_unsign_tlh:divider		1
|alt_u_div_s2f:divider|	201 (201)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div2|lpm_divide_jem:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_s2f:divider		1
|lpm_divide:Div3|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div3		4
|lpm_divide_gem:auto_generated|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div3|lpm_divide_gem:auto_generated		1
|sign_div_unsign_qlh:divider|	160 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div3|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	160 (160)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Div3|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod0|	52 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod0		5
|lpm_divide_j6m:auto_generated|	52 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod0|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	52 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod0|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	52 (52)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod0|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod1|	94 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod1		6
|lpm_divide_j6m:auto_generated|	94 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod1|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	94 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod1|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	94 (94)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod1|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod2|	136 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod2		7
|lpm_divide_j6m:auto_generated|	136 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod2|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	136 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod2|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	136 (136)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod2|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod3|	163 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod3		8
|lpm_divide_j6m:auto_generated|	163 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod3|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	163 (0)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod3|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	163 (163)	0 (0)	0	0	0	0	0	0	|top|itoa16:test_inst13|lpm_divide:Mod3|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lcdWrite:drv0|	251 (232)	49 (38)	0	0	0	0	0	0	|top|lcdWrite:drv0		25
|lcdController:lcdConInst0|	19 (19)	11 (11)	0	0	0	0	0	0	|top|lcdWrite:drv0|lcdController:lcdConInst0		1
|resetManager:rstMan|	44 (44)	32 (32)	0	0	0	0	0	0	|top|resetManager:rstMan		26
|utoa16:test_inst14|	65 (0)	0 (0)	0	0	0	0	0	0	|top|utoa16:test_inst14		27
|lpm_divide:Div3|	31 (0)	0 (0)	0	0	0	0	0	0	|top|utoa16:test_inst14|lpm_divide:Div3		1
|lpm_divide_gem:auto_generated|	31 (0)	0 (0)	0	0	0	0	0	0	|top|utoa16:test_inst14|lpm_divide:Div3|lpm_divide_gem:auto_generated		1
|sign_div_unsign_qlh:divider|	31 (0)	0 (0)	0	0	0	0	0	0	|top|utoa16:test_inst14|lpm_divide:Div3|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	31 (31)	0 (0)	0	0	0	0	0	0	|top|utoa16:test_inst14|lpm_divide:Div3|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|lpm_divide:Mod3|	34 (0)	0 (0)	0	0	0	0	0	0	|top|utoa16:test_inst14|lpm_divide:Mod3		2
|lpm_divide_j6m:auto_generated|	34 (0)	0 (0)	0	0	0	0	0	0	|top|utoa16:test_inst14|lpm_divide:Mod3|lpm_divide_j6m:auto_generated		1
|sign_div_unsign_qlh:divider|	34 (0)	0 (0)	0	0	0	0	0	0	|top|utoa16:test_inst14|lpm_divide:Mod3|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider		1
|alt_u_div_m2f:divider|	34 (34)	0 (0)	0	0	0	0	0	0	|top|utoa16:test_inst14|lpm_divide:Mod3|lpm_divide_j6m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider		1
|video:drv3|	70 (0)	48 (0)	0	0	0	0	0	0	|top|video:drv3		28
|vga_time_generator:vga0|	70 (70)	48 (48)	0	0	0	0	0	0	|top|video:drv3|vga_time_generator:vga0		1
|wm8731Config:comp1|	91 (47)	59 (37)	0	0	0	0	0	0	|top|wm8731Config:comp1		29
|I2C_Controller:u0|	44 (44)	22 (22)	0	0	0	0	0	0	|top|wm8731Config:comp1|I2C_Controller:u0		1

===============================================
Simple Multipliers (9-bit)	0	1
Simple Multipliers (18-bit)	150	2
Embedded Multiplier Blocks	--	3
Embedded Multiplier 9-bit elements	300	4
Signed Embedded Multipliers	64	5
Unsigned Embedded Multipliers	84	6
Mixed Sign Embedded Multipliers	2	7
Variable Sign Embedded Multipliers	0	8
Dedicated Input Shift Register Chains	0	9

Registers
===============================================
Total registers	2772	1
Number of registers using Synchronous Clear	110	2
Number of registers using Synchronous Load	65	3
Number of registers using Asynchronous Clear	104	4
Number of registers using Asynchronous Load	0	5
Number of registers using Clock Enable	248	6
Number of registers using Preset	0	7

wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]	18	1
wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]	14	2
wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]	18	3
wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]	12	4
wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]	11	5
wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]	11	6
wm8731Config:comp1|I2C_Controller:u0|SCLK	2	7
volume[4]	43	8
wm8731Config:comp1|I2C_Controller:u0|END	5	9
wm8731Config:comp1|I2C_Controller:u0|SDO	4	10
Total number of inverted registers = 10		11

Multiplexer
===============================================
3:1	32 bits	64 LEs	0 LEs	64 LEs	Yes	|top|resetManager:rstMan|cnt[23]	1
3:1	16 bits	32 LEs	16 LEs	16 LEs	Yes	|top|dsp_AGC:dsp4|cnt[15]	2
3:1	16 bits	32 LEs	16 LEs	16 LEs	Yes	|top|dsp_AGC:dsp3|cnt[0]	3
3:1	15 bits	30 LEs	15 LEs	15 LEs	Yes	|top|dsp_AGC:dsp4|mMax[4]	4
3:1	15 bits	30 LEs	15 LEs	15 LEs	Yes	|top|dsp_AGC:dsp3|mMax[2]	5
3:1	6 bits	12 LEs	0 LEs	12 LEs	Yes	|top|volume[5]	6
3:1	6 bits	12 LEs	6 LEs	6 LEs	Yes	|top|lcdWrite:drv0|index[5]	7
3:1	6 bits	12 LEs	6 LEs	6 LEs	Yes	|top|wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]	8
3:1	3 bits	6 LEs	3 LEs	3 LEs	Yes	|top|dsp_fir_spectrum:dsp13|m5M3[1]	9
3:1	3 bits	6 LEs	3 LEs	3 LEs	Yes	|top|dsp_fir_spectrum:dsp13|m5M2[3]	10
3:1	3 bits	6 LEs	3 LEs	3 LEs	Yes	|top|dsp_fir_spectrum:dsp13|m5M1[3]	11
3:1	3 bits	6 LEs	3 LEs	3 LEs	Yes	|top|dsp_fir_spectrum:dsp13|m5M0[3]	12
3:1	3 bits	6 LEs	3 LEs	3 LEs	Yes	|top|dsp_fir_spectrum:dsp14|m5M3[3]	13
3:1	3 bits	6 LEs	3 LEs	3 LEs	Yes	|top|dsp_fir_spectrum:dsp14|m5M2[2]	14
3:1	3 bits	6 LEs	3 LEs	3 LEs	Yes	|top|dsp_fir_spectrum:dsp14|m5M1[2]	15
3:1	3 bits	6 LEs	3 LEs	3 LEs	Yes	|top|dsp_fir_spectrum:dsp14|m5M0[2]	16
4:1	7 bits	14 LEs	7 LEs	7 LEs	Yes	|top|dsp_AGC:dsp4|vol[4]	17
4:1	7 bits	14 LEs	7 LEs	7 LEs	Yes	|top|dsp_AGC:dsp3|vol[3]	18
4:1	3 bits	6 LEs	3 LEs	3 LEs	Yes	|top|dsp_AGC:dsp4|vol[29]	19
4:1	3 bits	6 LEs	3 LEs	3 LEs	Yes	|top|dsp_AGC:dsp3|vol[31]	20
4:1	22 bits	44 LEs	44 LEs	0 LEs	Yes	|top|dsp_AGC:dsp4|vol[24]	21
4:1	22 bits	44 LEs	44 LEs	0 LEs	Yes	|top|dsp_AGC:dsp3|vol[16]	22
5:1	2 bits	6 LEs	4 LEs	2 LEs	No	|top|onSpecR	23
7:1	2 bits	8 LEs	6 LEs	2 LEs	No	|top|lcdWrite:drv0|ST	24
7:1	12 bits	48 LEs	48 LEs	0 LEs	No	|top|oLEDR	25
8:1	3 bits	15 LEs	15 LEs	0 LEs	No	|top|oLEDR	26
9:1	32 bits	192 LEs	192 LEs	0 LEs	No	|top|vL[15]	27
64:1	2 bits	84 LEs	84 LEs	0 LEs	No	|top|dsp_peak:dsp16|Mux0	28
128:1	6 bits	510 LEs	510 LEs	0 LEs	No	|top|dsp_peak:dsp15|oColor	29
128:1	6 bits	510 LEs	510 LEs	0 LEs	No	|top|dsp_peak:dsp16|oColor	30

Pin-Out
===============================================
 -- Copyright (C) 1991-2013 Altera Corporation
 -- Your use of Altera Corporation's design tools, logic functions 
 -- and other software and tools, and its AMPP partner logic 
 -- functions, and any output files from any of the foregoing 
 -- (including device programming or simulation files), and any 
 -- associated documentation or information are expressly subject 
 -- to the terms and conditions of the Altera Program License 
 -- Subscription Agreement, Altera MegaCore Function License 
 -- Agreement, or other applicable license agreement, including, 
 -- without limitation, that your use is for the sole purpose of 
 -- programming logic devices manufactured by Altera and sold by 
 -- Altera or its authorized distributors.  Please refer to the 
 -- applicable agreement for further details.
 -- 
 -- This is a Quartus II output file. It is for reporting purposes only, and is
 -- not intended for use as a Quartus II input file. This file cannot be used
 -- to make Quartus II pin assignments - for instructions on how to make pin
 -- assignments, please see Quartus II help.
 ---------------------------------------------------------------------------------



 ---------------------------------------------------------------------------------
 -- NC            : No Connect. This pin has no internal connection to the device.
 -- DNU           : Do Not Use. This pin MUST NOT be connected.
 -- VCCINT        : Dedicated power pin, which MUST be connected to VCC  (1.2V).
 -- VCCIO         : Dedicated power pin, which MUST be connected to VCC
 --                 of its bank.
 --					Bank 1:		3.3V
 --					Bank 2:		3.3V
 --					Bank 3:		3.3V
 --					Bank 4:		3.3V
 --					Bank 5:		3.3V
 --					Bank 6:		3.3V
 --					Bank 7:		3.3V
 --					Bank 8:		3.3V
 -- GND           : Dedicated ground pin. Dedicated GND pins MUST be connected to GND.
 --					It can also be used to report unused dedicated pins. The connection
 --					on the board for unused dedicated pins depends on whether this will
 --					be used in a future design. One example is device migration. When
 --					using device migration, refer to the device pin-tables. If it is a
 --					GND pin in the pin table or if it will not be used in a future design
 --					for another purpose the it MUST be connected to GND. If it is an unused
 --					dedicated pin, then it can be connected to a valid signal on the board
 --					(low, high, or toggling) if that signal is required for a different
 --					revision of the design.
 -- GND+          : Unused input pin. It can also be used to report unused dual-purpose pins.
 --					This pin should be connected to GND. It may also be connected  to a
 --					valid signal  on the board  (low, high, or toggling)  if that signal
 --					is required for a different revision of the design.
 -- GND*          : Unused  I/O  pin. Connect each pin marked GND* directly to GND
 --           	    or leave it unconnected.
 -- RESERVED      : Unused I/O pin, which MUST be left unconnected.
 -- RESERVED_INPUT    : Pin is tri-stated and should be connected to the board.
 -- RESERVED_INPUT_WITH_WEAK_PULLUP    : Pin is tri-stated with internal weak pull-up resistor.
 -- RESERVED_INPUT_WITH_BUS_HOLD       : Pin is tri-stated with bus-hold circuitry.
 -- RESERVED_OUTPUT_DRIVEN_HIGH        : Pin is output driven high.
 ---------------------------------------------------------------------------------



 ---------------------------------------------------------------------------------
 -- Pin directions (input, output or bidir) are based on device operating in user mode.
 ---------------------------------------------------------------------------------

Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version
CHIP  "top"  ASSIGNED TO AN: EP2C70F896C6

Pin Name/Usage               : Location  : Dir.   : I/O Standard      : Voltage : I/O Bank  : User Assignment
-------------------------------------------------------------------------------------------------------------
GND                          : A2        : gnd    :                   :         :           :                
GND*                         : A3        :        :                   :         : 3         :                
VCCIO3                       : A4        : power  :                   : 3.3V    : 3         :                
GND*                         : A5        :        :                   :         : 3         :                
GND*                         : A6        :        :                   :         : 3         :                
GND*                         : A7        :        :                   :         : 3         :                
GND*                         : A8        :        :                   :         : 3         :                
GND*                         : A9        :        :                   :         : 3         :                
oVGA_G[0]                    : A10       : output : 3.3-V LVTTL       :         : 3         : Y              
oVGA_G[2]                    : A11       : output : 3.3-V LVTTL       :         : 3         : Y              
oVGA_G[5]                    : A12       : output : 3.3-V LVTTL       :         : 3         : Y              
GND                          : A13       : gnd    :                   :         :           :                
oVGA_G[9]                    : A14       : output : 3.3-V LVTTL       :         : 3         : Y              
VCCIO3                       : A15       : power  :                   : 3.3V    : 3         :                
VCCIO4                       : A16       : power  :                   : 3.3V    : 4         :                
oVGA_B[2]                    : A17       : output : 3.3-V LVTTL       :         : 4         : Y              
GND                          : A18       : gnd    :                   :         :           :                
oVGA_B[7]                    : A19       : output : 3.3-V LVTTL       :         : 4         : Y              
GND*                         : A20       :        :                   :         : 4         :                
GND*                         : A21       :        :                   :         : 4         :                
GND*                         : A22       :        :                   :         : 4         :                
GND*                         : A23       :        :                   :         : 4         :                
GND*                         : A24       :        :                   :         : 4         :                
GND*                         : A25       :        :                   :         : 4         :                
GND*                         : A26       :        :                   :         : 4         :                
VCCIO4                       : A27       : power  :                   : 3.3V    : 4         :                
GND*                         : A28       :        :                   :         : 4         :                
GND                          : A29       : gnd    :                   :         :           :                
GND*                         : AA1       :        :                   :         : 1         :                
GND*                         : AA2       :        :                   :         : 1         :                
GND*                         : AA3       :        :                   :         : 1         :                
GND*                         : AA4       :        :                   :         : 1         :                
GND*                         : AA5       :        :                   :         : 1         :                
GND*                         : AA6       :        :                   :         : 1         :                
GND*                         : AA7       :        :                   :         : 1         :                
GND*                         : AA8       :        :                   :         : 1         :                
GND*                         : AA9       :        :                   :         : 1         :                
GND*                         : AA10      :        :                   :         : 1         :                
GND                          : AA11      : gnd    :                   :         :           :                
GND                          : AA12      : gnd    :                   :         :           :                
VCCINT                       : AA13      : power  :                   : 1.2V    :           :                
VCCINT                       : AA14      : power  :                   : 1.2V    :           :                
GND                          : AA15      : gnd    :                   :         :           :                
GND                          : AA16      : gnd    :                   :         :           :                
VCCINT                       : AA17      : power  :                   : 1.2V    :           :                
VCCINT                       : AA18      : power  :                   : 1.2V    :           :                
GND                          : AA19      : gnd    :                   :         :           :                
GND                          : AA20      : gnd    :                   :         :           :                
GND_PLL4                     : AA21      : gnd    :                   :         :           :                
GND_PLL4                     : AA22      : gnd    :                   :         :           :                
iSW[0]                       : AA23      : input  : 3.3-V LVTTL       :         : 6         : Y              
oLEDG[7]                     : AA24      : output : 3.3-V LVTTL       :         : 6         : Y              
GND*                         : AA25      :        :                   :         : 6         :                
GND*                         : AA26      :        :                   :         : 6         :                
oLEDG[6]                     : AA27      : output : 3.3-V LVTTL       :         : 6         : Y              
GND*                         : AA28      :        :                   :         : 6         :                
GND*                         : AA29      :        :                   :         : 6         :                
GND*                         : AA30      :        :                   :         : 6         :                
GND*                         : AB1       :        :                   :         : 1         :                
GND*                         : AB2       :        :                   :         : 1         :                
VCCIO1                       : AB3       : power  :                   : 3.3V    : 1         :                
GND                          : AB4       : gnd    :                   :         :           :                
GND*                         : AB5       :        :                   :         : 1         :                
GND*                         : AB6       :        :                   :         : 1         :                
GND*                         : AB7       :        :                   :         : 1         :                
GND_PLL1                     : AB8       : gnd    :                   :         :           :                
VCCD_PLL1                    : AB9       : power  :                   : 1.2V    :           :                
GND                          : AB10      : gnd    :                   :         :           :                
VCCIO8                       : AB11      : power  :                   : 3.3V    : 8         :                
oLEDR[13]                    : AB12      : output : 3.3-V LVTTL       :         : 8         : Y              
oLEDR[11]                    : AB13      : output : 3.3-V LVTTL       :         : 8         : Y              
GND                          : AB14      : gnd    :                   :         :           :                
VCCIO8                       : AB15      : power  :                   : 3.3V    : 8         :                
VCCIO7                       : AB16      : power  :                   : 3.3V    : 7         :                
GND                          : AB17      : gnd    :                   :         :           :                
oHEXs[20]                    : AB18      : output : 3.3-V LVTTL       :         : 7         : Y              
oHEXs[21]                    : AB19      : output : 3.3-V LVTTL       :         : 7         : Y              
VCCIO7                       : AB20      : power  :                   : 3.3V    : 7         :                
GND                          : AB21      : gnd    :                   :         :           :                
VCCD_PLL4                    : AB22      : power  :                   : 1.2V    :           :                
GND*                         : AB23      :        :                   :         : 6         :                
GND*                         : AB24      :        :                   :         : 6         :                
iSW[2]                       : AB25      : input  : 3.3-V LVTTL       :         : 6         : Y              
iSW[1]                       : AB26      : input  : 3.3-V LVTTL       :         : 6         : Y              
GND                          : AB27      : gnd    :                   :         :           :                
VCCIO6                       : AB28      : power  :                   : 3.3V    : 6         :                
GND*                         : AB29      :        :                   :         : 6         :                
GND*                         : AB30      :        :                   :         : 6         :                
GND*                         : AC1       :        :                   :         : 1         :                
GND*                         : AC2       :        :                   :         : 1         :                
GND*                         : AC3       :        :                   :         : 1         :                
GND*                         : AC4       :        :                   :         : 1         :                
GND*                         : AC5       :        :                   :         : 1         :                
GND*                         : AC6       :        :                   :         : 1         :                
GND*                         : AC7       :        :                   :         : 1         :                
GND_PLL1                     : AC8       : gnd    :                   :         :           :                
VCCA_PLL1                    : AC9       : power  :                   : 1.2V    :           :                
GNDA_PLL1                    : AC10      : gnd    :                   :         :           :                
oLEDR[14]                    : AC11      : output : 3.3-V LVTTL       :         : 8         : Y              
oLEDR[12]                    : AC12      : output : 3.3-V LVTTL       :         : 8         : Y              
oLEDR[10]                    : AC13      : output : 3.3-V LVTTL       :         : 8         : Y              
oLEDG[8]                     : AC14      : output : 3.3-V LVTTL       :         : 8         : Y              
GND+                         : AC15      :        :                   :         : 7         :                
GND*                         : AC16      :        :                   :         : 7         :                
oHEXs[15]                    : AC17      : output : 3.3-V LVTTL       :         : 7         : Y              
GND*                         : AC18      :        :                   :         : 7         :                
oHEXs[23]                    : AC19      : output : 3.3-V LVTTL       :         : 7         : Y              
GND*                         : AC20      :        :                   :         : 7         :                
GND*                         : AC21      :        :                   :         : 7         :                
VCCA_PLL4                    : AC22      : power  :                   : 1.2V    :           :                
iSW[6]                       : AC23      : input  : 3.3-V LVTTL       :         : 6         : Y              
iSW[5]                       : AC24      : input  : 3.3-V LVTTL       :         : 6         : Y              
iSW[7]                       : AC25      : input  : 3.3-V LVTTL       :         : 6         : Y              
iSW[4]                       : AC26      : input  : 3.3-V LVTTL       :         : 6         : Y              
iSW[3]                       : AC27      : input  : 3.3-V LVTTL       :         : 6         : Y              
GND*                         : AC28      :        :                   :         : 6         :                
GND*                         : AC29      :        :                   :         : 6         :                
GND*                         : AC30      :        :                   :         : 6         :                
GND*                         : AD1       :        :                   :         : 1         :                
GND*                         : AD2       :        :                   :         : 1         :                
GND*                         : AD3       :        :                   :         : 1         :                
GND*                         : AD4       :        :                   :         : 1         :                
GND*                         : AD5       :        :                   :         : 1         :                
GND*                         : AD6       :        :                   :         : 1         :                
GND*                         : AD7       :        :                   :         : 1         :                
oLEDR[16]                    : AD8       : output : 3.3-V LVTTL       :         : 8         : Y              
oLEDR[15]                    : AD9       : output : 3.3-V LVTTL       :         : 8         : Y              
oHEXs[3]                     : AD10      : output : 3.3-V LVTTL       :         : 8         : Y              
oHEXs[5]                     : AD11      : output : 3.3-V LVTTL       :         : 8         : Y              
oHEXs[6]                     : AD12      : output : 3.3-V LVTTL       :         : 8         : Y              
GND*                         : AD13      :        :                   :         : 8         :                
oLEDR[9]                     : AD14      : output : 3.3-V LVTTL       :         : 8         : Y              
iCLK_50                      : AD15      : input  : 3.3-V LVTTL       :         : 7         : Y              
GND*                         : AD16      :        :                   :         : 7         :                
oHEXs[14]                    : AD17      : output : 3.3-V LVTTL       :         : 7         : Y              
GND*                         : AD18      :        :                   :         : 7         :                
GND*                         : AD19      :        :                   :         : 7         :                
GND*                         : AD20      :        :                   :         : 7         :                
GND*                         : AD21      :        :                   :         : 7         :                
GND*                         : AD22      :        :                   :         : 7         :                
GNDA_PLL4                    : AD23      : gnd    :                   :         :           :                
iSW[8]                       : AD24      : input  : 3.3-V LVTTL       :         : 6         : Y              
~LVDS195p/nCEO~              : AD25      : output : 3.3-V LVTTL       :         : 6         : N              
GND*                         : AD26      :        :                   :         : 6         :                
GND*                         : AD27      :        :                   :         : 6         :                
GND*                         : AD28      :        :                   :         : 6         :                
GND*                         : AD29      :        :                   :         : 6         :                
GND*                         : AD30      :        :                   :         : 6         :                
GND*                         : AE1       :        :                   :         : 1         :                
GND*                         : AE2       :        :                   :         : 1         :                
GND*                         : AE3       :        :                   :         : 1         :                
GND*                         : AE4       :        :                   :         : 1         :                
VCCIO1                       : AE5       : power  :                   : 3.3V    : 1         :                
GND                          : AE6       : gnd    :                   :         :           :                
oHEXs[16]                    : AE7       : output : 3.3-V LVTTL       :         : 8         : Y              
oHEXs[0]                     : AE8       : output : 3.3-V LVTTL       :         : 8         : Y              
GND                          : AE9       : gnd    :                   :         :           :                
VCCIO8                       : AE10      : power  :                   : 3.3V    : 8         :                
GND*                         : AE11      :        :                   :         : 8         :                
GND*                         : AE12      :        :                   :         : 8         :                
GND*                         : AE13      :        :                   :         : 8         :                
GND                          : AE14      : gnd    :                   :         :           :                
GND*                         : AE15      :        :                   :         : 8         :                
oHEXs[9]                     : AE16      : output : 3.3-V LVTTL       :         : 7         : Y              
oHEXs[12]                    : AE17      : output : 3.3-V LVTTL       :         : 7         : Y              
GND                          : AE18      : gnd    :                   :         :           :                
oHEXs[22]                    : AE19      : output : 3.3-V LVTTL       :         : 7         : Y              
GND*                         : AE20      :        :                   :         : 7         :                
VCCIO7                       : AE21      : power  :                   : 3.3V    : 7         :                
GND                          : AE22      : gnd    :                   :         :           :                
GND*                         : AE23      :        :                   :         : 7         :                
GND*                         : AE24      :        :                   :         : 7         :                
GND                          : AE25      : gnd    :                   :         :           :                
VCCIO6                       : AE26      : power  :                   : 3.3V    : 6         :                
iSW[9]                       : AE27      : input  : 3.3-V LVTTL       :         : 6         : Y              
GND*                         : AE28      :        :                   :         : 6         :                
GND*                         : AE29      :        :                   :         : 6         :                
GND*                         : AE30      :        :                   :         : 6         :                
GND*                         : AF1       :        :                   :         : 1         :                
GND*                         : AF2       :        :                   :         : 1         :                
GND*                         : AF3       :        :                   :         : 1         :                
GND*                         : AF4       :        :                   :         : 1         :                
GND                          : AF5       : gnd    :                   :         :           :                
VCCIO8                       : AF6       : power  :                   : 3.3V    : 8         :                
oHEXs[17]                    : AF7       : output : 3.3-V LVTTL       :         : 8         : Y              
GND*                         : AF8       :        :                   :         : 8         :                
oHEXs[1]                     : AF9       : output : 3.3-V LVTTL       :         : 8         : Y              
oHEXs[4]                     : AF10      : output : 3.3-V LVTTL       :         : 8         : Y              
GND*                         : AF11      :        :                   :         : 8         :                
oHEXs[7]                     : AF12      : output : 3.3-V LVTTL       :         : 8         : Y              
VCCIO8                       : AF13      : power  :                   : 3.3V    : 8         :                
GND*                         : AF14      :        :                   :         : 8         :                
GND*                         : AF15      :        :                   :         : 8         :                
oHEXs[10]                    : AF16      : output : 3.3-V LVTTL       :         : 7         : Y              
oHEXs[13]                    : AF17      : output : 3.3-V LVTTL       :         : 7         : Y              
GND*                         : AF18      :        :                   :         : 7         :                
VCCIO7                       : AF19      : power  :                   : 3.3V    : 7         :                
GND*                         : AF20      :        :                   :         : 7         :                
GND*                         : AF21      :        :                   :         : 7         :                
GND*                         : AF22      :        :                   :         : 7         :                
GND*                         : AF23      :        :                   :         : 7         :                
GND*                         : AF24      :        :                   :         : 7         :                
VCCIO7                       : AF25      : power  :                   : 3.3V    : 7         :                
GND                          : AF26      : gnd    :                   :         :           :                
GND*                         : AF27      :        :                   :         : 6         :                
GND*                         : AF28      :        :                   :         : 6         :                
GND*                         : AF29      :        :                   :         : 6         :                
GND*                         : AF30      :        :                   :         : 6         :                
VCCIO1                       : AG1       : power  :                   : 3.3V    : 1         :                
GND*                         : AG2       :        :                   :         : 1         :                
GND*                         : AG3       :        :                   :         : 1         :                
oHEXs[19]                    : AG4       : output : 3.3-V LVTTL       :         : 8         : Y              
GND*                         : AG5       :        :                   :         : 8         :                
GND*                         : AG6       :        :                   :         : 8         :                
GND*                         : AG7       :        :                   :         : 8         :                
GND*                         : AG8       :        :                   :         : 8         :                
GND*                         : AG9       :        :                   :         : 8         :                
GND*                         : AG10      :        :                   :         : 8         :                
GND                          : AG11      : gnd    :                   :         :           :                
GND*                         : AG12      :        :                   :         : 8         :                
oHEXs[8]                     : AG13      : output : 3.3-V LVTTL       :         : 8         : Y              
GND*                         : AG14      :        :                   :         : 8         :                
GND+                         : AG15      :        :                   :         : 8         :                
oHEXs[11]                    : AG16      : output : 3.3-V LVTTL       :         : 7         : Y              
GND*                         : AG17      :        :                   :         : 7         :                
GND*                         : AG18      :        :                   :         : 7         :                
GND*                         : AG19      :        :                   :         : 7         :                
GND*                         : AG20      :        :                   :         : 7         :                
GND                          : AG21      : gnd    :                   :         :           :                
GND*                         : AG22      :        :                   :         : 7         :                
GND*                         : AG23      :        :                   :         : 7         :                
GND*                         : AG24      :        :                   :         : 7         :                
GND*                         : AG25      :        :                   :         : 7         :                
GND*                         : AG26      :        :                   :         : 7         :                
GND*                         : AG27      :        :                   :         : 7         :                
GND*                         : AG28      :        :                   :         : 6         :                
GND*                         : AG29      :        :                   :         : 6         :                
VCCIO6                       : AG30      : power  :                   : 3.3V    : 6         :                
GND*                         : AH1       :        :                   :         : 1         :                
GND*                         : AH2       :        :                   :         : 1         :                
oLEDR[8]                     : AH3       : output : 3.3-V LVTTL       :         : 8         : Y              
oLEDR[5]                     : AH4       : output : 3.3-V LVTTL       :         : 8         : Y              
oHEXs[18]                    : AH5       : output : 3.3-V LVTTL       :         : 8         : Y              
GND                          : AH6       : gnd    :                   :         :           :                
GND*                         : AH7       :        :                   :         : 8         :                
VCCIO8                       : AH8       : power  :                   : 3.3V    : 8         :                
oHEXs[2]                     : AH9       : output : 3.3-V LVTTL       :         : 8         : Y              
GND*                         : AH10      :        :                   :         : 8         :                
VCCIO8                       : AH11      : power  :                   : 3.3V    : 8         :                
GND*                         : AH12      :        :                   :         : 8         :                
GND*                         : AH13      :        :                   :         : 8         :                
GND+                         : AH14      :        :                   :         : 8         :                
GND*                         : AH15      :        :                   :         : 8         :                
GND*                         : AH16      :        :                   :         : 7         :                
GND*                         : AH17      :        :                   :         : 7         :                
GND*                         : AH18      :        :                   :         : 7         :                
GND*                         : AH19      :        :                   :         : 7         :                
GND*                         : AH20      :        :                   :         : 7         :                
VCCIO7                       : AH21      : power  :                   : 3.3V    : 7         :                
GND*                         : AH22      :        :                   :         : 7         :                
VCCIO7                       : AH23      : power  :                   : 3.3V    : 7         :                
GND*                         : AH24      :        :                   :         : 7         :                
GND                          : AH25      : gnd    :                   :         :           :                
GND*                         : AH26      :        :                   :         : 7         :                
GND*                         : AH27      :        :                   :         : 7         :                
GND*                         : AH28      :        :                   :         : 6         :                
GND*                         : AH29      :        :                   :         : 6         :                
GND*                         : AH30      :        :                   :         : 6         :                
GND                          : AJ1       : gnd    :                   :         :           :                
oLEDR[7]                     : AJ2       : output : 3.3-V LVTTL       :         : 8         : Y              
oLEDR[6]                     : AJ3       : output : 3.3-V LVTTL       :         : 8         : Y              
oLEDR[3]                     : AJ4       : output : 3.3-V LVTTL       :         : 8         : Y              
oLEDR[2]                     : AJ5       : output : 3.3-V LVTTL       :         : 8         : Y              
oLEDR[0]                     : AJ6       : output : 3.3-V LVTTL       :         : 8         : Y              
oLEDR[17]                    : AJ7       : output : 3.3-V LVTTL       :         : 8         : Y              
GND*                         : AJ8       :        :                   :         : 8         :                
GND*                         : AJ9       :        :                   :         : 8         :                
GND*                         : AJ10      :        :                   :         : 8         :                
GND*                         : AJ11      :        :                   :         : 8         :                
GND*                         : AJ12      :        :                   :         : 8         :                
GND*                         : AJ13      :        :                   :         : 8         :                
GND*                         : AJ14      :        :                   :         : 8         :                
GND*                         : AJ15      :        :                   :         : 8         :                
GND*                         : AJ16      :        :                   :         : 7         :                
GND*                         : AJ17      :        :                   :         : 7         :                
GND*                         : AJ18      :        :                   :         : 7         :                
GND*                         : AJ19      :        :                   :         : 7         :                
GND*                         : AJ20      :        :                   :         : 7         :                
GND*                         : AJ21      :        :                   :         : 7         :                
GND*                         : AJ22      :        :                   :         : 7         :                
GND*                         : AJ23      :        :                   :         : 7         :                
GND*                         : AJ24      :        :                   :         : 7         :                
GND*                         : AJ25      :        :                   :         : 7         :                
GND*                         : AJ26      :        :                   :         : 7         :                
GND*                         : AJ27      :        :                   :         : 7         :                
GND*                         : AJ28      :        :                   :         : 7         :                
GND*                         : AJ29      :        :                   :         : 6         :                
GND                          : AJ30      : gnd    :                   :         :           :                
GND                          : AK2       : gnd    :                   :         :           :                
oLEDR[4]                     : AK3       : output : 3.3-V LVTTL       :         : 8         : Y              
VCCIO8                       : AK4       : power  :                   : 3.3V    : 8         :                
oLEDR[1]                     : AK5       : output : 3.3-V LVTTL       :         : 8         : Y              
GND*                         : AK6       :        :                   :         : 8         :                
GND*                         : AK7       :        :                   :         : 8         :                
GND*                         : AK8       :        :                   :         : 8         :                
GND*                         : AK9       :        :                   :         : 8         :                
GND*                         : AK10      :        :                   :         : 8         :                
GND*                         : AK11      :        :                   :         : 8         :                
GND*                         : AK12      :        :                   :         : 8         :                
GND                          : AK13      : gnd    :                   :         :           :                
GND*                         : AK14      :        :                   :         : 8         :                
VCCIO8                       : AK15      : power  :                   : 3.3V    : 8         :                
VCCIO7                       : AK16      : power  :                   : 3.3V    : 7         :                
GND*                         : AK17      :        :                   :         : 7         :                
GND                          : AK18      : gnd    :                   :         :           :                
GND*                         : AK19      :        :                   :         : 7         :                
GND*                         : AK20      :        :                   :         : 7         :                
GND*                         : AK21      :        :                   :         : 7         :                
GND*                         : AK22      :        :                   :         : 7         :                
GND*                         : AK23      :        :                   :         : 7         :                
GND*                         : AK24      :        :                   :         : 7         :                
GND*                         : AK25      :        :                   :         : 7         :                
GND*                         : AK26      :        :                   :         : 7         :                
VCCIO7                       : AK27      : power  :                   : 3.3V    : 7         :                
GND*                         : AK28      :        :                   :         : 7         :                
GND                          : AK29      : gnd    :                   :         :           :                
GND                          : B1        : gnd    :                   :         :           :                
oLCD_D[7]                    : B2        : output : 3.3-V LVTTL       :         : 2         : Y              
GND*                         : B3        :        :                   :         : 3         :                
GND*                         : B4        :        :                   :         : 3         :                
GND*                         : B5        :        :                   :         : 3         :                
GND*                         : B6        :        :                   :         : 3         :                
GND*                         : B7        :        :                   :         : 3         :                
GND*                         : B8        :        :                   :         : 3         :                
GND*                         : B9        :        :                   :         : 3         :                
GND*                         : B10       :        :                   :         : 3         :                
oVGA_G[1]                    : B11       : output : 3.3-V LVTTL       :         : 3         : Y              
oVGA_G[4]                    : B12       : output : 3.3-V LVTTL       :         : 3         : Y              
oVGA_G[7]                    : B13       : output : 3.3-V LVTTL       :         : 3         : Y              
oVGA_G[8]                    : B14       : output : 3.3-V LVTTL       :         : 3         : Y              
oVGA_SYNC_N                  : B15       : output : 3.3-V LVTTL       :         : 3         : Y              
oVGA_B[0]                    : B16       : output : 3.3-V LVTTL       :         : 4         : Y              
oVGA_B[3]                    : B17       : output : 3.3-V LVTTL       :         : 4         : Y              
oVGA_B[5]                    : B18       : output : 3.3-V LVTTL       :         : 4         : Y              
oVGA_B[6]                    : B19       : output : 3.3-V LVTTL       :         : 4         : Y              
GND*                         : B20       :        :                   :         : 4         :                
GND*                         : B21       :        :                   :         : 4         :                
GND*                         : B22       :        :                   :         : 4         :                
GND*                         : B23       :        :                   :         : 4         :                
GND*                         : B24       :        :                   :         : 4         :                
GND*                         : B25       :        :                   :         : 4         :                
GND*                         : B26       :        :                   :         : 4         :                
GND*                         : B27       :        :                   :         : 4         :                
GND*                         : B28       :        :                   :         : 4         :                
GND*                         : B29       :        :                   :         : 4         :                
GND                          : B30       : gnd    :                   :         :           :                
oLCD_D[4]                    : C1        : output : 3.3-V LVTTL       :         : 2         : Y              
oLCD_D[5]                    : C2        : output : 3.3-V LVTTL       :         : 2         : Y              
oLCD_D[6]                    : C3        : output : 3.3-V LVTTL       :         : 2         : Y              
GND*                         : C4        :        :                   :         : 3         :                
GND*                         : C5        :        :                   :         : 3         :                
GND                          : C6        : gnd    :                   :         :           :                
GND*                         : C7        :        :                   :         : 3         :                
VCCIO3                       : C8        : power  :                   : 3.3V    : 3         :                
GND*                         : C9        :        :                   :         : 3         :                
GND*                         : C10       :        :                   :         : 3         :                
VCCIO3                       : C11       : power  :                   : 3.3V    : 3         :                
oVGA_G[3]                    : C12       : output : 3.3-V LVTTL       :         : 3         : Y              
oVGA_G[6]                    : C13       : output : 3.3-V LVTTL       :         : 3         : Y              
GND*                         : C14       :        :                   :         : 3         :                
oVGA_BLANK_N                 : C15       : output : 3.3-V LVTTL       :         : 3         : Y              
oVGA_B[1]                    : C16       : output : 3.3-V LVTTL       :         : 4         : Y              
GND*                         : C17       :        :                   :         : 4         :                
oVGA_B[4]                    : C18       : output : 3.3-V LVTTL       :         : 4         : Y              
oVGA_B[8]                    : C19       : output : 3.3-V LVTTL       :         : 4         : Y              
VCCIO4                       : C20       : power  :                   : 3.3V    : 4         :                
GND*                         : C21       :        :                   :         : 4         :                
GND*                         : C22       :        :                   :         : 4         :                
VCCIO4                       : C23       : power  :                   : 3.3V    : 4         :                
GND*                         : C24       :        :                   :         : 4         :                
GND                          : C25       : gnd    :                   :         :           :                
GND*                         : C26       :        :                   :         : 4         :                
GND*                         : C27       :        :                   :         : 4         :                
GND*                         : C28       :        :                   :         : 4         :                
GND*                         : C29       :        :                   :         : 5         :                
GND*                         : C30       :        :                   :         : 5         :                
VCCIO2                       : D1        : power  :                   : 3.3V    : 2         :                
oLCD_D[2]                    : D2        : output : 3.3-V LVTTL       :         : 2         : Y              
oLCD_D[3]                    : D3        : output : 3.3-V LVTTL       :         : 2         : Y              
GND*                         : D4        :        :                   :         : 3         :                
GND*                         : D5        :        :                   :         : 3         :                
GND*                         : D6        :        :                   :         : 3         :                
GND*                         : D7        :        :                   :         : 3         :                
GND*                         : D8        :        :                   :         : 3         :                
GND*                         : D9        :        :                   :         : 3         :                
GND*                         : D10       :        :                   :         : 3         :                
GND                          : D11       : gnd    :                   :         :           :                
GND*                         : D12       :        :                   :         : 3         :                
GND*                         : D13       :        :                   :         : 3         :                
GND*                         : D14       :        :                   :         : 3         :                
GND*                         : D15       :        :                   :         : 3         :                
iCLK_50_2                    : D16       : input  : 3.3-V LVTTL       :         : 4         : Y              
oAUD_XCK                     : D17       : output : 3.3-V LVTTL       :         : 4         : Y              
GND*                         : D18       :        :                   :         : 4         :                
oVGA_B[9]                    : D19       : output : 3.3-V LVTTL       :         : 4         : Y              
GND                          : D20       : gnd    :                   :         :           :                
GND*                         : D21       :        :                   :         : 4         :                
oVGA_R[3]                    : D22       : output : 3.3-V LVTTL       :         : 4         : Y              
oVGA_R[0]                    : D23       : output : 3.3-V LVTTL       :         : 4         : Y              
oVGA_CLOCK                   : D24       : output : 3.3-V LVTTL       :         : 4         : Y              
GND*                         : D25       :        :                   :         : 4         :                
GND*                         : D26       :        :                   :         : 4         :                
GND*                         : D27       :        :                   :         : 4         :                
GND*                         : D28       :        :                   :         : 5         :                
GND*                         : D29       :        :                   :         : 5         :                
VCCIO5                       : D30       : power  :                   : 3.3V    : 5         :                
oLCD_D[0]                    : E1        : output : 3.3-V LVTTL       :         : 2         : Y              
oLCD_EN                      : E2        : output : 3.3-V LVTTL       :         : 2         : Y              
oLCD_D[1]                    : E3        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[54]                    : E4        : output : 3.3-V LVTTL       :         : 2         : Y              
GND                          : E5        : gnd    :                   :         :           :                
VCCIO3                       : E6        : power  :                   : 3.3V    : 3         :                
GND*                         : E7        :        :                   :         : 3         :                
GND*                         : E8        :        :                   :         : 3         :                
GND*                         : E9        :        :                   :         : 3         :                
GND*                         : E10       :        :                   :         : 3         :                
GND*                         : E11       :        :                   :         : 3         :                
GND*                         : E12       :        :                   :         : 3         :                
GND*                         : E13       :        :                   :         : 3         :                
GND*                         : E14       :        :                   :         : 3         :                
GND*                         : E15       :        :                   :         : 3         :                
iCLK_28                      : E16       : input  : 3.3-V LVTTL       :         : 4         : Y              
AUD_BCLK                     : E17       : bidir  : 3.3-V LVTTL       :         : 4         : Y              
VCCIO4                       : E18       : power  :                   : 3.3V    : 4         :                
iAUD_ADCDAT                  : E19       : input  : 3.3-V LVTTL       :         : 4         : Y              
oVGA_R[8]                    : E20       : output : 3.3-V LVTTL       :         : 4         : Y              
GND*                         : E21       :        :                   :         : 4         :                
oVGA_R[2]                    : E22       : output : 3.3-V LVTTL       :         : 4         : Y              
oVGA_R[1]                    : E23       : output : 3.3-V LVTTL       :         : 4         : Y              
GND*                         : E24       :        :                   :         : 4         :                
VCCIO4                       : E25       : power  :                   : 3.3V    : 4         :                
GND                          : E26       : gnd    :                   :         :           :                
GND*                         : E27       :        :                   :         : 5         :                
GND*                         : E28       :        :                   :         : 5         :                
GND*                         : E29       :        :                   :         : 5         :                
GND*                         : E30       :        :                   :         : 5         :                
oLCD_ON                      : F1        : output : 3.3-V LVTTL       :         : 2         : Y              
oLCD_RS                      : F2        : output : 3.3-V LVTTL       :         : 2         : Y              
oLCD_RW                      : F3        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[53]                    : F4        : output : 3.3-V LVTTL       :         : 2         : Y              
VCCIO2                       : F5        : power  :                   : 3.3V    : 2         :                
GND                          : F6        : gnd    :                   :         :           :                
GND*                         : F7        :        :                   :         : 3         :                
GND*                         : F8        :        :                   :         : 3         :                
GND                          : F9        : gnd    :                   :         :           :                
VCCIO3                       : F10       : power  :                   : 3.3V    : 3         :                
GND*                         : F11       :        :                   :         : 3         :                
GND*                         : F12       :        :                   :         : 3         :                
GND*                         : F13       :        :                   :         : 3         :                
GND                          : F14       : gnd    :                   :         :           :                
VCCIO3                       : F15       : power  :                   : 3.3V    : 3         :                
GND*                         : F16       :        :                   :         : 4         :                
GND                          : F17       : gnd    :                   :         :           :                
oAUD_DACDAT                  : F18       : output : 3.3-V LVTTL       :         : 4         : Y              
AUD_ADCLRCK                  : F19       : bidir  : 3.3-V LVTTL       :         : 4         : Y              
oVGA_R[7]                    : F20       : output : 3.3-V LVTTL       :         : 4         : Y              
VCCIO4                       : F21       : power  :                   : 3.3V    : 4         :                
GND                          : F22       : gnd    :                   :         :           :                
GND*                         : F23       :        :                   :         : 4         :                
GND*                         : F24       :        :                   :         : 4         :                
GND                          : F25       : gnd    :                   :         :           :                
VCCIO5                       : F26       : power  :                   : 3.3V    : 5         :                
GND*                         : F27       :        :                   :         : 5         :                
GND*                         : F28       :        :                   :         : 5         :                
GND*                         : F29       :        :                   :         : 5         :                
GND*                         : F30       :        :                   :         : 5         :                
oHEXs[62]                    : G1        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[63]                    : G2        : output : 3.3-V LVTTL       :         : 2         : Y              
oLCD_BLON                    : G3        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[52]                    : G4        : output : 3.3-V LVTTL       :         : 2         : Y              
GND*                         : G5        :        :                   :         : 2         :                
GND*                         : G6        :        :                   :         : 2         :                
~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP : G7        : input  : 3.3-V LVTTL       :         : 2         : N              
GNDA_PLL3                    : G8        : gnd    :                   :         :           :                
GND*                         : G9        :        :                   :         : 3         :                
GND*                         : G10       :        :                   :         : 3         :                
GND*                         : G11       :        :                   :         : 3         :                
GND*                         : G12       :        :                   :         : 3         :                
GND*                         : G13       :        :                   :         : 3         :                
GND*                         : G14       :        :                   :         : 3         :                
iTD1_CLK27                   : G15       : input  : 3.3-V LVTTL       :         : 3         : Y              
GND*                         : G16       :        :                   :         : 4         :                
GND*                         : G17       :        :                   :         : 4         :                
AUD_DACLRCK                  : G18       : bidir  : 3.3-V LVTTL       :         : 4         : Y              
GND*                         : G19       :        :                   :         : 4         :                
oVGA_R[9]                    : G20       : output : 3.3-V LVTTL       :         : 4         : Y              
oVGA_R[5]                    : G21       : output : 3.3-V LVTTL       :         : 4         : Y              
GND*                         : G22       :        :                   :         : 4         :                
GNDA_PLL2                    : G23       : gnd    :                   :         :           :                
GND*                         : G24       :        :                   :         : 5         :                
GND*                         : G25       :        :                   :         : 5         :                
GND*                         : G26       :        :                   :         : 5         :                
GND*                         : G27       :        :                   :         : 5         :                
GND*                         : G28       :        :                   :         : 5         :                
GND*                         : G29       :        :                   :         : 5         :                
GND*                         : G30       :        :                   :         : 5         :                
oHEXs[59]                    : H1        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[60]                    : H2        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[61]                    : H3        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[49]                    : H4        : output : 3.3-V LVTTL       :         : 2         : Y              
GND*                         : H5        :        :                   :         : 2         :                
oHEXs[48]                    : H6        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[50]                    : H7        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[51]                    : H8        : output : 3.3-V LVTTL       :         : 2         : Y              
VCCA_PLL3                    : H9        : power  :                   : 1.2V    :           :                
GND*                         : H10       :        :                   :         : 3         :                
GND*                         : H11       :        :                   :         : 3         :                
GND*                         : H12       :        :                   :         : 3         :                
GND*                         : H13       :        :                   :         : 3         :                
GND*                         : H14       :        :                   :         : 3         :                
iTD2_CLK27                   : H15       : input  : 3.3-V LVTTL       :         : 3         : Y              
GND*                         : H16       :        :                   :         : 4         :                
GND*                         : H17       :        :                   :         : 4         :                
I2C_SDAT                     : H18       : bidir  : 3.3-V LVTTL       :         : 4         : Y              
oVGA_VS                      : H19       : output : 3.3-V LVTTL       :         : 4         : Y              
oVGA_R[6]                    : H20       : output : 3.3-V LVTTL       :         : 4         : Y              
oVGA_R[4]                    : H21       : output : 3.3-V LVTTL       :         : 4         : Y              
VCCA_PLL2                    : H22       : power  :                   : 1.2V    :           :                
GND*                         : H23       :        :                   :         : 5         :                
GND*                         : H24       :        :                   :         : 5         :                
GND*                         : H25       :        :                   :         : 5         :                
GND*                         : H26       :        :                   :         : 5         :                
GND*                         : H27       :        :                   :         : 5         :                
GND*                         : H28       :        :                   :         : 5         :                
GND*                         : H29       :        :                   :         : 5         :                
GND*                         : H30       :        :                   :         : 5         :                
oHEXs[57]                    : J1        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[58]                    : J2        : output : 3.3-V LVTTL       :         : 2         : Y              
VCCIO2                       : J3        : power  :                   : 3.3V    : 2         :                
GND                          : J4        : gnd    :                   :         :           :                
GND*                         : J5        :        :                   :         : 2         :                
GND*                         : J6        :        :                   :         : 2         :                
GND*                         : J7        :        :                   :         : 2         :                
GND_PLL3                     : J8        : gnd    :                   :         :           :                
VCCD_PLL3                    : J9        : power  :                   : 1.2V    :           :                
GND                          : J10       : gnd    :                   :         :           :                
VCCIO3                       : J11       : power  :                   : 3.3V    : 3         :                
GND*                         : J12       :        :                   :         : 3         :                
GND*                         : J13       :        :                   :         : 3         :                
GND                          : J14       : gnd    :                   :         :           :                
VCCIO3                       : J15       : power  :                   : 3.3V    : 3         :                
VCCIO4                       : J16       : power  :                   : 3.3V    : 4         :                
GND                          : J17       : gnd    :                   :         :           :                
oI2C_SCLK                    : J18       : output : 3.3-V LVTTL       :         : 4         : Y              
oVGA_HS                      : J19       : output : 3.3-V LVTTL       :         : 4         : Y              
VCCIO4                       : J20       : power  :                   : 3.3V    : 4         :                
GND                          : J21       : gnd    :                   :         :           :                
VCCD_PLL2                    : J22       : power  :                   : 1.2V    :           :                
VCCIO5                       : J23       : power  :                   : 3.3V    : 5         :                
GND*                         : J24       :        :                   :         : 5         :                
GND*                         : J25       :        :                   :         : 5         :                
GND*                         : J26       :        :                   :         : 5         :                
GND                          : J27       : gnd    :                   :         :           :                
VCCIO5                       : J28       : power  :                   : 3.3V    : 5         :                
GND*                         : J29       :        :                   :         : 5         :                
GND*                         : J30       :        :                   :         : 5         :                
oHEXs[44]                    : K1        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[55]                    : K2        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[56]                    : K3        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[45]                    : K4        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[46]                    : K5        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[47]                    : K6        : output : 3.3-V LVTTL       :         : 2         : Y              
GND*                         : K7        :        :                   :         : 2         :                
GND*                         : K8        :        :                   :         : 2         :                
~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP : K9        : input  : 3.3-V LVTTL       :         : 2         : N              
GND_PLL3                     : K10       : gnd    :                   :         :           :                
GND                          : K11       : gnd    :                   :         :           :                
GND                          : K12       : gnd    :                   :         :           :                
VCCINT                       : K13       : power  :                   : 1.2V    :           :                
VCCINT                       : K14       : power  :                   : 1.2V    :           :                
GND                          : K15       : gnd    :                   :         :           :                
GND                          : K16       : gnd    :                   :         :           :                
VCCINT                       : K17       : power  :                   : 1.2V    :           :                
VCCINT                       : K18       : power  :                   : 1.2V    :           :                
GND                          : K19       : gnd    :                   :         :           :                
GND                          : K20       : gnd    :                   :         :           :                
GND_PLL2                     : K21       : gnd    :                   :         :           :                
GND_PLL2                     : K22       : gnd    :                   :         :           :                
GND*                         : K23       :        :                   :         : 5         :                
GND*                         : K24       :        :                   :         : 5         :                
GND*                         : K25       :        :                   :         : 5         :                
GND*                         : K26       :        :                   :         : 5         :                
GND*                         : K27       :        :                   :         : 5         :                
GND*                         : K28       :        :                   :         : 5         :                
GND*                         : K29       :        :                   :         : 5         :                
GND*                         : K30       :        :                   :         : 5         :                
oHEXs[41]                    : L1        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[42]                    : L2        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[43]                    : L3        : output : 3.3-V LVTTL       :         : 2         : Y              
iSW[15]                      : L4        : input  : 3.3-V LVTTL       :         : 2         : Y              
iSW[14]                      : L5        : input  : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[39]                    : L6        : output : 3.3-V LVTTL       :         : 2         : Y              
iSW[16]                      : L7        : input  : 3.3-V LVTTL       :         : 2         : Y              
iSW[17]                      : L8        : input  : 3.3-V LVTTL       :         : 2         : Y              
GND*                         : L9        :        :                   :         : 2         :                
GND*                         : L10       :        :                   :         : 2         :                
VCCIO2                       : L11       : power  :                   : 3.3V    : 2         :                
GND                          : L12       : gnd    :                   :         :           :                
VCCINT                       : L13       : power  :                   : 1.2V    :           :                
VCCINT                       : L14       : power  :                   : 1.2V    :           :                
VCCINT                       : L15       : power  :                   : 1.2V    :           :                
VCCINT                       : L16       : power  :                   : 1.2V    :           :                
VCCINT                       : L17       : power  :                   : 1.2V    :           :                
VCCINT                       : L18       : power  :                   : 1.2V    :           :                
VCCINT                       : L19       : power  :                   : 1.2V    :           :                
VCCIO5                       : L20       : power  :                   : 3.3V    : 5         :                
GND*                         : L21       :        :                   :         : 5         :                
GND*                         : L22       :        :                   :         : 5         :                
GND                          : L23       : gnd    :                   :         :           :                
GND*                         : L24       :        :                   :         : 5         :                
GND*                         : L25       :        :                   :         : 5         :                
GND*                         : L26       :        :                   :         : 5         :                
GND*                         : L27       :        :                   :         : 5         :                
GND*                         : L28       :        :                   :         : 5         :                
GND*                         : L29       :        :                   :         : 5         :                
GND*                         : L30       :        :                   :         : 5         :                
oHEXs[37]                    : M1        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[38]                    : M2        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[40]                    : M3        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[31]                    : M4        : output : 3.3-V LVTTL       :         : 2         : Y              
GND*                         : M5        :        :                   :         : 2         :                
oHEXs[30]                    : M6        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[29]                    : M7        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[28]                    : M8        : output : 3.3-V LVTTL       :         : 2         : Y              
GND*                         : M9        :        :                   :         : 2         :                
GND*                         : M10       :        :                   :         : 2         :                
GND                          : M11       : gnd    :                   :         :           :                
VCCINT                       : M12       : power  :                   : 1.2V    :           :                
VCCINT                       : M13       : power  :                   : 1.2V    :           :                
VCCINT                       : M14       : power  :                   : 1.2V    :           :                
VCCINT                       : M15       : power  :                   : 1.2V    :           :                
GND                          : M16       : gnd    :                   :         :           :                
VCCINT                       : M17       : power  :                   : 1.2V    :           :                
VCCINT                       : M18       : power  :                   : 1.2V    :           :                
VCCINT                       : M19       : power  :                   : 1.2V    :           :                
GND                          : M20       : gnd    :                   :         :           :                
GND*                         : M21       :        :                   :         : 5         :                
GND*                         : M22       :        :                   :         : 5         :                
GND*                         : M23       :        :                   :         : 5         :                
GND*                         : M24       :        :                   :         : 5         :                
GND*                         : M25       :        :                   :         : 5         :                
GND*                         : M26       :        :                   :         : 5         :                
GND*                         : M27       :        :                   :         : 5         :                
GND*                         : M28       :        :                   :         : 5         :                
GND*                         : M29       :        :                   :         : 5         :                
GND*                         : M30       :        :                   :         : 5         :                
GND                          : N1        : gnd    :                   :         :           :                
oHEXs[35]                    : N2        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[36]                    : N3        : output : 3.3-V LVTTL       :         : 2         : Y              
GND*                         : N4        :        :                   :         : 2         :                
VCCIO2                       : N5        : power  :                   : 3.3V    : 2         :                
GND                          : N6        : gnd    :                   :         :           :                
oHEXs[27]                    : N7        : output : 3.3-V LVTTL       :         : 2         : Y              
GND*                         : N8        :        :                   :         : 2         :                
GND*                         : N9        :        :                   :         : 2         :                
oHEXs[26]                    : N10       : output : 3.3-V LVTTL       :         : 2         : Y              
VCCINT                       : N11       : power  :                   : 1.2V    :           :                
VCCINT                       : N12       : power  :                   : 1.2V    :           :                
GND                          : N13       : gnd    :                   :         :           :                
GND                          : N14       : gnd    :                   :         :           :                
GND                          : N15       : gnd    :                   :         :           :                
GND                          : N16       : gnd    :                   :         :           :                
GND                          : N17       : gnd    :                   :         :           :                
GND                          : N18       : gnd    :                   :         :           :                
VCCINT                       : N19       : power  :                   : 1.2V    :           :                
VCCINT                       : N20       : power  :                   : 1.2V    :           :                
GND*                         : N21       :        :                   :         : 5         :                
GND*                         : N22       :        :                   :         : 5         :                
GND*                         : N23       :        :                   :         : 5         :                
GND*                         : N24       :        :                   :         : 5         :                
GND*                         : N25       :        :                   :         : 5         :                
GND                          : N26       : gnd    :                   :         :           :                
VCCIO5                       : N27       : power  :                   : 3.3V    : 5         :                
GND*                         : N28       :        :                   :         : 5         :                
GND*                         : N29       :        :                   :         : 5         :                
GND                          : N30       : gnd    :                   :         :           :                
oHEXs[32]                    : P1        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[33]                    : P2        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[34]                    : P3        : output : 3.3-V LVTTL       :         : 2         : Y              
oHEXs[25]                    : P4        : output : 3.3-V LVTTL       :         : 2         : Y              
TCK                          : P5        : input  :                   :         : 2         :                
oHEXs[24]                    : P6        : output : 3.3-V LVTTL       :         : 2         : Y              
GND*                         : P7        :        :                   :         : 2         :                
TDI                          : P8        : input  :                   :         : 2         :                
GND*                         : P9        :        :                   :         : 2         :                
GND                          : P10       : gnd    :                   :         :           :                
VCCINT                       : P11       : power  :                   : 1.2V    :           :                
VCCINT                       : P12       : power  :                   : 1.2V    :           :                
GND                          : P13       : gnd    :                   :         :           :                
GND                          : P14       : gnd    :                   :         :           :                
GND                          : P15       : gnd    :                   :         :           :                
GND                          : P16       : gnd    :                   :         :           :                
GND                          : P17       : gnd    :                   :         :           :                
GND                          : P18       : gnd    :                   :         :           :                
VCCINT                       : P19       : power  :                   : 1.2V    :           :                
VCCINT                       : P20       : power  :                   : 1.2V    :           :                
GND                          : P21       : gnd    :                   :         :           :                
GND*                         : P22       :        :                   :         : 5         :                
GND*                         : P23       :        :                   :         : 5         :                
GND*                         : P24       :        :                   :         : 5         :                
GND*                         : P25       :        :                   :         : 5         :                
GND*                         : P26       :        :                   :         : 5         :                
GND*                         : P27       :        :                   :         : 5         :                
GND*                         : P28       :        :                   :         : 5         :                
GND*                         : P29       :        :                   :         : 5         :                
GND*                         : P30       :        :                   :         : 5         :                
VCCIO2                       : R1        : power  :                   : 3.3V    : 2         :                
GND+                         : R2        :        :                   :         : 2         :                
GND+                         : R3        :        :                   :         : 2         :                
TDO                          : R4        : output :                   :         : 2         :                
nCONFIG                      : R5        :        :                   :         : 2         :                
nCE                          : R6        :        :                   :         : 2         :                
TMS                          : R7        : input  :                   :         : 2         :                
DATA0                        : R8        : input  :                   :         : 2         :                
DCLK                         : R9        :        :                   :         : 2         :                
VCCIO2                       : R10       : power  :                   : 3.3V    : 2         :                
GND                          : R11       : gnd    :                   :         :           :                
VCCINT                       : R12       : power  :                   : 1.2V    :           :                
GND                          : R13       : gnd    :                   :         :           :                
GND                          : R14       : gnd    :                   :         :           :                
GND                          : R15       : gnd    :                   :         :           :                
GND                          : R16       : gnd    :                   :         :           :                
GND                          : R17       : gnd    :                   :         :           :                
GND                          : R18       : gnd    :                   :         :           :                
VCCINT                       : R19       : power  :                   : 1.2V    :           :                
GND                          : R20       : gnd    :                   :         :           :                
VCCIO5                       : R21       : power  :                   : 3.3V    : 5         :                
GND*                         : R22       :        :                   :         : 5         :                
GND*                         : R23       :        :                   :         : 5         :                
GND*                         : R24       :        :                   :         : 5         :                
GND*                         : R25       :        :                   :         : 5         :                
GND*                         : R26       :        :                   :         : 5         :                
GND*                         : R27       :        :                   :         : 5         :                
GND+                         : R28       :        :                   :         : 5         :                
GND+                         : R29       :        :                   :         : 5         :                
VCCIO5                       : R30       : power  :                   : 3.3V    : 5         :                
VCCIO1                       : T1        : power  :                   : 3.3V    : 1         :                
GND+                         : T2        :        :                   :         : 1         :                
GND+                         : T3        :        :                   :         : 1         :                
GND*                         : T4        :        :                   :         : 1         :                
GND*                         : T5        :        :                   :         : 1         :                
GND*                         : T6        :        :                   :         : 1         :                
GND*                         : T7        :        :                   :         : 1         :                
GND*                         : T8        :        :                   :         : 1         :                
iSW[13]                      : T9        : input  : 3.3-V LVTTL       :         : 1         : Y              
VCCIO1                       : T10       : power  :                   : 3.3V    : 1         :                
GND                          : T11       : gnd    :                   :         :           :                
VCCINT                       : T12       : power  :                   : 1.2V    :           :                
GND                          : T13       : gnd    :                   :         :           :                
GND                          : T14       : gnd    :                   :         :           :                
GND                          : T15       : gnd    :                   :         :           :                
GND                          : T16       : gnd    :                   :         :           :                
GND                          : T17       : gnd    :                   :         :           :                
GND                          : T18       : gnd    :                   :         :           :                
VCCINT                       : T19       : power  :                   : 1.2V    :           :                
GND                          : T20       : gnd    :                   :         :           :                
VCCIO6                       : T21       : power  :                   : 3.3V    : 6         :                
GND*                         : T22       :        :                   :         : 5         :                
GND*                         : T23       :        :                   :         : 5         :                
GND+                         : T24       :        :                   :         : 6         :                
GND+                         : T25       :        :                   :         : 6         :                
GND*                         : T26       :        :                   :         : 6         :                
GND*                         : T27       :        :                   :         : 6         :                
iKEY[1]                      : T28       : input  : 3.3-V LVTTL       :         : 6         : Y              
iKEY[0]                      : T29       : input  : 3.3-V LVTTL       :         : 6         : Y              
VCCIO6                       : T30       : power  :                   : 3.3V    : 6         :                
GND*                         : U1        :        :                   :         : 1         :                
GND*                         : U2        :        :                   :         : 1         :                
GND*                         : U3        :        :                   :         : 1         :                
GND*                         : U4        :        :                   :         : 1         :                
GND*                         : U5        :        :                   :         : 1         :                
GND*                         : U6        :        :                   :         : 1         :                
GND*                         : U7        :        :                   :         : 1         :                
GND*                         : U8        :        :                   :         : 1         :                
iSW[12]                      : U9        : input  : 3.3-V LVTTL       :         : 1         : Y              
GND                          : U10       : gnd    :                   :         :           :                
VCCINT                       : U11       : power  :                   : 1.2V    :           :                
VCCINT                       : U12       : power  :                   : 1.2V    :           :                
GND                          : U13       : gnd    :                   :         :           :                
GND                          : U14       : gnd    :                   :         :           :                
GND                          : U15       : gnd    :                   :         :           :                
GND                          : U16       : gnd    :                   :         :           :                
GND                          : U17       : gnd    :                   :         :           :                
GND                          : U18       : gnd    :                   :         :           :                
VCCINT                       : U19       : power  :                   : 1.2V    :           :                
VCCINT                       : U20       : power  :                   : 1.2V    :           :                
GND                          : U21       : gnd    :                   :         :           :                
MSEL0                        : U22       :        :                   :         : 6         :                
GND*                         : U23       :        :                   :         : 6         :                
GND*                         : U24       :        :                   :         : 6         :                
GND*                         : U25       :        :                   :         : 6         :                
nSTATUS                      : U26       :        :                   :         : 6         :                
CONF_DONE                    : U27       :        :                   :         : 6         :                
MSEL1                        : U28       :        :                   :         : 6         :                
iKEY[3]                      : U29       : input  : 3.3-V LVTTL       :         : 6         : Y              
iKEY[2]                      : U30       : input  : 3.3-V LVTTL       :         : 6         : Y              
GND                          : V1        : gnd    :                   :         :           :                
GND*                         : V2        :        :                   :         : 1         :                
GND*                         : V3        :        :                   :         : 1         :                
GND*                         : V4        :        :                   :         : 1         :                
VCCIO1                       : V5        : power  :                   : 3.3V    : 1         :                
GND                          : V6        : gnd    :                   :         :           :                
GND*                         : V7        :        :                   :         : 1         :                
GND*                         : V8        :        :                   :         : 1         :                
GND*                         : V9        :        :                   :         : 1         :                
iSW[11]                      : V10       : input  : 3.3-V LVTTL       :         : 1         : Y              
VCCINT                       : V11       : power  :                   : 1.2V    :           :                
VCCINT                       : V12       : power  :                   : 1.2V    :           :                
GND                          : V13       : gnd    :                   :         :           :                
GND                          : V14       : gnd    :                   :         :           :                
GND                          : V15       : gnd    :                   :         :           :                
GND                          : V16       : gnd    :                   :         :           :                
GND                          : V17       : gnd    :                   :         :           :                
GND                          : V18       : gnd    :                   :         :           :                
VCCINT                       : V19       : power  :                   : 1.2V    :           :                
VCCINT                       : V20       : power  :                   : 1.2V    :           :                
GND*                         : V21       :        :                   :         : 6         :                
GND*                         : V22       :        :                   :         : 6         :                
GND*                         : V23       :        :                   :         : 6         :                
GND*                         : V24       :        :                   :         : 6         :                
GND                          : V25       : gnd    :                   :         :           :                
VCCIO6                       : V26       : power  :                   : 3.3V    : 6         :                
GND*                         : V27       :        :                   :         : 6         :                
GND*                         : V28       :        :                   :         : 6         :                
GND*                         : V29       :        :                   :         : 6         :                
GND                          : V30       : gnd    :                   :         :           :                
GND*                         : W1        :        :                   :         : 1         :                
GND*                         : W2        :        :                   :         : 1         :                
GND*                         : W3        :        :                   :         : 1         :                
GND*                         : W4        :        :                   :         : 1         :                
iSW[10]                      : W5        : input  : 3.3-V LVTTL       :         : 1         : Y              
GND*                         : W6        :        :                   :         : 1         :                
GND*                         : W7        :        :                   :         : 1         :                
GND*                         : W8        :        :                   :         : 1         :                
GND*                         : W9        :        :                   :         : 1         :                
GND*                         : W10       :        :                   :         : 1         :                
GND                          : W11       : gnd    :                   :         :           :                
VCCINT                       : W12       : power  :                   : 1.2V    :           :                
VCCINT                       : W13       : power  :                   : 1.2V    :           :                
VCCINT                       : W14       : power  :                   : 1.2V    :           :                
GND                          : W15       : gnd    :                   :         :           :                
VCCINT                       : W16       : power  :                   : 1.2V    :           :                
VCCINT                       : W17       : power  :                   : 1.2V    :           :                
VCCINT                       : W18       : power  :                   : 1.2V    :           :                
VCCINT                       : W19       : power  :                   : 1.2V    :           :                
GND                          : W20       : gnd    :                   :         :           :                
GND*                         : W21       :        :                   :         : 6         :                
GND*                         : W22       :        :                   :         : 6         :                
oLEDG[2]                     : W23       : output : 3.3-V LVTTL       :         : 6         : Y              
GND*                         : W24       :        :                   :         : 6         :                
oLEDG[1]                     : W25       : output : 3.3-V LVTTL       :         : 6         : Y              
GND*                         : W26       :        :                   :         : 6         :                
oLEDG[0]                     : W27       : output : 3.3-V LVTTL       :         : 6         : Y              
GND*                         : W28       :        :                   :         : 6         :                
GND*                         : W29       :        :                   :         : 6         :                
GND*                         : W30       :        :                   :         : 6         :                
GND*                         : Y1        :        :                   :         : 1         :                
GND*                         : Y2        :        :                   :         : 1         :                
GND*                         : Y3        :        :                   :         : 1         :                
GND*                         : Y4        :        :                   :         : 1         :                
GND*                         : Y5        :        :                   :         : 1         :                
GND*                         : Y6        :        :                   :         : 1         :                
GND*                         : Y7        :        :                   :         : 1         :                
GND*                         : Y8        :        :                   :         : 1         :                
GND*                         : Y9        :        :                   :         : 1         :                
GND*                         : Y10       :        :                   :         : 1         :                
VCCIO1                       : Y11       : power  :                   : 3.3V    : 1         :                
VCCINT                       : Y12       : power  :                   : 1.2V    :           :                
VCCINT                       : Y13       : power  :                   : 1.2V    :           :                
VCCINT                       : Y14       : power  :                   : 1.2V    :           :                
VCCINT                       : Y15       : power  :                   : 1.2V    :           :                
VCCINT                       : Y16       : power  :                   : 1.2V    :           :                
VCCINT                       : Y17       : power  :                   : 1.2V    :           :                
VCCINT                       : Y18       : power  :                   : 1.2V    :           :                
GND                          : Y19       : gnd    :                   :         :           :                
VCCIO6                       : Y20       : power  :                   : 3.3V    : 6         :                
GND*                         : Y21       :        :                   :         : 6         :                
GND*                         : Y22       :        :                   :         : 6         :                
oLEDG[5]                     : Y23       : output : 3.3-V LVTTL       :         : 6         : Y              
oLEDG[4]                     : Y24       : output : 3.3-V LVTTL       :         : 6         : Y              
GND*                         : Y25       :        :                   :         : 6         :                
GND*                         : Y26       :        :                   :         : 6         :                
oLEDG[3]                     : Y27       : output : 3.3-V LVTTL       :         : 6         : Y              
GND*                         : Y28       :        :                   :         : 6         :                
GND*                         : Y29       :        :                   :         : 6         :                
GND*                         : Y30       :        :                   :         : 6         :                

Resources
===============================================
Total logic elements	57,705 / 68,416 ( 84 % )	1
-- Combinational with no register	54933	1
-- Register only	2772	2
-- Combinational with a register	0	3
		2
Logic element usage by number of LUT inputs		3
-- 4 input functions	8021	1
-- 3 input functions	38304	2
-- <=2 input functions	8608	3
-- Register only	2772	4
		4
Logic elements by mode		5
-- normal mode	14822	1
-- arithmetic mode	40111	2
		6
Total registers*  	2,772 / 70,234 ( 4 % )	7
-- Dedicated logic registers	2,772 / 68,416 ( 4 % )	1
-- I/O registers	0 / 1,818 ( 0 % )	2
		8
Total LABs:  partially or completely used	4,188 / 4,276 ( 98 % )	9
Virtual pins	0	10
I/O pins	174 / 622 ( 28 % )	11
-- Clock pins 	3 / 8 ( 38 % )	1
 	 	12
Global signals 	9	13
M4Ks	0 / 250 ( 0 % )	14
Total block memory bits	0 / 1,152,000 ( 0 % )	15
Total block memory implementation bits	0 / 1,152,000 ( 0 % )	16
Embedded Multiplier 9-bit elements	300 / 300 ( 100 % )	17
PLLs	0 / 4 ( 0 % )	18
Global clocks	9 / 16 ( 56 % )	19
JTAGs	0 / 1 ( 0 % )	20
ASMI blocks	0 / 1 ( 0 % )	21
CRC blocks	0 / 1 ( 0 % )	22
Average interconnect usage (total/H/V)	34% / 31% / 37%	23
Peak interconnect usage (total/H/V)	49% / 46% / 58%	24
Maximum fan-out	3618	25
Highest non-global fan-out	3618	26
Total fan-out	170318	27
Average fan-out	2.84	28

DSPs
===============================================
Simple Multipliers (9-bit)	0	2	300
Simple Multipliers (18-bit)	150	1	150
Embedded Multiplier Blocks	150	--	150
Embedded Multiplier 9-bit elements	300	2	300
Signed Embedded Multipliers	64	--	--
Unsigned Embedded Multipliers	84	--	--
Mixed Sign Embedded Multipliers	2	--	--
Variable Sign Embedded Multipliers	0	--	--
Dedicated Input Shift Register Chains	0	--	--


===============================================
dsp_AGC:dsp4|lpm_mult:Mult0|mult_m1t:auto_generated|w302w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y38_N2		No	 	 	 	no	1
dsp_AGC:dsp4|lpm_mult:Mult0|mult_m1t:auto_generated|mac_mult1	 	DSPMULT_X28_Y38_N0	Variable		no	no	no	 	1
dsp_AGC:dsp3|lpm_mult:Mult0|mult_m1t:auto_generated|w302w[0]	Simple Multiplier (18-bit)	DSPOUT_X46_Y42_N2		No	 	 	 	no	2
dsp_AGC:dsp3|lpm_mult:Mult0|mult_m1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y42_N0	Variable		no	no	no	 	1
dsp_AGC:dsp3|lpm_mult:Mult0|mult_m1t:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X46_Y41_N2		No	 	 	 	no	3
dsp_AGC:dsp3|lpm_mult:Mult0|mult_m1t:auto_generated|mac_mult3	 	DSPMULT_X46_Y41_N0	Signed		no	no	no	 	1
dsp_AGC:dsp4|lpm_mult:Mult0|mult_m1t:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X28_Y39_N2		No	 	 	 	no	4
dsp_AGC:dsp4|lpm_mult:Mult0|mult_m1t:auto_generated|mac_mult3	 	DSPMULT_X28_Y39_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[17].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y44_N2		No	 	 	 	no	5
fractal:op0|fixComplex_fixAbsqr:mapIteration[17].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y44_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[17].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y47_N2		No	 	 	 	no	6
fractal:op0|fixComplex_fixAbsqr:mapIteration[17].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y47_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[16].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y36_N2		No	 	 	 	no	7
fractal:op0|fixComplex_fixAbsqr:mapIteration[16].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y36_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[16].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y37_N2		No	 	 	 	no	8
fractal:op0|fixComplex_fixAbsqr:mapIteration[16].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y37_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[15].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y33_N2		No	 	 	 	no	9
fractal:op0|fixComplex_fixAbsqr:mapIteration[15].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y33_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[15].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y35_N2		No	 	 	 	no	10
fractal:op0|fixComplex_fixAbsqr:mapIteration[15].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y35_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[14].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y31_N2		No	 	 	 	no	11
fractal:op0|fixComplex_fixAbsqr:mapIteration[14].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y31_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[14].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y30_N2		No	 	 	 	no	12
fractal:op0|fixComplex_fixAbsqr:mapIteration[14].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y30_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[13].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X28_Y34_N2		No	 	 	 	no	13
fractal:op0|fixComplex_fixAbsqr:mapIteration[13].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X28_Y34_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[13].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X28_Y33_N2		No	 	 	 	no	14
fractal:op0|fixComplex_fixAbsqr:mapIteration[13].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X28_Y33_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[12].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X28_Y30_N2		No	 	 	 	no	15
fractal:op0|fixComplex_fixAbsqr:mapIteration[12].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X28_Y30_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[12].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X28_Y29_N2		No	 	 	 	no	16
fractal:op0|fixComplex_fixAbsqr:mapIteration[12].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X28_Y29_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[11].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X28_Y26_N2		No	 	 	 	no	17
fractal:op0|fixComplex_fixAbsqr:mapIteration[11].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X28_Y26_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[11].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X28_Y28_N2		No	 	 	 	no	18
fractal:op0|fixComplex_fixAbsqr:mapIteration[11].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X28_Y28_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[10].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y27_N2		No	 	 	 	no	19
fractal:op0|fixComplex_fixAbsqr:mapIteration[10].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y27_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[10].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y29_N2		No	 	 	 	no	20
fractal:op0|fixComplex_fixAbsqr:mapIteration[10].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y29_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[9].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y25_N2		No	 	 	 	no	21
fractal:op0|fixComplex_fixAbsqr:mapIteration[9].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y25_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[9].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y26_N2		No	 	 	 	no	22
fractal:op0|fixComplex_fixAbsqr:mapIteration[9].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y26_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[8].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y23_N2		No	 	 	 	no	23
fractal:op0|fixComplex_fixAbsqr:mapIteration[8].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y23_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[8].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y21_N2		No	 	 	 	no	24
fractal:op0|fixComplex_fixAbsqr:mapIteration[8].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y21_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[7].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y15_N2		No	 	 	 	no	25
fractal:op0|fixComplex_fixAbsqr:mapIteration[7].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y15_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[7].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y16_N2		No	 	 	 	no	26
fractal:op0|fixComplex_fixAbsqr:mapIteration[7].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y16_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[6].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y8_N2		No	 	 	 	no	27
fractal:op0|fixComplex_fixAbsqr:mapIteration[6].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y8_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[6].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y11_N2		No	 	 	 	no	28
fractal:op0|fixComplex_fixAbsqr:mapIteration[6].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y11_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[5].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y12_N2		No	 	 	 	no	29
fractal:op0|fixComplex_fixAbsqr:mapIteration[5].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y12_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[5].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y13_N2		No	 	 	 	no	30
fractal:op0|fixComplex_fixAbsqr:mapIteration[5].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y13_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[4].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y19_N2		No	 	 	 	no	31
fractal:op0|fixComplex_fixAbsqr:mapIteration[4].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y19_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[4].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y17_N2		No	 	 	 	no	32
fractal:op0|fixComplex_fixAbsqr:mapIteration[4].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y17_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[3].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y28_N2		No	 	 	 	no	33
fractal:op0|fixComplex_fixAbsqr:mapIteration[3].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y28_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[3].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y30_N2		No	 	 	 	no	34
fractal:op0|fixComplex_fixAbsqr:mapIteration[3].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y30_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[2].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y35_N2		No	 	 	 	no	35
fractal:op0|fixComplex_fixAbsqr:mapIteration[2].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y35_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[2].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y36_N2		No	 	 	 	no	36
fractal:op0|fixComplex_fixAbsqr:mapIteration[2].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y36_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[1].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y40_N2		No	 	 	 	no	37
fractal:op0|fixComplex_fixAbsqr:mapIteration[1].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y40_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[1].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y39_N2		No	 	 	 	no	38
fractal:op0|fixComplex_fixAbsqr:mapIteration[1].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y39_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[18].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y49_N2		No	 	 	 	no	39
fractal:op0|fixComplex_fixAbsqr:mapIteration[18].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y49_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[18].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y45_N2		No	 	 	 	no	40
fractal:op0|fixComplex_fixAbsqr:mapIteration[18].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y45_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[19].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y50_N2		No	 	 	 	no	41
fractal:op0|fixComplex_fixAbsqr:mapIteration[19].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y50_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[19].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y48_N2		No	 	 	 	no	42
fractal:op0|fixComplex_fixAbsqr:mapIteration[19].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y48_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[20].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y45_N2		No	 	 	 	no	43
fractal:op0|fixComplex_fixAbsqr:mapIteration[20].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y45_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[20].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y46_N2		No	 	 	 	no	44
fractal:op0|fixComplex_fixAbsqr:mapIteration[20].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y46_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[21].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y43_N2		No	 	 	 	no	45
fractal:op0|fixComplex_fixAbsqr:mapIteration[21].op2|fixMul:op0|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y43_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_fixAbsqr:mapIteration[21].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y44_N2		No	 	 	 	no	46
fractal:op0|fixComplex_fixAbsqr:mapIteration[21].op2|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y44_N0	Signed		no	no	no	 	1
dsp_iir_bandpass:dsp10|lpm_mult:Mult3|mult_bct:auto_generated|w235w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y37_N2		No	 	 	 	no	47
dsp_iir_bandpass:dsp10|lpm_mult:Mult3|mult_bct:auto_generated|mac_mult1	 	DSPMULT_X28_Y37_N0	Variable		no	no	no	 	1
dsp_iir_bandpass:dsp10|lpm_mult:Mult0|mult_9ct:auto_generated|w229w[0]	Simple Multiplier (18-bit)	DSPOUT_X46_Y40_N2		No	 	 	 	no	48
dsp_iir_bandpass:dsp10|lpm_mult:Mult0|mult_9ct:auto_generated|mac_mult1	 	DSPMULT_X46_Y40_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp9|lpm_mult:Mult10|mult_9ct:auto_generated|w229w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y43_N2		No	 	 	 	no	49
dsp_iir_lowpass:dsp9|lpm_mult:Mult10|mult_9ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y43_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp9|lpm_mult:Mult9|mult_9ct:auto_generated|w229w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y42_N2		No	 	 	 	no	50
dsp_iir_lowpass:dsp9|lpm_mult:Mult9|mult_9ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y42_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp9|lpm_mult:Mult3|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y45_N2		No	 	 	 	no	51
dsp_iir_lowpass:dsp9|lpm_mult:Mult3|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y45_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult43|mult_dct:auto_generated|w241w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y17_N2		No	 	 	 	no	52
dsp_fir:dsp12|lpm_mult:Mult43|mult_dct:auto_generated|mac_mult1	 	DSPMULT_X73_Y17_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult73|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y41_N2		No	 	 	 	no	53
dsp_fir:dsp12|lpm_mult:Mult73|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y41_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult70|mult_7ct:auto_generated|w223w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y13_N2		No	 	 	 	no	54
dsp_fir:dsp12|lpm_mult:Mult70|mult_7ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y13_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult67|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y10_N2		No	 	 	 	no	55
dsp_fir:dsp12|lpm_mult:Mult67|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y10_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult93|mult_9ct:auto_generated|w229w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y12_N2		No	 	 	 	no	56
dsp_fir:dsp12|lpm_mult:Mult93|mult_9ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y12_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult56|mult_9ct:auto_generated|w229w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y20_N2		No	 	 	 	no	57
dsp_fir:dsp12|lpm_mult:Mult56|mult_9ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y20_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult34|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y38_N2		No	 	 	 	no	58
dsp_fir:dsp12|lpm_mult:Mult34|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y38_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult32|mult_3ct:auto_generated|w211w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y37_N2		No	 	 	 	no	59
dsp_fir:dsp12|lpm_mult:Mult32|mult_3ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y37_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult29|mult_bct:auto_generated|w235w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y11_N2		No	 	 	 	no	60
dsp_fir:dsp12|lpm_mult:Mult29|mult_bct:auto_generated|mac_mult1	 	DSPMULT_X73_Y11_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult26|mult_3ct:auto_generated|w211w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y7_N2		No	 	 	 	no	61
dsp_fir:dsp12|lpm_mult:Mult26|mult_3ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y7_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult24|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y2_N2		No	 	 	 	no	62
dsp_fir:dsp12|lpm_mult:Mult24|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y2_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult6|mult_3ct:auto_generated|w211w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y23_N2		No	 	 	 	no	63
dsp_fir:dsp12|lpm_mult:Mult6|mult_3ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y23_N0	Variable		no	no	no	 	1
dsp_iir_bandpass:dsp10|lpm_mult:Mult3|mult_bct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X28_Y40_N2		No	 	 	 	no	64
dsp_iir_bandpass:dsp10|lpm_mult:Mult3|mult_bct:auto_generated|mac_mult3	 	DSPMULT_X28_Y40_N0	Variable		no	no	no	 	1
dsp_iir_bandpass:dsp10|lpm_mult:Mult0|mult_9ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X46_Y39_N2		No	 	 	 	no	65
dsp_iir_bandpass:dsp10|lpm_mult:Mult0|mult_9ct:auto_generated|mac_mult3	 	DSPMULT_X46_Y39_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp9|lpm_mult:Mult10|mult_9ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X28_Y44_N2		No	 	 	 	no	66
dsp_iir_lowpass:dsp9|lpm_mult:Mult10|mult_9ct:auto_generated|mac_mult3	 	DSPMULT_X28_Y44_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp9|lpm_mult:Mult9|mult_9ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X28_Y41_N2		No	 	 	 	no	67
dsp_iir_lowpass:dsp9|lpm_mult:Mult9|mult_9ct:auto_generated|mac_mult3	 	DSPMULT_X28_Y41_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult43|mult_dct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X73_Y5_N2		No	 	 	 	no	68
dsp_fir:dsp12|lpm_mult:Mult43|mult_dct:auto_generated|mac_mult3	 	DSPMULT_X73_Y5_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult70|mult_7ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X73_Y6_N2		No	 	 	 	no	69
dsp_fir:dsp12|lpm_mult:Mult70|mult_7ct:auto_generated|mac_mult3	 	DSPMULT_X73_Y6_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult93|mult_9ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X73_Y8_N2		No	 	 	 	no	70
dsp_fir:dsp12|lpm_mult:Mult93|mult_9ct:auto_generated|mac_mult3	 	DSPMULT_X73_Y8_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult56|mult_9ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X73_Y18_N2		No	 	 	 	no	71
dsp_fir:dsp12|lpm_mult:Mult56|mult_9ct:auto_generated|mac_mult3	 	DSPMULT_X73_Y18_N0	Variable		no	no	no	 	1
dsp_fir:dsp12|lpm_mult:Mult29|mult_bct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X73_Y9_N2		No	 	 	 	no	72
dsp_fir:dsp12|lpm_mult:Mult29|mult_bct:auto_generated|mac_mult3	 	DSPMULT_X73_Y9_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult43|mult_dct:auto_generated|w241w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y15_N2		No	 	 	 	no	73
dsp_fir:dsp11|lpm_mult:Mult43|mult_dct:auto_generated|mac_mult1	 	DSPMULT_X28_Y15_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult73|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y17_N2		No	 	 	 	no	74
dsp_fir:dsp11|lpm_mult:Mult73|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y17_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult70|mult_7ct:auto_generated|w223w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y16_N2		No	 	 	 	no	75
dsp_fir:dsp11|lpm_mult:Mult70|mult_7ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y16_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult67|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y20_N2		No	 	 	 	no	76
dsp_fir:dsp11|lpm_mult:Mult67|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y20_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult93|mult_9ct:auto_generated|w229w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y5_N2		No	 	 	 	no	77
dsp_fir:dsp11|lpm_mult:Mult93|mult_9ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y5_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult56|mult_9ct:auto_generated|w229w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y2_N2		No	 	 	 	no	78
dsp_fir:dsp11|lpm_mult:Mult56|mult_9ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y2_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult34|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y21_N2		No	 	 	 	no	79
dsp_fir:dsp11|lpm_mult:Mult34|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y21_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult32|mult_3ct:auto_generated|w211w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y13_N2		No	 	 	 	no	80
dsp_fir:dsp11|lpm_mult:Mult32|mult_3ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y13_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult29|mult_bct:auto_generated|w235w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y9_N2		No	 	 	 	no	81
dsp_fir:dsp11|lpm_mult:Mult29|mult_bct:auto_generated|mac_mult1	 	DSPMULT_X28_Y9_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult26|mult_3ct:auto_generated|w211w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y14_N2		No	 	 	 	no	82
dsp_fir:dsp11|lpm_mult:Mult26|mult_3ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y14_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult24|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y12_N2		No	 	 	 	no	83
dsp_fir:dsp11|lpm_mult:Mult24|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y12_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult6|mult_3ct:auto_generated|w211w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y25_N2		No	 	 	 	no	84
dsp_fir:dsp11|lpm_mult:Mult6|mult_3ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y25_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult43|mult_dct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X28_Y19_N2		No	 	 	 	no	85
dsp_fir:dsp11|lpm_mult:Mult43|mult_dct:auto_generated|mac_mult3	 	DSPMULT_X28_Y19_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult70|mult_7ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X28_Y23_N2		No	 	 	 	no	86
dsp_fir:dsp11|lpm_mult:Mult70|mult_7ct:auto_generated|mac_mult3	 	DSPMULT_X28_Y23_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult93|mult_9ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X28_Y4_N2		No	 	 	 	no	87
dsp_fir:dsp11|lpm_mult:Mult93|mult_9ct:auto_generated|mac_mult3	 	DSPMULT_X28_Y4_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult56|mult_9ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X28_Y1_N2		No	 	 	 	no	88
dsp_fir:dsp11|lpm_mult:Mult56|mult_9ct:auto_generated|mac_mult3	 	DSPMULT_X28_Y1_N0	Variable		no	no	no	 	1
dsp_fir:dsp11|lpm_mult:Mult29|mult_bct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X28_Y3_N2		No	 	 	 	no	89
dsp_fir:dsp11|lpm_mult:Mult29|mult_bct:auto_generated|mac_mult3	 	DSPMULT_X28_Y3_N0	Variable		no	no	no	 	1
dsp_iir_bandpass:dsp7|lpm_mult:Mult3|mult_bct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X46_Y7_N2		No	 	 	 	no	90
dsp_iir_bandpass:dsp7|lpm_mult:Mult3|mult_bct:auto_generated|mac_mult3	 	DSPMULT_X46_Y7_N0	Variable		no	no	no	 	1
dsp_iir_bandpass:dsp7|lpm_mult:Mult3|mult_bct:auto_generated|w235w[0]	Simple Multiplier (18-bit)	DSPOUT_X46_Y9_N2		No	 	 	 	no	91
dsp_iir_bandpass:dsp7|lpm_mult:Mult3|mult_bct:auto_generated|mac_mult1	 	DSPMULT_X46_Y9_N0	Variable		no	no	no	 	1
dsp_iir_bandpass:dsp7|lpm_mult:Mult0|mult_9ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X46_Y6_N2		No	 	 	 	no	92
dsp_iir_bandpass:dsp7|lpm_mult:Mult0|mult_9ct:auto_generated|mac_mult3	 	DSPMULT_X46_Y6_N0	Variable		no	no	no	 	1
dsp_iir_bandpass:dsp7|lpm_mult:Mult0|mult_9ct:auto_generated|w229w[0]	Simple Multiplier (18-bit)	DSPOUT_X46_Y5_N2		No	 	 	 	no	93
dsp_iir_bandpass:dsp7|lpm_mult:Mult0|mult_9ct:auto_generated|mac_mult1	 	DSPMULT_X46_Y5_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp6|lpm_mult:Mult4|mult_oat:auto_generated|w199w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y32_N2		No	 	 	 	no	94
dsp_iir_lowpass:dsp6|lpm_mult:Mult4|mult_oat:auto_generated|mac_mult1	 	DSPMULT_X73_Y32_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp6|lpm_mult:Mult10|mult_9ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X73_Y25_N2		No	 	 	 	no	95
dsp_iir_lowpass:dsp6|lpm_mult:Mult10|mult_9ct:auto_generated|mac_mult3	 	DSPMULT_X73_Y25_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp6|lpm_mult:Mult10|mult_9ct:auto_generated|w229w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y26_N2		No	 	 	 	no	96
dsp_iir_lowpass:dsp6|lpm_mult:Mult10|mult_9ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y26_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp6|lpm_mult:Mult9|mult_9ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X73_Y24_N2		No	 	 	 	no	97
dsp_iir_lowpass:dsp6|lpm_mult:Mult9|mult_9ct:auto_generated|mac_mult3	 	DSPMULT_X73_Y24_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp6|lpm_mult:Mult9|mult_9ct:auto_generated|w229w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y27_N2		No	 	 	 	no	98
dsp_iir_lowpass:dsp6|lpm_mult:Mult9|mult_9ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y27_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp6|lpm_mult:Mult3|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y31_N2		No	 	 	 	no	99
dsp_iir_lowpass:dsp6|lpm_mult:Mult3|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y31_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp6|lpm_mult:Mult2|mult_oat:auto_generated|w199w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y33_N2		No	 	 	 	no	100
dsp_iir_lowpass:dsp6|lpm_mult:Mult2|mult_oat:auto_generated|mac_mult1	 	DSPMULT_X73_Y33_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp8|lpm_mult:Mult4|mult_oat:auto_generated|w199w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y50_N2		No	 	 	 	no	101
dsp_iir_lowpass:dsp8|lpm_mult:Mult4|mult_oat:auto_generated|mac_mult1	 	DSPMULT_X28_Y50_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp8|lpm_mult:Mult10|mult_9ct:auto_generated|w229w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y48_N2		No	 	 	 	no	102
dsp_iir_lowpass:dsp8|lpm_mult:Mult10|mult_9ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y48_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp8|lpm_mult:Mult9|mult_9ct:auto_generated|w229w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y49_N2		No	 	 	 	no	103
dsp_iir_lowpass:dsp8|lpm_mult:Mult9|mult_9ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y49_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp8|lpm_mult:Mult3|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X46_Y50_N2		No	 	 	 	no	104
dsp_iir_lowpass:dsp8|lpm_mult:Mult3|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X46_Y50_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp8|lpm_mult:Mult2|mult_oat:auto_generated|w199w[0]	Simple Multiplier (18-bit)	DSPOUT_X46_Y46_N2		No	 	 	 	no	105
dsp_iir_lowpass:dsp8|lpm_mult:Mult2|mult_oat:auto_generated|mac_mult1	 	DSPMULT_X46_Y46_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp14|lpm_mult:Mult29|mult_7ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X73_Y4_N2		No	 	 	 	no	106
dsp_fir_spectrum:dsp14|lpm_mult:Mult29|mult_7ct:auto_generated|mac_mult3	 	DSPMULT_X73_Y4_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp14|lpm_mult:Mult29|mult_7ct:auto_generated|w223w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y14_N2		No	 	 	 	no	107
dsp_fir_spectrum:dsp14|lpm_mult:Mult29|mult_7ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y14_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp14|lpm_mult:Mult18|mult_3ct:auto_generated|w211w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y22_N2		No	 	 	 	no	108
dsp_fir_spectrum:dsp14|lpm_mult:Mult18|mult_3ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y22_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp14|lpm_mult:Mult19|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y21_N2		No	 	 	 	no	109
dsp_fir_spectrum:dsp14|lpm_mult:Mult19|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y21_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp14|lpm_mult:Mult17|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y19_N2		No	 	 	 	no	110
dsp_fir_spectrum:dsp14|lpm_mult:Mult17|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y19_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp14|lpm_mult:Mult8|mult_oat:auto_generated|w199w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y16_N2		No	 	 	 	no	111
dsp_fir_spectrum:dsp14|lpm_mult:Mult8|mult_oat:auto_generated|mac_mult1	 	DSPMULT_X73_Y16_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp13|lpm_mult:Mult32|mult_oat:auto_generated|w199w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y22_N2		No	 	 	 	no	112
dsp_fir_spectrum:dsp13|lpm_mult:Mult32|mult_oat:auto_generated|mac_mult1	 	DSPMULT_X28_Y22_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp13|lpm_mult:Mult29|mult_7ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X28_Y11_N2		No	 	 	 	no	113
dsp_fir_spectrum:dsp13|lpm_mult:Mult29|mult_7ct:auto_generated|mac_mult3	 	DSPMULT_X28_Y11_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp13|lpm_mult:Mult29|mult_7ct:auto_generated|w223w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y10_N2		No	 	 	 	no	114
dsp_fir_spectrum:dsp13|lpm_mult:Mult29|mult_7ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y10_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp13|lpm_mult:Mult26|mult_oat:auto_generated|w199w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y18_N2		No	 	 	 	no	115
dsp_fir_spectrum:dsp13|lpm_mult:Mult26|mult_oat:auto_generated|mac_mult1	 	DSPMULT_X28_Y18_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp13|lpm_mult:Mult18|mult_3ct:auto_generated|w211w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y6_N2		No	 	 	 	no	116
dsp_fir_spectrum:dsp13|lpm_mult:Mult18|mult_3ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y6_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp13|lpm_mult:Mult19|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y7_N2		No	 	 	 	no	117
dsp_fir_spectrum:dsp13|lpm_mult:Mult19|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y7_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp13|lpm_mult:Mult17|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y8_N2		No	 	 	 	no	118
dsp_fir_spectrum:dsp13|lpm_mult:Mult17|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X28_Y8_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp13|lpm_mult:Mult10|mult_oat:auto_generated|w199w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y24_N2		No	 	 	 	no	119
dsp_fir_spectrum:dsp13|lpm_mult:Mult10|mult_oat:auto_generated|mac_mult1	 	DSPMULT_X28_Y24_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp13|lpm_mult:Mult9|mult_oat:auto_generated|w199w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y35_N2		No	 	 	 	no	120
dsp_fir_spectrum:dsp13|lpm_mult:Mult9|mult_oat:auto_generated|mac_mult1	 	DSPMULT_X28_Y35_N0	Variable		no	no	no	 	1
dsp_fir_spectrum:dsp13|lpm_mult:Mult8|mult_oat:auto_generated|w199w[0]	Simple Multiplier (18-bit)	DSPOUT_X28_Y36_N2		No	 	 	 	no	121
dsp_fir_spectrum:dsp13|lpm_mult:Mult8|mult_oat:auto_generated|mac_mult1	 	DSPMULT_X28_Y36_N0	Variable		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[16].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y38_N2		No	 	 	 	no	122
fractal:op0|fixComplex_mul:mapIteration[16].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y38_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[15].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y34_N2		No	 	 	 	no	123
fractal:op0|fixComplex_mul:mapIteration[15].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y34_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[14].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y32_N2		No	 	 	 	no	124
fractal:op0|fixComplex_mul:mapIteration[14].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y32_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[13].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X28_Y32_N2		No	 	 	 	no	125
fractal:op0|fixComplex_mul:mapIteration[13].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X28_Y32_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[12].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X28_Y31_N2		No	 	 	 	no	126
fractal:op0|fixComplex_mul:mapIteration[12].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X28_Y31_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[11].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X28_Y27_N2		No	 	 	 	no	127
fractal:op0|fixComplex_mul:mapIteration[11].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X28_Y27_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[10].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y28_N2		No	 	 	 	no	128
fractal:op0|fixComplex_mul:mapIteration[10].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y28_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[9].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y24_N2		No	 	 	 	no	129
fractal:op0|fixComplex_mul:mapIteration[9].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y24_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[8].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y22_N2		No	 	 	 	no	130
fractal:op0|fixComplex_mul:mapIteration[8].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y22_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[7].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y18_N2		No	 	 	 	no	131
fractal:op0|fixComplex_mul:mapIteration[7].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y18_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[6].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y10_N2		No	 	 	 	no	132
fractal:op0|fixComplex_mul:mapIteration[6].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y10_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[5].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y14_N2		No	 	 	 	no	133
fractal:op0|fixComplex_mul:mapIteration[5].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y14_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[4].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y20_N2		No	 	 	 	no	134
fractal:op0|fixComplex_mul:mapIteration[4].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y20_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[3].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y29_N2		No	 	 	 	no	135
fractal:op0|fixComplex_mul:mapIteration[3].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y29_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[2].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y34_N2		No	 	 	 	no	136
fractal:op0|fixComplex_mul:mapIteration[2].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y34_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[1].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y42_N2		No	 	 	 	no	137
fractal:op0|fixComplex_mul:mapIteration[1].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y42_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[17].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y43_N2		No	 	 	 	no	138
fractal:op0|fixComplex_mul:mapIteration[17].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y43_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[18].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X46_Y48_N2		No	 	 	 	no	139
fractal:op0|fixComplex_mul:mapIteration[18].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X46_Y48_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[19].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y49_N2		No	 	 	 	no	140
fractal:op0|fixComplex_mul:mapIteration[19].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y49_N0	Signed		no	no	no	 	1
fractal:op0|fixComplex_mul:mapIteration[20].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2	Simple Multiplier (18-bit)	DSPOUT_X73_Y47_N2		No	 	 	 	no	141
fractal:op0|fixComplex_mul:mapIteration[20].op0|fixMul:op1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1	 	DSPMULT_X73_Y47_N0	Signed		no	no	no	 	1
dsp_iir_lowpass:dsp5|lpm_mult:Mult4|mult_oat:auto_generated|w199w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y15_N2		No	 	 	 	no	142
dsp_iir_lowpass:dsp5|lpm_mult:Mult4|mult_oat:auto_generated|mac_mult1	 	DSPMULT_X73_Y15_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp5|lpm_mult:Mult10|mult_9ct:auto_generated|w229w[0]	Simple Multiplier (18-bit)	DSPOUT_X46_Y4_N2		No	 	 	 	no	143
dsp_iir_lowpass:dsp5|lpm_mult:Mult10|mult_9ct:auto_generated|mac_mult1	 	DSPMULT_X46_Y4_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp5|lpm_mult:Mult9|mult_9ct:auto_generated|w229w[0]	Simple Multiplier (18-bit)	DSPOUT_X46_Y3_N2		No	 	 	 	no	144
dsp_iir_lowpass:dsp5|lpm_mult:Mult9|mult_9ct:auto_generated|mac_mult1	 	DSPMULT_X46_Y3_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp5|lpm_mult:Mult3|mult_1ct:auto_generated|w205w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y1_N2		No	 	 	 	no	145
dsp_iir_lowpass:dsp5|lpm_mult:Mult3|mult_1ct:auto_generated|mac_mult1	 	DSPMULT_X73_Y1_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp5|lpm_mult:Mult2|mult_oat:auto_generated|w199w[0]	Simple Multiplier (18-bit)	DSPOUT_X73_Y3_N2		No	 	 	 	no	146
dsp_iir_lowpass:dsp5|lpm_mult:Mult2|mult_oat:auto_generated|mac_mult1	 	DSPMULT_X73_Y3_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp8|lpm_mult:Mult10|mult_9ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X28_Y47_N2		No	 	 	 	no	147
dsp_iir_lowpass:dsp8|lpm_mult:Mult10|mult_9ct:auto_generated|mac_mult3	 	DSPMULT_X28_Y47_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp8|lpm_mult:Mult9|mult_9ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X28_Y46_N2		No	 	 	 	no	148
dsp_iir_lowpass:dsp8|lpm_mult:Mult9|mult_9ct:auto_generated|mac_mult3	 	DSPMULT_X28_Y46_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp5|lpm_mult:Mult10|mult_9ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X46_Y1_N2		No	 	 	 	no	149
dsp_iir_lowpass:dsp5|lpm_mult:Mult10|mult_9ct:auto_generated|mac_mult3	 	DSPMULT_X46_Y1_N0	Variable		no	no	no	 	1
dsp_iir_lowpass:dsp5|lpm_mult:Mult9|mult_9ct:auto_generated|mac_out4	Simple Multiplier (18-bit)	DSPOUT_X46_Y2_N2		No	 	 	 	no	150
dsp_iir_lowpass:dsp5|lpm_mult:Mult9|mult_9ct:auto_generated|mac_mult3	 	DSPMULT_X46_Y2_N0	Variable		no	no	no	 	1

Time Quest
===============================================
AUD_ADCLRCK	-60.415	-3437.272	1
iCLK_50	-43.224	-317.105	2
iSW[2]	-17.476	-1796.850	3
wm8731Config:comp1|mI2C_CTRL_CLK	-4.074	-98.265	4
video:drv3|vga_time_generator:vga0|VGA_VS_o	-2.168	-33.043	5
mCLK_50Div[21]	-1.481	-8.234	6
VGA_CLK	-1.205	-23.791	7
video:drv3|vga_time_generator:vga0|VGA_HS_o	-1.128	-16.826	8
AUD_BCLK	-0.142	-0.153	9
iKEY[2]	0.309	0.000	10


===============================================
===============================================
===============================================
===============================================
===============================================
===============================================
===============================================