Input d, c;
Output q;
Signal i0, i6, i5, i4, i3, i2, i1;
Gate g7 NOT Delay 1;
Gate g2 BUF Delay 1;
Gate g1 LATCH Delay 1;
Gate g0 LATCH Delay 1;
Gate g6 NOT Delay 1;
Gate g5 BUF Delay 1;
Gate g4 BUF Delay 1;
Gate g3 BUF Delay 1;
g7.o = i4;
g7.i1 = i2;
g2.o = i3;
g2.i1 = i0;
g1.d = i1;
g1.e = i4;
g1.q = i6;
g0.d = i5;
g0.e = i2;
g0.q = i1;
g6.o = i2;
g6.i1 = i3;
g5.o = q;
g5.i1 = i6;
g4.o = i0;
g4.i1 = c;
g3.o = i5;
g3.i1 = d;