
Efinix FPGA Placement and Routing.
Version: 2023.2.307 
Compiled: Dec 15 2023.

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T120F324" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.dbg.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.0969294 seconds.
	VDB Netlist Checker took 0.1 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 201.548 MB, end = 201.548 MB, delta = 0 MB
VDB Netlist Checker resident set memory usage: begin = 55.304 MB, end = 55.432 MB, delta = 0.128 MB
	VDB Netlist Checker peak resident set memory usage = 64.864 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.interface.csv'.
Successfully processed interface constraints file "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
logical_block #5(jtag_inst1_DRCK) has no fanout.
Removing input.
logical_block #7(jtag_inst1_RUNTEST) has no fanout.
Removing input.
logical_block #12(jtag_inst1_TMS) has no fanout.
Removing input.
Pass 0: Swept away 3 blocks with no fanout.
Pass 1: Swept away 0 nets with no fanout.
Pass 1: Swept away 0 blocks with no fanout.
Swept away 0 nets and 3 blocks in total.
Removed 0 LUT buffers.
Sweeped away 3 nodes.
Successfully created VPR logical netlist from Verific binary DataBase file "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.dbg.vdb".
Netlist pre-processing took 0.231061 seconds.
	Netlist pre-processing took 0.23 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 199.964 MB, end = 220.4 MB, delta = 20.436 MB
Netlist pre-processing resident set memory usage: begin = 53.256 MB, end = 74.376 MB, delta = 21.12 MB
	Netlist pre-processing peak resident set memory usage = 74.376 MB
***** Ending stage netlist pre-processing *****

***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****

***** Beginning stage packing ... *****
Generate proto netlist for file "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_pnr/WS2812_Protocol.net_proto" took 0.009157 seconds
Creating IO constraints file '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_pnr/WS2812_Protocol.io_place'
Packing took 0.0368558 seconds.
	Packing took 0.03 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 220.4 MB, end = 226.204 MB, delta = 5.804 MB
Packing resident set memory usage: begin = 74.504 MB, end = 80.52 MB, delta = 6.016 MB
	Packing peak resident set memory usage = 80.52 MB
***** Ending stage packing *****

***** Beginning stage packed netlist loading ... *****
Read proto netlist file /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_pnr/WS2812_Protocol.net_proto
Read proto netlist for file "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_pnr/WS2812_Protocol.net_proto" took 0.001927 seconds
Setup net and block data structure took 0.221156 seconds
Packed netlist loading took 2.48427 seconds.
	Packed netlist loading took 2.91 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 226.204 MB, end = 737.932 MB, delta = 511.728 MB
Packed netlist loading resident set memory usage: begin = 80.52 MB, end = 181.072 MB, delta = 100.552 MB
	Packed netlist loading peak resident set memory usage = 183.672 MB
***** Ending stage packed netlist loading *****

***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****

WARNING(1): No ports matched 'Clk'
WARNING(2): [SDC /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/constraint.sdc:1] No valid object(s) found for ''
WARNING(3): [SDC /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/constraint.sdc:1] No valid pin(s) found for clock
WARNING(4): [SDC /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/constraint.sdc:1] Unable to run 'create_clock' constraint due to warnings found

SDC file '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/constraint.sdc' blank or does not contain valid constraint or not found.
Using default timing constraint of 1 ns.

SDC file '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/constraint.sdc' parsed successfully.
3 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.interface.csv'.
Successfully processed interface constraints file "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.interface.csv".
Writing IO placement constraints to '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.interface.io'.

Reading placement constraints from '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.interface.io'.

Reading placement constraints from '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_pnr/WS2812_Protocol.io_place'.
WARNING(5): Clock driver jtag_inst1_TCK should use the dedicated clock pad.
WARNING(6): Clock input pad, clk, of net, clk, drives both clock buffer and logic. Expect extra clock skew.
The driver, jtag_inst1_RESET, of control net, jtag_inst1_RESET, should be placed at a dedicated control pad location.
***** Ending stage initial placement *****

***** Beginning stage placement ... *****
Found 22 synchronizers as follows: 
	Synchronizer 0:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF
	Synchronizer 1:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF
	Synchronizer 2:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF
	Synchronizer 3:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF
	Synchronizer 4:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF
	Synchronizer 5:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF
	Synchronizer 6:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF
	Synchronizer 7:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF
	Synchronizer 8:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF
	Synchronizer 9:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF
	Synchronizer 10:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF
	Synchronizer 11:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF
	Synchronizer 12:  ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF
	Synchronizer 13:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF
	Synchronizer 14:  ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF
	Synchronizer 15:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF
	Synchronizer 16:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF
	Synchronizer 17:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF
	Synchronizer 18:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF
	Synchronizer 19:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF
	Synchronizer 20:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF
	Synchronizer 21:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF
Create /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol_after_qp.qdelay
QPLACER STATIC DB USAGE DISABLED
Starting Global Placer with 6 threads ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1    12613918           -5598         0.8%
          2    11287538           -5598         1.3%
          3    10987789           -5262         1.7%
          4     9675393           -5729         2.2%
          5     4371184           -6176         4.1%
          6     1709372           -7260         9.0%
          7      760225           -7602        18.1%
          8      490281           -8898        27.7%
          9      357011           -9047        37.2%
         10      369330           -9315        46.1%
         11      359500           -8942        47.1%
         12      344184           -9276        51.7%
         13      368496           -9634        56.9%
         14      356736           -9899        57.4%
         15      330122          -10054        57.4%
         16      333207           -9994        61.8%
         17      336774           -9347        61.8%
         18      332754           -9818        62.5%
         19      326030           -9791        63.8%
         20      330026          -10200        66.5%
         21      332467          -10194        66.5%
         22      330814          -10194        68.2%
         23      315034          -10194        68.2%
         24      329775          -10167        71.4%
         25      307687           -9783        71.4%
         26      328548          -10215        72.7%
         27      316387           -9948        72.7%
         28      316088          -10227        74.7%
         29      312691          -10110        74.7%
         30      306781          -10117        76.0%
         31      306276          -10060        76.0%
         32      310620           -9789        78.7%
         33      318854           -9857        78.7%
         34      304616          -10089        79.5%
         35      321859           -9980        80.0%
         36      301415           -9623        80.0%
         37      318320           -9682        81.6%
         38      302512           -9686        81.6%
         39      317893          -10172        81.7%
         40      301729           -9695        81.7%
         41      317011           -9667        82.7%
         42      296653           -9441        82.7%
         43      312096          -10060        84.7%
         44      300327           -9863        84.7%
         45      312204           -9685        85.1%
         46      298183          -10120        85.9%
         47      307927          -10060        87.2%
         48      302501           -9925        88.2%
         49      303186          -10069        88.2%
         50      295828           -9871        90.4%
         51      308889          -10225        90.4%
         52      297574           -9975        90.6%
         53      306664          -10211        91.1%
         54      298977           -9973        91.9%
         55      300552           -9936        92.3%
         56      295502          -10014        93.5%
         57      300032          -10295        94.6%
         58      290808          -10158        94.6%
         59      292488          -10263        95.9%
         60      293789          -10244        97.3%
         61      294195          -10442        97.3%
         62      295566          -10810        98.3%
         63      298334          -10537        98.7%
         64      296099          -10817        98.8%
         65      295606          -10979        99.1%
         66      298015          -11048        99.4%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0      293789           12484        30.0
          1      274153           11685        30.0
          2      223026           11854        30.0
          3      200633           11335        29.2
          4      187235           11092        28.2
          5      181686           11267        26.9
          6      177575           11042        25.6
          7      173972           10734        24.1
          8      172114           10723        22.7
          9      169369           10695        21.2
         10      167943           10536        19.8
         11      168376           10489        18.4
         12      167981           10503        17.1
         13      166409           10658        15.9
         14      164964           10515        14.8
         15      163329           10445        13.7
         16      161693           10416        12.6
         17      158992            9976        11.7
         18      156867            9811        10.8
         19      155688            9908        10.0
         20      154481           10413         9.2
         21      153744            9962         8.5
         22      152509            9962         7.9
         23      150158            9962         7.2
         24      147878            9682         6.7
         25      147142            9676         6.1
         26      146099            9679         5.7
         27      145126            9690         5.2
         28      143640            9635         4.8
         29      142458            9639         4.4
         30      140801            9497         4.1
         31      140202            9534         3.7
         32      137858            9641         3.3
Generate /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol_after_qp.qdelay
Placement successful: 7074 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.287 at 0,17
Congestion-weighted HPWL per net: 14.9327

Reading placement constraints from '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.qplace'.
Finished Realigning Types (1250 blocks needed type change)

Completed placement consistency check successfully.
Successfully created FPGA place file '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.place'
Placement took 14.0154 seconds.
	Placement took 31.87 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 763.148 MB, end = 1805.69 MB, delta = 1042.54 MB
Placement resident set memory usage: begin = 206.8 MB, end = 804.212 MB, delta = 597.412 MB
	Placement peak resident set memory usage = 804.212 MB
***** Ending stage placement *****

