1中文摘要
製造奈米積體電路（IC）之銅內連接導線的大馬士（Damascene）製程涉及乾式的離子化濺
鍍金屬阻障層、濺鍍（或濕式電化學析鍍）晶種層，及電鍍（或無電鍍）銅導線，故有不易線上
整合的問題，且在特徵尺寸（Feature Size）進一步縮小，深寬比（Aspect Ratio）增加的次世代 60、
45 nm 元件會面臨階梯覆蓋性（Step Coverage）與順依性（Conformity）不佳及內連接導線整體電
阻率過高的問題。有鑑於此，本研究採用一種專利性 N2−H2 真空電漿技術結合化學溶液兩種創新
性的製程，對 SiO2 介電層進行表面改質，以大幅提升其金屬晶種的吸附密度，以利無電鍍生長厚
度僅 10 nm 的超薄阻障層。這兩種表面改質製程的結合不但可以得到 3 nm 之超微晶種，且能使
晶種的植入密度提升高達 20 倍以上（與事先未採用電漿表面改質比較）。本文將藉由高解析平面
以及橫截面掃瞄式電子顯微術（SEM）、穿透式電子顯微術（TEM）及原子力顯微鏡（AFM），分
析晶種的分布情況以及無電鍍島狀顆粒的逐漸擴張成為薄膜的生長行為與薄膜特徵。從這些分析
獲得無電鍍顆粒的表面覆蓋率對應於鍍液之 Co2+離子流通量之不等方性與無電鍍薄膜微結構的
相互關係。吾人將示範此種超密集、超細微晶種所誘發的超薄阻障層生長情況，並利用表面鍵結
分析澄清晶種強化的機理。最後將示範此一全程電化學析鍍流程所具有的自我對位製備電容元件
之能力及 100 nm 以下寬度的溝槽的有效填充潛能。
關鍵字：電漿表面改質、晶種、無電鍍、阻障層、大馬士銅製程
英文摘要
The Damascene processing technique for fabricating copper interconnecting wires of integrated circuits
(ICs) at the sub-100-nm regime involves “dry” ionized sputter deposition of metal barrier layers, sputter
(or wet electrochemical) deposited seeds, and electroplated (or electrolessly plated) copper wires, and
thus has the difficulty of integration both the dry and wet processes in an in-line manner. Moreover, for
the technology nodes of 65 nm or less, the interconnect wire fabricated by the conventional Damascene
process has a poor step coverage and deteriorated conformity with a high resistivity. To solve these
problems, this grant project develops a vacuum plasma pretreatment, in conjunction with an
electrochemical solution treatment, to modify the surfaces of SiO2 dielectric layers. Doing so allows the
seeds to be densely grown on the dielectric layers, allowing the growth of an ultrathin barrier layer with
a thickness of 10 nm using electroless plating. Herein, scanning electron microscopy (SEM) and
transmission electron microscopy (TEM), together with atomic force microscopy (AFM), will be
employed to characterize the seeding and film growth behaviors. Surface bonding analyses will be used
to clarify the mechanism of seeding enhancement by the plasma surface pretreatment. Finally, the
capacity of the all-wet, electrochemical seeding and electroless-plating process sequence to fabricate
patterns of Cu gated capacitors in a self-aligned manner will be demonstrated; its potential to
conformally fill trenches of width less than 100 nm will also be presented.
Keywords: Plasma surface pretreatment, Seeds, Electroless plating, Barrier layers, Cu-Damascene
3一、緣由與目的
自從 IBM 於 1997 年底成功地發展能取代傳統的濺鍍鋁之電鍍銅薄膜導線製程，並導入化學
機械研磨（CMP）平坦化處理（以解決銅的不易乾、濕蝕刻）以後，此種大馬士（Damascene）
製程已逐漸成為奈米積體電路（IC）元件後段內連接導線的標準化製程。然而，傳統的大馬士製
銅程採用乾式的離子化（高密度電漿）濺鍍阻障層及濕式的電化學析鍍（Electronchemical Plating）
銅（ECP-Cu）以填充奈米孔洞與溝渠，對次世代孔渠而言，不但具有不良的階梯覆蓋性（Step
Coverage）與順依性（Confirmity），且不易進行線上（In-Line）整合作業。為了簡化大馬士銅製
程之阻障層、黏著層/鈍化層與銅導線生長的流程步驟，近年來產學研究已經逐漸重視完全濕式無
電鍍（All-Wet Electroless Plating）製程〔1~3〕，以滿足線寬尺度進一步縮小、深寬比大幅提高的
90~65 nm 元件之孔渠填充與線上整合需求。
缺乏催化性的介電絕緣薄膜必須先生長催化晶種方能進行無電鍍沉積，故傳統的無電鍍製程
的步驟乃在 SiO2（或低 k）介電層表面，依序生長晶種層（或微粒）、阻障層及銅導線。催化晶種
的型態可區分為連續型與非連續型兩類。連續型催化晶種大多以物理氣相沉積（PVD）或化學氣
相沉積（CVD）等乾式薄膜技術為之，其優良的連續性薄膜導電特性能充分促進氧化及還原電化
學半反應的進行，故由此種薄膜型晶種所孕育而成的無電鍍島狀顆粒在孕育為薄膜的過程中，通
常沒有團聚的困擾。但是，最常用的濺鍍沉積薄膜晶種技術之受限的孔槽填充性及階梯覆蓋性乃
是此類型晶種技術之主要製程瓶頸。
非連續型催化晶種則多以濕式電化學技術為主，其中，最常使用的敏化/活化（SnCl2/PdCl2）
或置換/活化之顆粒極易產生團聚現象，使晶種的尺寸遠超過數十、甚至數百 nm，故完全無法藉其
生長符合 90~65 nm 元件所需之厚度僅 10~15 nm 的阻障層，更無法滿足奈米溝渠之銅導線填充需
求〔4~7〕。反之，本研究所採用的全程電化學濕式晶種析鍍製程所生長的無電鍍催化金屬晶種微
粒，一則不會團聚，二則僅有~3 nm 的超微尺寸〔8〕，而其不可或缺的事先真空電漿表面改質可
調節介電層之表面鍵結狀態，並能促使一些低 k 介電層產生自我鈍化的介電性阻障層〔9〕。
本研究計畫所採用的真空電漿結合化學溶液兩種開創性的表面改質，不但可以大幅增加晶種
的分布密度，而且能製造前人所未竟之厚度僅有 10 nm 的無電鍍阻障層。另外，此一全程濕式的
銅金屬化技術還具有自我對位以製造 Cu/Co（阻障層）/SiO2/Si 電容元件圖案的能力，並具有高順
依性（Conformity）的 100 nm 以下寬度溝槽的無電鍍阻障層填充能力。其線上整合能力委實略勝
目前所採用的乾式（離子化濺鍍阻障層）及溼式（電化學析鍍銅）相互結合之大馬士銅金屬化生
長技術。
二、實驗步驟
本研究所採用的基材為（100）p 型單晶矽晶圓，送至國家奈米元件實驗室（National Nano
Device Laboratories; NDL）以濕式氧化生長厚度 100 nm 的 SiO2 介電層（k = 4.3），並採用兩種途
徑流程以在其表層生長金屬催化晶種。圖 1 示意說明本實驗室所開發的路徑 A 及路徑 B 兩種次奈
米晶種生長，及依序的全程電化學無電鍍生長阻障層流程圖。路徑 A 為 SiO2 介電層未經電漿表
面改質即逕行以下（a）~（d）流程。（a）SC1 處理—使用 H2O2：NH4OH：H2O＝1：1：5（pH =
5本計畫的主要研究項目包括，（1）採用光釋放能譜術（OES）以獲取最適化的電漿改質氣
氛，（2）利用高解析掃瞄電子顯微術（SEM）鑑定相對稀疏晶種與超密集晶種的無電鍍阻障層
顆粒之擴張與薄膜成長行為，並藉其分析獲得晶種不等方性生長與阻障層表面覆蓋率及 Co2+
離子流通量之間的關係，（3）採用真空電漿結合化學溶液對介電層進行雙重的表面改質，以大
幅增加晶種的分布密度，SEM、原子力顯微術（AFM）與穿透式電子顯微術（TEM）分析證
實，此種超微密晶種可以製造前人所未竟之厚度僅有 10 nm 的無電鍍阻障層。最後，（4）利用
傅立葉轉換紅外線光譜儀（FTIR）及 X 光光電子能譜術（XPS）探討晶種強化的機理，以及
（5）進行自我對位電容元件製備，並示範 100 nm 以下寬度之溝槽的無電鍍阻障層填充潛力。
三、結果與討論
3.1 N2−H2電漿表面改質之光釋放能譜臨場監控
圖 2 顯示表面改質電漿的氣氛分壓比例為（a）100% N2、（b）80% N2−20% H2、（c）60% N2−40%
H2、（d）40% N2−60% H2、（e）20% N2−80% H2 與（f）100% H2，由光釋放能譜儀臨場監控所獲
得的一系列光譜。這些光譜的波峰判定是依據 PLASUS SpecLineTM〔11〕。視氣氛的分壓比例而
定，這些電漿的主要物種包括：NH（336.0 nm）、N2（337.1 與 356.7 nm）、N2+（390.2 nm）及
H（486.0 nm; Balmer 系列）。圖 1a~1c 顯示 100% N2 的主要能譜為 N2、N2+，隨著 H2 氣體的加入，
緊鄰於 N2 波峰的 NH 波峰開始出現，而且 H波峰也隨之出現。100% H2 的電漿僅呈現 H的波峰，
與氮有關的任何波峰已不復存在。
300 350 400 450 500 550 600 650
(f)
(e)
(d)
(c)
(b)
E
m
is
si
on
In
te
ns
ity
(a
rb
.u
ni
ts
)
Wavelength (nm)
(a)
NH/N
2 N2
+ H
NH
N2
圖 2. 變化表面改質電漿氣氛的分壓比例，由（a）100% N2、（b）80% N2−20% H2、（c）
60% N2−40% H2、（d）40% N2−60% H2、（e）20% N2−80% H2 與（f）100% H2 所對應的
光釋放能譜。
7圖 4. 平面 SEM 影像顯示介電絕緣薄膜表面所吸附之低密度奈米晶種，經無電鍍鍍液
浸漬（a）10 s、（b）20 s、（c）30 s、（d）40 s、（e）50 s、（f）60 s、（g）70 s、
（h）80 s 與（i）90 s 以後，所形成之島狀 Co 顆粒的擴張與薄膜生長形態。
(a) (b) (c)
(d) (e) (f)
200 nm
(g) (h) (i)
200 nm
(a) (b) (c)
(d) (e) (f)
(g) (h)
(e)
圖 5. SEM 影像顯示吸附低密度晶種的介電層，經（a）20 s、（b）30 s、（c）40 s、（d）
50 s、（e）70 s、（f）80 s 短時間，以及（g）240 s 與（h）480 s 長時間的無電鍍鍍液浸
漬以後，所能形成之 Co 島狀顆粒及薄膜的橫截面型態。
9法傳輸能將 Co2+還原為 Co 的電子，因此其介電基材表面沒有將 Co2+直接還原為 Co 的功能，僅
能透過具催化能力的非連續奈米晶種表面促使鍍液之次磷酸根（H2PO2−）產生氧化半反應以貢獻
出電子，將流通至晶種表面的 Co2+還原為 Co 微粒〔17〕。而且，一旦這些催化晶種完全被 Co
微粒包覆以後（如圖 4 之初期島狀微粒所示），這些 Co 微粒自身亦具催化無電鍍的能力。根據
圖 4 及圖 5，持續析出之 Co 微粒表面仍會不斷生成新的無電鍍 Co 微粒。這些自身催化生成之
Co 微粒生長位置雜處混亂，並會沿水平方向擴張而導致 Co 微粒的自側面成長，這些微粒不斷擴
張生長，直至彼此間相互接合方形成連續且平整的薄膜。而先前類似的研究發現：敏化/活化所形
成的無電鍍 Cu 顆粒並非單晶，而是呈膠體狀〔18,19〕。吾人擬進一步 TEM 以觀察此種 Co 微粒
的結晶狀。
介電層表面之島狀 Co 顆粒的覆蓋率與在水平方向（In-Plane）的生長速率可由分析圖 4 的微
粒在平面之擴張狀況得知，而在垂直方向（Out-plane）的成長速率則可由圖 5 的橫截面晶粒生長
情形獲知。圖 8 之曲線（a）、（b）與（c）综合這些分析結果，分別顯示 Co 微粒的表面覆蓋率、
平面成長速率及垂直平面方向的成長速率。圖 8a清楚地顯示在晶種稀疏分布的情況下，需要 50 sec
才能達到 80%的表面覆蓋率；約需 80 sec 方可使無電鍍 Co 填滿基材表面並形成~60 nm 厚之薄膜。
而在表面覆蓋率達 80%之際，Co 微粒擴張至接近為連續性薄膜時，其水平與垂直方向之成長速
率的變化情況有很大的差異。當表面覆蓋率小於 80%，每一各別顆粒仍未完全整併，距離相對遙
遠時，平衡狀態的水平與垂直生長速率近乎相同，約為 0.3 nm/s（暗示 Co2+離子的流通量呈等方
性）；當表面覆蓋率超過 80%時，每一各別顆粒近乎完成整併，緊密靠近時，完全暴露於鍍浴的
垂直方向因仍能接受相同的 Co2+離子流通量，故仍維持 0.3 nm/s 之相同成長速率，而水平方向的
成長速率則因受限的 Co2+離子流通量而急速降低至 0.1 nm/s，並於顆粒間相互整併完成，表面覆
蓋率達 100%形成薄膜時，不再成長。這種晶粒水平方向的生長空間受到相鄰晶粒的限制，而垂
直方向則可等速的持續生長之情況亦可由圖 5g、圖 5h 之 240 sec 與 480 sec 長時間析鍍的 SEM 橫
截面鍍層分析得知。
圖 8. 低密度晶種所造成的（a）無電鍍顆粒表面覆蓋率、（b）水平成長速率與（c）垂
直方向成長速率的變化情況。
0 50 100 150 200 250 300 350 400 450 500
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
0 50 100 150 200 250 300 350 400 450 500
0
20
40
60
80
100
（b）In-plane Growth Rate
（c）Out-plane Growth Rate
G
ro
w
th
R
at
e
(n
m
/s
)
Time (sec)
（a）Surface Coverage
Su
rf
ac
e
C
ov
er
ag
e
(%
)
（a）
（b）
（c）
11
200 nm
(a) (b) (c)
(f)(e)(d)
(g) (h) (i)
圖 10. 平面 SEM 影像顯示（a）吸附高密度奈米晶種的介電絕緣薄膜，經無電鍍析鍍（b）
10 s、（c）20 s、（d）30 s、（e）40 s、（f）50 s、（g）60 s、（h）70 s 與（i）80 s 所形
成之島狀 Co 顆粒，在析鍍時間達 10 s 時即能迅速地形成連續性的薄膜。
100
200
300
15
nm
nm
100
200
300
10
nm
nm
100
200
300
35
nm
nm
100
200
300
5
nm
nm
100
200
300
35
nm
nm
(a) (b) (c)
(d) (e)
Ra = 0.6 nm
Ra = 1.1 nm
Ra = 1.9 nm Ra = 6.2 nm
Ra = 2.9 nm
圖 11.（a）吸附高密度晶種的介電層經（b）3 s、（c）6 s、（d）10 s 與（e）30 s 的無
電鍍析鍍以後，所形成之 Co 島狀顆粒（b 與 c）及薄膜（d 與 e）的 AFM 三維影像。
13
與其進行離子交換，進而造成超密微晶種的吸附。另一中心位於 530.0 eV 的微小波峰（見圖 13b）
常被視為來自 Si−O(N)鍵結〔22~24〕。這種新鍵結的形成暗示 NH/N2 自由基及 N2+離子會使 SiO2
介電層表面產生活化位置，殊利於氮物種的摻雜。
3.5自我對位電容元件製備及 100 nm以下寬度之溝槽填充示範
首先將金屬遮罩覆蓋於 SiO2 介電層的表面，再利用最適化的 N2−H2 真空電漿對特定的區域
（金屬遮罩未遮蔽處）進行適當的表面改質。這些區域會對金屬晶種有強大的吸附能力，而其它
的區域（金屬遮罩遮蔽處）對晶種的吸附力則極為微弱（其密度僅為前者之 1/20），據此可以調
控金屬晶種的分布密度，故可對介電層試片依序進行無電鍍 Co-P 及 Cu 的沉積，以選擇性地製作
銅閘薄膜電容圖案。圖 14a 與 14b 分別顯示這些電容元件圖案的上視 SEM 影像及橫截面示意圖。
因為未經真空電漿表面改質的區域仍然會產生少量的金屬晶種，所以電容元件的周圍及內部會產
生一些薄膜殘骸。吾人正在研究消除這些圓形電極外圍的晶種的方法，以期製作圖案完美的銅閘
薄膜電容元件。
圖 15a 及 15b 分別顯示對應於圖 14 之 Cu/Co-P/SiO2/Si 電容元件的上視及橫截面 SEM 影像。
仔細檢視此一高解析橫截面影像可以發現 SiO2 介電層上方有一層厚度為 10 nm 的 Co-P 阻障層，
而其上方又有一層厚度為 50 nm 的 Cu 膜。這些厚度值符合高精度階梯厚度量測儀的實驗結果，
而且，橫截面 TEM 影像證實，此一 Co-P 阻障層的厚度確實僅有 10 nm（見圖 15c）。我們下一階
段的目標為評估超薄阻障層對 Cu 的熱及偏壓阻障行為。
最後，吾人嘗試採用圖 1 的生長流程（路徑 A 及路徑 B），對寬度為 100 nm 的 SiO2介電溝
槽進行阻障層的填充實驗。圖 16a 顯示，採用路徑 A 的生長流程（不含真空電漿表面改質）所生
長的阻障層晶粒高達 40 nm，且薄膜本身已完全充滿整條溝槽。反之，圖 16b 顯示，採用路徑 B
的生長流程（包含真空電漿表面改質）能夠將厚度為 20~25 nm 的阻障層均勻地生長在溝槽表面。
這個結果表示此一電漿表面改質縱使被應用至 100 nm（甚至更窄）的溝槽，亦可大幅增加超密微
晶種的吸附密度，再與全程電化學及完全無電鍍沉積流程相互結合，委實能被應用在 65 至 45 nm
技術節點的內連接導線製作。不過，圖 16b 的溝槽頂端尖銳部分會受到表面改質電漿的損傷而局
部凹陷。下一階段的目標為發展最佳化的表面改質電漿條件，或者採用遙距式電漿（Remote
1m(a) (b)
圖 14. 採用選擇性的全程電化學晶種與無電鍍生長流程，以自我對位（Self-Aligned）製
作的銅金屬化電極元件圖案。
Co-P
Cu
SiO2
Si
15
四、計畫結果自評
本研究計畫的重點在於探討一種在線上整合、填充性能、自我對位能力及整體導線導電特
性，均潛在上優於傳統的大馬士銅內連接導線製程的超微密晶種結合無電鍍生長流程在次世代銅
製程的應用性。本研究的主軸大體符合原計畫書規劃：（1）採用光釋放能譜儀（OES）臨場監控
真空電漿氣氛之物種，並獲得最佳化的真空電漿混合氣氛。（2）澄清晶種孕育無電鍍顆粒與薄膜
的形成機制與微結構特徵、Co2+離子流通量及表面覆蓋率的相對關係。（3）開發一種預先的真空
電漿及化學溶液雙重表面改質的超緻密、超細微的晶種生長暨全程無電鍍生長製程，並完成超薄
（~10 nm）Co 基阻障層之生長。（4）使用 FTIR 及 XPS 表面鍵結分析，澄清晶種強化的機理。（5）
開創自我對位之全程電化學晶種暨銅金屬化微電子元件製備方法。（6）示範此一生長流程對 100
nm 以下寬度溝槽的阻障層填充能力。吾人正在將這些研究成果撰寫至國際期刊。未來的研究主
題將是探討此種銅金屬化積層結構的高溫及偏壓熱應力的性能，研究避免溝槽電漿損傷之解決方
案並探討 100 nm 以下溝槽的填充能力，同時也打算將研究的對象擴展到低 k 奈米孔隙介電層材
料。
五、參考文獻
〔1〕The national technology roadmap for semiconductors, Semiconductor Industry Association, San
Jose, CA (2007 update).
〔2〕M. Hasegawa, N. Yamachika, Y. Shacham-Diamand, Y. Okinaka and T. Osaka, Evidence for
superfilling of submicrometer trenches with electroless copper deposit, Appl. Phys. Lett. 90 (2007)
101916.
〔3〕P. P. Lau, C. C. Wong and L. Chan, Improving electroless Cu via filling with optimized Pd
activation, Appl. Surf. Sci. 253 (2006) 2357.
〔4〕H. H. Hsu, C. C. Hsieh, M. H. Chen, S. J. Lin and J. W. Yeh, Displacement activation of tantalum
diffusion barrier layer for electroless copper deposition, J. Electrochem. Soc. 148 (2001) C590.
〔5〕J. P. O'Kelly, K. F. Mongey, Y. Gobil, J. Torres, P. V. Kelly and G. M. Crean, Room temperature
electroless plating copper seed layer process for damascene interlevel metal structures,
Microelectron. Eng. 50 (2000) 473.
〔6〕S. W. Hong, C. H. Shin and J. W. Park, Palladium activation on TaNx barrier films for autocatalytic
electroless copper deposition, J. Electrochem. Soc. 149 (2002) G85.
〔7〕S. W. Hong, Y. S. Lee, K. C. Park and J. W. Park, Nucleation and growth of electroless palladium
deposition on polycrystalline TiN barrier films for electroless copper deposition, J. Electrochem.
17
sensitization-activated palladium catalysts and electrolessly deposited copper films, Electrochem.
Solid-State Lett. 9 (2006) C85.
〔20〕X. Zhang, H. Yang, F. Zhang and K.Y. Chan, Preparation and characterization of Pt–TiO2–SiO2
mesoporous materials and visible-light photocatalytic performance, Mater. Lett. 61 (2007) 2231.
〔21〕Y. Duval, J. A. Mielczarski, O. S. Pokrovsky, E. Mielczarski and J. J. Ehrhardt, Evidence of the
existence of three types of species at the quartz−aqueous solution interface at pH 0−10: XPS 
surface group quantification and surface complexation modeling, J. Phys. Chem. B 106 (2002)
2937.
〔22〕M. Pedio, E. Casero, S. Nannarone, A. Giglia, N. Mahne, K. Hayakawa, M. Benfatto, K. Hatada, R.
Felici, J. I. Cerd, C. Alonso and J. A. Martin-Gago, Nexafs study of nitric oxide layers adsorbed
from a nitrite solution onto a Pt(111) surface, J. Phys. Chem. C 112 (2008) 10161.
〔23〕R. Hayakawa, T. Yoshimura, A. Ashida, H. Kitahata, M. Yuasa and N. Fujimura, Formation of silicon
oxynitride films with low leakage current using N2/O2 plasma near atmospheric pressure, Jpn. J.
Appl. Phys. 43 (2004) 7853.
〔24〕J. H. Liao, J. Y. Hsieh, H. J. Lin, W. Y. Tang, C. L. Chiang, Y. S. Lo, T. B. Wu, L. W. Yang, T. Yang,
K. C. Chen and C. Y. Lu, Physical and electrical characteristics of silicon oxynitride films with
various refractive indices, J. Phys. D: Appl. Phys. 42 (2009)175102.
method, which has the capacity of growing catalytic 
seeds of sizes only a few nm without agglomeration. 
We had previously developed a fabrication 
process for the growth of seeding particles of sizes 
only 3 nm on SiO2 and HOSPTM dielectric layers 
using a sequence of processing steps, including 
chemical-solution surface modification and colloidal 
seeding treatment [9]. By incorporating a 
vacuum-plasma surface pre-treatment into this 
processing steps, the population density of the 
3-nm-sized catalytic particles can be dramatically 
increased, leading to the fabrication of Co-based 
barrier layers with a thickness of only 10 nm using 
electroless plating [10]. Herein, optical emission 
spectroscopy will be employed to gain insights into 
the plasma-emission species for optimum surface 
modification, the key step of the refined seeding 
process, and surface-bonding analyses will be 
performed to elucidate the mechanisms of seeding 
refinement by the vacuum plasma pre-treatment. 
 
2. Experimental procedures 
Plain silicon wafers with and without a 
100-nm-thick thermally oxidized SiO2 layer were 
used as substrates for the sputter deposition of 
nitride-based and electroless plating of Co-based 
barrier layers, respectively. For the sputtering 
deposition case, TaN, Ta2N, TiN, and (Ti,Al)N 
single-layered, as well as TaN/Ta2N multi-layered, 
diffusion barriers were deposited onto the Si wafer, 
followed by the deposition a Cu layer by sputtering 
without breaking the vacuum. Evolution of the 
microstructure of the barrier layers themselves and 
the stacked metallization layers by thermal 
treatments at an inert atmosphere was examined by 
transmission electron microscopy (TEM). 
For the electroless plating case, the metallic 
seeds were firstly grown on the dielectric layers 
(without any plasma surface pre-treatment) 
following the processing steps presented previously 
[9]. Then, the catalyst-bearing dielectric layers were 
immersed into an electroless-plating solution (80°C 
and pH = 8.5) for duration ranging from 10 sec to a 
few min to initiate the growth of Co-P deposits. Both 
distribution of the catalytic particles and expansion 
and coalescence of the Co-P islands ultimately into a 
continuous barrier layer were observed by 
field-emission scanning electron microscopy (SEM). 
For another case, the dielectric surfaces were 
pre-treated by a vacuum-plasma discharged from 
various gaseous sources all at a total pressure of 50 
Pa. The change in surface-bonding states was 
elucidated by Fourier transformed infrared and 
X-ray photoelectron spectroscopy (FTIR & XPS). It 
is worth noting from our previous work that both the 
plasma atmosphere and dosage must be properly 
controlled so as not to cause a degradation of the 
dielectric layers [11]. Herein, the vacuum plasma 
was generated using either a single source (Ar, N2 or 
H2) or a N2-H2 mixed source (at 10% increment of 
the H2 partial pressure), admitted to the reactor 
separately by mass flow controllers at appropriate 
flow rates. The magnitude of partial pressure for all 
the gases was measured by a Baratron capacitance 
manometer (690A, MKS, USA). 
An optical emission spectroscope was equipped 
into the plasma reactor to obtain the relative 
intensities of the ionized and radical species 
associated with each of the plasmas. The plasma 
pre-treated dielectric layers were then subjected to 
the seeding and electroless-plating treatments, with 
conditions identical to those of the above mentioned 
samples, for the deposition of Co-P barrier layers. 
 
3. Results and discussion 
3.1 Sputter deposited nitride barrier layers 
Studies of diffusion barriers for copper, mostly 
by sputter deposition, had been well documented 
[12], and the most attractive ones were compounds 
of nitrides comprising metallic elements immiscible 
and chemically inert with copper, including Ta, W, 
Mo, etc. Figure 1 summarizes the values of 
degradation temperature of the binary and ternary 
nitride barrier layers for Cu metallization given by 
some previous studies [1330]. Evidently, Ta-related 
nitrides (Ta-N) possess the highest thermal stability 
over W-N and Mo-N counterparts [1315,2830]. 
The majority of the previous studies have 
evaluated the performance and failure mechanism of 
the single-layered Ta-N (TaN and Ta2N) and TiN 
barrier layers [1315,2830]. A reliable diffusion 
barrier must be highly capable of avoiding undesired 
thermal diffusion and chemical reaction between Cu 
and the underlying dielectric layer and silicon. 
Unfortunately, these binary barrier layers are 
normally polycrystalline, offering inadequate 
protection because their grain boundaries act as 
short-circuits for copper diffusion. Indeed, the 
imminent failure of TaN, Ta and TiN barrier layers is 
450 550 650 750 850 950
0
20
40
60
80
100
120
140  TiN             TaN              WN    MoN    TiSiN         TaSi(O)N       
 
 
Temperature (℃)
Th
ic
kn
es
s (
nm
)
Figure 1. Data of degradation temperatures of 
sputter deposited nitride-based diffusion barrier 
layers for Cu metallization summarized from 
previous works [1330]. 
 
stabilized, presumably by the chemical bonding of 
the nanocrystalline TaN sub-layers, even after 
annealing at elevated temperatures, thereby giving 
the highest capacity against Cu diffusion [31,33]. 
3.2 Plasma surface pre-treating for seeding 
refinement and electroless plating 
The development of optical emission spectra by 
the variation of the plasma-generating gases from 
100% N2 to 100% H2 was closely monitored by a 
10% increment of the H2 partial pressure, while 
keeping the discharge power the same for each of 
the flow conditions (Fig. 4). According to the Plasus 
SpecLine source program and peak identification 
[34,35], the ionization/radical species primarily 
include N2*/NH* (336.8 nm), N2+ (390.2 nm), and 
H2* (655.9 nm), depending on the composition of 
plasma-exciting gaseous sources (the asterisks 
denote radicals). 
According to Fig. 4(a), adding 20% H2 results 
in a maximum accumulated intensity of the N2*, 
NH* and N2+ species. Further increase of the H2 
partial pressure results in a considerable drop in the 
emission intensities of these species towards the 
background level. On the other hand, Fig. 4(b) 
reveals that the emission intensity of the H2* species 
at 655.9 nm emerges from the background looking 
increasingly strong by the gradual adding of H2, 
concurring with the steady drop of the emission 
intensity of the nitrogen-related species shown in Fig. 
4(a). These findings indicate that the efficiency of 
dissociation, excitation and ionization for the 
strongly, triple-bonded NN molecules is smaller 
than that for the weakly single-bonded H-H 
molecules. However, it can be markedly increased 
by adding an approximate amount (20% by partial 
pressure) of H2, yielding reactive species such as 
complex NH*. Indeed, many surface treatments 
operated under N2-based vacuum plasmas, such as 
case-hardening of steels and anisotropic etching of 
dielectric layers normally add ~20% of H2 to N2, 
enhancing the formation of the highly reactive NH 
complex radicals and ions [3638]. Therefore, the 
80% N220% H2 plasma was chosen herein to 
pre-treat the dielectric layers. 
Top-view scanning electron micrographs (not 
shown here) indicated that the as-grown SiO2 
dielectric layers were featureless. After the 
sequential treatments of the aqueous chemical 
solution (for surface modification) and metal-salt 
aqueous solution (for catalyst deposition), catalytic 
particles of size 3 nm across appeared and scattered 
on the dielectric layers. The scanning electron 
micrograph in Fig. 5(a) demonstrates that the 
scarcity of the catalytic particles causes a scattering 
distribution of the Co-P islands with featured size of 
~25 nm after electroless plating for 10 sec. It could 
be referred from the number of the isolated particles 
that the distribution density of the catalytic particles 
was approximately 2  1014 m2. Therefore, 
prolonged plating for duration greater than 60 sec 
was required for the Co-P islands to coalesce into a 
continuous barrier layer; whose grain size and 
thickness both exceed 40 nm. 
Figure 5(b) displays a scanning electron 
micrograph of Co-P particles deposited by 
electroless plating for 10 sec on another 
catalyst-bearing SiO2 dielectric layer. Prior to the 
seeding treatment, the surface of this dielectric layer 
was sequentially pre-treated by the 80% N220% H2 
vacuum plasma and the aqueous chemical solution. 
This micrograph demonstrates that the plasma 
surface pre-treatment had led to a considerable 
increase of the density of the catalytic particle to 5  
1015 m2. The magnitude of such an increase was 
more than twenty-fold as compared to that of the 
Figure 5. Scanning electron micrographs showing 
the morphology of Co-P deposits after electroless 
plating for 10 sec on catalyst-bearing SiO2 
dielectric layers without any plasma surface 
pre-treatment (a) and with the 80% N220% H2 
plasma pre-treatment (b). 
200 nm 
(a) (b) 
100
40
20
90
80
 
 
 
 
In
te
ns
ity
 (a
rb
. u
ni
t; 
%
) 
 Partial Pressure (H2; %)
0
H210 20 30 40 50 60 70 80 90N2
Figure 4. Accumulated emission intensities of the 
plasma species, N2*, NH* and N2+ (plot a) and 
H2* (plot b), generated by 10% increment of H2 
partial pressure from 100% N2 to 100% H2. The 
magnitude of the H2 signals was reduced by 
one-fourth to fit into the figure. 
(a) 
(b) 
creating the Si-OH and Si-OH+OH hydrophilic 
bonds for the seeds to land on the dielectric layers, 
and thus also give scarce distribution of the seeds. 
Indeed, nitrogen cannot be effectively incorporated 
into [43], or remove Si-CH3 group from [11], the 
HOSPTM layers using the N2 single-source plasma 
treatment. Consequently, the two plasma surface 
pre-treatments fall short of accelerating the 
formation of a continuous film, in stark contrast to 
the N2H2 plasma pre-treated counterpart in Fig. 5b. 
Notably, the N2H2 plasma is highly efficient in 
breaking the Si-O bonds, primarily through a radical 
reaction mechanism [44]. This reaction leaves 
behind Si dangling bonds (Si) and doublet-bonded 
Si-O ligands that subsequently react with the 
dominant OH, OH, and H2O species in the 
aqueous chemical-solution and ultimately transform 
themselves into Si-OH and Si-OH+OH bonds, as 
observed from FTIR and XPS. The surface Si-OH 
and Si-OH+OH units could then be ion-exchanged 
with the divalent cations during the cation-adsorbing 
step to densely adsorb the catalytic seeds, thus 
facilitating the electroless plating of a barrier layer 
with a thickness as small as 10 nm. 
 
4. Conclusion 
First, the features of nitride-based barrier layers 
for Cu metallization deposited by sputtering has 
been briefly reviewed and their failure behaviors are 
elucidated from the point view of microstructure 
evolution derived from cross-sectional and 
plan-view TEM. These works have led to the 
development of a quasi-superlattice design, 
providing extraordinary microstructure stability and 
a marked capacity against Cu diffusion. Second, a 
vacuum plasma surface pre-treatment has been 
incorporated into a chemical-solution seeding 
procedure, allowing the growth of densely populated, 
3-nm-sized metallic seeds on SiO2 dielectric layers. 
The increase in density of seeds is huge and thus 
enables Co-based barrier layers with a thickness of 
only 10 nm to be fabricated using electroless plating. 
Importantly, incorporation of the plasma surface 
pre-treatment into the electrochemical integrated 
deposition process gives potential of selective and 
sequential deposition of the seeds, ultrathin barrier 
and Cu metallization layers. However, for the 
vacuum plasma and chemical-solution seeding 
processes to integrate properly, both the plasma 
atmosphere type and exposure parameters have to be 
adequately controlled. 
 
References 
[1] S. P. Murarka: Mater. Sci. Eng. R 19 (1997) 87. 
[2] S. M. Rossnagel: Proc. 9th Int. Symp. Sputter. 
Plasma Proc., Kanazawa, (ISSP'07 Committee, 
Kanazawa, 2007) 1. 
[3] The National Technology Roadmap for 
Semiconductors, International Roadmap Committee, 
CA (2007 Edition). 
[4] M. Yoshino: Electrochim. Acta. 51 (2005) 916. 
[5] J. P. O’Kelly: Microelectron. Eng. 50 (2000) 473. 
[6] S. W. Hong: J. Electrochem. Soc. 149 (2002) G85. 
[7] P. P. Lau: Appl. Surf. Sci. 253 (2006) 2357. 
[8] S. Y. Chang: J. Electrochem. Soc. 151 (2004) C81. 
[9] S. T. Chen: J. Electrochem. Soc. 151 (2004) D99. 
[10] S. T. Chen: Electrochem. Commun. 9 (2007) 
2964. 
[11] S. T. Chen: J. Electrochem. Soc. 150 (2003) 
F194. 
[12] S. Q. Wang: Mater. Res. Soc. Bull. 19 (1994) 
30. 
[13] A. E. Kaloyeros: J. Electrochem. Soc. 146 
(1999) 170. 
[14] G. S. Chen: Thin Solid Films 353 (1999) 264. 
[15] M. H. Tsai: Appl. Phys. Lett. 68 (1996) 141. 
[16] S. C. Sun: Proc. 13rd International VLSI 
Multilevel Interconnection Conference, Santa Clara, 
(IVMIC’96 Committee, Santa Clara, 1996) 151. 
[17] S. C. Sun: Proc. 14th International VLSI 
Multilevel Interconnection Conference, Santa Clara, 
(IVMIC’97 Committee, Santa Clara, 1997) 231. 
[18] J. Y. Lee: J. Appl. Phys. 35, (1996) 4280. 
[19]F. Braud: Microelectron. Eng. 33 (1997) 293. 
[20] Y. Shimooka: Jpn. J. Appl. Phys. 36 (1997) 
1589. 
[21] X. Sun: J. Appl. Phys. 81(1997) 664. 
[22] Y. J. Lee: J. Appl. Phys. 85 (1999) 1927. 
[23] J. T. No: Materials Chem. Phys. 63 (2000) 44. 
[24] K. S. Gadre: Appl. Phys. Lett. 79 (2001) 3260. 
[25] H. Kizil: Thin Solid Films 449 (2004) 158. 
[26] K. L. Ou: Electrochem. Solid-State Lett. 11 
(2004) G272. 
[27] R. Hübner: Thin Solid Films 468 (2004) 183. 
[28] M. T. Wang: J. Electrochem. Soc. 145 (1998) 
2538. 
[29] M. Takeyama: J. Vac. Sci. Technol. B 14 (1996) 
674. 
[30] M. Stavrev: Thin Solid Films 307 (1997) 79. 
[31] G. S. Chen: J. Electrochem. Soc. 148 (2001) 
G242. 
[32] K. H. Min: J. Vac. Sci. Technol. B 14 (1996) 
3263. 
[33] G. S. Chen: J. Appl. Phys. 87 (2000) 8437. 
[34] A. Choukourov: Vacuum 80 (2006) 293. 
[35] M. K. Sharma: Surf. Coat. Technol. 201 (2006) 
2407. 
[36] Y. M. Kim: Surf. Coat. Technol. 151152 
(2002) 227. 
[37] Y. Morikawa: J. Vac. Sci. Technol. A 19 (2001) 
1747. 
[38] H. Nagai: J. Appl. Phys. 91 (2002) 2615. 
[39] R. L. DeRosa: J. Non-Cryst. Solids 331 (2003) 
32. 
[40] X. Zhang: Mater. Lett. 61 (2007) 2231. 
[41] Y. Duval: J. Phys. Chem. B 106 (2002) 2937. 
[42] M. Pedio: J. Phys. Chem. C 112 (2008) 10161. 
[43] A. Mallikarjunan: J. Vac. Sci. Technol. B 20 
(2002) 1884. 
[44] A. Grill: J. Electrochem. Soc. 153 (2006) F169. 
表 Y04 2
一、參加會議經過 
MRS 2009 Spring Meeting 於美國舊金山 Moscone West 舉辦，會議時間為 4 月 13 日(一)~4
月 17 日(五)一共五天，其中技術時程由 4 月 14 日(二)至 4 月 17 日(五) ，8: 30 AM~5:00 PM，
計四天。本次會議超過 100 個議程(Sessions)與~2000 篇論文發表，以及超過一千多位來自世
界各地的材料研究學者、專家及學生參與，而來自國內的與會學者專家及研究生亦多達數十
位，個人全程與會，故收穫良多。 
4 月 13 日(一)：本日主要是註冊及教學議程。第一天並沒有安排技術議程，故在當日早上 9
點完成註冊後，瀏覽大會場地環境設施，並和與會一些學者專家稍事討論後，方才離開會場。 
4 月 14 日(二)：今天為會議技術議程之第一天，本次會議每日上午(8:30~12:00)及下午
(13:30~17:00)，各有近 15 個 Oral Sessions 及海報參展同時進行。個人此次發表一篇海報論文，
於第 4 天月 15 日(四)才需張貼，故今明兩天可專心選擇議承程聽講。此日議程以光觸媒薄膜
(議程 S)、介電材料及太陽能與微電、光電、光伏元件及材料為主，並有 Solar Cells (議程 M)
與 Dielectric Materials/Cu metallization (議程 D) 之議程。個人特別在上午聽了幾個自己研究領
域的光觸媒薄膜與 Solar Cells 之演講後，深深覺得光觸媒/自潔薄膜及綠色之太陽能電池(尤其
是 CIGS)已漸受到世界各研究團體的重視。這個現象說明能取代石化能源之太陽能綠色能源
之發展確實能使地球能資永不饋乏。另外，議程中途大會提供了大量飲料、點心，成群的學
者熱烈的聊天討論，為大會增加不少熱絡氣氛。 
4月15日(三)：今早上個人參訪海報區，下午全程參與議程D，深刻理解電層材料與Cu相關材
料是微電子及顯示器所必備的薄膜材料之一。其性能之持續改進不但能使元件性能進一步提
升，並可確保元件之可靠度。這一部分已在這些議程的演講獲得明証。個人也選擇幾場
Amorphous & poly-crystalline thin-film silicon science & technology (議程A)的演講，有關奈米晶
矽、Si-Ge的實驗與理論模擬論文更是篇篇精采，故比預定結束時間延長近半小時。在本場演
講中發現兩個主要的發展方向：第一、可撓式軟性面板之使用。第二、高移動率面板主動材
料之開發。由於個人準備從事這方向之研究，故受益良多。 
4月16日(四)：個人主要聽取的演講為目前正在進行之光觸媒薄膜研究主題 (議程S)。這些演
講給個人一個很大的啟示：一些固定化的半導體氧化薄膜材料在民生環境、能源上有實用性，
