{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695999506520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695999506520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 16:58:26 2023 " "Processing started: Fri Sep 29 16:58:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695999506520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695999506520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695999506520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695999507906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695999507906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registre_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registre_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_en-arch_registre_en " "Found design unit 1: registre_en-arch_registre_en" {  } { { "src/registre_en.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/registre_en.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695999527775 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre_en " "Found entity 1: registre_en" {  } { { "src/registre_en.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/registre_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695999527775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695999527775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/carte_de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/carte_de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carte_DE2_115-arch_Carte_DE2_115 " "Found design unit 1: Carte_DE2_115-arch_Carte_DE2_115" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695999527798 ""} { "Info" "ISGN_ENTITY_NAME" "1 Carte_DE2_115 " "Found entity 1: Carte_DE2_115" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695999527798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695999527798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registre_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registre_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_dec-arch_registre_dec " "Found design unit 1: registre_dec-arch_registre_dec" {  } { { "src/registre_dec.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/registre_dec.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695999527813 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre_dec " "Found entity 1: registre_dec" {  } { { "src/registre_dec.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/registre_dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695999527813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695999527813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registre_dec_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registre_dec_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_dec_tb-arch_registre_dec_tb " "Found design unit 1: registre_dec_tb-arch_registre_dec_tb" {  } { { "src/registre_dec_tb.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/registre_dec_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695999527829 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre_dec_tb " "Found entity 1: registre_dec_tb" {  } { { "src/registre_dec_tb.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/registre_dec_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695999527829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695999527829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Carte_DE2_115 " "Elaborating entity \"Carte_DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695999527898 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG Carte_DE2_115.vhd(9) " "VHDL Signal Declaration warning at Carte_DE2_115.vhd(9): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695999527898 "|Carte_DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Hex0 Carte_DE2_115.vhd(10) " "VHDL Signal Declaration warning at Carte_DE2_115.vhd(10): used implicit default value for signal \"Hex0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695999527898 "|Carte_DE2_115"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..16\] Carte_DE2_115.vhd(8) " "Using initial value X (don't care) for net \"LEDR\[17..16\]\" at Carte_DE2_115.vhd(8)" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695999527898 "|Carte_DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "registre_en registre_en:registre A:arch_registre_en " "Elaborating entity \"registre_en\" using architecture \"A:arch_registre_en\" for hierarchy \"registre_en:registre\"" {  } { { "src/Carte_DE2_115.vhd" "registre" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695999528045 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load registre_en.vhd(20) " "VHDL Process Statement warning at registre_en.vhd(20): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/registre_en.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/registre_en.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695999528099 "|Carte_DE2_115|registre_en:registre"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "registre_dec registre_dec:registre_dec A:arch_registre_dec " "Elaborating entity \"registre_dec\" using architecture \"A:arch_registre_dec\" for hierarchy \"registre_dec:registre_dec\"" {  } { { "src/Carte_DE2_115.vhd" "registre_dec" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695999528099 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[0\] GND " "Pin \"Hex0\[0\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|Hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[1\] GND " "Pin \"Hex0\[1\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|Hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[2\] GND " "Pin \"Hex0\[2\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|Hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[3\] GND " "Pin \"Hex0\[3\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|Hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[4\] GND " "Pin \"Hex0\[4\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|Hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[5\] GND " "Pin \"Hex0\[5\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|Hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[6\] GND " "Pin \"Hex0\[6\]\" is stuck at GND" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695999529433 "|Carte_DE2_115|Hex0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695999529433 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695999529518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695999530752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695999530752 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695999531470 "|Carte_DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695999531470 "|Carte_DE2_115|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695999531470 "|Carte_DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695999531470 "|Carte_DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695999531470 "|Carte_DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695999531470 "|Carte_DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key\[2\] " "No output dependent on input pin \"Key\[2\]\"" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695999531470 "|Carte_DE2_115|Key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key\[3\] " "No output dependent on input pin \"Key\[3\]\"" {  } { { "src/Carte_DE2_115.vhd" "" { Text "H:/VHDL/TP_3/TP_3/src/Carte_DE2_115.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695999531470 "|Carte_DE2_115|Key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695999531470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695999531470 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695999531470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695999531470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695999531470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695999531709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 16:58:51 2023 " "Processing ended: Fri Sep 29 16:58:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695999531709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695999531709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695999531709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695999531709 ""}
