;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	SLT 12, @10
	SUB -207, <-120
	SUB -1, <-23
	CMP #72, @200
	SUB 12, @10
	JMP <121, 106
	JMN <121, 106
	MOV -1, <-20
	SUB @121, 106
	DJN -1, @-23
	SUB @627, @106
	SUB @327, 106
	SLT <-340, @96
	SUB @121, 106
	SUB #1, @920
	SPL 0, <332
	SLT 12, @10
	SUB @-127, 100
	SPL 0, <332
	DJN 300, 90
	SUB @327, 106
	SUB @-71, 10
	SUB #1, 920
	SUB @-127, 100
	MOV -7, <-20
	ADD <-30, 9
	SUB @327, 106
	SUB @121, 106
	ADD <-30, 9
	SLT 12, @10
	ADD <300, 90
	ADD <-30, 9
	SUB @121, 106
	SUB @-127, 100
	SUB <0, @2
	CMP -207, <-120
	DJN -1, @-23
	SLT 12, @10
	CMP 210, 30
	SLT 721, -10
	SLT <-340, @96
	SPL <-127, 100
	SUB @-127, 100
	MOV -709, <-30
	MOV -9, <-20
	MOV -9, <-20
