// Seed: 32682347
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output tri0 id_1;
  logic [-1 : 1] id_3 = -1;
  id_4 :
  assert property (@(id_2) id_2 && 1)
  else;
  assign id_1 = -1;
  logic id_5;
  assign id_3 = id_5;
endmodule
module module_1 (
    id_1#(
        .id_2(1'd0),
        .id_3(-1)
    ),
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  assign modCall_1.id_4 = 0;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_14 = 1;
endmodule
