// Seed: 3536229043
module module_0 (
    output wire id_0,
    output wand id_1
);
  wire id_3;
  wor  id_4;
  assign id_1 = id_4;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input supply1 id_2
    , id_13,
    input wor id_3
    , id_14,
    output uwire id_4,
    output supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    input wor id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wor id_11
);
  always_latch @*;
  module_0(
      id_7, id_4
  );
endmodule
