{
  "family": "ESP32-C2",
  "architecture": "arm-cortex-m3",
  "vendor": "ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.",
  "mcus": {
    "ESP32-C2": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "APB": {
          "instances": [
            {
              "name": "APB_CTRL",
              "base": "0x60026000",
              "irq": 12
            }
          ],
          "registers": {
            "SYSCLK_CONF": {
              "offset": "0x00",
              "size": 32,
              "description": "APB_CTRL_SYSCLK_CONF_REG"
            },
            "TICK_CONF": {
              "offset": "0x04",
              "size": 32,
              "description": "APB_CTRL_TICK_CONF_REG"
            },
            "CLK_OUT_EN": {
              "offset": "0x08",
              "size": 32,
              "description": "APB_CTRL_CLK_OUT_EN_REG"
            },
            "WIFI_BB_CFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "APB_CTRL_WIFI_BB_CFG_REG"
            },
            "WIFI_BB_CFG_2": {
              "offset": "0x10",
              "size": 32,
              "description": "APB_CTRL_WIFI_BB_CFG_2_REG"
            },
            "WIFI_CLK_EN": {
              "offset": "0x14",
              "size": 32,
              "description": "APB_CTRL_WIFI_CLK_EN_REG"
            },
            "WIFI_RST_EN": {
              "offset": "0x18",
              "size": 32,
              "description": "APB_CTRL_WIFI_RST_EN_REG"
            },
            "HOST_INF_SEL": {
              "offset": "0x1C",
              "size": 32,
              "description": "APB_CTRL_HOST_INF_SEL_REG"
            },
            "EXT_MEM_PMS_LOCK": {
              "offset": "0x20",
              "size": 32,
              "description": "APB_CTRL_EXT_MEM_PMS_LOCK_REG"
            },
            "FLASH_ACE0_ATTR": {
              "offset": "0x28",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE0_ATTR_REG"
            },
            "FLASH_ACE1_ATTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE1_ATTR_REG"
            },
            "FLASH_ACE2_ATTR": {
              "offset": "0x30",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE2_ATTR_REG"
            },
            "FLASH_ACE3_ATTR": {
              "offset": "0x34",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE3_ATTR_REG"
            },
            "FLASH_ACE0_ADDR": {
              "offset": "0x38",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE0_ADDR_REG"
            },
            "FLASH_ACE1_ADDR": {
              "offset": "0x3C",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE1_ADDR_REG"
            },
            "FLASH_ACE2_ADDR": {
              "offset": "0x40",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE2_ADDR_REG"
            },
            "FLASH_ACE3_ADDR": {
              "offset": "0x44",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE3_ADDR_REG"
            },
            "FLASH_ACE0_SIZE": {
              "offset": "0x48",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE0_SIZE_REG"
            },
            "FLASH_ACE1_SIZE": {
              "offset": "0x4C",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE1_SIZE_REG"
            },
            "FLASH_ACE2_SIZE": {
              "offset": "0x50",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE2_SIZE_REG"
            },
            "FLASH_ACE3_SIZE": {
              "offset": "0x54",
              "size": 32,
              "description": "APB_CTRL_FLASH_ACE3_SIZE_REG"
            },
            "SPI_MEM_PMS_CTRL": {
              "offset": "0x88",
              "size": 32,
              "description": "APB_CTRL_SPI_MEM_PMS_CTRL_REG"
            },
            "SPI_MEM_REJECT_ADDR": {
              "offset": "0x8C",
              "size": 32,
              "description": "APB_CTRL_SPI_MEM_REJECT_ADDR_REG"
            },
            "SDIO_CTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "APB_CTRL_SDIO_CTRL_REG"
            },
            "REDCY_SIG0": {
              "offset": "0x94",
              "size": 32,
              "description": "APB_CTRL_REDCY_SIG0_REG_REG"
            },
            "REDCY_SIG1": {
              "offset": "0x98",
              "size": 32,
              "description": "APB_CTRL_REDCY_SIG1_REG_REG"
            },
            "FRONT_END_MEM_PD": {
              "offset": "0x9C",
              "size": 32,
              "description": "APB_CTRL_FRONT_END_MEM_PD_REG"
            },
            "RETENTION_CTRL": {
              "offset": "0xA0",
              "size": 32,
              "description": "APB_CTRL_RETENTION_CTRL_REG"
            },
            "CLKGATE_FORCE_ON": {
              "offset": "0xA4",
              "size": 32,
              "description": "Memory power configuration registers"
            },
            "MEM_POWER_DOWN": {
              "offset": "0xA8",
              "size": 32,
              "description": "Memory power configuration registers"
            },
            "MEM_POWER_UP": {
              "offset": "0xAC",
              "size": 32,
              "description": "Memory power configuration registers"
            },
            "RND_DATA": {
              "offset": "0xB0",
              "size": 32,
              "description": "APB_CTRL_RND_DATA_REG"
            },
            "PERI_BACKUP_CONFIG": {
              "offset": "0xB4",
              "size": 32,
              "description": "APB_CTRL_PERI_BACKUP_CONFIG_REG_REG"
            },
            "PERI_BACKUP_APB_ADDR": {
              "offset": "0xB8",
              "size": 32,
              "description": "APB_CTRL_PERI_BACKUP_APB_ADDR_REG_REG"
            },
            "PERI_BACKUP_MEM_ADDR": {
              "offset": "0xBC",
              "size": 32,
              "description": "APB_CTRL_PERI_BACKUP_MEM_ADDR_REG_REG"
            },
            "PERI_BACKUP_INT_RAW": {
              "offset": "0xC0",
              "size": 32,
              "description": "APB_CTRL_PERI_BACKUP_INT_RAW_REG"
            },
            "PERI_BACKUP_INT_ST": {
              "offset": "0xC4",
              "size": 32,
              "description": "APB_CTRL_PERI_BACKUP_INT_ST_REG"
            },
            "PERI_BACKUP_INT_ENA": {
              "offset": "0xC8",
              "size": 32,
              "description": "APB_CTRL_PERI_BACKUP_INT_ENA_REG"
            },
            "PERI_BACKUP_INT_CLR": {
              "offset": "0xD0",
              "size": 32,
              "description": "APB_CTRL_PERI_BACKUP_INT_CLR_REG"
            },
            "DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "APB_CTRL_DATE_REG"
            }
          },
          "bits": {
            "SYSCLK_CONF": {
              "PRE_DIV_CNT": {
                "bit": 0,
                "description": "reg_pre_div_cnt",
                "width": 10
              },
              "CLK_320M_EN": {
                "bit": 10,
                "description": "reg_clk_320m_en"
              },
              "CLK_EN": {
                "bit": 11,
                "description": "reg_clk_en"
              },
              "RST_TICK_CNT": {
                "bit": 12,
                "description": "reg_rst_tick_cnt"
              }
            },
            "TICK_CONF": {
              "XTAL_TICK_NUM": {
                "bit": 0,
                "description": "reg_xtal_tick_num",
                "width": 8
              },
              "CK8M_TICK_NUM": {
                "bit": 8,
                "description": "reg_ck8m_tick_num",
                "width": 8
              },
              "TICK_ENABLE": {
                "bit": 16,
                "description": "reg_tick_enable"
              }
            },
            "CLK_OUT_EN": {
              "CLK20_OEN": {
                "bit": 0,
                "description": "reg_clk20_oen"
              },
              "CLK22_OEN": {
                "bit": 1,
                "description": "reg_clk22_oen"
              },
              "CLK44_OEN": {
                "bit": 2,
                "description": "reg_clk44_oen"
              },
              "CLK_BB_OEN": {
                "bit": 3,
                "description": "reg_clk_bb_oen"
              },
              "CLK80_OEN": {
                "bit": 4,
                "description": "reg_clk80_oen"
              },
              "CLK160_OEN": {
                "bit": 5,
                "description": "reg_clk160_oen"
              },
              "CLK_320M_OEN": {
                "bit": 6,
                "description": "reg_clk_320m_oen"
              },
              "CLK_ADC_INF_OEN": {
                "bit": 7,
                "description": "reg_clk_adc_inf_oen"
              },
              "CLK_DAC_CPU_OEN": {
                "bit": 8,
                "description": "reg_clk_dac_cpu_oen"
              },
              "CLK40X_BB_OEN": {
                "bit": 9,
                "description": "reg_clk40x_bb_oen"
              },
              "CLK_XTAL_OEN": {
                "bit": 10,
                "description": "reg_clk_xtal_oen"
              }
            },
            "WIFI_BB_CFG": {
              "WIFI_BB_CFG": {
                "bit": 0,
                "description": "reg_wifi_bb_cfg",
                "width": 32
              }
            },
            "WIFI_BB_CFG_2": {
              "WIFI_BB_CFG_2": {
                "bit": 0,
                "description": "reg_wifi_bb_cfg_2",
                "width": 32
              }
            },
            "WIFI_CLK_EN": {
              "WIFI_CLK_EN": {
                "bit": 0,
                "description": "reg_wifi_clk_en",
                "width": 32
              }
            },
            "WIFI_RST_EN": {
              "WIFI_RST": {
                "bit": 0,
                "description": "reg_wifi_rst",
                "width": 32
              }
            },
            "HOST_INF_SEL": {
              "PERI_IO_SWAP": {
                "bit": 0,
                "description": "reg_peri_io_swap",
                "width": 8
              }
            },
            "EXT_MEM_PMS_LOCK": {
              "EXT_MEM_PMS_LOCK": {
                "bit": 0,
                "description": "reg_ext_mem_pms_lock"
              }
            },
            "FLASH_ACE0_ATTR": {
              "FLASH_ACE0_ATTR": {
                "bit": 0,
                "description": "reg_flash_ace0_attr",
                "width": 2
              }
            },
            "FLASH_ACE1_ATTR": {
              "FLASH_ACE1_ATTR": {
                "bit": 0,
                "description": "reg_flash_ace1_attr",
                "width": 2
              }
            },
            "FLASH_ACE2_ATTR": {
              "FLASH_ACE2_ATTR": {
                "bit": 0,
                "description": "reg_flash_ace2_attr",
                "width": 2
              }
            },
            "FLASH_ACE3_ATTR": {
              "FLASH_ACE3_ATTR": {
                "bit": 0,
                "description": "reg_flash_ace3_attr",
                "width": 2
              }
            },
            "FLASH_ACE0_ADDR": {
              "S": {
                "bit": 0,
                "description": "reg_flash_ace0_addr_s",
                "width": 32
              }
            },
            "FLASH_ACE1_ADDR": {
              "S": {
                "bit": 0,
                "description": "reg_flash_ace1_addr_s",
                "width": 32
              }
            },
            "FLASH_ACE2_ADDR": {
              "S": {
                "bit": 0,
                "description": "reg_flash_ace2_addr_s",
                "width": 32
              }
            },
            "FLASH_ACE3_ADDR": {
              "S": {
                "bit": 0,
                "description": "reg_flash_ace3_addr_s",
                "width": 32
              }
            },
            "FLASH_ACE0_SIZE": {
              "FLASH_ACE0_SIZE": {
                "bit": 0,
                "description": "reg_flash_ace0_size",
                "width": 13
              }
            },
            "FLASH_ACE1_SIZE": {
              "FLASH_ACE1_SIZE": {
                "bit": 0,
                "description": "reg_flash_ace1_size",
                "width": 13
              }
            },
            "FLASH_ACE2_SIZE": {
              "FLASH_ACE2_SIZE": {
                "bit": 0,
                "description": "reg_flash_ace2_size",
                "width": 13
              }
            },
            "FLASH_ACE3_SIZE": {
              "FLASH_ACE3_SIZE": {
                "bit": 0,
                "description": "reg_flash_ace3_size",
                "width": 13
              }
            },
            "SPI_MEM_PMS_CTRL": {
              "SPI_MEM_REJECT_INT": {
                "bit": 0,
                "description": "reg_spi_mem_reject_int"
              },
              "SPI_MEM_REJECT_CLR": {
                "bit": 1,
                "description": "reg_spi_mem_reject_clr"
              },
              "SPI_MEM_REJECT_CDE": {
                "bit": 2,
                "description": "reg_spi_mem_reject_cde",
                "width": 5
              }
            },
            "SPI_MEM_REJECT_ADDR": {
              "SPI_MEM_REJECT_ADDR": {
                "bit": 0,
                "description": "reg_spi_mem_reject_addr",
                "width": 32
              }
            },
            "SDIO_CTRL": {
              "SDIO_WIN_ACCESS_EN": {
                "bit": 0,
                "description": "reg_sdio_win_access_en"
              }
            },
            "REDCY_SIG0": {
              "REDCY_SIG0": {
                "bit": 0,
                "description": "reg_redcy_sig0",
                "width": 31
              },
              "REDCY_ANDOR": {
                "bit": 31,
                "description": "reg_redcy_andor"
              }
            },
            "REDCY_SIG1": {
              "REDCY_SIG1": {
                "bit": 0,
                "description": "reg_redcy_sig1",
                "width": 31
              },
              "REDCY_NANDOR": {
                "bit": 31,
                "description": "reg_redcy_nandor"
              }
            },
            "FRONT_END_MEM_PD": {
              "AGC_MEM_FORCE_PU": {
                "bit": 0,
                "description": "reg_agc_mem_force_pu"
              },
              "AGC_MEM_FORCE_PD": {
                "bit": 1,
                "description": "reg_agc_mem_force_pd"
              },
              "PBUS_MEM_FORCE_PU": {
                "bit": 2,
                "description": "reg_pbus_mem_force_pu"
              },
              "PBUS_MEM_FORCE_PD": {
                "bit": 3,
                "description": "reg_pbus_mem_force_pd"
              },
              "DC_MEM_FORCE_PU": {
                "bit": 4,
                "description": "reg_dc_mem_force_pu"
              },
              "DC_MEM_FORCE_PD": {
                "bit": 5,
                "description": "reg_dc_mem_force_pd"
              },
              "FREQ_MEM_FORCE_PU": {
                "bit": 6,
                "description": "reg_freq_mem_force_pu"
              },
              "FREQ_MEM_FORCE_PD": {
                "bit": 7,
                "description": "reg_freq_mem_force_pd"
              }
            },
            "RETENTION_CTRL": {
              "RETENTION_LINK_ADDR": {
                "bit": 0,
                "description": "reg_retention_link_addr",
                "width": 27
              },
              "NOBYPASS_CPU_ISO_RST": {
                "bit": 27,
                "description": "reg_nobypass_cpu_iso_rst"
              }
            },
            "CLKGATE_FORCE_ON": {
              "ROM_CLKGATE_FORCE_ON": {
                "bit": 0,
                "description": "Set the bit to 1 to force rom always have clock, for low power can clear to 0 then only when have access the rom have clock",
                "width": 3
              },
              "SRAM_CLKGATE_FORCE_ON": {
                "bit": 3,
                "description": "Set the bit to 1 to force sram always have clock, for low power can clear to 0 then only when have access the sram have clock",
                "width": 4
              }
            },
            "MEM_POWER_DOWN": {
              "ROM_POWER_DOWN": {
                "bit": 0,
                "description": "Set 1 to let rom power down",
                "width": 3
              },
              "SRAM_POWER_DOWN": {
                "bit": 3,
                "description": "Set 1 to let sram power down",
                "width": 4
              }
            },
            "MEM_POWER_UP": {
              "ROM_POWER_UP": {
                "bit": 0,
                "description": "Set 1 to let rom power up",
                "width": 3
              },
              "SRAM_POWER_UP": {
                "bit": 3,
                "description": "Set 1 to let sram power up",
                "width": 4
              }
            },
            "RND_DATA": {
              "RND_DATA": {
                "bit": 0,
                "description": "reg_rnd_data",
                "width": 32
              }
            },
            "PERI_BACKUP_CONFIG": {
              "PERI_BACKUP_FLOW_ERR": {
                "bit": 1,
                "description": "reg_peri_backup_flow_err",
                "width": 2
              },
              "PERI_BACKUP_BURST_LIMIT": {
                "bit": 4,
                "description": "reg_peri_backup_burst_limit",
                "width": 5
              },
              "PERI_BACKUP_TOUT_THRES": {
                "bit": 9,
                "description": "reg_peri_backup_tout_thres",
                "width": 10
              },
              "PERI_BACKUP_SIZE": {
                "bit": 19,
                "description": "reg_peri_backup_size",
                "width": 10
              },
              "PERI_BACKUP_START": {
                "bit": 29,
                "description": "reg_peri_backup_start"
              },
              "PERI_BACKUP_TO_MEM": {
                "bit": 30,
                "description": "reg_peri_backup_to_mem"
              },
              "PERI_BACKUP_ENA": {
                "bit": 31,
                "description": "reg_peri_backup_ena"
              }
            },
            "PERI_BACKUP_APB_ADDR": {
              "BACKUP_APB_START_ADDR": {
                "bit": 0,
                "description": "reg_backup_apb_start_addr",
                "width": 32
              }
            },
            "PERI_BACKUP_MEM_ADDR": {
              "BACKUP_MEM_START_ADDR": {
                "bit": 0,
                "description": "reg_backup_mem_start_addr",
                "width": 32
              }
            },
            "PERI_BACKUP_INT_RAW": {
              "PERI_BACKUP_DONE_INT_RAW": {
                "bit": 0,
                "description": "reg_peri_backup_done_int_raw"
              },
              "PERI_BACKUP_ERR_INT_RAW": {
                "bit": 1,
                "description": "reg_peri_backup_err_int_raw"
              }
            },
            "PERI_BACKUP_INT_ST": {
              "PERI_BACKUP_DONE_INT_ST": {
                "bit": 0,
                "description": "reg_peri_backup_done_int_st"
              },
              "PERI_BACKUP_ERR_INT_ST": {
                "bit": 1,
                "description": "reg_peri_backup_err_int_st"
              }
            },
            "PERI_BACKUP_INT_ENA": {
              "PERI_BACKUP_DONE_INT_ENA": {
                "bit": 0,
                "description": "reg_peri_backup_done_int_ena"
              },
              "PERI_BACKUP_ERR_INT_ENA": {
                "bit": 1,
                "description": "reg_peri_backup_err_int_ena"
              }
            },
            "PERI_BACKUP_INT_CLR": {
              "PERI_BACKUP_DONE_INT_CLR": {
                "bit": 0,
                "description": "reg_peri_backup_done_int_clr"
              },
              "PERI_BACKUP_ERR_INT_CLR": {
                "bit": 1,
                "description": "reg_peri_backup_err_int_clr"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "reg_dateVersion control",
                "width": 32
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "APB_SARADC",
              "base": "0x60040000",
              "irq": 32
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "register description"
            },
            "CTRL2": {
              "offset": "0x04",
              "size": 32,
              "description": "register description"
            },
            "FILTER_CTRL1": {
              "offset": "0x08",
              "size": 32,
              "description": "register description"
            },
            "FSM_WAIT": {
              "offset": "0x0C",
              "size": 32,
              "description": "register description"
            },
            "SAR1_STATUS": {
              "offset": "0x10",
              "size": 32,
              "description": "register description"
            },
            "SAR2_STATUS": {
              "offset": "0x14",
              "size": 32,
              "description": "register description"
            },
            "SAR_PATT_TAB1": {
              "offset": "0x18",
              "size": 32,
              "description": "register description"
            },
            "SAR_PATT_TAB2": {
              "offset": "0x1C",
              "size": 32,
              "description": "register description"
            },
            "ONETIME_SAMPLE": {
              "offset": "0x20",
              "size": 32,
              "description": "register description"
            },
            "APB_ADC_ARB_CTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "register description"
            },
            "FILTER_CTRL0": {
              "offset": "0x28",
              "size": 32,
              "description": "register description"
            },
            "SAR1DATA_STATUS": {
              "offset": "0x2C",
              "size": 32,
              "description": "register description"
            },
            "SAR2DATA_STATUS": {
              "offset": "0x30",
              "size": 32,
              "description": "register description"
            },
            "THRES0_CTRL": {
              "offset": "0x34",
              "size": 32,
              "description": "register description"
            },
            "THRES1_CTRL": {
              "offset": "0x38",
              "size": 32,
              "description": "register description"
            },
            "THRES_CTRL": {
              "offset": "0x3C",
              "size": 32,
              "description": "register description"
            },
            "INT_ENA": {
              "offset": "0x40",
              "size": 32,
              "description": "register description"
            },
            "INT_RAW": {
              "offset": "0x44",
              "size": 32,
              "description": "register description"
            },
            "INT_ST": {
              "offset": "0x48",
              "size": 32,
              "description": "register description"
            },
            "INT_CLR": {
              "offset": "0x4C",
              "size": 32,
              "description": "register description"
            },
            "DMA_CONF": {
              "offset": "0x50",
              "size": 32,
              "description": "register description"
            },
            "APB_ADC_CLKM_CONF": {
              "offset": "0x54",
              "size": 32,
              "description": "register description"
            },
            "APB_TSENS_CTRL": {
              "offset": "0x58",
              "size": 32,
              "description": "register description"
            },
            "APB_TSENS_CTRL2": {
              "offset": "0x5C",
              "size": 32,
              "description": "register description"
            },
            "CALI": {
              "offset": "0x60",
              "size": 32,
              "description": "register description"
            },
            "APB_CTRL_DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "register description"
            }
          },
          "bits": {
            "CTRL": {
              "SARADC_START_FORCE": {
                "bit": 0,
                "description": "Need add description"
              },
              "SARADC_START": {
                "bit": 1,
                "description": "Need add description"
              },
              "SARADC_SAR_CLK_GATED": {
                "bit": 6,
                "description": "Need add description"
              },
              "SARADC_SAR_CLK_DIV": {
                "bit": 7,
                "description": "SAR clock divider",
                "width": 8
              },
              "SARADC_SAR_PATT_LEN": {
                "bit": 15,
                "description": "0 ~ 15 means length 1 ~ 16",
                "width": 3
              },
              "SARADC_SAR_PATT_P_CLEAR": {
                "bit": 23,
                "description": "clear the pointer of pattern table for DIG ADC1 CTRL"
              },
              "SARADC_XPD_SAR_FORCE": {
                "bit": 27,
                "description": "force option to xpd sar blocks",
                "width": 2
              },
              "SARADC_WAIT_ARB_CYCLE": {
                "bit": 30,
                "description": "wait arbit signal stable after sar_done",
                "width": 2
              }
            },
            "CTRL2": {
              "SARADC_MEAS_NUM_LIMIT": {
                "bit": 0,
                "description": "Need add description"
              },
              "SARADC_MAX_MEAS_NUM": {
                "bit": 1,
                "description": "max conversion number",
                "width": 8
              },
              "SARADC_SAR1_INV": {
                "bit": 9,
                "description": "1: data to DIG ADC1 CTRL is inverted, otherwise not"
              },
              "SARADC_SAR2_INV": {
                "bit": 10,
                "description": "1: data to DIG ADC2 CTRL is inverted, otherwise not"
              },
              "SARADC_TIMER_TARGET": {
                "bit": 12,
                "description": "to set saradc timer target",
                "width": 12
              },
              "SARADC_TIMER_EN": {
                "bit": 24,
                "description": "to enable saradc timer trigger"
              }
            },
            "FILTER_CTRL1": {
              "FILTER_FACTOR1": {
                "bit": 26,
                "description": "Need add description",
                "width": 3
              },
              "FILTER_FACTOR0": {
                "bit": 29,
                "description": "Need add description",
                "width": 3
              }
            },
            "FSM_WAIT": {
              "SARADC_XPD_WAIT": {
                "bit": 0,
                "description": "Need add description",
                "width": 8
              },
              "SARADC_RSTB_WAIT": {
                "bit": 8,
                "description": "Need add description",
                "width": 8
              },
              "SARADC_STANDBY_WAIT": {
                "bit": 16,
                "description": "Need add description",
                "width": 8
              }
            },
            "SAR1_STATUS": {
              "SARADC_SAR1_STATUS": {
                "bit": 0,
                "description": "Need add description",
                "width": 32
              }
            },
            "SAR2_STATUS": {
              "SARADC_SAR2_STATUS": {
                "bit": 0,
                "description": "Need add description",
                "width": 32
              }
            },
            "SAR_PATT_TAB1": {
              "SARADC_SAR_PATT_TAB1": {
                "bit": 0,
                "description": "item 0 ~ 3 for pattern table 1 (each item one byte)",
                "width": 24
              }
            },
            "SAR_PATT_TAB2": {
              "SARADC_SAR_PATT_TAB2": {
                "bit": 0,
                "description": "Item 4 ~ 7 for pattern table 1 (each item one byte)",
                "width": 24
              }
            },
            "ONETIME_SAMPLE": {
              "SARADC_ONETIME_ATTEN": {
                "bit": 23,
                "description": "Need add description",
                "width": 2
              },
              "SARADC_ONETIME_CHANNEL": {
                "bit": 25,
                "description": "Need add description",
                "width": 4
              },
              "SARADC_ONETIME_START": {
                "bit": 29,
                "description": "Need add description"
              },
              "SARADC2_ONETIME_SAMPLE": {
                "bit": 30,
                "description": "Need add description"
              },
              "SARADC1_ONETIME_SAMPLE": {
                "bit": 31,
                "description": "Need add description"
              }
            },
            "APB_ADC_ARB_CTRL": {
              "ADC_ARB_APB_FORCE": {
                "bit": 2,
                "description": "adc2 arbiter force to enableapb controller"
              },
              "ADC_ARB_RTC_FORCE": {
                "bit": 3,
                "description": "adc2 arbiter force to enable rtc controller"
              },
              "ADC_ARB_WIFI_FORCE": {
                "bit": 4,
                "description": "adc2 arbiter force to enable wifi controller"
              },
              "ADC_ARB_GRANT_FORCE": {
                "bit": 5,
                "description": "adc2 arbiter force grant"
              },
              "ADC_ARB_APB_PRIORITY": {
                "bit": 6,
                "description": "Set adc2 arbiterapb priority",
                "width": 2
              },
              "ADC_ARB_RTC_PRIORITY": {
                "bit": 8,
                "description": "Set adc2 arbiter rtc priority",
                "width": 2
              },
              "ADC_ARB_WIFI_PRIORITY": {
                "bit": 10,
                "description": "Set adc2 arbiter wifi priority",
                "width": 2
              },
              "ADC_ARB_FIX_PRIORITY": {
                "bit": 12,
                "description": "adc2 arbiter uses fixed priority"
              }
            },
            "FILTER_CTRL0": {
              "FILTER_CHANNEL1": {
                "bit": 18,
                "description": "Need add description",
                "width": 4
              },
              "FILTER_CHANNEL0": {
                "bit": 22,
                "description": "apb_adc1_filter_factor",
                "width": 4
              },
              "FILTER_RESET": {
                "bit": 31,
                "description": "enable apb_adc1_filter"
              }
            },
            "SAR1DATA_STATUS": {
              "APB_SARADC1_DATA": {
                "bit": 0,
                "description": "Need add description",
                "width": 17
              }
            },
            "SAR2DATA_STATUS": {
              "APB_SARADC2_DATA": {
                "bit": 0,
                "description": "Need add description",
                "width": 17
              }
            },
            "THRES0_CTRL": {
              "THRES0_CHANNEL": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              },
              "THRES0_HIGH": {
                "bit": 5,
                "description": "saradc1's thres0 monitor thres",
                "width": 13
              },
              "THRES0_LOW": {
                "bit": 18,
                "description": "saradc1's thres0 monitor thres",
                "width": 13
              }
            },
            "THRES1_CTRL": {
              "THRES1_CHANNEL": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              },
              "THRES1_HIGH": {
                "bit": 5,
                "description": "saradc1's thres0 monitor thres",
                "width": 13
              },
              "THRES1_LOW": {
                "bit": 18,
                "description": "saradc1's thres0 monitor thres",
                "width": 13
              }
            },
            "THRES_CTRL": {
              "THRES_ALL_EN": {
                "bit": 27,
                "description": "Need add description"
              },
              "THRES3_EN": {
                "bit": 28,
                "description": "Need add description"
              },
              "THRES2_EN": {
                "bit": 29,
                "description": "Need add description"
              },
              "THRES1_EN": {
                "bit": 30,
                "description": "Need add description"
              },
              "THRES0_EN": {
                "bit": 31,
                "description": "Need add description"
              }
            },
            "INT_ENA": {
              "THRES1_LOW_INT_ENA": {
                "bit": 26,
                "description": "Need add description"
              },
              "THRES0_LOW_INT_ENA": {
                "bit": 27,
                "description": "Need add description"
              },
              "THRES1_HIGH_INT_ENA": {
                "bit": 28,
                "description": "Need add description"
              },
              "THRES0_HIGH_INT_ENA": {
                "bit": 29,
                "description": "Need add description"
              },
              "APB_SARADC2_DONE_INT_ENA": {
                "bit": 30,
                "description": "Need add description"
              },
              "APB_SARADC1_DONE_INT_ENA": {
                "bit": 31,
                "description": "Need add description"
              }
            },
            "INT_RAW": {
              "THRES1_LOW_INT_RAW": {
                "bit": 26,
                "description": "Need add description"
              },
              "THRES0_LOW_INT_RAW": {
                "bit": 27,
                "description": "Need add description"
              },
              "THRES1_HIGH_INT_RAW": {
                "bit": 28,
                "description": "Need add description"
              },
              "THRES0_HIGH_INT_RAW": {
                "bit": 29,
                "description": "Need add description"
              },
              "APB_SARADC2_DONE_INT_RAW": {
                "bit": 30,
                "description": "Need add description"
              },
              "APB_SARADC1_DONE_INT_RAW": {
                "bit": 31,
                "description": "Need add description"
              }
            },
            "INT_ST": {
              "THRES1_LOW_INT_ST": {
                "bit": 26,
                "description": "Need add description"
              },
              "THRES0_LOW_INT_ST": {
                "bit": 27,
                "description": "Need add description"
              },
              "THRES1_HIGH_INT_ST": {
                "bit": 28,
                "description": "Need add description"
              },
              "THRES0_HIGH_INT_ST": {
                "bit": 29,
                "description": "Need add description"
              },
              "APB_SARADC2_DONE_INT_ST": {
                "bit": 30,
                "description": "Need add description"
              },
              "APB_SARADC1_DONE_INT_ST": {
                "bit": 31,
                "description": "Need add description"
              }
            },
            "INT_CLR": {
              "THRES1_LOW_INT_CLR": {
                "bit": 26,
                "description": "Need add description"
              },
              "THRES0_LOW_INT_CLR": {
                "bit": 27,
                "description": "Need add description"
              },
              "THRES1_HIGH_INT_CLR": {
                "bit": 28,
                "description": "Need add description"
              },
              "THRES0_HIGH_INT_CLR": {
                "bit": 29,
                "description": "Need add description"
              },
              "APB_SARADC2_DONE_INT_CLR": {
                "bit": 30,
                "description": "Need add description"
              },
              "APB_SARADC1_DONE_INT_CLR": {
                "bit": 31,
                "description": "Need add description"
              }
            },
            "DMA_CONF": {
              "APB_ADC_EOF_NUM": {
                "bit": 0,
                "description": "the dma_in_suc_eof gen when sample cnt = spi_eof_num",
                "width": 16
              },
              "APB_ADC_RESET_FSM": {
                "bit": 30,
                "description": "reset_apb_adc_state"
              },
              "APB_ADC_TRANS": {
                "bit": 31,
                "description": "enable apb_adc use spi_dma"
              }
            },
            "APB_ADC_CLKM_CONF": {
              "REG_CLKM_DIV_NUM": {
                "bit": 0,
                "description": "Integral I2S clock divider value",
                "width": 8
              },
              "REG_CLKM_DIV_B": {
                "bit": 8,
                "description": "Fractional clock divider numerator value",
                "width": 6
              },
              "REG_CLKM_DIV_A": {
                "bit": 14,
                "description": "Fractional clock divider denominator value",
                "width": 6
              },
              "CLK_EN": {
                "bit": 20,
                "description": "Need add description"
              },
              "REG_CLK_SEL": {
                "bit": 21,
                "description": "Set this bit to enable clk_apll",
                "width": 2
              }
            },
            "APB_TSENS_CTRL": {
              "REG_TSENS_OUT": {
                "bit": 0,
                "description": "Need add description",
                "width": 8
              },
              "REG_TSENS_IN_INV": {
                "bit": 13,
                "description": "Need add description"
              },
              "REG_TSENS_CLK_DIV": {
                "bit": 14,
                "description": "Need add description",
                "width": 8
              },
              "REG_TSENS_PU": {
                "bit": 22,
                "description": "Need add description"
              }
            },
            "APB_TSENS_CTRL2": {
              "REG_TSENS_XPD_WAIT": {
                "bit": 0,
                "description": "Need add description",
                "width": 12
              },
              "REG_TSENS_XPD_FORCE": {
                "bit": 12,
                "description": "Need add description",
                "width": 2
              },
              "REG_TSENS_CLK_INV": {
                "bit": 14,
                "description": "Need add description"
              },
              "TSENS_CLK_SEL": {
                "bit": 15,
                "description": "Need add description"
              }
            },
            "CALI": {
              "CFG": {
                "bit": 0,
                "description": "Need add description",
                "width": 17
              }
            },
            "APB_CTRL_DATE": {
              "DATE": {
                "bit": 0,
                "description": "Need add description",
                "width": 32
              }
            }
          }
        },
        "ASSIST": {
          "instances": [
            {
              "name": "ASSIST_DEBUG",
              "base": "0x600CE000",
              "irq": 40
            }
          ],
          "registers": {
            "CORE_0_MONTR_ENA": {
              "offset": "0x00",
              "size": 32,
              "description": "core0 monitor enable configuration register"
            },
            "CORE_0_INTR_RAW": {
              "offset": "0x04",
              "size": 32,
              "description": "core0 monitor interrupt status register"
            },
            "CORE_0_INTR_ENA": {
              "offset": "0x08",
              "size": 32,
              "description": "core0 monitor interrupt enable register"
            },
            "CORE_0_INTR_CLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "core0 monitor interrupt clr register"
            },
            "CORE_0_SP_MIN": {
              "offset": "0x10",
              "size": 32,
              "description": "stack min value"
            },
            "CORE_0_SP_MAX": {
              "offset": "0x14",
              "size": 32,
              "description": "stack max value"
            },
            "CORE_0_SP_PC": {
              "offset": "0x18",
              "size": 32,
              "description": "stack monitor pc status register"
            },
            "CORE_0_RCD_EN": {
              "offset": "0x1C",
              "size": 32,
              "description": "record enable configuration register"
            },
            "CORE_0_RCD_PDEBUGPC": {
              "offset": "0x20",
              "size": 32,
              "description": "record status regsiter"
            },
            "CORE_0_RCD_PDEBUGSP": {
              "offset": "0x24",
              "size": 32,
              "description": "record status regsiter"
            },
            "CORE_0_LASTPC_BEFORE_EXCEPTION": {
              "offset": "0x28",
              "size": 32,
              "description": "cpu status register"
            },
            "CORE_0_DEBUG_MODE": {
              "offset": "0x2C",
              "size": 32,
              "description": "cpu status register"
            },
            "CLOCK_GATE": {
              "offset": "0x30",
              "size": 32,
              "description": "clock gate register"
            },
            "DATE": {
              "offset": "0x1FC",
              "size": 32,
              "description": "version register"
            }
          },
          "bits": {
            "CORE_0_MONTR_ENA": {
              "CORE_0_SP_SPILL_MIN_ENA": {
                "bit": 0,
                "description": "enbale sp underlow monitor"
              },
              "CORE_0_SP_SPILL_MAX_ENA": {
                "bit": 1,
                "description": "enbale sp overflow monitor"
              }
            },
            "CORE_0_INTR_RAW": {
              "CORE_0_SP_SPILL_MIN_RAW": {
                "bit": 0,
                "description": "sp underlow monitor interrupt status register"
              },
              "CORE_0_SP_SPILL_MAX_RAW": {
                "bit": 1,
                "description": "sp overflow monitor interupt status register"
              }
            },
            "CORE_0_INTR_ENA": {
              "CORE_0_SP_SPILL_MIN_INTR_ENA": {
                "bit": 0,
                "description": "enbale sp underlow monitor interrupt"
              },
              "CORE_0_SP_SPILL_MAX_INTR_ENA": {
                "bit": 1,
                "description": "enbale sp overflow monitor interrupt"
              }
            },
            "CORE_0_INTR_CLR": {
              "CORE_0_SP_SPILL_MIN_CLR": {
                "bit": 0,
                "description": "clr sp underlow monitor interrupt"
              },
              "CORE_0_SP_SPILL_MAX_CLR": {
                "bit": 1,
                "description": "clr sp overflow monitor interrupt"
              }
            },
            "CORE_0_SP_MIN": {
              "CORE_0_SP_MIN": {
                "bit": 0,
                "description": "core0 sp region configuration regsiter",
                "width": 32
              }
            },
            "CORE_0_SP_MAX": {
              "CORE_0_SP_MAX": {
                "bit": 0,
                "description": "core0 sp pc status register",
                "width": 32
              }
            },
            "CORE_0_SP_PC": {
              "CORE_0_SP_PC": {
                "bit": 0,
                "description": "This regsiter stores the PC when trigger stack monitor.",
                "width": 32
              }
            },
            "CORE_0_RCD_EN": {
              "CORE_0_RCD_RECORDEN": {
                "bit": 0,
                "description": "Set 1 to enable record PC"
              },
              "CORE_0_RCD_PDEBUGEN": {
                "bit": 1,
                "description": "Set 1 to enable cpu pdebug function, must set this bit can get cpu PC"
              }
            },
            "CORE_0_RCD_PDEBUGPC": {
              "CORE_0_RCD_PDEBUGPC": {
                "bit": 0,
                "description": "recorded PC",
                "width": 32
              }
            },
            "CORE_0_RCD_PDEBUGSP": {
              "CORE_0_RCD_PDEBUGSP": {
                "bit": 0,
                "description": "recorded sp",
                "width": 32
              }
            },
            "CORE_0_LASTPC_BEFORE_EXCEPTION": {
              "CORE_0_LASTPC_BEFORE_EXC": {
                "bit": 0,
                "description": "cpu's lastpc before exception",
                "width": 32
              }
            },
            "CORE_0_DEBUG_MODE": {
              "CORE_0_DEBUG_MODE": {
                "bit": 0,
                "description": "cpu debug mode status, 1 means cpu enter debug mode."
              },
              "CORE_0_DEBUG_MODULE_ACTIVE": {
                "bit": 1,
                "description": "cpu debug_module active status"
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "clock gate register"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "version register",
                "width": 28
              }
            }
          }
        },
        "BB": {
          "instances": [
            {
              "name": "BB",
              "base": "0x6001D000"
            }
          ],
          "registers": {
            "BBPD_CTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "Baseband control register"
            }
          },
          "bits": {
            "BBPD_CTRL": {
              "DC_EST_FORCE_PD": {
                "bit": 0,
                "description": "DC_EST_FORCE_PD"
              },
              "DC_EST_FORCE_PU": {
                "bit": 1,
                "description": "DC_EST_FORCE_PU"
              },
              "FFT_FORCE_PD": {
                "bit": 2,
                "description": "FFT_FORCE_PD"
              },
              "FFT_FORCE_PU": {
                "bit": 3,
                "description": "FFT_FORCE_PU"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x6003F000",
              "irq": 33
            }
          ],
          "registers": {
            "INT_RAW_CH0": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA_INT_RAW_CH0_REG."
            },
            "INT_ST_CH0": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA_INT_ST_CH0_REG."
            },
            "INT_ENA_CH0": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA_INT_ENA_CH0_REG."
            },
            "INT_CLR_CH0": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA_INT_CLR_CH0_REG."
            },
            "AHB_TEST": {
              "offset": "0x40",
              "size": 32,
              "description": "DMA_AHB_TEST_REG."
            },
            "MISC_CONF": {
              "offset": "0x44",
              "size": 32,
              "description": "DMA_MISC_CONF_REG."
            },
            "DATE": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA_DATE_REG."
            },
            "IN_CONF0_CH0": {
              "offset": "0x70",
              "size": 32,
              "description": "DMA_IN_CONF0_CH0_REG."
            },
            "IN_CONF1_CH0": {
              "offset": "0x74",
              "size": 32,
              "description": "DMA_IN_CONF1_CH0_REG."
            },
            "INFIFO_STATUS_CH0": {
              "offset": "0x78",
              "size": 32,
              "description": "DMA_INFIFO_STATUS_CH0_REG."
            },
            "IN_POP_CH0": {
              "offset": "0x7C",
              "size": 32,
              "description": "DMA_IN_POP_CH0_REG."
            },
            "IN_LINK_CH0": {
              "offset": "0x80",
              "size": 32,
              "description": "DMA_IN_LINK_CH0_REG."
            },
            "IN_STATE_CH0": {
              "offset": "0x84",
              "size": 32,
              "description": "DMA_IN_STATE_CH0_REG."
            },
            "IN_SUC_EOF_DES_ADDR_CH0": {
              "offset": "0x88",
              "size": 32,
              "description": "DMA_IN_SUC_EOF_DES_ADDR_CH0_REG."
            },
            "IN_ERR_EOF_DES_ADDR_CH0": {
              "offset": "0x8C",
              "size": 32,
              "description": "DMA_IN_ERR_EOF_DES_ADDR_CH0_REG."
            },
            "IN_DSCR_CH0": {
              "offset": "0x90",
              "size": 32,
              "description": "DMA_IN_DSCR_CH0_REG."
            },
            "IN_DSCR_BF0_CH0": {
              "offset": "0x94",
              "size": 32,
              "description": "DMA_IN_DSCR_BF0_CH0_REG."
            },
            "IN_DSCR_BF1_CH0": {
              "offset": "0x98",
              "size": 32,
              "description": "DMA_IN_DSCR_BF1_CH0_REG."
            },
            "IN_PRI_CH0": {
              "offset": "0x9C",
              "size": 32,
              "description": "DMA_IN_PRI_CH0_REG."
            },
            "IN_PERI_SEL_CH0": {
              "offset": "0xA0",
              "size": 32,
              "description": "DMA_IN_PERI_SEL_CH0_REG."
            },
            "OUT_CONF0_CH0": {
              "offset": "0xD0",
              "size": 32,
              "description": "DMA_OUT_CONF0_CH0_REG."
            },
            "OUT_CONF1_CH0": {
              "offset": "0xD4",
              "size": 32,
              "description": "DMA_OUT_CONF1_CH0_REG."
            },
            "OUTFIFO_STATUS_CH0": {
              "offset": "0xD8",
              "size": 32,
              "description": "DMA_OUTFIFO_STATUS_CH0_REG."
            },
            "OUT_PUSH_CH0": {
              "offset": "0xDC",
              "size": 32,
              "description": "DMA_OUT_PUSH_CH0_REG."
            },
            "OUT_LINK_CH0": {
              "offset": "0xE0",
              "size": 32,
              "description": "DMA_OUT_LINK_CH0_REG."
            },
            "OUT_STATE_CH0": {
              "offset": "0xE4",
              "size": 32,
              "description": "DMA_OUT_STATE_CH0_REG."
            },
            "OUT_EOF_DES_ADDR_CH0": {
              "offset": "0xE8",
              "size": 32,
              "description": "DMA_OUT_EOF_DES_ADDR_CH0_REG."
            },
            "OUT_EOF_BFR_DES_ADDR_CH0": {
              "offset": "0xEC",
              "size": 32,
              "description": "DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG."
            },
            "OUT_DSCR_CH0": {
              "offset": "0xF0",
              "size": 32,
              "description": "DMA_OUT_DSCR_CH0_REG."
            },
            "OUT_DSCR_BF0_CH0": {
              "offset": "0xF4",
              "size": 32,
              "description": "DMA_OUT_DSCR_BF0_CH0_REG."
            },
            "OUT_DSCR_BF1_CH0": {
              "offset": "0xF8",
              "size": 32,
              "description": "DMA_OUT_DSCR_BF1_CH0_REG."
            },
            "OUT_PRI_CH0": {
              "offset": "0xFC",
              "size": 32,
              "description": "DMA_OUT_PRI_CH0_REG."
            },
            "OUT_PERI_SEL_CH0": {
              "offset": "0x100",
              "size": 32,
              "description": "DMA_OUT_PERI_SEL_CH0_REG."
            }
          },
          "bits": {
            "INT_RAW_CH0": {
              "IN_DONE": {
                "bit": 0,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0. For UHCI0, the raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "The raw interrupt bit turns to high level when data error is detected only in the case that the peripheral is UHCI0 for Rx channel 0. For other peripherals, this raw interrupt is reserved."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 0."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full and receiving data is not completed, but there is no more inlink for Rx channel 0."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is overflow."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is underflow."
              }
            },
            "INT_ST_CH0": {
              "IN_DONE": {
                "bit": 0,
                "description": "The raw interrupt status bit for the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "The raw interrupt status bit for the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "The raw interrupt status bit for the OUT_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "INT_ENA_CH0": {
              "IN_DONE": {
                "bit": 0,
                "description": "The interrupt enable bit for the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "The interrupt enable bit for the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "The interrupt enable bit for the OUT_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "INT_CLR_CH0": {
              "IN_DONE": {
                "bit": 0,
                "description": "Set this bit to clear the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF": {
                "bit": 1,
                "description": "Set this bit to clear the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF": {
                "bit": 2,
                "description": "Set this bit to clear the IN_ERR_EOF_CH_INT interrupt."
              },
              "OUT_DONE": {
                "bit": 3,
                "description": "Set this bit to clear the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF": {
                "bit": 4,
                "description": "Set this bit to clear the OUT_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR": {
                "bit": 5,
                "description": "Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_DSCR_ERR": {
                "bit": 6,
                "description": "Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY": {
                "bit": 7,
                "description": "Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF": {
                "bit": 8,
                "description": "Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "INFIFO_OVF": {
                "bit": 9,
                "description": "Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF": {
                "bit": 10,
                "description": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
              },
              "OUTFIFO_OVF": {
                "bit": 11,
                "description": "Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF": {
                "bit": 12,
                "description": "Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "AHB_TEST": {
              "AHB_TESTMODE": {
                "bit": 0,
                "description": "reserved",
                "width": 3
              },
              "AHB_TESTADDR": {
                "bit": 4,
                "description": "reserved",
                "width": 2
              }
            },
            "MISC_CONF": {
              "AHBM_RST_INTER": {
                "bit": 0,
                "description": "Set this bit, then clear this bit to reset the internal ahb FSM."
              },
              "ARB_PRI_DIS": {
                "bit": 2,
                "description": "Set this bit to disable priority arbitration function."
              },
              "CLK_EN": {
                "bit": 3,
                "description": "reg_clk_en"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "register version.",
                "width": 32
              }
            },
            "IN_CONF0_CH0": {
              "IN_RST": {
                "bit": 0,
                "description": "This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer."
              },
              "IN_LOOP_TEST": {
                "bit": 1,
                "description": "reserved"
              },
              "INDSCR_BURST_EN": {
                "bit": 2,
                "description": "Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM."
              },
              "IN_DATA_BURST_EN": {
                "bit": 3,
                "description": "Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM."
              },
              "MEM_TRANS_EN": {
                "bit": 4,
                "description": "Set this bit 1 to enable automatic transmitting data from memory to memory via DMA."
              }
            },
            "IN_CONF1_CH0": {
              "IN_CHECK_OWNER": {
                "bit": 12,
                "description": "Set this bit to enable checking the owner attribute of the link descriptor."
              }
            },
            "INFIFO_STATUS_CH0": {
              "INFIFO_FULL": {
                "bit": 0,
                "description": "L1 Rx FIFO full signal for Rx channel 0."
              },
              "INFIFO_EMPTY": {
                "bit": 1,
                "description": "L1 Rx FIFO empty signal for Rx channel 0."
              },
              "INFIFO_CNT": {
                "bit": 2,
                "description": "The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0.",
                "width": 6
              },
              "IN_REMAIN_UNDER_1B": {
                "bit": 23,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_2B": {
                "bit": 24,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_3B": {
                "bit": 25,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_4B": {
                "bit": 26,
                "description": "reserved"
              },
              "IN_BUF_HUNGRY": {
                "bit": 27,
                "description": "reserved"
              }
            },
            "IN_POP_CH0": {
              "INFIFO_RDATA": {
                "bit": 0,
                "description": "This register stores the data popping from DMA FIFO.",
                "width": 12
              },
              "INFIFO_POP": {
                "bit": 12,
                "description": "Set this bit to pop data from DMA FIFO."
              }
            },
            "IN_LINK_CH0": {
              "INLINK_ADDR": {
                "bit": 0,
                "description": "This register stores the 20 least significant bits of the first inlink descriptor's address.",
                "width": 20
              },
              "INLINK_AUTO_RET": {
                "bit": 20,
                "description": "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
              },
              "INLINK_STOP": {
                "bit": 21,
                "description": "Set this bit to stop dealing with the inlink descriptors."
              },
              "INLINK_START": {
                "bit": 22,
                "description": "Set this bit to start dealing with the inlink descriptors."
              },
              "INLINK_RESTART": {
                "bit": 23,
                "description": "Set this bit to mount a new inlink descriptor."
              },
              "INLINK_PARK": {
                "bit": 24,
                "description": "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
              }
            },
            "IN_STATE_CH0": {
              "INLINK_DSCR_ADDR": {
                "bit": 0,
                "description": "This register stores the current inlink descriptor's address.",
                "width": 18
              },
              "IN_DSCR_STATE": {
                "bit": 18,
                "description": "reserved",
                "width": 2
              },
              "IN_STATE": {
                "bit": 20,
                "description": "reserved",
                "width": 3
              }
            },
            "IN_SUC_EOF_DES_ADDR_CH0": {
              "IN_SUC_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.",
                "width": 32
              }
            },
            "IN_ERR_EOF_DES_ADDR_CH0": {
              "IN_ERR_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the inlink descriptor when there are some errors in current receiving data. Only used when peripheral is UHCI0.",
                "width": 32
              }
            },
            "IN_DSCR_CH0": {
              "INLINK_DSCR": {
                "bit": 0,
                "description": "The address of the current inlink descriptor x.",
                "width": 32
              }
            },
            "IN_DSCR_BF0_CH0": {
              "INLINK_DSCR_BF0": {
                "bit": 0,
                "description": "The address of the last inlink descriptor x-1.",
                "width": 32
              }
            },
            "IN_DSCR_BF1_CH0": {
              "INLINK_DSCR_BF1": {
                "bit": 0,
                "description": "The address of the second-to-last inlink descriptor x-2.",
                "width": 32
              }
            },
            "IN_PRI_CH0": {
              "RX_PRI": {
                "bit": 0,
                "description": "The priority of Rx channel 0. The larger of the value, the higher of the priority.",
                "width": 4
              }
            },
            "IN_PERI_SEL_CH0": {
              "PERI_IN_SEL": {
                "bit": 0,
                "description": "This register is used to select peripheral for Rx channel 0. 0:SPI2. 1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC.",
                "width": 6
              }
            },
            "OUT_CONF0_CH0": {
              "OUT_RST": {
                "bit": 0,
                "description": "This bit is used to reset DMA channel 0 Tx FSM and Tx FIFO pointer."
              },
              "OUT_LOOP_TEST": {
                "bit": 1,
                "description": "reserved"
              },
              "OUT_AUTO_WRBACK": {
                "bit": 2,
                "description": "Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted."
              },
              "OUT_EOF_MODE": {
                "bit": 3,
                "description": "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 0 is generated when data need to transmit has been popped from FIFO in DMA"
              },
              "OUTDSCR_BURST_EN": {
                "bit": 4,
                "description": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM."
              },
              "OUT_DATA_BURST_EN": {
                "bit": 5,
                "description": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 transmitting data when accessing internal SRAM."
              }
            },
            "OUT_CONF1_CH0": {
              "OUT_CHECK_OWNER": {
                "bit": 12,
                "description": "Set this bit to enable checking the owner attribute of the link descriptor."
              }
            },
            "OUTFIFO_STATUS_CH0": {
              "OUTFIFO_FULL": {
                "bit": 0,
                "description": "L1 Tx FIFO full signal for Tx channel 0."
              },
              "OUTFIFO_EMPTY": {
                "bit": 1,
                "description": "L1 Tx FIFO empty signal for Tx channel 0."
              },
              "OUTFIFO_CNT": {
                "bit": 2,
                "description": "The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0.",
                "width": 6
              },
              "OUT_REMAIN_UNDER_1B": {
                "bit": 23,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_2B": {
                "bit": 24,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_3B": {
                "bit": 25,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_4B": {
                "bit": 26,
                "description": "reserved"
              }
            },
            "OUT_PUSH_CH0": {
              "OUTFIFO_WDATA": {
                "bit": 0,
                "description": "This register stores the data that need to be pushed into DMA FIFO.",
                "width": 9
              },
              "OUTFIFO_PUSH": {
                "bit": 9,
                "description": "Set this bit to push data into DMA FIFO."
              }
            },
            "OUT_LINK_CH0": {
              "OUTLINK_ADDR": {
                "bit": 0,
                "description": "This register stores the 20 least significant bits of the first outlink descriptor's address.",
                "width": 20
              },
              "OUTLINK_STOP": {
                "bit": 20,
                "description": "Set this bit to stop dealing with the outlink descriptors."
              },
              "OUTLINK_START": {
                "bit": 21,
                "description": "Set this bit to start dealing with the outlink descriptors."
              },
              "OUTLINK_RESTART": {
                "bit": 22,
                "description": "Set this bit to restart a new outlink from the last address."
              },
              "OUTLINK_PARK": {
                "bit": 23,
                "description": "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
              }
            },
            "OUT_STATE_CH0": {
              "OUTLINK_DSCR_ADDR": {
                "bit": 0,
                "description": "This register stores the current outlink descriptor's address.",
                "width": 18
              },
              "OUT_DSCR_STATE": {
                "bit": 18,
                "description": "reserved",
                "width": 2
              },
              "OUT_STATE": {
                "bit": 20,
                "description": "reserved",
                "width": 3
              }
            },
            "OUT_EOF_DES_ADDR_CH0": {
              "OUT_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1.",
                "width": 32
              }
            },
            "OUT_EOF_BFR_DES_ADDR_CH0": {
              "OUT_EOF_BFR_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the outlink descriptor before the last outlink descriptor.",
                "width": 32
              }
            },
            "OUT_DSCR_CH0": {
              "OUTLINK_DSCR": {
                "bit": 0,
                "description": "The address of the current outlink descriptor y.",
                "width": 32
              }
            },
            "OUT_DSCR_BF0_CH0": {
              "OUTLINK_DSCR_BF0": {
                "bit": 0,
                "description": "The address of the last outlink descriptor y-1.",
                "width": 32
              }
            },
            "OUT_DSCR_BF1_CH0": {
              "OUTLINK_DSCR_BF1": {
                "bit": 0,
                "description": "The address of the second-to-last inlink descriptor x-2.",
                "width": 32
              }
            },
            "OUT_PRI_CH0": {
              "TX_PRI": {
                "bit": 0,
                "description": "The priority of Tx channel 0. The larger of the value, the higher of the priority.",
                "width": 4
              }
            },
            "OUT_PERI_SEL_CH0": {
              "PERI_OUT_SEL": {
                "bit": 0,
                "description": "This register is used to select peripheral for Tx channel 0. 0:SPI2. 1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC.",
                "width": 6
              }
            }
          }
        },
        "ECC": {
          "instances": [
            {
              "name": "ECC",
              "base": "0x6003E000"
            }
          ],
          "registers": {
            "MULT_INT_RAW": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2S interrupt raw register, valid in level."
            },
            "MULT_INT_ST": {
              "offset": "0x10",
              "size": 32,
              "description": "I2S interrupt status register."
            },
            "MULT_INT_ENA": {
              "offset": "0x14",
              "size": 32,
              "description": "I2S interrupt enable register."
            },
            "MULT_INT_CLR": {
              "offset": "0x18",
              "size": 32,
              "description": "I2S interrupt clear register."
            },
            "MULT_CONF": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2S RX configure register"
            },
            "MULT_DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "Version control register"
            },
            "K_MEM[%s]": {
              "offset": "0x100",
              "size": 8,
              "description": "The memory that stores k."
            },
            "PX_MEM[%s]": {
              "offset": "0x120",
              "size": 8,
              "description": "The memory that stores Px."
            },
            "PY_MEM[%s]": {
              "offset": "0x140",
              "size": 8,
              "description": "The memory that stores Py."
            }
          },
          "bits": {
            "MULT_INT_RAW": {
              "CALC_DONE_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt status bit  for the i2s_tx_hung_int interrupt"
              }
            },
            "MULT_INT_ST": {
              "CALC_DONE_INT_ST": {
                "bit": 0,
                "description": "The masked interrupt status bit  for the i2s_rx_done_int interrupt"
              }
            },
            "MULT_INT_ENA": {
              "CALC_DONE_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit  for the i2s_rx_done_int interrupt"
              }
            },
            "MULT_INT_CLR": {
              "CALC_DONE_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the i2s_rx_done_int interrupt"
              }
            },
            "MULT_CONF": {
              "START": {
                "bit": 0,
                "description": "Set this bit to reset receiver"
              },
              "RESET": {
                "bit": 1,
                "description": "Set this bit to reset Rx AFIFO"
              },
              "KEY_LENGTH": {
                "bit": 2,
                "description": "Set this bit to start receiving data"
              },
              "SECURITY_MODE": {
                "bit": 3,
                "description": "Set this bit to enable slave receiver mode"
              },
              "CLK_EN": {
                "bit": 4,
                "description": "clk gate"
              },
              "WORK_MODE": {
                "bit": 5,
                "description": "Reserved",
                "width": 3
              },
              "VERIFICATION_RESULT": {
                "bit": 8,
                "description": "Reserve"
              }
            },
            "MULT_DATE": {
              "DATE": {
                "bit": 0,
                "description": "ECC mult version control register",
                "width": 28
              }
            }
          }
        },
        "EFUSE": {
          "instances": [
            {
              "name": "EFUSE",
              "base": "0x60008800",
              "irq": 20
            }
          ],
          "registers": {
            "PGM_DATA0": {
              "offset": "0x00",
              "size": 32,
              "description": "Register 0 that stores data to be programmed."
            },
            "PGM_DATA1": {
              "offset": "0x04",
              "size": 32,
              "description": "Register 1 that stores data to be programmed."
            },
            "PGM_DATA2": {
              "offset": "0x08",
              "size": 32,
              "description": "Register 2 that stores data to be programmed."
            },
            "PGM_DATA3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Register 3 that stores data to be programmed."
            },
            "PGM_DATA4": {
              "offset": "0x10",
              "size": 32,
              "description": "Register 4 that stores data to be programmed."
            },
            "PGM_DATA5": {
              "offset": "0x14",
              "size": 32,
              "description": "Register 5 that stores data to be programmed."
            },
            "PGM_DATA6": {
              "offset": "0x18",
              "size": 32,
              "description": "Register 6 that stores data to be programmed."
            },
            "PGM_DATA7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Register 7 that stores data to be programmed."
            },
            "PGM_CHECK_VALUE0": {
              "offset": "0x20",
              "size": 32,
              "description": "Register 0 that stores the RS code to be programmed."
            },
            "PGM_CHECK_VALUE1": {
              "offset": "0x24",
              "size": 32,
              "description": "Register 1 that stores the RS code to be programmed."
            },
            "PGM_CHECK_VALUE2": {
              "offset": "0x28",
              "size": 32,
              "description": "Register 2 that stores the RS code to be programmed."
            },
            "RD_WR_DIS": {
              "offset": "0x2C",
              "size": 32,
              "description": "BLOCK0 data register 0."
            },
            "RD_REPEAT_DATA0": {
              "offset": "0x30",
              "size": 32,
              "description": "BLOCK0 data register 1."
            },
            "RD_BLK1_DATA0": {
              "offset": "0x34",
              "size": 32,
              "description": "BLOCK1 data register 0."
            },
            "RD_BLK1_DATA1": {
              "offset": "0x38",
              "size": 32,
              "description": "BLOCK1 data register 1."
            },
            "RD_BLK1_DATA2": {
              "offset": "0x3C",
              "size": 32,
              "description": "BLOCK1 data register 2."
            },
            "RD_BLK2_DATA0": {
              "offset": "0x40",
              "size": 32,
              "description": "Register 0 of BLOCK2."
            },
            "RD_BLK2_DATA1": {
              "offset": "0x44",
              "size": 32,
              "description": "Register 1 of BLOCK2."
            },
            "RD_BLK2_DATA2": {
              "offset": "0x48",
              "size": 32,
              "description": "Register 2 of BLOCK2."
            },
            "RD_BLK2_DATA3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Register 3 of BLOCK2."
            },
            "RD_BLK2_DATA4": {
              "offset": "0x50",
              "size": 32,
              "description": "Register 4 of BLOCK2."
            },
            "RD_BLK2_DATA5": {
              "offset": "0x54",
              "size": 32,
              "description": "Register 5 of BLOCK2."
            },
            "RD_BLK2_DATA6": {
              "offset": "0x58",
              "size": 32,
              "description": "Register 6 of BLOCK2."
            },
            "RD_BLK2_DATA7": {
              "offset": "0x5C",
              "size": 32,
              "description": "Register 7 of BLOCK2."
            },
            "RD_BLK3_DATA0": {
              "offset": "0x60",
              "size": 32,
              "description": "Register 0 of BLOCK3."
            },
            "RD_BLK3_DATA1": {
              "offset": "0x64",
              "size": 32,
              "description": "Register 1 of BLOCK3."
            },
            "RD_BLK3_DATA2": {
              "offset": "0x68",
              "size": 32,
              "description": "Register 2 of BLOCK3."
            },
            "RD_BLK3_DATA3": {
              "offset": "0x6C",
              "size": 32,
              "description": "Register 3 of BLOCK3."
            },
            "RD_BLK3_DATA4": {
              "offset": "0x70",
              "size": 32,
              "description": "Register 4 of BLOCK3."
            },
            "RD_BLK3_DATA5": {
              "offset": "0x74",
              "size": 32,
              "description": "Register 5 of BLOCK3."
            },
            "RD_BLK3_DATA6": {
              "offset": "0x78",
              "size": 32,
              "description": "Register 6 of BLOCK3."
            },
            "RD_BLK3_DATA7": {
              "offset": "0x7C",
              "size": 32,
              "description": "Register 7 of BLOCK3."
            },
            "RD_REPEAT_ERR": {
              "offset": "0x80",
              "size": 32,
              "description": "Programming error record register 0 of BLOCK0."
            },
            "RD_RS_ERR": {
              "offset": "0x84",
              "size": 32,
              "description": "Programming error record register 0 of BLOCK1-10."
            },
            "CLK": {
              "offset": "0x88",
              "size": 32,
              "description": "eFuse clcok configuration register."
            },
            "CONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "eFuse operation mode configuraiton register"
            },
            "STATUS": {
              "offset": "0x90",
              "size": 32,
              "description": "eFuse status register."
            },
            "CMD": {
              "offset": "0x94",
              "size": 32,
              "description": "eFuse command register."
            },
            "INT_RAW": {
              "offset": "0x98",
              "size": 32,
              "description": "eFuse raw interrupt register."
            },
            "INT_ST": {
              "offset": "0x9C",
              "size": 32,
              "description": "eFuse interrupt status register."
            },
            "INT_ENA": {
              "offset": "0x100",
              "size": 32,
              "description": "eFuse interrupt enable register."
            },
            "INT_CLR": {
              "offset": "0x104",
              "size": 32,
              "description": "eFuse interrupt clear register."
            },
            "DAC_CONF": {
              "offset": "0x108",
              "size": 32,
              "description": "Controls the eFuse programming voltage."
            },
            "RD_TIM_CONF": {
              "offset": "0x10C",
              "size": 32,
              "description": "Configures read timing parameters."
            },
            "WR_TIM_CONF0": {
              "offset": "0x110",
              "size": 32,
              "description": "Configurarion register 0 of eFuse programming timing parameters."
            },
            "WR_TIM_CONF1": {
              "offset": "0x114",
              "size": 32,
              "description": "Configurarion register 1 of eFuse programming timing parameters."
            },
            "WR_TIM_CONF2": {
              "offset": "0x118",
              "size": 32,
              "description": "Configurarion register 2 of eFuse programming timing parameters."
            },
            "DATE": {
              "offset": "0x1FC",
              "size": 32,
              "description": "eFuse version register."
            }
          },
          "bits": {
            "PGM_DATA0": {
              "PGM_DATA_0": {
                "bit": 0,
                "description": "The content of the 0th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA1": {
              "PGM_DATA_1": {
                "bit": 0,
                "description": "The content of the 1st 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA2": {
              "PGM_DATA_2": {
                "bit": 0,
                "description": "The content of the 2nd 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA3": {
              "PGM_DATA_3": {
                "bit": 0,
                "description": "The content of the 3rd 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA4": {
              "PGM_DATA_4": {
                "bit": 0,
                "description": "The content of the 4th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA5": {
              "PGM_DATA_5": {
                "bit": 0,
                "description": "The content of the 5th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA6": {
              "PGM_DATA_6": {
                "bit": 0,
                "description": "The content of the 6th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA7": {
              "PGM_DATA_7": {
                "bit": 0,
                "description": "The content of the 7th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_CHECK_VALUE0": {
              "PGM_RS_DATA_0": {
                "bit": 0,
                "description": "The content of the 0th 32-bit RS code to be programmed.",
                "width": 32
              }
            },
            "PGM_CHECK_VALUE1": {
              "PGM_RS_DATA_1": {
                "bit": 0,
                "description": "The content of the 1st 32-bit RS code to be programmed.",
                "width": 32
              }
            },
            "PGM_CHECK_VALUE2": {
              "PGM_RS_DATA_2": {
                "bit": 0,
                "description": "The content of the 2nd 32-bit RS code to be programmed.",
                "width": 32
              }
            },
            "RD_WR_DIS": {
              "WR_DIS": {
                "bit": 0,
                "description": "Disable programming of individual eFuses.",
                "width": 8
              }
            },
            "RD_REPEAT_DATA0": {
              "RD_DIS": {
                "bit": 0,
                "description": "The bit be set to disable software read high/low 128-bit of BLK3.",
                "width": 2
              },
              "WDT_DELAY_SEL": {
                "bit": 2,
                "description": "Selects RTC watchdog timeout threshold, in unit of slow clock cycle. 0: 40000. 1: 80000. 2: 160000. 3:320000.",
                "width": 2
              },
              "DIS_PAD_JTAG": {
                "bit": 4,
                "description": "Set this bit to disable pad jtag."
              },
              "DIS_DOWNLOAD_ICACHE": {
                "bit": 5,
                "description": "The bit be set to disable icache in download mode."
              },
              "DIS_DOWNLOAD_MANUAL_ENCRYPT": {
                "bit": 6,
                "description": "The bit be set to disable manual encryption."
              },
              "SPI_BOOT_ENCRYPT_DECRYPT_CNT": {
                "bit": 7,
                "description": "These bits be set to enable SPI boot encrypt/decrypt. Odd number of 1: enable. even number of 1: disable.",
                "width": 3
              },
              "XTS_KEY_LENGTH_256": {
                "bit": 10,
                "description": "The bit be set means XTS_AES use the whole 256-bit efuse data in BLOCK3. Otherwise, XTS_AES use 128-bit eFuse data in BLOCK3."
              },
              "UART_PRINT_CONTROL": {
                "bit": 11,
                "description": "Set this bit to disable usb printing.",
                "width": 2
              },
              "FORCE_SEND_RESUME": {
                "bit": 13,
                "description": "Set this bit to force ROM code to send a resume command during SPI boot."
              },
              "DIS_DOWNLOAD_MODE": {
                "bit": 14,
                "description": "Set this bit to disable download mode (boot_mode[3:0] = 0, 1, 2, 4, 5, 6, 7)."
              },
              "DIS_DIRECT_BOOT": {
                "bit": 15,
                "description": "This bit set means disable direct_boot mode."
              },
              "ENABLE_SECURITY_DOWNLOAD": {
                "bit": 16,
                "description": "Set this bit to enable secure UART download mode."
              },
              "FLASH_TPUW": {
                "bit": 17,
                "description": "Configures flash waiting time after power-up, in unit of ms. If the value is less than 15, the waiting time is the configurable value.  Otherwise, the waiting time is twice the configurable value.",
                "width": 4
              },
              "SECURE_BOOT_EN": {
                "bit": 21,
                "description": "The bit be set to enable secure boot."
              },
              "RPT4_RESERVED": {
                "bit": 22,
                "description": "Reserved (used for four backups method).",
                "width": 10
              }
            },
            "RD_BLK1_DATA0": {
              "SYSTEM_DATA0": {
                "bit": 0,
                "description": "Stores the bits [0:31] of system data.",
                "width": 32
              }
            },
            "RD_BLK1_DATA1": {
              "SYSTEM_DATA1": {
                "bit": 0,
                "description": "Stores the bits [32:63] of system data.",
                "width": 32
              }
            },
            "RD_BLK1_DATA2": {
              "SYSTEM_DATA2": {
                "bit": 0,
                "description": "Stores the bits [64:87] of system data.",
                "width": 24
              }
            },
            "RD_BLK2_DATA0": {
              "BLK2_DATA0": {
                "bit": 0,
                "description": "Store the bit [0:31] of MAC.",
                "width": 32
              }
            },
            "RD_BLK2_DATA1": {
              "MAC_ID_HIGH": {
                "bit": 0,
                "description": "Store the bit [31:47] of MAC.",
                "width": 16
              },
              "WAFER_VERSION": {
                "bit": 16,
                "description": "Store wafer version.",
                "width": 3
              },
              "PKG_VERSION": {
                "bit": 19,
                "description": "Store package version.",
                "width": 3
              },
              "BLK2_EFUSE_VERSION": {
                "bit": 22,
                "description": "Store efuse version.",
                "width": 3
              },
              "RF_REF_I_BIAS_CONFIG": {
                "bit": 25,
                "description": "Store rf configuration parameters.",
                "width": 4
              },
              "LDO_VOL_BIAS_CONFIG_LOW": {
                "bit": 29,
                "description": "Store the bit [0:2] of ido configuration parameters.",
                "width": 3
              }
            },
            "RD_BLK2_DATA2": {
              "LDO_VOL_BIAS_CONFIG_HIGH": {
                "bit": 0,
                "description": "Store the bit [3:29] of ido configuration parameters.",
                "width": 27
              },
              "PVT_LOW": {
                "bit": 27,
                "description": "Store the bit [0:4] of pvt.",
                "width": 5
              }
            },
            "RD_BLK2_DATA3": {
              "PVT_HIGH": {
                "bit": 0,
                "description": "Store the bit [5:14] of pvt.",
                "width": 10
              },
              "ADC_CALIBRATION_0": {
                "bit": 10,
                "description": "Store the bit [0:21] of ADC calibration data.",
                "width": 22
              }
            },
            "RD_BLK2_DATA4": {
              "ADC_CALIBRATION_1": {
                "bit": 0,
                "description": "Store the bit [22:53] of ADC calibration data.",
                "width": 32
              }
            },
            "RD_BLK2_DATA5": {
              "ADC_CALIBRATION_2": {
                "bit": 0,
                "description": "Store the bit [54:85] of ADC calibration data.",
                "width": 32
              }
            },
            "RD_BLK2_DATA6": {
              "ADC_CALIBRATION_3": {
                "bit": 0,
                "description": "Store the bit [86:96] of ADC calibration data.",
                "width": 11
              },
              "BLK2_RESERVED_DATA_0": {
                "bit": 11,
                "description": "Store the bit [0:20] of block2 reserved data.",
                "width": 21
              }
            },
            "RD_BLK2_DATA7": {
              "BLK2_RESERVED_DATA_1": {
                "bit": 0,
                "description": "Store the bit [21:52] of block2 reserved data.",
                "width": 32
              }
            },
            "RD_BLK3_DATA0": {
              "BLK3_DATA0": {
                "bit": 0,
                "description": "Store the first 32-bit of Block3.",
                "width": 32
              }
            },
            "RD_BLK3_DATA1": {
              "BLK3_DATA1": {
                "bit": 0,
                "description": "Store the second 32-bit of Block3.",
                "width": 32
              }
            },
            "RD_BLK3_DATA2": {
              "BLK3_DATA2": {
                "bit": 0,
                "description": "Store the third 32-bit of Block3.",
                "width": 32
              }
            },
            "RD_BLK3_DATA3": {
              "BLK3_DATA3": {
                "bit": 0,
                "description": "Store the fourth 32-bit of Block3.",
                "width": 32
              }
            },
            "RD_BLK3_DATA4": {
              "BLK3_DATA4": {
                "bit": 0,
                "description": "Store the fifth 32-bit of Block3.",
                "width": 32
              }
            },
            "RD_BLK3_DATA5": {
              "BLK3_DATA5": {
                "bit": 0,
                "description": "Store the sixth 32-bit of Block3.",
                "width": 32
              }
            },
            "RD_BLK3_DATA6": {
              "BLK3_DATA6": {
                "bit": 0,
                "description": "Store the seventh 32-bit of Block3.",
                "width": 32
              }
            },
            "RD_BLK3_DATA7": {
              "BLK3_DATA7": {
                "bit": 0,
                "description": "Store the eighth 32-bit of Block3.",
                "width": 32
              }
            },
            "RD_REPEAT_ERR": {
              "RD_DIS_ERR": {
                "bit": 0,
                "description": "If any bit in RD_DIS is 1, then it indicates a programming error.",
                "width": 2
              },
              "WDT_DELAY_SEL_ERR": {
                "bit": 2,
                "description": "If any bit in WDT_DELAY_SEL is 1, then it indicates a programming error.",
                "width": 2
              },
              "DIS_PAD_JTAG_ERR": {
                "bit": 4,
                "description": "If any bit in DIS_PAD_JTAG is 1, then it indicates a programming error."
              },
              "DIS_DOWNLOAD_ICACHE_ERR": {
                "bit": 5,
                "description": "If any bit in this filed is 1, then it indicates a programming error."
              },
              "DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR": {
                "bit": 6,
                "description": "If any bit in DIS_DOWNLOAD_MANUAL_ENCRYPT is 1, then it indicates a programming error."
              },
              "SPI_BOOT_ENCRYPT_DECRYPT_CNT_ERR": {
                "bit": 7,
                "description": "If any bit in SPI_BOOT_ENCRYPT_DECRYPT_CNT is 1, then it indicates a programming error.",
                "width": 3
              },
              "XTS_KEY_LENGTH_256_ERR": {
                "bit": 10,
                "description": "If any bit in XTS_KEY_LENGTH_256 is 1, then it indicates a programming error."
              },
              "UART_PRINT_CONTROL_ERR": {
                "bit": 11,
                "description": "If any bit in UART_PRINT_CONTROL is 1, then it indicates a programming error.",
                "width": 2
              },
              "FORCE_SEND_RESUME_ERR": {
                "bit": 13,
                "description": "If any bit in FORCE_SEND_RESUME is 1, then it indicates a programming error."
              },
              "DIS_DOWNLOAD_MODE_ERR": {
                "bit": 14,
                "description": "If any bit in this filed is 1, then it indicates a programming error."
              },
              "DIS_DIRECT_BOOT_ERR": {
                "bit": 15,
                "description": "If any bit in this filed is 1, then it indicates a programming error."
              },
              "ENABLE_SECURITY_DOWNLOAD_ERR": {
                "bit": 16,
                "description": "If any bit in this filed is 1, then it indicates a programming error."
              },
              "FLASH_TPUW_ERR": {
                "bit": 17,
                "description": "If any bit in this filed is 1, then it indicates a programming error.",
                "width": 4
              },
              "SECURE_BOOT_EN_ERR": {
                "bit": 21,
                "description": "If any bit in this filed is 1, then it indicates a programming error."
              },
              "RPT4_RESERVED_ERR": {
                "bit": 22,
                "description": "Reserved.",
                "width": 10
              }
            },
            "RD_RS_ERR": {
              "BLK1_ERR_NUM": {
                "bit": 0,
                "description": "The value of this signal means the number of error bytes in block1.",
                "width": 3
              },
              "BLK1_FAIL": {
                "bit": 3,
                "description": "0: Means no failure and that the data of block1 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              },
              "BLK2_ERR_NUM": {
                "bit": 4,
                "description": "The value of this signal means the number of error bytes in block2.",
                "width": 3
              },
              "BLK2_FAIL": {
                "bit": 7,
                "description": "0: Means no failure and that the data of block2 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              },
              "BLK3_ERR_NUM": {
                "bit": 8,
                "description": "The value of this signal means the number of error bytes in block3.",
                "width": 3
              },
              "BLK3_FAIL": {
                "bit": 11,
                "description": "0: Means no failure and that the block3 data is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              }
            },
            "CLK": {
              "EFUSE_MEM_FORCE_PD": {
                "bit": 0,
                "description": "Set this bit to force eFuse SRAM into power-saving mode."
              },
              "MEM_CLK_FORCE_ON": {
                "bit": 1,
                "description": "Set this bit and force to activate clock signal of eFuse SRAM."
              },
              "EFUSE_MEM_FORCE_PU": {
                "bit": 2,
                "description": "Set this bit to force eFuse SRAM into working mode."
              },
              "EN": {
                "bit": 16,
                "description": "Set this bit and force to enable clock signal of eFuse memory."
              }
            },
            "CONF": {
              "OP_CODE": {
                "bit": 0,
                "description": "0x5A5A: Operate programming command 0x5AA5: Operate read command.",
                "width": 16
              }
            },
            "STATUS": {
              "STATE": {
                "bit": 0,
                "description": "Indicates the state of the eFuse state machine.",
                "width": 4
              },
              "OTP_LOAD_SW": {
                "bit": 4,
                "description": "The value of OTP_LOAD_SW."
              },
              "OTP_VDDQ_C_SYNC2": {
                "bit": 5,
                "description": "The value of OTP_VDDQ_C_SYNC2."
              },
              "OTP_STROBE_SW": {
                "bit": 6,
                "description": "The value of OTP_STROBE_SW."
              },
              "OTP_CSB_SW": {
                "bit": 7,
                "description": "The value of OTP_CSB_SW."
              },
              "OTP_PGENB_SW": {
                "bit": 8,
                "description": "The value of OTP_PGENB_SW."
              },
              "OTP_VDDQ_IS_SW": {
                "bit": 9,
                "description": "The value of OTP_VDDQ_IS_SW."
              },
              "BLK0_VALID_BIT_CNT": {
                "bit": 10,
                "description": "Record the number of bit '1' in BLOCK0.",
                "width": 6
              }
            },
            "CMD": {
              "READ_CMD": {
                "bit": 0,
                "description": "Set this bit to send read command."
              },
              "PGM_CMD": {
                "bit": 1,
                "description": "Set this bit to send programming command."
              },
              "BLK_NUM": {
                "bit": 2,
                "description": "The serial number of the block to be programmed. Value 0-3 corresponds to block number 0-3, respectively.",
                "width": 2
              }
            },
            "INT_RAW": {
              "READ_DONE_INT_RAW": {
                "bit": 0,
                "description": "The raw bit signal for read_done interrupt."
              },
              "PGM_DONE_INT_RAW": {
                "bit": 1,
                "description": "The raw bit signal for pgm_done interrupt."
              }
            },
            "INT_ST": {
              "READ_DONE_INT_ST": {
                "bit": 0,
                "description": "The status signal for read_done interrupt."
              },
              "PGM_DONE_INT_ST": {
                "bit": 1,
                "description": "The status signal for pgm_done interrupt."
              }
            },
            "INT_ENA": {
              "READ_DONE_INT_ENA": {
                "bit": 0,
                "description": "The enable signal for read_done interrupt."
              },
              "PGM_DONE_INT_ENA": {
                "bit": 1,
                "description": "The enable signal for pgm_done interrupt."
              }
            },
            "INT_CLR": {
              "READ_DONE_INT_CLR": {
                "bit": 0,
                "description": "The clear signal for read_done interrupt."
              },
              "PGM_DONE_INT_CLR": {
                "bit": 1,
                "description": "The clear signal for pgm_done interrupt."
              }
            },
            "DAC_CONF": {
              "DAC_CLK_DIV": {
                "bit": 0,
                "description": "Controls the division factor of the rising clock of the programming voltage.",
                "width": 8
              },
              "DAC_CLK_PAD_SEL": {
                "bit": 8,
                "description": "Don't care."
              },
              "DAC_NUM": {
                "bit": 9,
                "description": "Controls the rising period of the programming voltage.",
                "width": 8
              },
              "OE_CLR": {
                "bit": 17,
                "description": "Reduces the power supply of the programming voltage."
              }
            },
            "RD_TIM_CONF": {
              "THR_A": {
                "bit": 0,
                "description": "Configures hold time for efuse read.",
                "width": 8
              },
              "TRD": {
                "bit": 8,
                "description": "Configures pulse time for efuse read.",
                "width": 8
              },
              "TSUR_A": {
                "bit": 16,
                "description": "Configures setup time for efuse read.",
                "width": 8
              },
              "READ_INIT_NUM": {
                "bit": 24,
                "description": "Configures the initial read time of eFuse.",
                "width": 8
              }
            },
            "WR_TIM_CONF0": {
              "THP_A": {
                "bit": 0,
                "description": "Configures hold time for efuse program.",
                "width": 8
              },
              "TPGM_INACTIVE": {
                "bit": 8,
                "description": "Configures pulse time for burning '0' bit.",
                "width": 8
              },
              "TPGM": {
                "bit": 16,
                "description": "Configures pulse time for burning '1' bit.",
                "width": 16
              }
            },
            "WR_TIM_CONF1": {
              "TSUP_A": {
                "bit": 0,
                "description": "Configures setup time for efuse program.",
                "width": 8
              },
              "PWR_ON_NUM": {
                "bit": 8,
                "description": "Configures the power up time for VDDQ.",
                "width": 16
              }
            },
            "WR_TIM_CONF2": {
              "PWR_OFF_NUM": {
                "bit": 0,
                "description": "Configures the power outage time for VDDQ.",
                "width": 16
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Stores eFuse version.",
                "width": 28
              }
            }
          }
        },
        "EXTMEM": {
          "instances": [
            {
              "name": "EXTMEM",
              "base": "0x600C4000"
            }
          ],
          "registers": {
            "ICACHE_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_CTRL1": {
              "offset": "0x04",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_TAG_POWER_CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_SYNC_CTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_SYNC_ADDR": {
              "offset": "0x2C",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_SYNC_SIZE": {
              "offset": "0x30",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "IBUS_TO_FLASH_START_VADDR": {
              "offset": "0x54",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "IBUS_TO_FLASH_END_VADDR": {
              "offset": "0x58",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "DBUS_TO_FLASH_START_VADDR": {
              "offset": "0x5C",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "DBUS_TO_FLASH_END_VADDR": {
              "offset": "0x60",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_ACS_CNT_CLR": {
              "offset": "0x64",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_ILG_INT_ENA": {
              "offset": "0x78",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_ILG_INT_CLR": {
              "offset": "0x7C",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_ILG_INT_ST": {
              "offset": "0x80",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CORE0_ACS_CACHE_INT_ENA": {
              "offset": "0x84",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CORE0_ACS_CACHE_INT_CLR": {
              "offset": "0x88",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CORE0_ACS_CACHE_INT_ST": {
              "offset": "0x8C",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CORE0_DBUS_REJECT_ST": {
              "offset": "0x90",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CORE0_DBUS_REJECT_VADDR": {
              "offset": "0x94",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CORE0_IBUS_REJECT_ST": {
              "offset": "0x98",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CORE0_IBUS_REJECT_VADDR": {
              "offset": "0x9C",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_MMU_FAULT_CONTENT": {
              "offset": "0xA0",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_MMU_FAULT_VADDR": {
              "offset": "0xA4",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_WRAP_AROUND_CTRL": {
              "offset": "0xA8",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_MMU_POWER_CTRL": {
              "offset": "0xAC",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_STATE": {
              "offset": "0xB0",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE": {
              "offset": "0xB4",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON": {
              "offset": "0xB8",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_PRELOAD_INT_CTRL": {
              "offset": "0xBC",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_SYNC_INT_CTRL": {
              "offset": "0xC0",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_MMU_OWNER": {
              "offset": "0xC4",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_CONF_MISC": {
              "offset": "0xC8",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_FREEZE": {
              "offset": "0xCC",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "ICACHE_ATOMIC_OPERATE_ENA": {
              "offset": "0xD0",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CACHE_REQUEST": {
              "offset": "0xD4",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "CLOCK_GATE": {
              "offset": "0x100",
              "size": 32,
              "description": "This description will be updated in the near future."
            },
            "REG_DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "This description will be updated in the near future."
            }
          },
          "bits": {
            "ICACHE_CTRL": {
              "ICACHE_ENABLE": {
                "bit": 0,
                "description": "The bit is used to activate the data cache. 0: disable, 1: enable"
              }
            },
            "ICACHE_CTRL1": {
              "ICACHE_SHUT_IBUS": {
                "bit": 0,
                "description": "The bit is used to disable core0 ibus, 0: enable, 1: disable"
              },
              "ICACHE_SHUT_DBUS": {
                "bit": 1,
                "description": "The bit is used to disable core1 ibus, 0: enable, 1: disable"
              }
            },
            "ICACHE_TAG_POWER_CTRL": {
              "ICACHE_TAG_MEM_FORCE_ON": {
                "bit": 0,
                "description": "The bit is used to close clock gating of  icache tag memory. 1: close gating, 0: open clock gating."
              },
              "ICACHE_TAG_MEM_FORCE_PD": {
                "bit": 1,
                "description": "The bit is used to power  icache tag memory down, 0: follow rtc_lslp, 1: power down"
              },
              "ICACHE_TAG_MEM_FORCE_PU": {
                "bit": 2,
                "description": "The bit is used to power  icache tag memory up, 0: follow rtc_lslp, 1: power up"
              }
            },
            "ICACHE_SYNC_CTRL": {
              "ICACHE_INVALIDATE_ENA": {
                "bit": 0,
                "description": "The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done."
              },
              "ICACHE_SYNC_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate invalidate operation is finished."
              }
            },
            "ICACHE_SYNC_ADDR": {
              "ICACHE_SYNC_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address for clean operations. It should be combined with ICACHE_SYNC_SIZE_REG.",
                "width": 32
              }
            },
            "ICACHE_SYNC_SIZE": {
              "ICACHE_SYNC_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length for sync operations. The bits are the counts of cache block. It should be combined with ICACHE_SYNC_ADDR_REG.",
                "width": 23
              }
            },
            "IBUS_TO_FLASH_START_VADDR": {
              "IBUS_TO_FLASH_START_VADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of ibus to access flash. The register is used to give constraints to ibus access counter.",
                "width": 32
              }
            },
            "IBUS_TO_FLASH_END_VADDR": {
              "IBUS_TO_FLASH_END_VADDR": {
                "bit": 0,
                "description": "The bits are used to configure the end virtual address of ibus to access flash. The register is used to give constraints to ibus access counter.",
                "width": 32
              }
            },
            "DBUS_TO_FLASH_START_VADDR": {
              "DBUS_TO_FLASH_START_VADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of dbus to access flash. The register is used to give constraints to dbus access counter.",
                "width": 32
              }
            },
            "DBUS_TO_FLASH_END_VADDR": {
              "DBUS_TO_FLASH_END_VADDR": {
                "bit": 0,
                "description": "The bits are used to configure the end virtual address of dbus to access flash. The register is used to give constraints to dbus access counter.",
                "width": 32
              }
            },
            "CACHE_ACS_CNT_CLR": {
              "IBUS_ACS_CNT_CLR": {
                "bit": 0,
                "description": "The bit is used to clear ibus counter."
              },
              "DBUS_ACS_CNT_CLR": {
                "bit": 1,
                "description": "The bit is used to clear dbus counter."
              }
            },
            "CACHE_ILG_INT_ENA": {
              "ICACHE_SYNC_OP_FAULT_INT_ENA": {
                "bit": 0,
                "description": "The bit is used to enable interrupt by sync configurations fault."
              },
              "ICACHE_PRELOAD_OP_FAULT_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable interrupt by preload configurations fault."
              },
              "MMU_ENTRY_FAULT_INT_ENA": {
                "bit": 5,
                "description": "The bit is used to enable interrupt by mmu entry fault."
              },
              "IBUS_CNT_OVF_INT_ENA": {
                "bit": 7,
                "description": "The bit is used to enable interrupt by ibus counter overflow."
              },
              "DBUS_CNT_OVF_INT_ENA": {
                "bit": 8,
                "description": "The bit is used to enable interrupt by dbus counter overflow."
              }
            },
            "CACHE_ILG_INT_CLR": {
              "ICACHE_SYNC_OP_FAULT_INT_CLR": {
                "bit": 0,
                "description": "The bit is used to clear interrupt by sync configurations fault."
              },
              "ICACHE_PRELOAD_OP_FAULT_INT_CLR": {
                "bit": 1,
                "description": "The bit is used to clear interrupt by preload configurations fault."
              },
              "MMU_ENTRY_FAULT_INT_CLR": {
                "bit": 5,
                "description": "The bit is used to clear interrupt by mmu entry fault."
              },
              "IBUS_CNT_OVF_INT_CLR": {
                "bit": 7,
                "description": "The bit is used to clear interrupt by ibus counter overflow."
              },
              "DBUS_CNT_OVF_INT_CLR": {
                "bit": 8,
                "description": "The bit is used to clear interrupt by dbus counter overflow."
              }
            },
            "CACHE_ILG_INT_ST": {
              "ICACHE_SYNC_OP_FAULT_ST": {
                "bit": 0,
                "description": "The bit is used to indicate interrupt by sync configurations fault."
              },
              "ICACHE_PRELOAD_OP_FAULT_ST": {
                "bit": 1,
                "description": "The bit is used to indicate interrupt by preload configurations fault."
              },
              "MMU_ENTRY_FAULT_ST": {
                "bit": 5,
                "description": "The bit is used to indicate interrupt by mmu entry fault."
              },
              "IBUS_ACS_CNT_OVF_ST": {
                "bit": 7,
                "description": "The bit is used to indicate interrupt by ibus access flash/spiram counter overflow."
              },
              "IBUS_ACS_MISS_CNT_OVF_ST": {
                "bit": 8,
                "description": "The bit is used to indicate interrupt by ibus access flash/spiram miss counter overflow."
              },
              "DBUS_ACS_CNT_OVF_ST": {
                "bit": 9,
                "description": "The bit is used to indicate interrupt by dbus access flash/spiram counter overflow."
              },
              "DBUS_ACS_FLASH_MISS_CNT_OVF_ST": {
                "bit": 10,
                "description": "The bit is used to indicate interrupt by dbus access flash miss counter overflow."
              }
            },
            "CORE0_ACS_CACHE_INT_ENA": {
              "CORE0_IBUS_ACS_MSK_IC_INT_ENA": {
                "bit": 0,
                "description": "The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access."
              },
              "CORE0_IBUS_WR_IC_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable interrupt by ibus trying to write icache"
              },
              "CORE0_IBUS_REJECT_INT_ENA": {
                "bit": 2,
                "description": "The bit is used to enable interrupt by authentication fail."
              },
              "CORE0_DBUS_ACS_MSK_IC_INT_ENA": {
                "bit": 3,
                "description": "The bit is used to enable interrupt by cpu access icache while the corresponding dbus is disabled which include speculative access."
              },
              "CORE0_DBUS_REJECT_INT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable interrupt by authentication fail."
              },
              "CORE0_DBUS_WR_IC_INT_ENA": {
                "bit": 5,
                "description": "The bit is used to enable interrupt by dbus trying to write icache"
              }
            },
            "CORE0_ACS_CACHE_INT_CLR": {
              "CORE0_IBUS_ACS_MSK_IC_INT_CLR": {
                "bit": 0,
                "description": "The bit is used to clear interrupt by cpu access icache while the corresponding ibus is disabled or icache is disabled which include speculative access."
              },
              "CORE0_IBUS_WR_IC_INT_CLR": {
                "bit": 1,
                "description": "The bit is used to clear interrupt by ibus trying to write icache"
              },
              "CORE0_IBUS_REJECT_INT_CLR": {
                "bit": 2,
                "description": "The bit is used to clear interrupt by authentication fail."
              },
              "CORE0_DBUS_ACS_MSK_IC_INT_CLR": {
                "bit": 3,
                "description": "The bit is used to clear interrupt by cpu access icache while the corresponding dbus is disabled or icache is disabled which include speculative access."
              },
              "CORE0_DBUS_REJECT_INT_CLR": {
                "bit": 4,
                "description": "The bit is used to clear interrupt by authentication fail."
              },
              "CORE0_DBUS_WR_IC_INT_CLR": {
                "bit": 5,
                "description": "The bit is used to clear interrupt by dbus trying to write icache"
              }
            },
            "CORE0_ACS_CACHE_INT_ST": {
              "CORE0_IBUS_ACS_MSK_ICACHE_ST": {
                "bit": 0,
                "description": "The bit is used to indicate interrupt by cpu access  icache while the core0_ibus is disabled or icache is disabled which include speculative access."
              },
              "CORE0_IBUS_WR_ICACHE_ST": {
                "bit": 1,
                "description": "The bit is used to indicate interrupt by ibus trying to write icache"
              },
              "CORE0_IBUS_REJECT_ST": {
                "bit": 2,
                "description": "The bit is used to indicate interrupt by authentication fail."
              },
              "CORE0_DBUS_ACS_MSK_ICACHE_ST": {
                "bit": 3,
                "description": "The bit is used to indicate interrupt by cpu access icache while the core0_dbus is disabled or icache is disabled which include speculative access."
              },
              "CORE0_DBUS_REJECT_ST": {
                "bit": 4,
                "description": "The bit is used to indicate interrupt by authentication fail."
              },
              "CORE0_DBUS_WR_ICACHE_ST": {
                "bit": 5,
                "description": "The bit is used to indicate interrupt by dbus trying to write icache"
              }
            },
            "CORE0_DBUS_REJECT_ST": {
              "CORE0_DBUS_ATTR": {
                "bit": 0,
                "description": "The bits are used to indicate the attribute of CPU access dbus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able.",
                "width": 3
              },
              "CORE0_DBUS_WORLD": {
                "bit": 3,
                "description": "The bit is used to indicate the world of CPU access dbus when authentication fail. 0: WORLD0, 1: WORLD1"
              }
            },
            "CORE0_DBUS_REJECT_VADDR": {
              "CORE0_DBUS_VADDR": {
                "bit": 0,
                "description": "The bits are used to indicate the virtual address of CPU access dbus when authentication fail.",
                "width": 32
              }
            },
            "CORE0_IBUS_REJECT_ST": {
              "CORE0_IBUS_ATTR": {
                "bit": 0,
                "description": "The bits are used to indicate the attribute of CPU access ibus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able",
                "width": 3
              },
              "CORE0_IBUS_WORLD": {
                "bit": 3,
                "description": "The bit is used to indicate the world of CPU access ibus when authentication fail. 0: WORLD0, 1: WORLD1"
              }
            },
            "CORE0_IBUS_REJECT_VADDR": {
              "CORE0_IBUS_VADDR": {
                "bit": 0,
                "description": "The bits are used to indicate the virtual address of CPU access  ibus when authentication fail.",
                "width": 32
              }
            },
            "CACHE_MMU_FAULT_CONTENT": {
              "CACHE_MMU_FAULT_CONTENT": {
                "bit": 0,
                "description": "The bits are used to indicate the content of mmu entry which cause mmu fault..",
                "width": 8
              },
              "CACHE_MMU_FAULT_CODE": {
                "bit": 10,
                "description": "The right-most 3 bits are used to indicate the operations which cause mmu fault occurrence. 0: default, 1: cpu miss, 2: preload miss, 3: writeback, 4: cpu miss evict recovery address, 5: load miss evict recovery address, 6: external dma tx, 7: external dma rx. The most significant bit is used to indicate this operation occurs in which one icache.",
                "width": 4
              }
            },
            "CACHE_MMU_FAULT_VADDR": {
              "CACHE_MMU_FAULT_VADDR": {
                "bit": 0,
                "description": "The bits are used to indicate the virtual address which cause mmu fault..",
                "width": 32
              }
            },
            "CACHE_WRAP_AROUND_CTRL": {
              "CACHE_FLASH_WRAP_AROUND": {
                "bit": 0,
                "description": "The bit is used to enable wrap around mode when read data from flash."
              }
            },
            "CACHE_MMU_POWER_CTRL": {
              "CACHE_MMU_MEM_FORCE_ON": {
                "bit": 0,
                "description": "The bit is used to enable clock gating to save power when access mmu memory, 0: enable, 1: disable"
              },
              "CACHE_MMU_MEM_FORCE_PD": {
                "bit": 1,
                "description": "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power down"
              },
              "CACHE_MMU_MEM_FORCE_PU": {
                "bit": 2,
                "description": "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power up"
              }
            },
            "CACHE_STATE": {
              "ICACHE_STATE": {
                "bit": 0,
                "description": "The bit is used to indicate whether  icache main fsm is in idle state or not. 1: in idle state,  0: not in idle state",
                "width": 12
              }
            },
            "CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE": {
              "RECORD_DISABLE_DB_ENCRYPT": {
                "bit": 0,
                "description": "Reserved."
              },
              "RECORD_DISABLE_G0CB_DECRYPT": {
                "bit": 1,
                "description": "Reserved."
              }
            },
            "CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON": {
              "CLK_FORCE_ON_MANUAL_CRYPT": {
                "bit": 0,
                "description": "The bit is used to close clock gating of manual crypt clock. 1: close gating, 0: open clock gating."
              },
              "CLK_FORCE_ON_AUTO_CRYPT": {
                "bit": 1,
                "description": "The bit is used to close clock gating of automatic crypt clock. 1: close gating, 0: open clock gating."
              },
              "CLK_FORCE_ON_CRYPT": {
                "bit": 2,
                "description": "The bit is used to close clock gating of external memory encrypt and decrypt clock. 1: close gating, 0: open clock gating."
              }
            },
            "CACHE_PRELOAD_INT_CTRL": {
              "ICACHE_PRELOAD_INT_ST": {
                "bit": 0,
                "description": "The bit is used to indicate the interrupt by  icache pre-load done."
              },
              "ICACHE_PRELOAD_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable the interrupt by  icache pre-load done."
              },
              "ICACHE_PRELOAD_INT_CLR": {
                "bit": 2,
                "description": "The bit is used to clear the interrupt by  icache pre-load done."
              }
            },
            "CACHE_SYNC_INT_CTRL": {
              "ICACHE_SYNC_INT_ST": {
                "bit": 0,
                "description": "The bit is used to indicate the interrupt by  icache sync done."
              },
              "ICACHE_SYNC_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable the interrupt by  icache sync done."
              },
              "ICACHE_SYNC_INT_CLR": {
                "bit": 2,
                "description": "The bit is used to clear the interrupt by  icache sync done."
              }
            },
            "CACHE_MMU_OWNER": {
              "CACHE_MMU_OWNER": {
                "bit": 0,
                "description": "The bits are used to specify the owner of MMU.bit0/bit2: ibus, bit1/bit3: dbus",
                "width": 4
              }
            },
            "CACHE_CONF_MISC": {
              "CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT": {
                "bit": 0,
                "description": "The bit is used to disable checking mmu entry fault by preload operation."
              },
              "CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT": {
                "bit": 1,
                "description": "The bit is used to disable checking mmu entry fault by sync operation."
              },
              "CACHE_TRACE_ENA": {
                "bit": 2,
                "description": "The bit is used to enable cache trace function."
              },
              "CACHE_MMU_PAGE_SIZE": {
                "bit": 3,
                "description": "This bit is used to choose mmu page size. 2:64KB. 1. 32KB. 0: 16KB",
                "width": 2
              }
            },
            "ICACHE_FREEZE": {
              "ENA": {
                "bit": 0,
                "description": "The bit is used to enable icache freeze mode"
              },
              "MODE": {
                "bit": 1,
                "description": "The bit is used to configure freeze mode, 0:  assert busy if CPU miss 1: assert hit if CPU miss"
              },
              "DONE": {
                "bit": 2,
                "description": "The bit is used to indicate icache freeze success"
              }
            },
            "ICACHE_ATOMIC_OPERATE_ENA": {
              "ICACHE_ATOMIC_OPERATE_ENA": {
                "bit": 0,
                "description": "The bit is used to activate icache atomic operation protection. In this case, sync/lock operation can not interrupt miss-work. This feature does not work during invalidateAll operation."
              }
            },
            "CACHE_REQUEST": {
              "BYPASS": {
                "bit": 0,
                "description": "The bit is used to disable request recording which could cause performance issue"
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "clock gate enable."
              }
            },
            "REG_DATE": {
              "DATE": {
                "bit": 0,
                "description": "version information",
                "width": 28
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO",
              "base": "0x60004000",
              "irq": 13
            }
          ],
          "registers": {
            "BT_SELECT": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO bit select register"
            },
            "OUT": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO output register"
            },
            "OUT_W1TS": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO output set register"
            },
            "OUT_W1TC": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO output clear register"
            },
            "SDIO_SELECT": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO sdio select register"
            },
            "ENABLE": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO output enable register"
            },
            "ENABLE_W1TS": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO output enable set register"
            },
            "ENABLE_W1TC": {
              "offset": "0x28",
              "size": 32,
              "description": "GPIO output enable clear register"
            },
            "STRAP": {
              "offset": "0x38",
              "size": 32,
              "description": "pad strapping register"
            },
            "IN": {
              "offset": "0x3C",
              "size": 32,
              "description": "GPIO input register"
            },
            "STATUS": {
              "offset": "0x44",
              "size": 32,
              "description": "GPIO interrupt status register"
            },
            "STATUS_W1TS": {
              "offset": "0x48",
              "size": 32,
              "description": "GPIO interrupt status set register"
            },
            "STATUS_W1TC": {
              "offset": "0x4C",
              "size": 32,
              "description": "GPIO interrupt status clear register"
            },
            "PCPU_INT": {
              "offset": "0x5C",
              "size": 32,
              "description": "GPIO PRO_CPU interrupt status register"
            },
            "PCPU_NMI_INT": {
              "offset": "0x60",
              "size": 32,
              "description": "GPIO PRO_CPU(not shielded) interrupt status register"
            },
            "CPUSDIO_INT": {
              "offset": "0x64",
              "size": 32,
              "description": "GPIO CPUSDIO interrupt status register"
            },
            "PIN%s": {
              "offset": "0x74",
              "size": 32,
              "description": "GPIO pin configuration register"
            },
            "STATUS_NEXT": {
              "offset": "0x14C",
              "size": 32,
              "description": "GPIO interrupt source register"
            },
            "FUNC%s_IN_SEL_CFG": {
              "offset": "0x154",
              "size": 32,
              "description": "GPIO input function configuration register"
            },
            "FUNC%s_OUT_SEL_CFG": {
              "offset": "0x554",
              "size": 32,
              "description": "GPIO output function select register"
            },
            "CLOCK_GATE": {
              "offset": "0x62C",
              "size": 32,
              "description": "GPIO clock gate register"
            },
            "REG_DATE": {
              "offset": "0x6FC",
              "size": 32,
              "description": "GPIO version register"
            }
          },
          "bits": {
            "BT_SELECT": {
              "BT_SEL": {
                "bit": 0,
                "description": "GPIO bit select register",
                "width": 32
              }
            },
            "OUT": {
              "DATA_ORIG": {
                "bit": 0,
                "description": "GPIO output register for GPIO0-24",
                "width": 25
              }
            },
            "OUT_W1TS": {
              "OUT_W1TS": {
                "bit": 0,
                "description": "GPIO output set register for GPIO0-24",
                "width": 25
              }
            },
            "OUT_W1TC": {
              "OUT_W1TC": {
                "bit": 0,
                "description": "GPIO output clear register for GPIO0-24",
                "width": 25
              }
            },
            "SDIO_SELECT": {
              "SDIO_SEL": {
                "bit": 0,
                "description": "GPIO sdio select register",
                "width": 8
              }
            },
            "ENABLE": {
              "DATA": {
                "bit": 0,
                "description": "GPIO output enable register for GPIO0-24",
                "width": 25
              }
            },
            "ENABLE_W1TS": {
              "ENABLE_W1TS": {
                "bit": 0,
                "description": "GPIO output enable set register for GPIO0-24",
                "width": 25
              }
            },
            "ENABLE_W1TC": {
              "ENABLE_W1TC": {
                "bit": 0,
                "description": "GPIO output enable clear register for GPIO0-24",
                "width": 25
              }
            },
            "STRAP": {
              "STRAPPING": {
                "bit": 0,
                "description": "pad strapping register",
                "width": 16
              }
            },
            "IN": {
              "DATA_NEXT": {
                "bit": 0,
                "description": "GPIO input register for GPIO0-24",
                "width": 25
              }
            },
            "STATUS": {
              "INTERRUPT": {
                "bit": 0,
                "description": "GPIO interrupt status register for GPIO0-24",
                "width": 25
              }
            },
            "STATUS_W1TS": {
              "STATUS_W1TS": {
                "bit": 0,
                "description": "GPIO interrupt status set register for GPIO0-24",
                "width": 25
              }
            },
            "STATUS_W1TC": {
              "STATUS_W1TC": {
                "bit": 0,
                "description": "GPIO interrupt status clear register for GPIO0-24",
                "width": 25
              }
            },
            "PCPU_INT": {
              "PROCPU_INT": {
                "bit": 0,
                "description": "GPIO PRO_CPU interrupt status register for GPIO0-24",
                "width": 25
              }
            },
            "PCPU_NMI_INT": {
              "PROCPU_NMI_INT": {
                "bit": 0,
                "description": "GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-24",
                "width": 25
              }
            },
            "CPUSDIO_INT": {
              "SDIO_INT": {
                "bit": 0,
                "description": "GPIO CPUSDIO interrupt status register for GPIO0-24",
                "width": 25
              }
            },
            "PIN%s": {
              "SYNC2_BYPASS": {
                "bit": 0,
                "description": "set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge.",
                "width": 2
              },
              "PAD_DRIVER": {
                "bit": 2,
                "description": "set this bit to select pad driver. 1:open-drain. 0:normal."
              },
              "SYNC1_BYPASS": {
                "bit": 3,
                "description": "set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge.",
                "width": 2
              },
              "INT_TYPE": {
                "bit": 7,
                "description": "set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid at high level",
                "width": 3
              },
              "WAKEUP_ENABLE": {
                "bit": 10,
                "description": "set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)"
              },
              "CONFIG": {
                "bit": 11,
                "description": "reserved",
                "width": 2
              },
              "INT_ENA": {
                "bit": 13,
                "description": "set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded) interrupt.",
                "width": 5
              }
            },
            "STATUS_NEXT": {
              "STATUS_INTERRUPT_NEXT": {
                "bit": 0,
                "description": "GPIO interrupt source register for GPIO0-24",
                "width": 26
              }
            },
            "FUNC%s_IN_SEL_CFG": {
              "IN_SEL": {
                "bit": 0,
                "description": "set this value: s=0-53: connect GPIO[s] to this port. s=0x38: set this port always high level. s=0x3C: set this port always low level.",
                "width": 5
              },
              "IN_INV_SEL": {
                "bit": 5,
                "description": "set this bit to invert input signal. 1:invert. 0:not invert."
              },
              "SEL": {
                "bit": 6,
                "description": "set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO."
              }
            },
            "FUNC%s_OUT_SEL_CFG": {
              "OUT_SEL": {
                "bit": 0,
                "description": "The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-255: output of GPIO[n] equals input of peripheral[s]. s=256: output of GPIO[n] equals GPIO_OUT_REG[n].",
                "width": 8
              },
              "INV_SEL": {
                "bit": 8,
                "description": "set this bit to invert output signal.1:invert.0:not invert."
              },
              "OEN_SEL": {
                "bit": 9,
                "description": "set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output enable signal.0:use peripheral output enable signal."
              },
              "OEN_INV_SEL": {
                "bit": 10,
                "description": "set this bit to invert output enable signal.1:invert.0:not invert."
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "set this bit to enable GPIO clock gate"
              }
            },
            "REG_DATE": {
              "REG_DATE": {
                "bit": 0,
                "description": "version register",
                "width": 28
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x60013000",
              "irq": 11
            }
          ],
          "registers": {
            "SCL_LOW_PERIOD": {
              "offset": "0x00",
              "size": 32,
              "description": "Configures the low level width of the SCL\nClock"
            },
            "CTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Transmission setting"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "Describe I2C work status."
            },
            "TO": {
              "offset": "0x0C",
              "size": 32,
              "description": "Setting time out control for receiving data."
            },
            "FIFO_ST": {
              "offset": "0x14",
              "size": 32,
              "description": "FIFO status register."
            },
            "FIFO_CONF": {
              "offset": "0x18",
              "size": 32,
              "description": "FIFO configuration register."
            },
            "DATA": {
              "offset": "0x1C",
              "size": 32,
              "description": "Rx FIFO read data."
            },
            "INT_RAW": {
              "offset": "0x20",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_CLR": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "INT_ENA": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_STATUS": {
              "offset": "0x2C",
              "size": 32,
              "description": "Status of captured I2C communication events"
            },
            "SDA_HOLD": {
              "offset": "0x30",
              "size": 32,
              "description": "Configures the hold time after a negative SCL edge."
            },
            "SDA_SAMPLE": {
              "offset": "0x34",
              "size": 32,
              "description": "Configures the sample time after a positive SCL edge."
            },
            "SCL_HIGH_PERIOD": {
              "offset": "0x38",
              "size": 32,
              "description": "Configures the high level width of SCL"
            },
            "SCL_START_HOLD": {
              "offset": "0x40",
              "size": 32,
              "description": "Configures the delay between the SDA and SCL negative edge for a start condition"
            },
            "SCL_RSTART_SETUP": {
              "offset": "0x44",
              "size": 32,
              "description": "Configures the delay between the positive\nedge of SCL and the negative edge of SDA"
            },
            "SCL_STOP_HOLD": {
              "offset": "0x48",
              "size": 32,
              "description": "Configures the delay after the SCL clock\nedge for a stop condition"
            },
            "SCL_STOP_SETUP": {
              "offset": "0x4C",
              "size": 32,
              "description": "Configures the delay between the SDA and\nSCL positive edge for a stop condition"
            },
            "FILTER_CFG": {
              "offset": "0x50",
              "size": 32,
              "description": "SCL and SDA filter configuration register"
            },
            "CLK_CONF": {
              "offset": "0x54",
              "size": 32,
              "description": "I2C CLK configuration register"
            },
            "COMD%s": {
              "offset": "0x58",
              "size": 32,
              "description": "I2C command register %s"
            },
            "SCL_ST_TIME_OUT": {
              "offset": "0x78",
              "size": 32,
              "description": "SCL status time out register"
            },
            "SCL_MAIN_ST_TIME_OUT": {
              "offset": "0x7C",
              "size": 32,
              "description": "SCL main status time out register"
            },
            "SCL_SP_CONF": {
              "offset": "0x80",
              "size": 32,
              "description": "Power configuration register"
            },
            "DATE": {
              "offset": "0xF8",
              "size": 32,
              "description": "Version register"
            },
            "TXFIFO_START_ADDR": {
              "offset": "0x100",
              "size": 32,
              "description": "I2C TXFIFO base address register"
            },
            "RXFIFO_START_ADDR": {
              "offset": "0x180",
              "size": 32,
              "description": "I2C RXFIFO base address register"
            }
          },
          "bits": {
            "SCL_LOW_PERIOD": {
              "SCL_LOW_PERIOD": {
                "bit": 0,
                "description": "This register is used to configure for how long SCL remains low in master mode, in I2C module clock cycles.",
                "width": 9
              }
            },
            "CTR": {
              "SDA_FORCE_OUT": {
                "bit": 0,
                "description": "0: direct output, 1: open drain output."
              },
              "SCL_FORCE_OUT": {
                "bit": 1,
                "description": "0: direct output, 1: open drain output."
              },
              "SAMPLE_SCL_LEVEL": {
                "bit": 2,
                "description": "This register is used to select the sample mode.\n1: sample SDA data on the SCL low level.\n0: sample SDA data on the SCL high level."
              },
              "RX_FULL_ACK_LEVEL": {
                "bit": 3,
                "description": "This register is used to configure the ACK value that need to sent by master when the rx_fifo_cnt has reached the threshold."
              },
              "MS_MODE": {
                "bit": 4,
                "description": "Set this bit to configure the module as an I2C Master. Clear this bit to configure the\nmodule as an I2C Slave."
              },
              "TRANS_START": {
                "bit": 5,
                "description": "Set this bit to start sending the data in txfifo."
              },
              "TX_LSB_FIRST": {
                "bit": 6,
                "description": "This bit is used to control the sending mode for data needing to be sent. \n1: send data from the least significant bit,\n0: send data from the most significant bit."
              },
              "RX_LSB_FIRST": {
                "bit": 7,
                "description": "This bit is used to control the storage mode for received data.\n1: receive data from the least significant bit,\n0: receive data from the most significant bit."
              },
              "CLK_EN": {
                "bit": 8,
                "description": "Reserved"
              },
              "ARBITRATION_EN": {
                "bit": 9,
                "description": "This is the enable bit for arbitration_lost."
              },
              "FSM_RST": {
                "bit": 10,
                "description": "This register is used to reset the scl FMS."
              },
              "CONF_UPGATE": {
                "bit": 11,
                "description": "synchronization bit"
              },
              "SLV_TX_AUTO_START_EN": {
                "bit": 12,
                "description": "This is the enable bit for slave to send data automatically"
              }
            },
            "SR": {
              "RESP_REC": {
                "bit": 0,
                "description": "The received ACK value in master mode or slave mode. 0: ACK, 1: NACK."
              },
              "ARB_LOST": {
                "bit": 3,
                "description": "When the I2C controller loses control of SCL line, this register changes to 1."
              },
              "BUS_BUSY": {
                "bit": 4,
                "description": "1: the I2C bus is busy transferring data, 0: the I2C bus is in idle state."
              },
              "RXFIFO_CNT": {
                "bit": 8,
                "description": "This field represents the amount of data needed to be sent.",
                "width": 5
              },
              "TXFIFO_CNT": {
                "bit": 18,
                "description": "This field stores the amount of received data in RAM.",
                "width": 5
              },
              "SCL_MAIN_STATE_LAST": {
                "bit": 24,
                "description": "This field indicates the states of the I2C module state machine. \n0: Idle, 1: Address shift, 2: ACK address, 3: Rx data, 4: Tx data, 5: Send ACK, 6: Wait ACK",
                "width": 3
              },
              "SCL_STATE_LAST": {
                "bit": 28,
                "description": "This field indicates the states of the state machine used to produce SCL.\n0: Idle, 1: Start, 2: Negative edge, 3: Low, 4: Positive edge, 5: High, 6: Stop",
                "width": 3
              }
            },
            "TO": {
              "TIME_OUT_VALUE": {
                "bit": 0,
                "description": "This register is used to configure the timeout for receiving a data bit in APB\nclock cycles.",
                "width": 5
              },
              "TIME_OUT_EN": {
                "bit": 5,
                "description": "This is the enable bit for time out control."
              }
            },
            "FIFO_ST": {
              "RXFIFO_RADDR": {
                "bit": 0,
                "description": "This is the offset address of the APB reading from rxfifo",
                "width": 4
              },
              "RXFIFO_WADDR": {
                "bit": 5,
                "description": "This is the offset address of i2c module receiving data and writing to rxfifo.",
                "width": 4
              },
              "TXFIFO_RADDR": {
                "bit": 10,
                "description": "This is the offset address of i2c module reading from txfifo.",
                "width": 4
              },
              "TXFIFO_WADDR": {
                "bit": 15,
                "description": "This is the offset address of APB bus writing to txfifo.",
                "width": 4
              }
            },
            "FIFO_CONF": {
              "RXFIFO_WM_THRHD": {
                "bit": 0,
                "description": "The water mark threshold of rx FIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than reg_rxfifo_wm_thrhd[3:0], reg_rxfifo_wm_int_raw bit will be valid.",
                "width": 4
              },
              "TXFIFO_WM_THRHD": {
                "bit": 5,
                "description": "The water mark threshold of tx FIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than reg_txfifo_wm_thrhd[3:0], reg_txfifo_wm_int_raw bit will be valid.",
                "width": 4
              },
              "NONFIFO_EN": {
                "bit": 10,
                "description": "Set this bit to enable APB nonfifo access."
              },
              "RX_FIFO_RST": {
                "bit": 12,
                "description": "Set this bit to reset rx-fifo."
              },
              "TX_FIFO_RST": {
                "bit": 13,
                "description": "Set this bit to reset tx-fifo."
              },
              "FIFO_PRT_EN": {
                "bit": 14,
                "description": "The control enable bit of FIFO pointer in non-fifo access mode. This bit controls the valid bits and the interrupts of tx/rx_fifo overflow, underflow, full and empty."
              }
            },
            "DATA": {
              "FIFO_RDATA": {
                "bit": 0,
                "description": "The value of rx FIFO read data.",
                "width": 8
              }
            },
            "INT_RAW": {
              "RXFIFO_WM_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt."
              },
              "TXFIFO_WM_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt."
              },
              "RXFIFO_OVF_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt."
              },
              "END_DETECT_INT_RAW": {
                "bit": 3,
                "description": "The raw interrupt bit for the I2C_END_DETECT_INT interrupt."
              },
              "BYTE_TRANS_DONE_INT_RAW": {
                "bit": 4,
                "description": "The raw interrupt bit for the I2C_END_DETECT_INT interrupt."
              },
              "ARBITRATION_LOST_INT_RAW": {
                "bit": 5,
                "description": "The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt."
              },
              "MST_TXFIFO_UDF_INT_RAW": {
                "bit": 6,
                "description": "The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TRANS_COMPLETE_INT_RAW": {
                "bit": 7,
                "description": "The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TIME_OUT_INT_RAW": {
                "bit": 8,
                "description": "The raw interrupt bit for the I2C_TIME_OUT_INT interrupt."
              },
              "TRANS_START_INT_RAW": {
                "bit": 9,
                "description": "The raw interrupt bit for the I2C_TRANS_START_INT interrupt."
              },
              "NACK_INT_RAW": {
                "bit": 10,
                "description": "The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt."
              },
              "TXFIFO_OVF_INT_RAW": {
                "bit": 11,
                "description": "The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt."
              },
              "RXFIFO_UDF_INT_RAW": {
                "bit": 12,
                "description": "The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt."
              },
              "SCL_ST_TO_INT_RAW": {
                "bit": 13,
                "description": "The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt."
              },
              "SCL_MAIN_ST_TO_INT_RAW": {
                "bit": 14,
                "description": "The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt."
              },
              "DET_START_INT_RAW": {
                "bit": 15,
                "description": "The raw interrupt bit for I2C_DET_START_INT interrupt."
              }
            },
            "INT_CLR": {
              "RXFIFO_WM_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear I2C_RXFIFO_WM_INT interrupt."
              },
              "TXFIFO_WM_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear I2C_TXFIFO_WM_INT interrupt."
              },
              "RXFIFO_OVF_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear I2C_RXFIFO_OVF_INT interrupt."
              },
              "END_DETECT_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the I2C_END_DETECT_INT interrupt."
              },
              "BYTE_TRANS_DONE_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear the I2C_END_DETECT_INT interrupt."
              },
              "ARBITRATION_LOST_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt."
              },
              "MST_TXFIFO_UDF_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TRANS_COMPLETE_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TIME_OUT_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear the I2C_TIME_OUT_INT interrupt."
              },
              "TRANS_START_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear the I2C_TRANS_START_INT interrupt."
              },
              "NACK_INT_CLR": {
                "bit": 10,
                "description": "Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt."
              },
              "TXFIFO_OVF_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear I2C_TXFIFO_OVF_INT interrupt."
              },
              "RXFIFO_UDF_INT_CLR": {
                "bit": 12,
                "description": "Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt."
              },
              "SCL_ST_TO_INT_CLR": {
                "bit": 13,
                "description": "Set this bit to clear I2C_SCL_ST_TO_INT interrupt."
              },
              "SCL_MAIN_ST_TO_INT_CLR": {
                "bit": 14,
                "description": "Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt."
              },
              "DET_START_INT_CLR": {
                "bit": 15,
                "description": "Set this bit to clear I2C_DET_START_INT interrupt."
              }
            },
            "INT_ENA": {
              "RXFIFO_WM_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit for I2C_RXFIFO_WM_INT interrupt."
              },
              "TXFIFO_WM_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit for I2C_TXFIFO_WM_INT interrupt."
              },
              "RXFIFO_OVF_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit for I2C_RXFIFO_OVF_INT interrupt."
              },
              "END_DETECT_INT_ENA": {
                "bit": 3,
                "description": "The interrupt enable bit for the I2C_END_DETECT_INT interrupt."
              },
              "BYTE_TRANS_DONE_INT_ENA": {
                "bit": 4,
                "description": "The interrupt enable bit for the I2C_END_DETECT_INT interrupt."
              },
              "ARBITRATION_LOST_INT_ENA": {
                "bit": 5,
                "description": "The interrupt enable bit for the I2C_ARBITRATION_LOST_INT interrupt."
              },
              "MST_TXFIFO_UDF_INT_ENA": {
                "bit": 6,
                "description": "The interrupt enable bit for I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TRANS_COMPLETE_INT_ENA": {
                "bit": 7,
                "description": "The interrupt enable bit for the I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TIME_OUT_INT_ENA": {
                "bit": 8,
                "description": "The interrupt enable bit for the I2C_TIME_OUT_INT interrupt."
              },
              "TRANS_START_INT_ENA": {
                "bit": 9,
                "description": "The interrupt enable bit for the I2C_TRANS_START_INT interrupt."
              },
              "NACK_INT_ENA": {
                "bit": 10,
                "description": "The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt."
              },
              "TXFIFO_OVF_INT_ENA": {
                "bit": 11,
                "description": "The interrupt enable bit for I2C_TXFIFO_OVF_INT interrupt."
              },
              "RXFIFO_UDF_INT_ENA": {
                "bit": 12,
                "description": "The interrupt enable bit for I2C_RXFIFO_UDF_INT  interrupt."
              },
              "SCL_ST_TO_INT_ENA": {
                "bit": 13,
                "description": "The interrupt enable bit for I2C_SCL_ST_TO_INT interrupt."
              },
              "SCL_MAIN_ST_TO_INT_ENA": {
                "bit": 14,
                "description": "The interrupt enable bit for I2C_SCL_MAIN_ST_TO_INT interrupt."
              },
              "DET_START_INT_ENA": {
                "bit": 15,
                "description": "The interrupt enable bit for I2C_DET_START_INT interrupt."
              }
            },
            "INT_STATUS": {
              "RXFIFO_WM_INT_ST": {
                "bit": 0,
                "description": "The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt."
              },
              "TXFIFO_WM_INT_ST": {
                "bit": 1,
                "description": "The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt."
              },
              "RXFIFO_OVF_INT_ST": {
                "bit": 2,
                "description": "The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt."
              },
              "END_DETECT_INT_ST": {
                "bit": 3,
                "description": "The masked interrupt status bit for the I2C_END_DETECT_INT interrupt."
              },
              "BYTE_TRANS_DONE_INT_ST": {
                "bit": 4,
                "description": "The masked interrupt status bit for the I2C_END_DETECT_INT interrupt."
              },
              "ARBITRATION_LOST_INT_ST": {
                "bit": 5,
                "description": "The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT interrupt."
              },
              "MST_TXFIFO_UDF_INT_ST": {
                "bit": 6,
                "description": "The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TRANS_COMPLETE_INT_ST": {
                "bit": 7,
                "description": "The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TIME_OUT_INT_ST": {
                "bit": 8,
                "description": "The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt."
              },
              "TRANS_START_INT_ST": {
                "bit": 9,
                "description": "The masked interrupt status bit for the I2C_TRANS_START_INT interrupt."
              },
              "NACK_INT_ST": {
                "bit": 10,
                "description": "The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt."
              },
              "TXFIFO_OVF_INT_ST": {
                "bit": 11,
                "description": "The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt."
              },
              "RXFIFO_UDF_INT_ST": {
                "bit": 12,
                "description": "The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt."
              },
              "SCL_ST_TO_INT_ST": {
                "bit": 13,
                "description": "The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt."
              },
              "SCL_MAIN_ST_TO_INT_ST": {
                "bit": 14,
                "description": "The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt."
              },
              "DET_START_INT_ST": {
                "bit": 15,
                "description": "The masked interrupt status bit for I2C_DET_START_INT interrupt."
              }
            },
            "SDA_HOLD": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure the time to hold the data after the negative\nedge of SCL, in I2C module clock cycles.",
                "width": 9
              }
            },
            "SDA_SAMPLE": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure for how long SDA is sampled, in I2C module clock cycles.",
                "width": 9
              }
            },
            "SCL_HIGH_PERIOD": {
              "SCL_HIGH_PERIOD": {
                "bit": 0,
                "description": "This register is used to configure for how long SCL setup to high level and remains high in master mode, in I2C module clock cycles.",
                "width": 9
              },
              "SCL_WAIT_HIGH_PERIOD": {
                "bit": 9,
                "description": "This register is used to configure for the SCL_FSM's waiting period for SCL high level in master mode, in I2C module clock cycles.",
                "width": 7
              }
            },
            "SCL_START_HOLD": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure the time between the negative edge\nof SDA and the negative edge of SCL for a START condition, in I2C module clock cycles.",
                "width": 9
              }
            },
            "SCL_RSTART_SETUP": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure the time between the positive\nedge of SCL and the negative edge of SDA for a RESTART condition, in I2C module clock cycles.",
                "width": 9
              }
            },
            "SCL_STOP_HOLD": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure the delay after the STOP condition,\nin I2C module clock cycles.",
                "width": 9
              }
            },
            "SCL_STOP_SETUP": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure the time between the positive edge\nof SCL and the positive edge of SDA, in I2C module clock cycles.",
                "width": 9
              }
            },
            "FILTER_CFG": {
              "SCL_FILTER_THRES": {
                "bit": 0,
                "description": "When a pulse on the SCL input has smaller width than this register value\nin I2C module clock cycles, the I2C controller will ignore that pulse.",
                "width": 4
              },
              "SDA_FILTER_THRES": {
                "bit": 4,
                "description": "When a pulse on the SDA input has smaller width than this register value\nin I2C module clock cycles, the I2C controller will ignore that pulse.",
                "width": 4
              },
              "SCL_FILTER_EN": {
                "bit": 8,
                "description": "This is the filter enable bit for SCL."
              },
              "SDA_FILTER_EN": {
                "bit": 9,
                "description": "This is the filter enable bit for SDA."
              }
            },
            "CLK_CONF": {
              "SCLK_DIV_NUM": {
                "bit": 0,
                "description": "the integral part of the fractional divisor for i2c module",
                "width": 8
              },
              "SCLK_DIV_A": {
                "bit": 8,
                "description": "the numerator of the fractional part of the fractional divisor for i2c module",
                "width": 6
              },
              "SCLK_DIV_B": {
                "bit": 14,
                "description": "the denominator of the fractional part of the fractional divisor for i2c module",
                "width": 6
              },
              "SCLK_SEL": {
                "bit": 20,
                "description": "The clock selection for i2c module:0-XTAL,1-CLK_8MHz."
              },
              "SCLK_ACTIVE": {
                "bit": 21,
                "description": "The clock switch for i2c module"
              }
            },
            "COMD%s": {
              "COMMAND": {
                "bit": 0,
                "description": "This is the content of command 0. It consists of three parts: \nop_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more\nInformation.",
                "width": 14
              },
              "COMMAND_DONE": {
                "bit": 31,
                "description": "When command 0 is done in I2C Master mode, this bit changes to high\nlevel."
              }
            },
            "SCL_ST_TIME_OUT": {
              "SCL_ST_TO_I2C": {
                "bit": 0,
                "description": "The threshold value of SCL_FSM state unchanged period. It should be o more than 23",
                "width": 5
              }
            },
            "SCL_MAIN_ST_TIME_OUT": {
              "SCL_MAIN_ST_TO_I2C": {
                "bit": 0,
                "description": "The threshold value of SCL_MAIN_FSM state unchanged period.nIt should be o more than 23",
                "width": 5
              }
            },
            "SCL_SP_CONF": {
              "SCL_RST_SLV_EN": {
                "bit": 0,
                "description": "When I2C master is IDLE, set this bit to send out SCL pulses. The number of pulses equals to reg_scl_rst_slv_num[4:0]."
              },
              "SCL_RST_SLV_NUM": {
                "bit": 1,
                "description": "Configure the pulses of SCL generated in I2C master mode. Valid when reg_scl_rst_slv_en is 1.",
                "width": 5
              },
              "SCL_PD_EN": {
                "bit": 6,
                "description": "The power down enable bit for the I2C output SCL line. 1: Power down. 0: Not power down. Set reg_scl_force_out and reg_scl_pd_en to 1 to stretch SCL low."
              },
              "SDA_PD_EN": {
                "bit": 7,
                "description": "The power down enable bit for the I2C output SDA line. 1: Power down. 0: Not power down. Set reg_sda_force_out and reg_sda_pd_en to 1 to stretch SDA low."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the the version register.",
                "width": 32
              }
            },
            "TXFIFO_START_ADDR": {
              "TXFIFO_START_ADDR": {
                "bit": 0,
                "description": "This is the I2C txfifo first address.",
                "width": 32
              }
            },
            "RXFIFO_START_ADDR": {
              "RXFIFO_START_ADDR": {
                "bit": 0,
                "description": "This is the I2C rxfifo first address.",
                "width": 32
              }
            }
          }
        },
        "INTERRUPT": {
          "instances": [
            {
              "name": "INTERRUPT_CORE0",
              "base": "0x600C2000",
              "irq": 0
            }
          ],
          "registers": {
            "MAC_INTR_MAP": {
              "offset": "0x00",
              "size": 32,
              "description": "register description"
            },
            "WIFI_MAC_NMI_MAP": {
              "offset": "0x04",
              "size": 32,
              "description": "register description"
            },
            "WIFI_PWR_INT_MAP": {
              "offset": "0x08",
              "size": 32,
              "description": "register description"
            },
            "WIFI_BB_INT_MAP": {
              "offset": "0x0C",
              "size": 32,
              "description": "register description"
            },
            "BT_MAC_INT_MAP": {
              "offset": "0x10",
              "size": 32,
              "description": "register description"
            },
            "BT_BB_INT_MAP": {
              "offset": "0x14",
              "size": 32,
              "description": "register description"
            },
            "BT_BB_NMI_MAP": {
              "offset": "0x18",
              "size": 32,
              "description": "register description"
            },
            "LP_TIMER_INT_MAP": {
              "offset": "0x1C",
              "size": 32,
              "description": "register description"
            },
            "COEX_INT_MAP": {
              "offset": "0x20",
              "size": 32,
              "description": "register description"
            },
            "BLE_TIMER_INT_MAP": {
              "offset": "0x24",
              "size": 32,
              "description": "register description"
            },
            "BLE_SEC_INT_MAP": {
              "offset": "0x28",
              "size": 32,
              "description": "register description"
            },
            "I2C_MST_INT_MAP": {
              "offset": "0x2C",
              "size": 32,
              "description": "register description"
            },
            "APB_CTRL_INTR_MAP": {
              "offset": "0x30",
              "size": 32,
              "description": "register description"
            },
            "GPIO_INTERRUPT_PRO_MAP": {
              "offset": "0x34",
              "size": 32,
              "description": "register description"
            },
            "GPIO_INTERRUPT_PRO_NMI_MAP": {
              "offset": "0x38",
              "size": 32,
              "description": "register description"
            },
            "SPI_INTR_1_MAP": {
              "offset": "0x3C",
              "size": 32,
              "description": "register description"
            },
            "SPI_INTR_2_MAP": {
              "offset": "0x40",
              "size": 32,
              "description": "register description"
            },
            "UART_INTR_MAP": {
              "offset": "0x44",
              "size": 32,
              "description": "register description"
            },
            "UART1_INTR_MAP": {
              "offset": "0x48",
              "size": 32,
              "description": "register description"
            },
            "LEDC_INT_MAP": {
              "offset": "0x4C",
              "size": 32,
              "description": "register description"
            },
            "EFUSE_INT_MAP": {
              "offset": "0x50",
              "size": 32,
              "description": "register description"
            },
            "RTC_CORE_INTR_MAP": {
              "offset": "0x54",
              "size": 32,
              "description": "register description"
            },
            "I2C_EXT0_INTR_MAP": {
              "offset": "0x58",
              "size": 32,
              "description": "register description"
            },
            "TG_T0_INT_MAP": {
              "offset": "0x5C",
              "size": 32,
              "description": "register description"
            },
            "TG_WDT_INT_MAP": {
              "offset": "0x60",
              "size": 32,
              "description": "register description"
            },
            "CACHE_IA_INT_MAP": {
              "offset": "0x64",
              "size": 32,
              "description": "register description"
            },
            "SYSTIMER_TARGET0_INT_MAP": {
              "offset": "0x68",
              "size": 32,
              "description": "register description"
            },
            "SYSTIMER_TARGET1_INT_MAP": {
              "offset": "0x6C",
              "size": 32,
              "description": "register description"
            },
            "SYSTIMER_TARGET2_INT_MAP": {
              "offset": "0x70",
              "size": 32,
              "description": "register description"
            },
            "SPI_MEM_REJECT_INTR_MAP": {
              "offset": "0x74",
              "size": 32,
              "description": "register description"
            },
            "ICACHE_PRELOAD_INT_MAP": {
              "offset": "0x78",
              "size": 32,
              "description": "register description"
            },
            "ICACHE_SYNC_INT_MAP": {
              "offset": "0x7C",
              "size": 32,
              "description": "register description"
            },
            "APB_ADC_INT_MAP": {
              "offset": "0x80",
              "size": 32,
              "description": "register description"
            },
            "DMA_CH0_INT_MAP": {
              "offset": "0x84",
              "size": 32,
              "description": "register description"
            },
            "SHA_INT_MAP": {
              "offset": "0x88",
              "size": 32,
              "description": "register description"
            },
            "ECC_INT_MAP": {
              "offset": "0x8C",
              "size": 32,
              "description": "register description"
            },
            "CPU_INTR_FROM_CPU_0_MAP": {
              "offset": "0x90",
              "size": 32,
              "description": "register description"
            },
            "CPU_INTR_FROM_CPU_1_MAP": {
              "offset": "0x94",
              "size": 32,
              "description": "register description"
            },
            "CPU_INTR_FROM_CPU_2_MAP": {
              "offset": "0x98",
              "size": 32,
              "description": "register description"
            },
            "CPU_INTR_FROM_CPU_3_MAP": {
              "offset": "0x9C",
              "size": 32,
              "description": "register description"
            },
            "ASSIST_DEBUG_INTR_MAP": {
              "offset": "0xA0",
              "size": 32,
              "description": "register description"
            },
            "CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP": {
              "offset": "0xA4",
              "size": 32,
              "description": "register description"
            },
            "CACHE_CORE0_ACS_INT_MAP": {
              "offset": "0xA8",
              "size": 32,
              "description": "register description"
            },
            "INTR_STATUS_REG_0": {
              "offset": "0xAC",
              "size": 32,
              "description": "register description"
            },
            "INTR_STATUS_REG_1": {
              "offset": "0xB0",
              "size": 32,
              "description": "register description"
            },
            "CLOCK_GATE": {
              "offset": "0xB4",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_ENABLE": {
              "offset": "0xB8",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_TYPE": {
              "offset": "0xBC",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_CLEAR": {
              "offset": "0xC0",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_EIP_STATUS": {
              "offset": "0xC4",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_0": {
              "offset": "0xC8",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_1": {
              "offset": "0xCC",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_2": {
              "offset": "0xD0",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_3": {
              "offset": "0xD4",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_4": {
              "offset": "0xD8",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_5": {
              "offset": "0xDC",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_6": {
              "offset": "0xE0",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_7": {
              "offset": "0xE4",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_8": {
              "offset": "0xE8",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_9": {
              "offset": "0xEC",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_10": {
              "offset": "0xF0",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_11": {
              "offset": "0xF4",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_12": {
              "offset": "0xF8",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_13": {
              "offset": "0xFC",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_14": {
              "offset": "0x100",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_15": {
              "offset": "0x104",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_16": {
              "offset": "0x108",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_17": {
              "offset": "0x10C",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_18": {
              "offset": "0x110",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_19": {
              "offset": "0x114",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_20": {
              "offset": "0x118",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_21": {
              "offset": "0x11C",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_22": {
              "offset": "0x120",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_23": {
              "offset": "0x124",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_24": {
              "offset": "0x128",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_25": {
              "offset": "0x12C",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_26": {
              "offset": "0x130",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_27": {
              "offset": "0x134",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_28": {
              "offset": "0x138",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_29": {
              "offset": "0x13C",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_30": {
              "offset": "0x140",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_PRI_31": {
              "offset": "0x144",
              "size": 32,
              "description": "register description"
            },
            "CPU_INT_THRESH": {
              "offset": "0x148",
              "size": 32,
              "description": "register description"
            },
            "INTERRUPT_REG_DATE": {
              "offset": "0x7FC",
              "size": 32,
              "description": "register description"
            }
          },
          "bits": {
            "MAC_INTR_MAP": {
              "WIFI_MAC_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "WIFI_MAC_NMI_MAP": {
              "WIFI_MAC_NMI_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "WIFI_PWR_INT_MAP": {
              "WIFI_PWR_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "WIFI_BB_INT_MAP": {
              "WIFI_BB_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "BT_MAC_INT_MAP": {
              "BT_MAC_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "BT_BB_INT_MAP": {
              "BT_BB_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "BT_BB_NMI_MAP": {
              "BT_BB_NMI_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "LP_TIMER_INT_MAP": {
              "LP_TIMER_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "COEX_INT_MAP": {
              "COEX_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "BLE_TIMER_INT_MAP": {
              "BLE_TIMER_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "BLE_SEC_INT_MAP": {
              "BLE_SEC_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "I2C_MST_INT_MAP": {
              "I2C_MST_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "APB_CTRL_INTR_MAP": {
              "APB_CTRL_INTR_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "GPIO_INTERRUPT_PRO_MAP": {
              "GPIO_INTERRUPT_PRO_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "GPIO_INTERRUPT_PRO_NMI_MAP": {
              "GPIO_INTERRUPT_PRO_NMI_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "SPI_INTR_1_MAP": {
              "SPI_INTR_1_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "SPI_INTR_2_MAP": {
              "SPI_INTR_2_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "UART_INTR_MAP": {
              "UART_INTR_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "UART1_INTR_MAP": {
              "UART1_INTR_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "LEDC_INT_MAP": {
              "LEDC_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "EFUSE_INT_MAP": {
              "EFUSE_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "RTC_CORE_INTR_MAP": {
              "RTC_CORE_INTR_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "I2C_EXT0_INTR_MAP": {
              "I2C_EXT0_INTR_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "TG_T0_INT_MAP": {
              "TG_T0_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "TG_WDT_INT_MAP": {
              "TG_WDT_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "CACHE_IA_INT_MAP": {
              "CACHE_IA_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "SYSTIMER_TARGET0_INT_MAP": {
              "SYSTIMER_TARGET0_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "SYSTIMER_TARGET1_INT_MAP": {
              "SYSTIMER_TARGET1_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "SYSTIMER_TARGET2_INT_MAP": {
              "SYSTIMER_TARGET2_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "SPI_MEM_REJECT_INTR_MAP": {
              "SPI_MEM_REJECT_INTR_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "ICACHE_PRELOAD_INT_MAP": {
              "ICACHE_PRELOAD_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "ICACHE_SYNC_INT_MAP": {
              "ICACHE_SYNC_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "APB_ADC_INT_MAP": {
              "APB_ADC_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "DMA_CH0_INT_MAP": {
              "DMA_CH0_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "SHA_INT_MAP": {
              "SHA_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "ECC_INT_MAP": {
              "ECC_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "CPU_INTR_FROM_CPU_0_MAP": {
              "CPU_INTR_FROM_CPU_0_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "CPU_INTR_FROM_CPU_1_MAP": {
              "CPU_INTR_FROM_CPU_1_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "CPU_INTR_FROM_CPU_2_MAP": {
              "CPU_INTR_FROM_CPU_2_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "CPU_INTR_FROM_CPU_3_MAP": {
              "CPU_INTR_FROM_CPU_3_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "ASSIST_DEBUG_INTR_MAP": {
              "ASSIST_DEBUG_INTR_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP": {
              "CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "CACHE_CORE0_ACS_INT_MAP": {
              "CACHE_CORE0_ACS_INT_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 5
              }
            },
            "INTR_STATUS_REG_0": {
              "INTR_STATUS_0": {
                "bit": 0,
                "description": "Need add description",
                "width": 32
              }
            },
            "INTR_STATUS_REG_1": {
              "INTR_STATUS_1": {
                "bit": 0,
                "description": "Need add description",
                "width": 32
              }
            },
            "CLOCK_GATE": {
              "REG_CLK_EN": {
                "bit": 0,
                "description": "Need add description"
              }
            },
            "CPU_INT_ENABLE": {
              "CPU_INT_ENABLE": {
                "bit": 0,
                "description": "Need add description",
                "width": 32
              }
            },
            "CPU_INT_TYPE": {
              "CPU_INT_TYPE": {
                "bit": 0,
                "description": "Need add description",
                "width": 32
              }
            },
            "CPU_INT_CLEAR": {
              "CPU_INT_CLEAR": {
                "bit": 0,
                "description": "Need add description",
                "width": 32
              }
            },
            "CPU_INT_EIP_STATUS": {
              "CPU_INT_EIP_STATUS": {
                "bit": 0,
                "description": "Need add description",
                "width": 32
              }
            },
            "CPU_INT_PRI_0": {
              "CPU_PRI_0_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_1": {
              "CPU_PRI_1_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_2": {
              "CPU_PRI_2_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_3": {
              "CPU_PRI_3_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_4": {
              "CPU_PRI_4_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_5": {
              "CPU_PRI_5_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_6": {
              "CPU_PRI_6_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_7": {
              "CPU_PRI_7_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_8": {
              "CPU_PRI_8_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_9": {
              "CPU_PRI_9_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_10": {
              "CPU_PRI_10_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_11": {
              "CPU_PRI_11_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_12": {
              "CPU_PRI_12_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_13": {
              "CPU_PRI_13_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_14": {
              "CPU_PRI_14_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_15": {
              "CPU_PRI_15_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_16": {
              "CPU_PRI_16_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_17": {
              "CPU_PRI_17_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_18": {
              "CPU_PRI_18_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_19": {
              "CPU_PRI_19_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_20": {
              "CPU_PRI_20_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_21": {
              "CPU_PRI_21_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_22": {
              "CPU_PRI_22_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_23": {
              "CPU_PRI_23_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_24": {
              "CPU_PRI_24_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_25": {
              "CPU_PRI_25_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_26": {
              "CPU_PRI_26_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_27": {
              "CPU_PRI_27_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_28": {
              "CPU_PRI_28_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_29": {
              "CPU_PRI_29_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_30": {
              "CPU_PRI_30_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_PRI_31": {
              "CPU_PRI_31_MAP": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "CPU_INT_THRESH": {
              "CPU_INT_THRESH": {
                "bit": 0,
                "description": "Need add description",
                "width": 4
              }
            },
            "INTERRUPT_REG_DATE": {
              "INTERRUPT_REG_DATE": {
                "bit": 0,
                "description": "Need add description",
                "width": 28
              }
            }
          }
        },
        "IO": {
          "instances": [
            {
              "name": "IO_MUX",
              "base": "0x60009000"
            }
          ],
          "registers": {
            "PIN_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock Output Configuration Register"
            },
            "GPIO%s": {
              "offset": "0x04",
              "size": 32,
              "description": "IO MUX Configure Register for pad XTAL_32K_P"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "IO MUX Version Control Register"
            }
          },
          "bits": {
            "PIN_CTRL": {
              "CLK_OUT1": {
                "bit": 0,
                "description": "If you want to output clock for I2S to CLK_OUT_out1, set this register to 0x0. CLK_OUT_out1 can be found in peripheral output signals.",
                "width": 4
              },
              "CLK_OUT2": {
                "bit": 4,
                "description": "If you want to output clock for I2S to CLK_OUT_out2, set this register to 0x0. CLK_OUT_out2 can be found in peripheral output signals.",
                "width": 4
              },
              "CLK_OUT3": {
                "bit": 8,
                "description": "If you want to output clock for I2S to CLK_OUT_out3, set this register to 0x0. CLK_OUT_out3 can be found in peripheral output signals.",
                "width": 4
              }
            },
            "GPIO%s": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pad in sleep mode. 1: output enabled; 0: output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pad. Set to 1 to put the pad in pad mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pad in sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pad. 1: internal pull-down enabled; 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pad. 1: input enabled; 0: input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA; 3: ~40mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1; 1: Select Function 2; etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled; 2: Filter disabled."
              }
            },
            "DATE": {
              "REG_DATE": {
                "bit": 0,
                "description": "Version control register",
                "width": 28
              }
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "LEDC",
              "base": "0x60019000",
              "irq": 19
            }
          ],
          "registers": {
            "CH%s_CONF0": {
              "offset": "0x00",
              "size": 32,
              "description": "Configuration register 0 for channel %s"
            },
            "CH%s_HPOINT": {
              "offset": "0x04",
              "size": 32,
              "description": "High point register for channel %s"
            },
            "CH%s_DUTY": {
              "offset": "0x08",
              "size": 32,
              "description": "Initial duty cycle for channel %s"
            },
            "CH%s_CONF1": {
              "offset": "0x0C",
              "size": 32,
              "description": "Configuration register 1 for channel %s"
            },
            "CH%s_DUTY_R": {
              "offset": "0x10",
              "size": 32,
              "description": "Current duty cycle for channel %s"
            },
            "TIMER%s_CONF": {
              "offset": "0xA0",
              "size": 32,
              "description": "Timer %s configuration"
            },
            "TIMER%s_VALUE": {
              "offset": "0xA4",
              "size": 32,
              "description": "Timer %s current counter value"
            },
            "INT_RAW": {
              "offset": "0xC0",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_ST": {
              "offset": "0xC4",
              "size": 32,
              "description": "Masked interrupt status"
            },
            "INT_ENA": {
              "offset": "0xC8",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_CLR": {
              "offset": "0xCC",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "CONF": {
              "offset": "0xD0",
              "size": 32,
              "description": "Global ledc configuration register"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "CH%s_CONF0": {
              "TIMER_SEL": {
                "bit": 0,
                "description": "This field is used to select one of timers for channel %s.\n\n0: select timer0; 1: select timer1; 2: select timer2; 3: select timer3",
                "width": 2
              },
              "SIG_OUT_EN": {
                "bit": 2,
                "description": "Set this bit to enable signal output on channel %s."
              },
              "IDLE_LV": {
                "bit": 3,
                "description": "This bit is used to control the output value when channel %s is inactive (when LEDC_SIG_OUT_EN_CH%s is 0)."
              },
              "PARA_UP": {
                "bit": 4,
                "description": "This bit is used to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s, LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s, LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields for channel %s, and will be automatically cleared by hardware."
              },
              "OVF_NUM": {
                "bit": 5,
                "description": "This register is used to configure the maximum times of overflow minus 1.\n\nThe LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows for (LEDC_OVF_NUM_CH%s + 1) times.",
                "width": 10
              },
              "OVF_CNT_EN": {
                "bit": 15,
                "description": "This bit is used to enable the ovf_cnt of channel %s."
              },
              "OVF_CNT_RESET": {
                "bit": 16,
                "description": "Set this bit to reset the ovf_cnt of channel %s."
              }
            },
            "CH%s_HPOINT": {
              "HPOINT": {
                "bit": 0,
                "description": "The output value changes to high when the selected timers has reached the value specified by this register.",
                "width": 14
              }
            },
            "CH%s_DUTY": {
              "DUTY": {
                "bit": 0,
                "description": "This register is used to change the output duty by controlling the Lpoint.\n\nThe output value turns to low when the selected timers has reached the Lpoint.",
                "width": 19
              }
            },
            "CH%s_CONF1": {
              "DUTY_SCALE": {
                "bit": 0,
                "description": "This register is used to configure the changing step scale of duty on channel %s.",
                "width": 10
              },
              "DUTY_CYCLE": {
                "bit": 10,
                "description": "The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.",
                "width": 10
              },
              "DUTY_NUM": {
                "bit": 20,
                "description": "This register is used to control the number of times the duty cycle will be changed.",
                "width": 10
              },
              "DUTY_INC": {
                "bit": 30,
                "description": "This register is used to increase or decrease the duty of output signal on channel %s. 1: Increase; 0: Decrease."
              },
              "DUTY_START": {
                "bit": 31,
                "description": "Other configured fields in LEDC_CH%s_CONF1_REG will start to take effect when this bit is set to 1."
              }
            },
            "CH%s_DUTY_R": {
              "DUTY_CH0_R": {
                "bit": 0,
                "description": "This register stores the current duty of output signal on channel %s.",
                "width": 19
              }
            },
            "TIMER%s_CONF": {
              "DUTY_RES": {
                "bit": 0,
                "description": "This register is used to control the range of the counter in timer %s.",
                "width": 4
              },
              "CLK_DIV": {
                "bit": 4,
                "description": "This register is used to configure the divisor for the divider in timer %s.\n\nThe least significant eight bits represent the fractional part.",
                "width": 18
              },
              "PAUSE": {
                "bit": 22,
                "description": "This bit is used to suspend the counter in timer %s."
              },
              "RST": {
                "bit": 23,
                "description": "This bit is used to reset timer %s. The counter will show 0 after reset."
              },
              "TICK_SEL": {
                "bit": 24,
                "description": "This bit is used to select clock for timer %s. When this bit is set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may be not accurate.\n\n1'h0: SLOW_CLK 1'h1: REF_TICK"
              },
              "PARA_UP": {
                "bit": 25,
                "description": "Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES."
              }
            },
            "TIMER%s_VALUE": {
              "CNT": {
                "bit": 0,
                "description": "This register stores the current counter value of timer %s.",
                "width": 14
              }
            },
            "INT_RAW": {
              "OVF_INT_RAW": {
                "bit": 0,
                "description": "Triggered when the timer0 has reached its maximum counter value."
              },
              "TIMER1_OVF_INT_RAW": {
                "bit": 1,
                "description": "Triggered when the timer1 has reached its maximum counter value."
              },
              "TIMER2_OVF_INT_RAW": {
                "bit": 2,
                "description": "Triggered when the timer2 has reached its maximum counter value."
              },
              "TIMER3_OVF_INT_RAW": {
                "bit": 3,
                "description": "Triggered when the timer3 has reached its maximum counter value."
              },
              "DUTY_CHNG_END_CH0_INT_RAW": {
                "bit": 4,
                "description": "Interrupt raw bit for channel 0. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH1_INT_RAW": {
                "bit": 5,
                "description": "Interrupt raw bit for channel 1. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH2_INT_RAW": {
                "bit": 6,
                "description": "Interrupt raw bit for channel 2. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH3_INT_RAW": {
                "bit": 7,
                "description": "Interrupt raw bit for channel 3. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH4_INT_RAW": {
                "bit": 8,
                "description": "Interrupt raw bit for channel 4. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH5_INT_RAW": {
                "bit": 9,
                "description": "Interrupt raw bit for channel 5. Triggered when the gradual change of duty has finished."
              },
              "OVF_CNT_CH0_INT_RAW": {
                "bit": 10,
                "description": "Interrupt raw bit for channel 0. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH0."
              },
              "OVF_CNT_CH1_INT_RAW": {
                "bit": 11,
                "description": "Interrupt raw bit for channel 1. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH1."
              },
              "OVF_CNT_CH2_INT_RAW": {
                "bit": 12,
                "description": "Interrupt raw bit for channel 2. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH2."
              },
              "OVF_CNT_CH3_INT_RAW": {
                "bit": 13,
                "description": "Interrupt raw bit for channel 3. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH3."
              },
              "OVF_CNT_CH4_INT_RAW": {
                "bit": 14,
                "description": "Interrupt raw bit for channel 4. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH4."
              },
              "OVF_CNT_CH5_INT_RAW": {
                "bit": 15,
                "description": "Interrupt raw bit for channel 5. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH5."
              }
            },
            "INT_ST": {
              "OVF_INT_ST": {
                "bit": 0,
                "description": "This is the masked interrupt status bit for the LEDC_TIMER0_OVF_INT interrupt when LEDC_TIMER0_OVF_INT_ENA is set to 1."
              },
              "TIMER1_OVF_INT_ST": {
                "bit": 1,
                "description": "This is the masked interrupt status bit for the LEDC_TIMER1_OVF_INT interrupt when LEDC_TIMER1_OVF_INT_ENA is set to 1."
              },
              "TIMER2_OVF_INT_ST": {
                "bit": 2,
                "description": "This is the masked interrupt status bit for the LEDC_TIMER2_OVF_INT interrupt when LEDC_TIMER2_OVF_INT_ENA is set to 1."
              },
              "TIMER3_OVF_INT_ST": {
                "bit": 3,
                "description": "This is the masked interrupt status bit for the LEDC_TIMER3_OVF_INT interrupt when LEDC_TIMER3_OVF_INT_ENA is set to 1."
              },
              "DUTY_CHNG_END_CH0_INT_ST": {
                "bit": 4,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt when LEDC_DUTY_CHNG_END_CH0_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH1_INT_ST": {
                "bit": 5,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt when LEDC_DUTY_CHNG_END_CH1_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH2_INT_ST": {
                "bit": 6,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt when LEDC_DUTY_CHNG_END_CH2_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH3_INT_ST": {
                "bit": 7,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt when LEDC_DUTY_CHNG_END_CH3_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH4_INT_ST": {
                "bit": 8,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt when LEDC_DUTY_CHNG_END_CH4_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH5_INT_ST": {
                "bit": 9,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt when LEDC_DUTY_CHNG_END_CH5_INT_ENAIS set to 1."
              },
              "OVF_CNT_CH0_INT_ST": {
                "bit": 10,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH0_INT interrupt when LEDC_OVF_CNT_CH0_INT_ENA is set to 1."
              },
              "OVF_CNT_CH1_INT_ST": {
                "bit": 11,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH1_INT interrupt when LEDC_OVF_CNT_CH1_INT_ENA is set to 1."
              },
              "OVF_CNT_CH2_INT_ST": {
                "bit": 12,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH2_INT interrupt when LEDC_OVF_CNT_CH2_INT_ENA is set to 1."
              },
              "OVF_CNT_CH3_INT_ST": {
                "bit": 13,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH3_INT interrupt when LEDC_OVF_CNT_CH3_INT_ENA is set to 1."
              },
              "OVF_CNT_CH4_INT_ST": {
                "bit": 14,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH4_INT interrupt when LEDC_OVF_CNT_CH4_INT_ENA is set to 1."
              },
              "OVF_CNT_CH5_INT_ST": {
                "bit": 15,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH5_INT interrupt when LEDC_OVF_CNT_CH5_INT_ENA is set to 1."
              }
            },
            "INT_ENA": {
              "OVF_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit for the LEDC_TIMER0_OVF_INT interrupt."
              },
              "TIMER1_OVF_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit for the LEDC_TIMER1_OVF_INT interrupt."
              },
              "TIMER2_OVF_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit for the LEDC_TIMER2_OVF_INT interrupt."
              },
              "TIMER3_OVF_INT_ENA": {
                "bit": 3,
                "description": "The interrupt enable bit for the LEDC_TIMER3_OVF_INT interrupt."
              },
              "DUTY_CHNG_END_CH0_INT_ENA": {
                "bit": 4,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt."
              },
              "DUTY_CHNG_END_CH1_INT_ENA": {
                "bit": 5,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt."
              },
              "DUTY_CHNG_END_CH2_INT_ENA": {
                "bit": 6,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt."
              },
              "DUTY_CHNG_END_CH3_INT_ENA": {
                "bit": 7,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt."
              },
              "DUTY_CHNG_END_CH4_INT_ENA": {
                "bit": 8,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt."
              },
              "DUTY_CHNG_END_CH5_INT_ENA": {
                "bit": 9,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt."
              },
              "OVF_CNT_CH0_INT_ENA": {
                "bit": 10,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH0_INT interrupt."
              },
              "OVF_CNT_CH1_INT_ENA": {
                "bit": 11,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH1_INT interrupt."
              },
              "OVF_CNT_CH2_INT_ENA": {
                "bit": 12,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH2_INT interrupt."
              },
              "OVF_CNT_CH3_INT_ENA": {
                "bit": 13,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH3_INT interrupt."
              },
              "OVF_CNT_CH4_INT_ENA": {
                "bit": 14,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH4_INT interrupt."
              },
              "OVF_CNT_CH5_INT_ENA": {
                "bit": 15,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH5_INT interrupt."
              }
            },
            "INT_CLR": {
              "OVF_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the LEDC_TIMER0_OVF_INT interrupt."
              },
              "TIMER1_OVF_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the LEDC_TIMER1_OVF_INT interrupt."
              },
              "TIMER2_OVF_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear the LEDC_TIMER2_OVF_INT interrupt."
              },
              "TIMER3_OVF_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the LEDC_TIMER3_OVF_INT interrupt."
              },
              "DUTY_CHNG_END_CH0_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH0_INT interrupt."
              },
              "DUTY_CHNG_END_CH1_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH1_INT interrupt."
              },
              "DUTY_CHNG_END_CH2_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH2_INT interrupt."
              },
              "DUTY_CHNG_END_CH3_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH3_INT interrupt."
              },
              "DUTY_CHNG_END_CH4_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH4_INT interrupt."
              },
              "DUTY_CHNG_END_CH5_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH5_INT interrupt."
              },
              "OVF_CNT_CH0_INT_CLR": {
                "bit": 10,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH0_INT interrupt."
              },
              "OVF_CNT_CH1_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH1_INT interrupt."
              },
              "OVF_CNT_CH2_INT_CLR": {
                "bit": 12,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH2_INT interrupt."
              },
              "OVF_CNT_CH3_INT_CLR": {
                "bit": 13,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH3_INT interrupt."
              },
              "OVF_CNT_CH4_INT_CLR": {
                "bit": 14,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH4_INT interrupt."
              },
              "OVF_CNT_CH5_INT_CLR": {
                "bit": 15,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH5_INT interrupt."
              }
            },
            "CONF": {
              "APB_CLK_SEL": {
                "bit": 0,
                "description": "This bit is used to select clock source for the 4 timers .\n\n2'd1: APB_CLK 2'd2: RTC8M_CLK 2'd3: XTAL_CLK",
                "width": 2
              },
              "CLK_EN": {
                "bit": 31,
                "description": "This bit is used to control clock.\n\n1'b1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              }
            },
            "DATE": {
              "LEDC_DATE": {
                "bit": 0,
                "description": "This is the version control register.",
                "width": 32
              }
            }
          }
        },
        "MODEM": {
          "instances": [
            {
              "name": "MODEM_CLKRST",
              "base": "0x6004D800"
            }
          ],
          "registers": {
            "CLK_CONF": {
              "offset": "0x00",
              "size": 32,
              "description": "."
            },
            "MODEM_LP_TIMER_CONF": {
              "offset": "0x04",
              "size": 32,
              "description": "."
            },
            "COEX_LP_CLK_CONF": {
              "offset": "0x08",
              "size": 32,
              "description": "."
            },
            "BLE_TIMER_CLK_CONF": {
              "offset": "0x0C",
              "size": 32,
              "description": "."
            },
            "DATE": {
              "offset": "0x0C",
              "size": 32,
              "description": "."
            },
            "ETM_CLK_CONF": {
              "offset": "0x10",
              "size": 32,
              "description": "."
            }
          },
          "bits": {
            "CLK_CONF": {
              "CLK_EN": {
                "bit": 0,
                "description": "."
              }
            },
            "MODEM_LP_TIMER_CONF": {
              "LP_TIMER_SEL_RTC_SLOW": {
                "bit": 0,
                "description": "."
              },
              "LP_TIMER_SEL_8M": {
                "bit": 1,
                "description": "."
              },
              "LP_TIMER_SEL_XTAL": {
                "bit": 2,
                "description": "."
              },
              "LP_TIMER_SEL_XTAL32K": {
                "bit": 3,
                "description": "."
              },
              "LP_TIMER_CLK_DIV_NUM": {
                "bit": 4,
                "description": ".",
                "width": 8
              }
            },
            "COEX_LP_CLK_CONF": {
              "COEX_LPCLK_SEL_RTC_SLOW": {
                "bit": 0,
                "description": "."
              },
              "COEX_LPCLK_SEL_8M": {
                "bit": 1,
                "description": "."
              },
              "COEX_LPCLK_SEL_XTAL": {
                "bit": 2,
                "description": "."
              },
              "COEX_LPCLK_SEL_XTAL32K": {
                "bit": 3,
                "description": "."
              },
              "COEX_LPCLK_DIV_NUM": {
                "bit": 4,
                "description": ".",
                "width": 8
              }
            },
            "BLE_TIMER_CLK_CONF": {
              "BLETIMER_USE_XTAL": {
                "bit": 0,
                "description": "."
              },
              "BLETIMER_CLK_IS_ACTIVE": {
                "bit": 1,
                "description": "."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": ".",
                "width": 28
              }
            },
            "ETM_CLK_CONF": {
              "ETM_CLK_SEL": {
                "bit": 0,
                "description": "."
              },
              "ETM_CLK_ACTIVE": {
                "bit": 1,
                "description": "."
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x60026000"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0xB0",
              "size": 32,
              "description": "Random number data"
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC_CNTL",
              "base": "0x60008000",
              "irq": 21
            }
          ],
          "registers": {
            "OPTIONS0": {
              "offset": "0x00",
              "size": 32,
              "description": "register description"
            },
            "SLP_TIMER0": {
              "offset": "0x04",
              "size": 32,
              "description": "register description"
            },
            "SLP_TIMER1": {
              "offset": "0x08",
              "size": 32,
              "description": "register description"
            },
            "TIME_UPDATE": {
              "offset": "0x0C",
              "size": 32,
              "description": "register description"
            },
            "TIME_LOW0": {
              "offset": "0x10",
              "size": 32,
              "description": "register description"
            },
            "TIME_HIGH0": {
              "offset": "0x14",
              "size": 32,
              "description": "register description"
            },
            "STATE0": {
              "offset": "0x18",
              "size": 32,
              "description": "register description"
            },
            "TIMER1": {
              "offset": "0x1C",
              "size": 32,
              "description": "register description"
            },
            "TIMER2": {
              "offset": "0x20",
              "size": 32,
              "description": "register description"
            },
            "TIMER4": {
              "offset": "0x24",
              "size": 32,
              "description": "register description"
            },
            "TIMER5": {
              "offset": "0x28",
              "size": 32,
              "description": "register description"
            },
            "ANA_CONF": {
              "offset": "0x2C",
              "size": 32,
              "description": "register description"
            },
            "RESET_STATE": {
              "offset": "0x30",
              "size": 32,
              "description": "register description"
            },
            "WAKEUP_STATE": {
              "offset": "0x34",
              "size": 32,
              "description": "register description"
            },
            "INT_ENA_RTC": {
              "offset": "0x38",
              "size": 32,
              "description": "register description"
            },
            "INT_RAW_RTC": {
              "offset": "0x3C",
              "size": 32,
              "description": "register description"
            },
            "INT_ST_RTC": {
              "offset": "0x40",
              "size": 32,
              "description": "register description"
            },
            "INT_CLR_RTC": {
              "offset": "0x44",
              "size": 32,
              "description": "register description"
            },
            "STORE0": {
              "offset": "0x48",
              "size": 32,
              "description": "register description"
            },
            "STORE1": {
              "offset": "0x4C",
              "size": 32,
              "description": "register description"
            },
            "STORE2": {
              "offset": "0x50",
              "size": 32,
              "description": "register description"
            },
            "STORE3": {
              "offset": "0x54",
              "size": 32,
              "description": "register description"
            },
            "EXT_XTL_CONF": {
              "offset": "0x58",
              "size": 32,
              "description": "register description"
            },
            "EXT_WAKEUP_CONF": {
              "offset": "0x5C",
              "size": 32,
              "description": "register description"
            },
            "SLP_REJECT_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "register description"
            },
            "CPU_PERIOD_CONF": {
              "offset": "0x64",
              "size": 32,
              "description": "register description"
            },
            "CLK_CONF": {
              "offset": "0x68",
              "size": 32,
              "description": "register description"
            },
            "SLOW_CLK_CONF": {
              "offset": "0x6C",
              "size": 32,
              "description": "register description"
            },
            "BIAS_CONF": {
              "offset": "0x70",
              "size": 32,
              "description": "register description"
            },
            "RTC_CNTL": {
              "offset": "0x74",
              "size": 32,
              "description": "register description"
            },
            "PWC": {
              "offset": "0x78",
              "size": 32,
              "description": "register description"
            },
            "DIG_PWC": {
              "offset": "0x7C",
              "size": 32,
              "description": "register description"
            },
            "DIG_ISO": {
              "offset": "0x80",
              "size": 32,
              "description": "register description"
            },
            "WDTCONFIG0": {
              "offset": "0x84",
              "size": 32,
              "description": "register description"
            },
            "WDTCONFIG1": {
              "offset": "0x88",
              "size": 32,
              "description": "register description"
            },
            "WDTCONFIG2": {
              "offset": "0x8C",
              "size": 32,
              "description": "register description"
            },
            "WDTCONFIG3": {
              "offset": "0x90",
              "size": 32,
              "description": "register description"
            },
            "WDTCONFIG4": {
              "offset": "0x94",
              "size": 32,
              "description": "register description"
            },
            "WDTFEED": {
              "offset": "0x98",
              "size": 32,
              "description": "register description"
            },
            "WDTWPROTECT": {
              "offset": "0x9C",
              "size": 32,
              "description": "register description"
            },
            "SWD_CONF": {
              "offset": "0xA0",
              "size": 32,
              "description": "register description"
            },
            "SWD_WPROTECT": {
              "offset": "0xA4",
              "size": 32,
              "description": "register description"
            },
            "SW_CPU_STALL": {
              "offset": "0xA8",
              "size": 32,
              "description": "register description"
            },
            "STORE4": {
              "offset": "0xAC",
              "size": 32,
              "description": "register description"
            },
            "STORE5": {
              "offset": "0xB0",
              "size": 32,
              "description": "register description"
            },
            "STORE6": {
              "offset": "0xB4",
              "size": 32,
              "description": "register description"
            },
            "STORE7": {
              "offset": "0xB8",
              "size": 32,
              "description": "register description"
            },
            "LOW_POWER_ST": {
              "offset": "0xBC",
              "size": 32,
              "description": "register description"
            },
            "DIAG0": {
              "offset": "0xC0",
              "size": 32,
              "description": "register description"
            },
            "PAD_HOLD": {
              "offset": "0xC4",
              "size": 32,
              "description": "register description"
            },
            "DIG_PAD_HOLD": {
              "offset": "0xC8",
              "size": 32,
              "description": "register description"
            },
            "BROWN_OUT": {
              "offset": "0xCC",
              "size": 32,
              "description": "register description"
            },
            "TIME_LOW1": {
              "offset": "0xD0",
              "size": 32,
              "description": "register description"
            },
            "TIME_HIGH1": {
              "offset": "0xD4",
              "size": 32,
              "description": "register description"
            },
            "USB_CONF": {
              "offset": "0xD8",
              "size": 32,
              "description": "register description"
            },
            "SLP_REJECT_CAUSE": {
              "offset": "0xDC",
              "size": 32,
              "description": "register description"
            },
            "OPTION1": {
              "offset": "0xE0",
              "size": 32,
              "description": "register description"
            },
            "SLP_WAKEUP_CAUSE": {
              "offset": "0xE4",
              "size": 32,
              "description": "register description"
            },
            "ULP_CP_TIMER_1": {
              "offset": "0xE8",
              "size": 32,
              "description": "register description"
            },
            "INT_ENA_RTC_W1TS": {
              "offset": "0xEC",
              "size": 32,
              "description": "register description"
            },
            "INT_ENA_RTC_W1TC": {
              "offset": "0xF0",
              "size": 32,
              "description": "register description"
            },
            "CNTL_RETENTION_CTRL": {
              "offset": "0xF4",
              "size": 32,
              "description": "register description"
            },
            "FIB_SEL": {
              "offset": "0xF8",
              "size": 32,
              "description": "register description"
            },
            "CNTL_GPIO_WAKEUP": {
              "offset": "0xFC",
              "size": 32,
              "description": "register description"
            },
            "CNTL_DBG_SEL": {
              "offset": "0x100",
              "size": 32,
              "description": "register description"
            },
            "CNTL_DBG_MAP": {
              "offset": "0x104",
              "size": 32,
              "description": "register description"
            },
            "CNTL_SENSOR_CTRL": {
              "offset": "0x108",
              "size": 32,
              "description": "register description"
            },
            "CNTL_DBG_SAR_SEL": {
              "offset": "0x10C",
              "size": 32,
              "description": "register description"
            },
            "CNTL_DATE": {
              "offset": "0x1FC",
              "size": 32,
              "description": "register description"
            }
          },
          "bits": {
            "OPTIONS0": {
              "SW_STALL_PROCPU_C0": {
                "bit": 2,
                "description": "{reg_sw_stall_procpu_c1[5:0],  reg_sw_stall_procpu_c0[1:0]} == 0x86 will stall PRO CPU",
                "width": 2
              },
              "SW_PROCPU_RST": {
                "bit": 5,
                "description": "PRO CPU SW reset"
              },
              "BB_I2C_FORCE_PD": {
                "bit": 6,
                "description": "BB_I2C force power down"
              },
              "BB_I2C_FORCE_PU": {
                "bit": 7,
                "description": "BB_I2C force power up"
              },
              "BBPLL_I2C_FORCE_PD": {
                "bit": 8,
                "description": "BB_PLL _I2C force power down"
              },
              "BBPLL_I2C_FORCE_PU": {
                "bit": 9,
                "description": "BB_PLL_I2C force power up"
              },
              "BBPLL_FORCE_PD": {
                "bit": 10,
                "description": "BB_PLL force power down"
              },
              "BBPLL_FORCE_PU": {
                "bit": 11,
                "description": "BB_PLL force power up"
              },
              "XTL_FORCE_PD": {
                "bit": 12,
                "description": "crystall force power down"
              },
              "XTL_FORCE_PU": {
                "bit": 13,
                "description": "crystall force power up"
              },
              "XTL_EN_WAIT": {
                "bit": 14,
                "description": "wait bias_sleep and current source wakeup",
                "width": 4
              },
              "XTL_EXT_CTR_SEL": {
                "bit": 20,
                "description": "Need add desc",
                "width": 3
              },
              "ANALOG_FORCE_ISO": {
                "bit": 25,
                "description": "Need add desc"
              },
              "ANALOG_FORCE_NOISO": {
                "bit": 28,
                "description": "Need add desc"
              },
              "DG_WRAP_FORCE_RST": {
                "bit": 29,
                "description": "digital wrap force reset in deep sleep"
              },
              "DG_WRAP_FORCE_NORST": {
                "bit": 30,
                "description": "digital core force no reset in deep sleep"
              },
              "SW_SYS_RST": {
                "bit": 31,
                "description": "SW system reset"
              }
            },
            "SLP_TIMER0": {
              "SLP_VAL_LO": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "SLP_TIMER1": {
              "SLP_VAL_HI": {
                "bit": 0,
                "description": "RTC sleep timer high 16 bits",
                "width": 16
              },
              "MAIN_TIMER_ALARM_EN": {
                "bit": 16,
                "description": "timer alarm enable bit"
              }
            },
            "TIME_UPDATE": {
              "TIMER_SYS_STALL": {
                "bit": 27,
                "description": "Enable to record system stall time"
              },
              "TIMER_XTL_OFF": {
                "bit": 28,
                "description": "Enable to record 40M XTAL OFF time"
              },
              "TIMER_SYS_RST": {
                "bit": 29,
                "description": "enable to record system reset time"
              },
              "TIME_UPDATE": {
                "bit": 31,
                "description": "Set 1: to update register with RTC timer"
              }
            },
            "TIME_LOW0": {
              "TIMER_VALUE0_LOW": {
                "bit": 0,
                "description": "RTC timer low 32 bits",
                "width": 32
              }
            },
            "TIME_HIGH0": {
              "TIMER_VALUE0_HIGH": {
                "bit": 0,
                "description": "RTC timer high 16 bits",
                "width": 16
              }
            },
            "STATE0": {
              "SW_CPU_INT": {
                "bit": 0,
                "description": "rtc software interrupt to main cpu"
              },
              "SLP_REJECT_CAUSE_CLR": {
                "bit": 1,
                "description": "clear rtc sleep reject cause"
              },
              "APB2RTC_BRIDGE_SEL": {
                "bit": 22,
                "description": "1: APB to RTC using bridge"
              },
              "SDIO_ACTIVE_IND": {
                "bit": 28,
                "description": "SDIO active indication"
              },
              "SLP_WAKEUP": {
                "bit": 29,
                "description": "leep wakeup bit"
              },
              "SLP_REJECT": {
                "bit": 30,
                "description": "leep reject bit"
              },
              "SLEEP_EN": {
                "bit": 31,
                "description": "sleep enable bit"
              }
            },
            "TIMER1": {
              "CPU_STALL_EN": {
                "bit": 0,
                "description": "CPU stall enable bit"
              },
              "CPU_STALL_WAIT": {
                "bit": 1,
                "description": "CPU stall wait cycles in fast_clk_rtc",
                "width": 5
              },
              "CK8M_WAIT": {
                "bit": 6,
                "description": "CK8M wait cycles in slow_clk_rtc",
                "width": 8
              },
              "XTL_BUF_WAIT": {
                "bit": 14,
                "description": "XTAL wait cycles in slow_clk_rtc",
                "width": 10
              },
              "PLL_BUF_WAIT": {
                "bit": 24,
                "description": "PLL wait cycles in slow_clk_rtc",
                "width": 8
              }
            },
            "TIMER2": {
              "MIN_TIME_CK8M_OFF": {
                "bit": 24,
                "description": "minimal cycles in slow_clk_rtc for CK8M in power down state",
                "width": 8
              }
            },
            "TIMER4": {
              "DG_WRAP_WAIT_TIMER": {
                "bit": 16,
                "description": "Need add desc",
                "width": 9
              },
              "DG_WRAP_POWERUP_TIMER": {
                "bit": 25,
                "description": "Need add desc",
                "width": 7
              }
            },
            "TIMER5": {
              "MIN_SLP_VAL": {
                "bit": 8,
                "description": "minimal sleep cycles in slow_clk_rtc",
                "width": 8
              }
            },
            "ANA_CONF": {
              "I2C_RESET_POR_FORCE_PD": {
                "bit": 18,
                "description": "Need add desc"
              },
              "I2C_RESET_POR_FORCE_PU": {
                "bit": 19,
                "description": "Need add desc"
              },
              "SAR_I2C_PU": {
                "bit": 22,
                "description": "PLLA force power up"
              },
              "BBPLL_CAL_SLP_START": {
                "bit": 25,
                "description": "start BBPLL calibration during sleep"
              },
              "TXRF_I2C_PU": {
                "bit": 27,
                "description": "1: TXRF_I2C power up"
              },
              "RFRX_PBUS_PU": {
                "bit": 28,
                "description": "1: RFRX_PBUS power up"
              },
              "CKGEN_I2C_PU": {
                "bit": 30,
                "description": "1: CKGEN_I2C power up"
              },
              "PLL_I2C_PU": {
                "bit": 31,
                "description": "Need add desc"
              },
              "PLLA_FORCE_PD": {
                "bit": 23,
                "description": "PLLA force power down"
              },
              "PLLA_FORCE_PU": {
                "bit": 24,
                "description": "PLLA force power up"
              }
            },
            "RESET_STATE": {
              "RESET_CAUSE_PROCPU": {
                "bit": 0,
                "description": "reset cause of PRO CPU",
                "width": 6
              },
              "STAT_VECTOR_SEL_PROCPU": {
                "bit": 13,
                "description": "PRO CPU state vector sel"
              },
              "OCD_HALT_ON_RESET_PROCPU": {
                "bit": 19,
                "description": "PROCPU OcdHaltOnReset"
              },
              "DRESET_MASK_PROCPU": {
                "bit": 20,
                "description": "Need add desc"
              }
            },
            "WAKEUP_STATE": {
              "WAKEUP_ENA": {
                "bit": 15,
                "description": "wakeup enable bitmap",
                "width": 17
              }
            },
            "INT_ENA_RTC": {
              "SLP_WAKEUP_INT_ENA": {
                "bit": 0,
                "description": "enable sleep wakeup interrupt"
              },
              "SLP_REJECT_INT_ENA": {
                "bit": 1,
                "description": "enable sleep reject interrupt"
              },
              "WDT_INT_ENA": {
                "bit": 3,
                "description": "enable RTC WDT interrupt"
              },
              "BROWN_OUT_INT_ENA": {
                "bit": 9,
                "description": "enable brown out interrupt"
              },
              "MAIN_TIMER_INT_ENA": {
                "bit": 10,
                "description": "enable RTC main timer interrupt"
              },
              "SWD_INT_ENA": {
                "bit": 15,
                "description": "enable super watch dog interrupt"
              },
              "BBPLL_CAL_INT_ENA": {
                "bit": 20,
                "description": "Need add desc"
              }
            },
            "INT_RAW_RTC": {
              "SLP_WAKEUP_INT_RAW": {
                "bit": 0,
                "description": "sleep wakeup interrupt raw"
              },
              "SLP_REJECT_INT_RAW": {
                "bit": 1,
                "description": "sleep reject interrupt raw"
              },
              "WDT_INT_RAW": {
                "bit": 3,
                "description": "RTC WDT interrupt raw"
              },
              "BROWN_OUT_INT_RAW": {
                "bit": 9,
                "description": "brown out interrupt raw"
              },
              "MAIN_TIMER_INT_RAW": {
                "bit": 10,
                "description": "RTC main timer interrupt raw"
              },
              "SWD_INT_RAW": {
                "bit": 15,
                "description": "super watch dog interrupt raw"
              },
              "BBPLL_CAL_INT_RAW": {
                "bit": 20,
                "description": "Need add desc"
              }
            },
            "INT_ST_RTC": {
              "SLP_WAKEUP_INT_ST": {
                "bit": 0,
                "description": "sleep wakeup interrupt state"
              },
              "SLP_REJECT_INT_ST": {
                "bit": 1,
                "description": "sleep reject interrupt state"
              },
              "WDT_INT_ST": {
                "bit": 3,
                "description": "RTC WDT interrupt state"
              },
              "BROWN_OUT_INT_ST": {
                "bit": 9,
                "description": "brown out interrupt state"
              },
              "MAIN_TIMER_INT_ST": {
                "bit": 10,
                "description": "RTC main timer interrupt state"
              },
              "SWD_INT_ST": {
                "bit": 15,
                "description": "super watch dog interrupt state"
              },
              "BBPLL_CAL_INT_ST": {
                "bit": 20,
                "description": "Need add desc"
              }
            },
            "INT_CLR_RTC": {
              "SLP_WAKEUP_INT_CLR": {
                "bit": 0,
                "description": "Clear sleep wakeup interrupt state"
              },
              "SLP_REJECT_INT_CLR": {
                "bit": 1,
                "description": "Clear sleep reject interrupt state"
              },
              "WDT_INT_CLR": {
                "bit": 3,
                "description": "Clear RTC WDT interrupt state"
              },
              "BROWN_OUT_INT_CLR": {
                "bit": 9,
                "description": "Clear brown out interrupt state"
              },
              "MAIN_TIMER_INT_CLR": {
                "bit": 10,
                "description": "Clear RTC main timer interrupt state"
              },
              "SWD_INT_CLR": {
                "bit": 15,
                "description": "Clear super watch dog interrupt state"
              },
              "BBPLL_CAL_INT_CLR": {
                "bit": 20,
                "description": "Need add desc"
              }
            },
            "STORE0": {
              "SCRATCH0": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "STORE1": {
              "SCRATCH1": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "STORE2": {
              "SCRATCH2": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "STORE3": {
              "SCRATCH3": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "EXT_XTL_CONF": {
              "XTL_EXT_CTR_LV": {
                "bit": 30,
                "description": "0: power down XTAL at high level"
              },
              "XTL_EXT_CTR_EN": {
                "bit": 31,
                "description": "Need add desc"
              }
            },
            "EXT_WAKEUP_CONF": {
              "GPIO_WAKEUP_FILTER": {
                "bit": 31,
                "description": "enable filter for gpio wakeup event"
              }
            },
            "SLP_REJECT_CONF": {
              "SLEEP_REJECT_ENA": {
                "bit": 12,
                "description": "sleep reject enable",
                "width": 18
              },
              "LIGHT_SLP_REJECT_EN": {
                "bit": 30,
                "description": "enable reject for light sleep"
              },
              "DEEP_SLP_REJECT_EN": {
                "bit": 31,
                "description": "enable reject for deep sleep"
              }
            },
            "CPU_PERIOD_CONF": {
              "CPUSEL_CONF": {
                "bit": 29,
                "description": "CPU sel option"
              },
              "CPUPERIOD_SEL": {
                "bit": 30,
                "description": "Need add desc",
                "width": 2
              }
            },
            "CLK_CONF": {
              "EFUSE_CLK_FORCE_GATING": {
                "bit": 1,
                "description": "Need add desc"
              },
              "EFUSE_CLK_FORCE_NOGATING": {
                "bit": 2,
                "description": "Need add desc"
              },
              "CK8M_DIV_SEL_VLD": {
                "bit": 3,
                "description": "used to sync reg_ck8m_div_sel bus. Clear vld before set reg_ck8m_div_sel"
              },
              "CK8M_DIV": {
                "bit": 4,
                "description": "CK8M_D256_OUT divider. 00: div128",
                "width": 2
              },
              "ENB_CK8M": {
                "bit": 6,
                "description": "disable CK8M and CK8M_D256_OUT"
              },
              "ENB_CK8M_DIV": {
                "bit": 7,
                "description": "1: CK8M_D256_OUT is actually CK8M"
              },
              "DIG_XTAL32K_EN": {
                "bit": 8,
                "description": "enable CK_XTAL_32K for digital core (no relationship with RTC core)"
              },
              "DIG_CLK8M_D256_EN": {
                "bit": 9,
                "description": "enable CK8M_D256_OUT for digital core (no relationship with RTC core)"
              },
              "DIG_CLK8M_EN": {
                "bit": 10,
                "description": "enable CK8M for digital core (no relationship with RTC core)"
              },
              "CK8M_DIV_SEL": {
                "bit": 12,
                "description": "divider = reg_ck8m_div_sel + 1",
                "width": 3
              },
              "XTAL_FORCE_NOGATING": {
                "bit": 15,
                "description": "XTAL force no gating during sleep"
              },
              "CK8M_FORCE_NOGATING": {
                "bit": 16,
                "description": "CK8M force no gating during sleep"
              },
              "CK8M_DFREQ": {
                "bit": 17,
                "description": "CK8M_DFREQ",
                "width": 8
              },
              "CK8M_FORCE_PD": {
                "bit": 25,
                "description": "CK8M force power down"
              },
              "CK8M_FORCE_PU": {
                "bit": 26,
                "description": "CK8M force power up"
              },
              "XTAL_GLOBAL_FORCE_GATING": {
                "bit": 27,
                "description": "Need add desc"
              },
              "XTAL_GLOBAL_FORCE_NOGATING": {
                "bit": 28,
                "description": "Need add desc"
              },
              "FAST_CLK_RTC_SEL": {
                "bit": 29,
                "description": "fast_clk_rtc sel. 0: XTAL div 4"
              },
              "ANA_CLK_RTC_SEL": {
                "bit": 30,
                "description": "Need add desc",
                "width": 2
              }
            },
            "SLOW_CLK_CONF": {
              "ANA_CLK_DIV_VLD": {
                "bit": 22,
                "description": "used to sync div bus. clear vld before set reg_rtc_ana_clk_div"
              },
              "ANA_CLK_DIV": {
                "bit": 23,
                "description": "Need add desc",
                "width": 8
              },
              "SLOW_CLK_NEXT_EDGE": {
                "bit": 31,
                "description": "Need add desc"
              }
            },
            "BIAS_CONF": {
              "DG_VDD_DRV_B_SLP": {
                "bit": 0,
                "description": "Need add desc",
                "width": 8
              },
              "DG_VDD_DRV_B_SLP_EN": {
                "bit": 8,
                "description": "Need add desc"
              },
              "BIAS_BUF_IDLE": {
                "bit": 10,
                "description": "Need add desc"
              },
              "BIAS_BUF_WAKE": {
                "bit": 11,
                "description": "Need add desc"
              },
              "BIAS_BUF_DEEP_SLP": {
                "bit": 12,
                "description": "Need add desc"
              },
              "BIAS_BUF_MONITOR": {
                "bit": 13,
                "description": "Need add desc"
              },
              "PD_CUR_DEEP_SLP": {
                "bit": 14,
                "description": "xpd cur when rtc in sleep_state"
              },
              "PD_CUR_MONITOR": {
                "bit": 15,
                "description": "xpd cur when rtc in monitor state"
              },
              "BIAS_SLEEP_DEEP_SLP": {
                "bit": 16,
                "description": "bias_sleep when rtc in sleep_state"
              },
              "BIAS_SLEEP_MONITOR": {
                "bit": 17,
                "description": "bias_sleep when rtc in monitor state"
              },
              "DBG_ATTEN_DEEP_SLP": {
                "bit": 18,
                "description": "DBG_ATTEN when rtc in sleep state",
                "width": 4
              },
              "DBG_ATTEN_MONITOR": {
                "bit": 22,
                "description": "DBG_ATTEN when rtc in active state",
                "width": 4
              },
              "DBG_ATTEN_ACTIVE": {
                "bit": 26,
                "description": "Need add desc",
                "width": 4
              }
            },
            "RTC_CNTL": {
              "DIG_REG_CAL_EN": {
                "bit": 7,
                "description": "Need add desc"
              },
              "SCK_DCAP": {
                "bit": 14,
                "description": "SCK_DCAP",
                "width": 8
              },
              "REGULATOR_FORCE_PD": {
                "bit": 30,
                "description": "RTC_REG force power down (for RTC_REG power down means decrease the voltage to 0.8v or lower )"
              },
              "REGULATOR_FORCE_PU": {
                "bit": 31,
                "description": "Need add desc"
              }
            },
            "PWC": {
              "PAD_FORCE_HOLD": {
                "bit": 21,
                "description": "rtc pad force hold"
              }
            },
            "DIG_PWC": {
              "VDD_SPI_PWR_DRV": {
                "bit": 0,
                "description": "Need add desc",
                "width": 2
              },
              "VDD_SPI_PWR_FORCE": {
                "bit": 2,
                "description": "Need add desc"
              },
              "VDD_SPI_PD_EN": {
                "bit": 3,
                "description": "Need add desc"
              },
              "LSLP_MEM_FORCE_PD": {
                "bit": 4,
                "description": "memories in digital core force PD in sleep"
              },
              "LSLP_MEM_FORCE_PU": {
                "bit": 5,
                "description": "memories in digital core force no PD in sleep"
              },
              "DG_WRAP_FORCE_PD": {
                "bit": 19,
                "description": "digital core force power down"
              },
              "DG_WRAP_FORCE_PU": {
                "bit": 20,
                "description": "digital core force power up"
              },
              "DG_WRAP_PD_EN": {
                "bit": 31,
                "description": "Need add desc"
              }
            },
            "DIG_ISO": {
              "FORCE_OFF": {
                "bit": 7,
                "description": "Need add desc"
              },
              "FORCE_ON": {
                "bit": 8,
                "description": "Need add desc"
              },
              "DG_PAD_AUTOHOLD": {
                "bit": 9,
                "description": "read only register to indicate digital pad auto-hold status"
              },
              "CLR_DG_PAD_AUTOHOLD": {
                "bit": 10,
                "description": "wtite only register to clear digital pad auto-hold"
              },
              "DG_PAD_AUTOHOLD_EN": {
                "bit": 11,
                "description": "digital pad enable auto-hold"
              },
              "DG_PAD_FORCE_NOISO": {
                "bit": 12,
                "description": "digital pad force no ISO"
              },
              "DG_PAD_FORCE_ISO": {
                "bit": 13,
                "description": "digital pad force ISO"
              },
              "DG_PAD_FORCE_UNHOLD": {
                "bit": 14,
                "description": "digital pad force un-hold"
              },
              "DG_PAD_FORCE_HOLD": {
                "bit": 15,
                "description": "digital pad force hold"
              },
              "DG_WRAP_FORCE_ISO": {
                "bit": 30,
                "description": "digital core force ISO"
              },
              "DG_WRAP_FORCE_NOISO": {
                "bit": 31,
                "description": "Need add desc"
              }
            },
            "WDTCONFIG0": {
              "WDT_CHIP_RESET_WIDTH": {
                "bit": 0,
                "description": "chip reset siginal pulse width",
                "width": 8
              },
              "WDT_CHIP_RESET_EN": {
                "bit": 8,
                "description": "wdt reset whole chip enable"
              },
              "WDT_PAUSE_IN_SLP": {
                "bit": 9,
                "description": "pause WDT in sleep"
              },
              "WDT_PROCPU_RESET_EN": {
                "bit": 11,
                "description": "enable WDT reset PRO CPU"
              },
              "WDT_FLASHBOOT_MOD_EN": {
                "bit": 12,
                "description": "enable WDT in flash boot"
              },
              "WDT_SYS_RESET_LENGTH": {
                "bit": 13,
                "description": "system reset counter length",
                "width": 3
              },
              "WDT_CPU_RESET_LENGTH": {
                "bit": 16,
                "description": "CPU reset counter length",
                "width": 3
              },
              "WDT_STG3": {
                "bit": 19,
                "description": "1: interrupt stage en",
                "width": 3
              },
              "WDT_STG2": {
                "bit": 22,
                "description": "1: interrupt stage en",
                "width": 3
              },
              "WDT_STG1": {
                "bit": 25,
                "description": "1: interrupt stage en",
                "width": 3
              },
              "WDT_STG0": {
                "bit": 28,
                "description": "1: interrupt stage en",
                "width": 3
              },
              "WDT_EN": {
                "bit": 31,
                "description": "Need add desc"
              }
            },
            "WDTCONFIG1": {
              "WDT_STG0_HOLD": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "WDTCONFIG2": {
              "WDT_STG1_HOLD": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "WDTCONFIG3": {
              "WDT_STG2_HOLD": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "WDTCONFIG4": {
              "WDT_STG3_HOLD": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "WDTFEED": {
              "WDT_FEED": {
                "bit": 31,
                "description": "Need add desc"
              }
            },
            "WDTWPROTECT": {
              "WDT_WKEY": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "SWD_CONF": {
              "SWD_RESET_FLAG": {
                "bit": 0,
                "description": "swd reset flag"
              },
              "SWD_FEED_INT": {
                "bit": 1,
                "description": "swd interrupt for feeding"
              },
              "SWD_BYPASS_RST": {
                "bit": 17,
                "description": "Need add desc"
              },
              "SWD_SIGNAL_WIDTH": {
                "bit": 18,
                "description": "adjust signal width send to swd",
                "width": 10
              },
              "SWD_RST_FLAG_CLR": {
                "bit": 28,
                "description": "reset swd reset flag"
              },
              "SWD_FEED": {
                "bit": 29,
                "description": "Sw feed swd"
              },
              "SWD_DISABLE": {
                "bit": 30,
                "description": "disabel SWD"
              },
              "SWD_AUTO_FEED_EN": {
                "bit": 31,
                "description": "automatically feed swd when int comes"
              }
            },
            "SWD_WPROTECT": {
              "SWD_WKEY": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "SW_CPU_STALL": {
              "SW_STALL_PROCPU_C1": {
                "bit": 26,
                "description": "Need add desc",
                "width": 6
              }
            },
            "STORE4": {
              "SCRATCH4": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "STORE5": {
              "SCRATCH5": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "STORE6": {
              "SCRATCH6": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "STORE7": {
              "SCRATCH7": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "LOW_POWER_ST": {
              "XPD_DIG": {
                "bit": 8,
                "description": "digital wrap power down"
              },
              "TOUCH_STATE_START": {
                "bit": 9,
                "description": "touch should start to work"
              },
              "TOUCH_STATE_SWITCH": {
                "bit": 10,
                "description": "touch is about to working. Switch rtc main state"
              },
              "TOUCH_STATE_SLP": {
                "bit": 11,
                "description": "touch is in sleep state"
              },
              "TOUCH_STATE_DONE": {
                "bit": 12,
                "description": "touch is done"
              },
              "COCPU_STATE_START": {
                "bit": 13,
                "description": "ulp/cocpu should start to work"
              },
              "COCPU_STATE_SWITCH": {
                "bit": 14,
                "description": "ulp/cocpu is about to working. Switch rtc main state"
              },
              "COCPU_STATE_SLP": {
                "bit": 15,
                "description": "ulp/cocpu is in sleep state"
              },
              "COCPU_STATE_DONE": {
                "bit": 16,
                "description": "ulp/cocpu is done"
              },
              "MAIN_STATE_XTAL_ISO": {
                "bit": 17,
                "description": "no use any more"
              },
              "MAIN_STATE_PLL_ON": {
                "bit": 18,
                "description": "rtc main state machine is in states that pll should be running"
              },
              "RDY_FOR_WAKEUP": {
                "bit": 19,
                "description": "rtc is ready to receive wake up trigger from wake up source"
              },
              "MAIN_STATE_WAIT_END": {
                "bit": 20,
                "description": "rtc main state machine has been waited for some cycles"
              },
              "IN_WAKEUP_STATE": {
                "bit": 21,
                "description": "rtc main state machine is in the states of wakeup process"
              },
              "IN_LOW_POWER_STATE": {
                "bit": 22,
                "description": "rtc main state machine is in the states of low power"
              },
              "MAIN_STATE_IN_WAIT_8M": {
                "bit": 23,
                "description": "rtc main state machine is in wait 8m state"
              },
              "MAIN_STATE_IN_WAIT_PLL": {
                "bit": 24,
                "description": "rtc main state machine is in wait pll state"
              },
              "MAIN_STATE_IN_WAIT_XTL": {
                "bit": 25,
                "description": "rtc main state machine is in wait xtal state"
              },
              "MAIN_STATE_IN_SLP": {
                "bit": 26,
                "description": "rtc main state machine is in sleep state"
              },
              "MAIN_STATE_IN_IDLE": {
                "bit": 27,
                "description": "rtc main state machine is in idle state"
              },
              "MAIN_STATE": {
                "bit": 28,
                "description": "rtc main state machine status",
                "width": 4
              }
            },
            "DIAG0": {
              "LOW_POWER_DIAG1": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "PAD_HOLD": {
              "GPIO_PIN0_HOLD": {
                "bit": 0,
                "description": "Need add desc"
              },
              "GPIO_PIN1_HOLD": {
                "bit": 1,
                "description": "Need add desc"
              },
              "GPIO_PIN2_HOLD": {
                "bit": 2,
                "description": "Need add desc"
              },
              "GPIO_PIN3_HOLD": {
                "bit": 3,
                "description": "Need add desc"
              },
              "GPIO_PIN4_HOLD": {
                "bit": 4,
                "description": "Need add desc"
              },
              "GPIO_PIN5_HOLD": {
                "bit": 5,
                "description": "Need add desc"
              }
            },
            "DIG_PAD_HOLD": {
              "DIG_PAD_HOLD": {
                "bit": 0,
                "description": "Need add desc",
                "width": 32
              }
            },
            "BROWN_OUT": {
              "BROWN_OUT_INT_WAIT": {
                "bit": 4,
                "description": "brown out interrupt wait cycles",
                "width": 10
              },
              "BROWN_OUT_CLOSE_FLASH_ENA": {
                "bit": 14,
                "description": "enable close flash when brown out happens"
              },
              "BROWN_OUT_PD_RF_ENA": {
                "bit": 15,
                "description": "enable power down RF when brown out happens"
              },
              "BROWN_OUT_RST_WAIT": {
                "bit": 16,
                "description": "brown out reset wait cycles",
                "width": 10
              },
              "BROWN_OUT_RST_ENA": {
                "bit": 26,
                "description": "enable brown out reset"
              },
              "BROWN_OUT_RST_SEL": {
                "bit": 27,
                "description": "1:  4-pos reset"
              },
              "BROWN_OUT_ANA_RST_EN": {
                "bit": 28,
                "description": "Need add desc"
              },
              "BROWN_OUT_CNT_CLR": {
                "bit": 29,
                "description": "clear brown out counter"
              },
              "BROWN_OUT_ENA": {
                "bit": 30,
                "description": "enable brown out"
              },
              "DET": {
                "bit": 31,
                "description": "Need add desc"
              }
            },
            "TIME_LOW1": {
              "TIMER_VALUE1_LOW": {
                "bit": 0,
                "description": "RTC timer low 32 bits",
                "width": 32
              }
            },
            "TIME_HIGH1": {
              "TIMER_VALUE1_HIGH": {
                "bit": 0,
                "description": "RTC timer high 16 bits",
                "width": 16
              }
            },
            "USB_CONF": {
              "IO_MUX_RESET_DISABLE": {
                "bit": 18,
                "description": "Need add desc"
              }
            },
            "SLP_REJECT_CAUSE": {
              "REJECT_CAUSE": {
                "bit": 0,
                "description": "sleep reject cause",
                "width": 18
              }
            },
            "OPTION1": {
              "FORCE_DOWNLOAD_BOOT": {
                "bit": 0,
                "description": "Need add desc"
              }
            },
            "SLP_WAKEUP_CAUSE": {
              "WAKEUP_CAUSE": {
                "bit": 0,
                "description": "sleep wakeup cause",
                "width": 17
              }
            },
            "ULP_CP_TIMER_1": {
              "ULP_CP_TIMER_SLP_CYCLE": {
                "bit": 8,
                "description": "sleep cycles for ULP-coprocessor timer",
                "width": 24
              }
            },
            "INT_ENA_RTC_W1TS": {
              "SLP_WAKEUP_INT_ENA_W1TS": {
                "bit": 0,
                "description": "enable sleep wakeup interrupt"
              },
              "SLP_REJECT_INT_ENA_W1TS": {
                "bit": 1,
                "description": "enable sleep reject interrupt"
              },
              "WDT_INT_ENA_W1TS": {
                "bit": 3,
                "description": "enable RTC WDT interrupt"
              },
              "BROWN_OUT_INT_ENA_W1TS": {
                "bit": 9,
                "description": "enable brown out interrupt"
              },
              "MAIN_TIMER_INT_ENA_W1TS": {
                "bit": 10,
                "description": "enable RTC main timer interrupt"
              },
              "SWD_INT_ENA_W1TS": {
                "bit": 15,
                "description": "enable super watch dog interrupt"
              },
              "BBPLL_CAL_INT_ENA_W1TS": {
                "bit": 20,
                "description": "Need add desc"
              }
            },
            "INT_ENA_RTC_W1TC": {
              "SLP_WAKEUP_INT_ENA_W1TC": {
                "bit": 0,
                "description": "enable sleep wakeup interrupt"
              },
              "SLP_REJECT_INT_ENA_W1TC": {
                "bit": 1,
                "description": "enable sleep reject interrupt"
              },
              "WDT_INT_ENA_W1TC": {
                "bit": 3,
                "description": "enable RTC WDT interrupt"
              },
              "BROWN_OUT_INT_ENA_W1TC": {
                "bit": 9,
                "description": "enable brown out interrupt"
              },
              "MAIN_TIMER_INT_ENA_W1TC": {
                "bit": 10,
                "description": "enable RTC main timer interrupt"
              },
              "SWD_INT_ENA_W1TC": {
                "bit": 15,
                "description": "enable super watch dog interrupt"
              },
              "BBPLL_CAL_INT_ENA_W1TC": {
                "bit": 20,
                "description": "Need add desc"
              }
            },
            "CNTL_RETENTION_CTRL": {
              "RETENTION_CLK_SEL": {
                "bit": 18,
                "description": "Need add desc"
              },
              "RETENTION_DONE_WAIT": {
                "bit": 19,
                "description": "Need add desc",
                "width": 3
              },
              "RETENTION_CLKOFF_WAIT": {
                "bit": 22,
                "description": "Need add desc",
                "width": 4
              },
              "RETENTION_EN": {
                "bit": 26,
                "description": "Need add desc"
              },
              "RETENTION_WAIT": {
                "bit": 27,
                "description": "wait cycles for rention operation",
                "width": 5
              }
            },
            "FIB_SEL": {
              "FIB_SEL": {
                "bit": 0,
                "description": "select use analog fib signal",
                "width": 3
              }
            },
            "CNTL_GPIO_WAKEUP": {
              "GPIO_WAKEUP_STATUS": {
                "bit": 0,
                "description": "Need add desc",
                "width": 6
              },
              "GPIO_WAKEUP_STATUS_CLR": {
                "bit": 6,
                "description": "Need add desc"
              },
              "GPIO_PIN_CLK_GATE": {
                "bit": 7,
                "description": "Need add desc"
              },
              "GPIO_PIN5_INT_TYPE": {
                "bit": 8,
                "description": "Need add desc",
                "width": 3
              },
              "GPIO_PIN4_INT_TYPE": {
                "bit": 11,
                "description": "Need add desc",
                "width": 3
              },
              "GPIO_PIN3_INT_TYPE": {
                "bit": 14,
                "description": "Need add desc",
                "width": 3
              },
              "GPIO_PIN2_INT_TYPE": {
                "bit": 17,
                "description": "Need add desc",
                "width": 3
              },
              "GPIO_PIN1_INT_TYPE": {
                "bit": 20,
                "description": "Need add desc",
                "width": 3
              },
              "GPIO_PIN0_INT_TYPE": {
                "bit": 23,
                "description": "Need add desc",
                "width": 3
              },
              "GPIO_PIN5_WAKEUP_ENABLE": {
                "bit": 26,
                "description": "Need add desc"
              },
              "GPIO_PIN4_WAKEUP_ENABLE": {
                "bit": 27,
                "description": "Need add desc"
              },
              "GPIO_PIN3_WAKEUP_ENABLE": {
                "bit": 28,
                "description": "Need add desc"
              },
              "GPIO_PIN2_WAKEUP_ENABLE": {
                "bit": 29,
                "description": "Need add desc"
              },
              "GPIO_PIN1_WAKEUP_ENABLE": {
                "bit": 30,
                "description": "Need add desc"
              },
              "GPIO_PIN0_WAKEUP_ENABLE": {
                "bit": 31,
                "description": "Need add desc"
              }
            },
            "CNTL_DBG_SEL": {
              "DEBUG_12M_NO_GATING": {
                "bit": 1,
                "description": "Need add desc"
              },
              "DEBUG_BIT_SEL": {
                "bit": 2,
                "description": "Need add desc",
                "width": 5
              },
              "DEBUG_SEL0": {
                "bit": 7,
                "description": "Need add desc",
                "width": 5
              },
              "DEBUG_SEL1": {
                "bit": 12,
                "description": "Need add desc",
                "width": 5
              },
              "DEBUG_SEL2": {
                "bit": 17,
                "description": "Need add desc",
                "width": 5
              },
              "DEBUG_SEL3": {
                "bit": 22,
                "description": "Need add desc",
                "width": 5
              },
              "DEBUG_SEL4": {
                "bit": 27,
                "description": "Need add desc",
                "width": 5
              }
            },
            "CNTL_DBG_MAP": {
              "GPIO_PIN5_MUX_SEL": {
                "bit": 2,
                "description": "Need add desc"
              },
              "GPIO_PIN4_MUX_SEL": {
                "bit": 3,
                "description": "Need add desc"
              },
              "GPIO_PIN3_MUX_SEL": {
                "bit": 4,
                "description": "Need add desc"
              },
              "GPIO_PIN2_MUX_SEL": {
                "bit": 5,
                "description": "Need add desc"
              },
              "GPIO_PIN1_MUX_SEL": {
                "bit": 6,
                "description": "Need add desc"
              },
              "GPIO_PIN0_MUX_SEL": {
                "bit": 7,
                "description": "Need add desc"
              },
              "GPIO_PIN5_FUN_SEL": {
                "bit": 8,
                "description": "Need add desc",
                "width": 4
              },
              "GPIO_PIN4_FUN_SEL": {
                "bit": 12,
                "description": "Need add desc",
                "width": 4
              },
              "GPIO_PIN3_FUN_SEL": {
                "bit": 16,
                "description": "Need add desc",
                "width": 4
              },
              "GPIO_PIN2_FUN_SEL": {
                "bit": 20,
                "description": "Need add desc",
                "width": 4
              },
              "GPIO_PIN1_FUN_SEL": {
                "bit": 24,
                "description": "Need add desc",
                "width": 4
              },
              "GPIO_PIN0_FUN_SEL": {
                "bit": 28,
                "description": "Need add desc",
                "width": 4
              }
            },
            "CNTL_SENSOR_CTRL": {
              "SAR2_PWDET_CCT": {
                "bit": 27,
                "description": "Need add desc",
                "width": 3
              },
              "FORCE_XPD_SAR": {
                "bit": 30,
                "description": "Need add desc",
                "width": 2
              }
            },
            "CNTL_DBG_SAR_SEL": {
              "SAR_DEBUG_SEL": {
                "bit": 27,
                "description": "Need add desc",
                "width": 5
              }
            },
            "CNTL_DATE": {
              "CNTL_DATE": {
                "bit": 0,
                "description": "Need add desc",
                "width": 28
              }
            }
          }
        },
        "SENSITIVE": {
          "instances": [
            {
              "name": "SENSITIVE",
              "base": "0x600C1000"
            }
          ],
          "registers": {
            "ROM_TABLE_LOCK": {
              "offset": "0x00",
              "size": 32,
              "description": "register description"
            },
            "ROM_TABLE": {
              "offset": "0x04",
              "size": 32,
              "description": "register description"
            },
            "APB_PERIPHERAL_ACCESS_0": {
              "offset": "0x08",
              "size": 32,
              "description": "register description"
            },
            "APB_PERIPHERAL_ACCESS_1": {
              "offset": "0x0C",
              "size": 32,
              "description": "register description"
            },
            "INTERNAL_SRAM_USAGE_0": {
              "offset": "0x10",
              "size": 32,
              "description": "register description"
            },
            "INTERNAL_SRAM_USAGE_1": {
              "offset": "0x14",
              "size": 32,
              "description": "register description"
            },
            "INTERNAL_SRAM_USAGE_3": {
              "offset": "0x18",
              "size": 32,
              "description": "register description"
            },
            "CACHE_TAG_ACCESS_0": {
              "offset": "0x1C",
              "size": 32,
              "description": "register description"
            },
            "CACHE_TAG_ACCESS_1": {
              "offset": "0x20",
              "size": 32,
              "description": "register description"
            },
            "CACHE_MMU_ACCESS_0": {
              "offset": "0x24",
              "size": 32,
              "description": "register description"
            },
            "CACHE_MMU_ACCESS_1": {
              "offset": "0x28",
              "size": 32,
              "description": "register description"
            },
            "PIF_ACCESS_MONITOR_0": {
              "offset": "0x2C",
              "size": 32,
              "description": "register description"
            },
            "PIF_ACCESS_MONITOR_1": {
              "offset": "0x30",
              "size": 32,
              "description": "register description"
            },
            "PIF_ACCESS_MONITOR_2": {
              "offset": "0x34",
              "size": 32,
              "description": "register description"
            },
            "PIF_ACCESS_MONITOR_3": {
              "offset": "0x38",
              "size": 32,
              "description": "register description"
            },
            "XTS_AES_KEY_UPDATE": {
              "offset": "0x3C",
              "size": 32,
              "description": "register description"
            },
            "CLOCK_GATE": {
              "offset": "0x40",
              "size": 32,
              "description": "register description"
            },
            "SENSITIVE_REG_DATE": {
              "offset": "0xFFC",
              "size": 32,
              "description": "register description"
            }
          },
          "bits": {
            "ROM_TABLE_LOCK": {
              "ROM_TABLE_LOCK": {
                "bit": 0,
                "description": "Need add description"
              }
            },
            "ROM_TABLE": {
              "ROM_TABLE": {
                "bit": 0,
                "description": "Need add description",
                "width": 32
              }
            },
            "APB_PERIPHERAL_ACCESS_0": {
              "APB_PERIPHERAL_ACCESS_LOCK": {
                "bit": 0,
                "description": "Need add description"
              }
            },
            "APB_PERIPHERAL_ACCESS_1": {
              "APB_PERIPHERAL_ACCESS_SPLIT_BURST": {
                "bit": 0,
                "description": "Need add description"
              }
            },
            "INTERNAL_SRAM_USAGE_0": {
              "INTERNAL_SRAM_USAGE_LOCK": {
                "bit": 0,
                "description": "Need add description"
              }
            },
            "INTERNAL_SRAM_USAGE_1": {
              "INTERNAL_SRAM_USAGE_CPU_CACHE": {
                "bit": 0,
                "description": "Need add description"
              },
              "INTERNAL_SRAM_USAGE_CPU_SRAM": {
                "bit": 1,
                "description": "Need add description",
                "width": 3
              }
            },
            "INTERNAL_SRAM_USAGE_3": {
              "INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM": {
                "bit": 0,
                "description": "Need add description",
                "width": 3
              },
              "INTERNAL_SRAM_ALLOC_MAC_DUMP": {
                "bit": 3,
                "description": "Need add description"
              }
            },
            "CACHE_TAG_ACCESS_0": {
              "CACHE_TAG_ACCESS_LOCK": {
                "bit": 0,
                "description": "Need add description"
              }
            },
            "CACHE_TAG_ACCESS_1": {
              "PRO_I_TAG_RD_ACS": {
                "bit": 0,
                "description": "Need add description"
              },
              "PRO_I_TAG_WR_ACS": {
                "bit": 1,
                "description": "Need add description"
              },
              "PRO_D_TAG_RD_ACS": {
                "bit": 2,
                "description": "Need add description"
              },
              "PRO_D_TAG_WR_ACS": {
                "bit": 3,
                "description": "Need add description"
              }
            },
            "CACHE_MMU_ACCESS_0": {
              "CACHE_MMU_ACCESS_LOCK": {
                "bit": 0,
                "description": "Need add description"
              }
            },
            "CACHE_MMU_ACCESS_1": {
              "PRO_MMU_RD_ACS": {
                "bit": 0,
                "description": "Need add description"
              },
              "PRO_MMU_WR_ACS": {
                "bit": 1,
                "description": "Need add description"
              }
            },
            "PIF_ACCESS_MONITOR_0": {
              "PIF_ACCESS_MONITOR_LOCK": {
                "bit": 0,
                "description": "Need add description"
              }
            },
            "PIF_ACCESS_MONITOR_1": {
              "PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR": {
                "bit": 0,
                "description": "Need add description"
              },
              "PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN": {
                "bit": 1,
                "description": "Need add description"
              }
            },
            "PIF_ACCESS_MONITOR_2": {
              "PIF_ACCESS_MONITOR_NONWORD_VIOLATE_INTR": {
                "bit": 0,
                "description": "Need add description"
              },
              "PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE": {
                "bit": 1,
                "description": "Need add description",
                "width": 2
              }
            },
            "PIF_ACCESS_MONITOR_3": {
              "PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR": {
                "bit": 0,
                "description": "Need add description",
                "width": 32
              }
            },
            "XTS_AES_KEY_UPDATE": {
              "XTS_AES_KEY_UPDATE": {
                "bit": 0,
                "description": "Set this bit to update xts_aes key"
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "Need add description"
              }
            },
            "SENSITIVE_REG_DATE": {
              "SENSITIVE_REG_DATE": {
                "bit": 0,
                "description": "Need add description",
                "width": 28
              }
            }
          }
        },
        "CRYPTO": {
          "instances": [
            {
              "name": "SHA",
              "base": "0x6003B000",
              "irq": 34
            },
            {
              "name": "XTS_AES",
              "base": "0x600CC000"
            }
          ],
          "registers": {
            "MODE": {
              "offset": "0x00",
              "size": 32,
              "description": "Initial configuration register."
            },
            "T_STRING": {
              "offset": "0x04",
              "size": 32,
              "description": "SHA 512/t configuration register 0."
            },
            "T_LENGTH": {
              "offset": "0x08",
              "size": 32,
              "description": "SHA 512/t configuration register 1."
            },
            "DMA_BLOCK_NUM": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA configuration register 0."
            },
            "START": {
              "offset": "0x10",
              "size": 32,
              "description": "Typical SHA configuration register 0."
            },
            "CONTINUE": {
              "offset": "0x14",
              "size": 32,
              "description": "Typical SHA configuration register 1."
            },
            "BUSY": {
              "offset": "0x18",
              "size": 32,
              "description": "Busy register."
            },
            "DMA_START": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA configuration register 1."
            },
            "DMA_CONTINUE": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA configuration register 2."
            },
            "CLEAR_IRQ": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt clear register."
            },
            "IRQ_ENA": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt enable register."
            },
            "DATE": {
              "offset": "0x2C",
              "size": 32,
              "description": "Date register."
            },
            "H_MEM[%s]": {
              "offset": "0x40",
              "size": 8,
              "description": "Sha H memory which contains intermediate hash or finial hash."
            },
            "M_MEM[%s]": {
              "offset": "0x80",
              "size": 8,
              "description": "Sha M memory which contains message."
            }
          },
          "bits": {
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "Sha mode.",
                "width": 3
              }
            },
            "T_STRING": {
              "T_STRING": {
                "bit": 0,
                "description": "Sha t_string (used if and only if mode == SHA_512/t).",
                "width": 32
              }
            },
            "T_LENGTH": {
              "T_LENGTH": {
                "bit": 0,
                "description": "Sha t_length (used if and only if mode == SHA_512/t).",
                "width": 6
              }
            },
            "DMA_BLOCK_NUM": {
              "DMA_BLOCK_NUM": {
                "bit": 0,
                "description": "Dma-sha block number.",
                "width": 6
              }
            },
            "START": {
              "START": {
                "bit": 1,
                "description": "Reserved.",
                "width": 31
              }
            },
            "CONTINUE": {
              "CONTINUE": {
                "bit": 1,
                "description": "Reserved.",
                "width": 31
              }
            },
            "BUSY": {
              "STATE": {
                "bit": 0,
                "description": "Sha busy state. 1'b0: idle. 1'b1: busy."
              }
            },
            "DMA_START": {
              "DMA_START": {
                "bit": 0,
                "description": "Start dma-sha."
              }
            },
            "DMA_CONTINUE": {
              "DMA_CONTINUE": {
                "bit": 0,
                "description": "Continue dma-sha."
              }
            },
            "CLEAR_IRQ": {
              "CLEAR_INTERRUPT": {
                "bit": 0,
                "description": "Clear sha interrupt."
              }
            },
            "IRQ_ENA": {
              "INTERRUPT_ENA": {
                "bit": 0,
                "description": "Sha interrupt enable register. 1'b0: disable(default). 1'b1: enable."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Sha date information/ sha version information.",
                "width": 30
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x60003000",
              "irq": 29
            },
            {
              "name": "SPI1",
              "base": "0x60002000"
            },
            {
              "name": "SPI2",
              "base": "0x60024000",
              "irq": 15
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "SPI0 control register."
            },
            "CTRL1": {
              "offset": "0x0C",
              "size": 32,
              "description": "SPI0 control1 register."
            },
            "CTRL2": {
              "offset": "0x10",
              "size": 32,
              "description": "SPI0 control2 register."
            },
            "CLOCK": {
              "offset": "0x14",
              "size": 32,
              "description": "SPI clock division control register."
            },
            "USER": {
              "offset": "0x18",
              "size": 32,
              "description": "SPI0 user register."
            },
            "USER1": {
              "offset": "0x1C",
              "size": 32,
              "description": "SPI0 user1 register."
            },
            "USER2": {
              "offset": "0x20",
              "size": 32,
              "description": "SPI0 user2 register."
            },
            "RD_STATUS": {
              "offset": "0x2C",
              "size": 32,
              "description": "SPI0 read control register."
            },
            "MISC": {
              "offset": "0x34",
              "size": 32,
              "description": "SPI0 misc register"
            },
            "CACHE_FCTRL": {
              "offset": "0x3C",
              "size": 32,
              "description": "SPI0 bit mode control register."
            },
            "FSM": {
              "offset": "0x54",
              "size": 32,
              "description": "SPI0 FSM status register"
            },
            "TIMING_CALI": {
              "offset": "0xA8",
              "size": 32,
              "description": "SPI0 timing calibration register"
            },
            "DIN_MODE": {
              "offset": "0xAC",
              "size": 32,
              "description": "SPI0 input delay mode control register"
            },
            "DIN_NUM": {
              "offset": "0xB0",
              "size": 32,
              "description": "SPI0 input delay number control register"
            },
            "DOUT_MODE": {
              "offset": "0xB4",
              "size": 32,
              "description": "SPI0 output delay mode control register"
            },
            "CLOCK_GATE": {
              "offset": "0xDC",
              "size": 32,
              "description": "SPI0 clk_gate register"
            },
            "CORE_CLK_SEL": {
              "offset": "0xE0",
              "size": 32,
              "description": "SPI0 module clock select register"
            },
            "DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "CTRL": {
              "FDUMMY_OUT": {
                "bit": 3,
                "description": "In the dummy phase the signal level of spi is output by the spi controller."
              },
              "FCMD_DUAL": {
                "bit": 7,
                "description": "Apply 2 signals during command phase 1:enable 0: disable"
              },
              "FCMD_QUAD": {
                "bit": 8,
                "description": "Apply 4 signals during command phase 1:enable 0: disable"
              },
              "FASTRD_MODE": {
                "bit": 13,
                "description": "This bit enable the bits: SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QOUT AND SPI_MEM_FREAD_DOUT. 1: enable 0: disable."
              },
              "FREAD_DUAL": {
                "bit": 14,
                "description": "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable."
              },
              "Q_POL": {
                "bit": 18,
                "description": "The bit is used to set MISO line polarity, 1: high 0, low"
              },
              "D_POL": {
                "bit": 19,
                "description": "The bit is used to set MOSI line polarity, 1: high 0, low"
              },
              "FREAD_QUAD": {
                "bit": 20,
                "description": "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
              },
              "WP": {
                "bit": 21,
                "description": "Write protect signal output when SPI is idle.  1: output high, 0: output low."
              },
              "FREAD_DIO": {
                "bit": 23,
                "description": "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
              },
              "FREAD_QIO": {
                "bit": 24,
                "description": "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
              }
            },
            "CTRL1": {
              "CLK_MODE": {
                "bit": 0,
                "description": "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on.",
                "width": 2
              },
              "RXFIFO_RST": {
                "bit": 30,
                "description": "SPI0 RX FIFO reset signal."
              }
            },
            "CTRL2": {
              "CS_SETUP_TIME": {
                "bit": 0,
                "description": "(cycles-1) of prepare phase by spi clock this bits are combined with spi_mem_cs_setup bit.",
                "width": 5
              },
              "CS_HOLD_TIME": {
                "bit": 5,
                "description": "Spi cs signal is delayed to inactive by spi clock this bits are combined with spi_mem_cs_hold bit.",
                "width": 5
              },
              "CS_HOLD_DELAY": {
                "bit": 25,
                "description": "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to flash. tSHSL is (SPI_MEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles.",
                "width": 6
              },
              "SYNC_RESET": {
                "bit": 31,
                "description": "The FSM will be reset."
              }
            },
            "CLOCK": {
              "CLKCNT_L": {
                "bit": 0,
                "description": "In the master mode it must be equal to spi_mem_clkcnt_N.",
                "width": 8
              },
              "CLKCNT_H": {
                "bit": 8,
                "description": "In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1).",
                "width": 8
              },
              "CLKCNT_N": {
                "bit": 16,
                "description": "In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)",
                "width": 8
              },
              "CLK_EQU_SYSCLK": {
                "bit": 31,
                "description": "Set this bit in 1-division mode."
              }
            },
            "USER": {
              "CS_HOLD": {
                "bit": 6,
                "description": "spi cs keep low when spi is in  done  phase. 1: enable 0: disable."
              },
              "CS_SETUP": {
                "bit": 7,
                "description": "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable."
              },
              "CK_OUT_EDGE": {
                "bit": 9,
                "description": "the bit combined with spi_mem_mosi_delay_mode bits to set mosi signal delay mode."
              },
              "USR_DUMMY_IDLE": {
                "bit": 26,
                "description": "spi clock is disable in dummy phase when the bit is enable."
              },
              "USR_DUMMY": {
                "bit": 29,
                "description": "This bit enable the dummy phase of an operation."
              }
            },
            "USER1": {
              "USR_DUMMY_CYCLELEN": {
                "bit": 0,
                "description": "The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).",
                "width": 6
              },
              "USR_ADDR_BITLEN": {
                "bit": 26,
                "description": "The length in bits of address phase. The register value shall be (bit_num-1).",
                "width": 6
              }
            },
            "USER2": {
              "USR_COMMAND_VALUE": {
                "bit": 0,
                "description": "The value of  command.",
                "width": 16
              },
              "USR_COMMAND_BITLEN": {
                "bit": 28,
                "description": "The length in bits of command phase. The register value shall be (bit_num-1)",
                "width": 4
              }
            },
            "RD_STATUS": {
              "WB_MODE": {
                "bit": 16,
                "description": "Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit.",
                "width": 8
              }
            },
            "MISC": {
              "TRANS_END": {
                "bit": 3,
                "description": "The bit is used to indicate the  spi0_mst_st controlled transmitting is done."
              },
              "TRANS_END_INT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable the interrupt of  spi0_mst_st controlled transmitting is done."
              },
              "CSPI_ST_TRANS_END": {
                "bit": 5,
                "description": "The bit is used to indicate the  spi0_slv_st controlled transmitting is done."
              },
              "CSPI_ST_TRANS_END_INT_ENA": {
                "bit": 6,
                "description": "The bit is used to enable the interrupt of spi0_slv_st controlled transmitting is done."
              },
              "CK_IDLE_EDGE": {
                "bit": 9,
                "description": "1: spi clk line is high when idle     0: spi clk line is low when idle"
              },
              "CS_KEEP_ACTIVE": {
                "bit": 10,
                "description": "spi cs line keep low when the bit is set."
              }
            },
            "CACHE_FCTRL": {
              "CACHE_REQ_EN": {
                "bit": 0,
                "description": "For SPI0, Cache access enable, 1: enable, 0:disable."
              },
              "CACHE_USR_ADDR_4BYTE": {
                "bit": 1,
                "description": "For SPI0,  cache  read flash with 4 bytes address, 1: enable, 0:disable."
              },
              "CACHE_FLASH_USR_CMD": {
                "bit": 2,
                "description": "For SPI0,  cache  read flash for user define command, 1: enable, 0:disable."
              },
              "FDIN_DUAL": {
                "bit": 3,
                "description": "For SPI0 flash, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              },
              "FDOUT_DUAL": {
                "bit": 4,
                "description": "For SPI0 flash, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              },
              "FADDR_DUAL": {
                "bit": 5,
                "description": "For SPI0 flash, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio."
              },
              "FDIN_QUAD": {
                "bit": 6,
                "description": "For SPI0 flash, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              },
              "FDOUT_QUAD": {
                "bit": 7,
                "description": "For SPI0 flash, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              },
              "FADDR_QUAD": {
                "bit": 8,
                "description": "For SPI0 flash, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              }
            },
            "FSM": {
              "CSPI_ST": {
                "bit": 0,
                "description": "The current status of SPI0 slave FSM: spi0_slv_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state.",
                "width": 4
              },
              "EM_ST": {
                "bit": 4,
                "description": "The current status of SPI0 master FSM: spi0_mst_st. 0: idle state, 1:EM_CACHE_GRANT , 2: program/erase suspend state, 3: SPI0 read data state, 4: wait cache/EDMA sent data is stored in SPI0 TX FIFO, 5: SPI0 write data state.",
                "width": 3
              },
              "CSPI_LOCK_DELAY_TIME": {
                "bit": 7,
                "description": "The lock delay time of SPI0/1 arbiter by spi0_slv_st, after PER is sent by SPI1.",
                "width": 5
              }
            },
            "TIMING_CALI": {
              "TIMING_CLK_ENA": {
                "bit": 0,
                "description": "The bit is used to enable timing adjust clock for all reading operations."
              },
              "TIMING_CALI": {
                "bit": 1,
                "description": "The bit is used to enable timing auto-calibration for all reading operations."
              },
              "EXTRA_DUMMY_CYCLELEN": {
                "bit": 2,
                "description": "add extra dummy spi clock cycle length for spi clock calibration.",
                "width": 3
              }
            },
            "DIN_MODE": {
              "DIN0_MODE": {
                "bit": 0,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 2
              },
              "DIN1_MODE": {
                "bit": 2,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 2
              },
              "DIN2_MODE": {
                "bit": 4,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 2
              },
              "DIN3_MODE": {
                "bit": 6,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 2
              }
            },
            "DIN_NUM": {
              "DIN0_NUM": {
                "bit": 0,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              },
              "DIN1_NUM": {
                "bit": 1,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              },
              "DIN2_NUM": {
                "bit": 2,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              },
              "DIN3_NUM": {
                "bit": 3,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              }
            },
            "DOUT_MODE": {
              "DOUT0_MODE": {
                "bit": 0,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "DOUT1_MODE": {
                "bit": 1,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "DOUT2_MODE": {
                "bit": 2,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "DOUT3_MODE": {
                "bit": 3,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "Register clock gate enable signal. 1: Enable. 0: Disable."
              }
            },
            "CORE_CLK_SEL": {
              "SPI01_CLK_SEL": {
                "bit": 0,
                "description": "When the digital system clock selects PLL clock and the frequency of PLL clock is 480MHz, the value of reg_spi01_clk_sel:  0: SPI0/1 module clock (clk) is 80MHz. 1: SPI0/1 module clock (clk) is 120MHz.  2: SPI0/1 module clock (clk) 160MHz. 3: Not used. When the digital system clock selects PLL clock and the frequency of PLL clock is 320MHz, the value of reg_spi01_clk_sel:  0: SPI0/1 module clock (clk) is 80MHz. 1: SPI0/1 module clock (clk) is 80MHz.  2: SPI0/1 module clock (clk) 160MHz. 3: Not used.",
                "width": 2
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "SPI register version.",
                "width": 28
              }
            }
          }
        },
        "SYSTEM": {
          "instances": [
            {
              "name": "SYSTEM",
              "base": "0x600C0000"
            }
          ],
          "registers": {
            "CPU_PERI_CLK_EN": {
              "offset": "0x00",
              "size": 32,
              "description": "cpu_peripheral clock gating register"
            },
            "CPU_PERI_RST_EN": {
              "offset": "0x04",
              "size": 32,
              "description": "cpu_peripheral reset register"
            },
            "CPU_PER_CONF": {
              "offset": "0x08",
              "size": 32,
              "description": "cpu clock config register"
            },
            "MEM_PD_MASK": {
              "offset": "0x0C",
              "size": 32,
              "description": "memory power down mask register"
            },
            "PERIP_CLK_EN0": {
              "offset": "0x10",
              "size": 32,
              "description": "peripheral clock gating register"
            },
            "PERIP_CLK_EN1": {
              "offset": "0x14",
              "size": 32,
              "description": "peripheral clock gating register"
            },
            "PERIP_RST_EN0": {
              "offset": "0x18",
              "size": 32,
              "description": "reserved"
            },
            "PERIP_RST_EN1": {
              "offset": "0x1C",
              "size": 32,
              "description": "peripheral reset register"
            },
            "BT_LPCK_DIV_INT": {
              "offset": "0x20",
              "size": 32,
              "description": "clock config register"
            },
            "BT_LPCK_DIV_FRAC": {
              "offset": "0x24",
              "size": 32,
              "description": "low power clock configuration register"
            },
            "CPU_INTR_FROM_CPU_0": {
              "offset": "0x28",
              "size": 32,
              "description": "interrupt generate register"
            },
            "CPU_INTR_FROM_CPU_1": {
              "offset": "0x2C",
              "size": 32,
              "description": "interrupt generate register"
            },
            "CPU_INTR_FROM_CPU_2": {
              "offset": "0x30",
              "size": 32,
              "description": "interrupt generate register"
            },
            "CPU_INTR_FROM_CPU_3": {
              "offset": "0x34",
              "size": 32,
              "description": "interrupt generate register"
            },
            "RSA_PD_CTRL": {
              "offset": "0x38",
              "size": 32,
              "description": "rsa memory power control register"
            },
            "EDMA_CTRL": {
              "offset": "0x3C",
              "size": 32,
              "description": "edma clcok and reset register"
            },
            "CACHE_CONTROL": {
              "offset": "0x40",
              "size": 32,
              "description": "cache control register"
            },
            "EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL": {
              "offset": "0x44",
              "size": 32,
              "description": "SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG"
            },
            "RTC_FASTMEM_CONFIG": {
              "offset": "0x48",
              "size": 32,
              "description": "fast memory config register"
            },
            "RTC_FASTMEM_CRC": {
              "offset": "0x4C",
              "size": 32,
              "description": "reserved"
            },
            "REDUNDANT_ECO_CTRL": {
              "offset": "0x50",
              "size": 32,
              "description": "eco register"
            },
            "CLOCK_GATE": {
              "offset": "0x54",
              "size": 32,
              "description": "clock gating register"
            },
            "SYSCLK_CONF": {
              "offset": "0x58",
              "size": 32,
              "description": "system clock config register"
            },
            "MEM_PVT": {
              "offset": "0x5C",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_LVT_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_NVT_CONF": {
              "offset": "0x64",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_HVT_CONF": {
              "offset": "0x68",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_LVT_SITE0": {
              "offset": "0x6C",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_NVT_SITE0": {
              "offset": "0x70",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_HVT_SITE0": {
              "offset": "0x74",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_LVT_SITE1": {
              "offset": "0x78",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_NVT_SITE1": {
              "offset": "0x7C",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_HVT_SITE1": {
              "offset": "0x80",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_LVT_SITE2": {
              "offset": "0x84",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_NVT_SITE2": {
              "offset": "0x88",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_HVT_SITE2": {
              "offset": "0x8C",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_LVT_SITE3": {
              "offset": "0x90",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_NVT_SITE3": {
              "offset": "0x94",
              "size": 32,
              "description": "mem pvt register"
            },
            "COMB_PVT_ERR_HVT_SITE3": {
              "offset": "0x98",
              "size": 32,
              "description": "mem pvt register"
            },
            "REG_DATE": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Version register"
            }
          },
          "bits": {
            "CPU_PERI_CLK_EN": {
              "CLK_EN_ASSIST_DEBUG": {
                "bit": 6,
                "description": "Set 1 to open assist_debug module clock"
              },
              "CLK_EN_DEDICATED_GPIO": {
                "bit": 7,
                "description": "Set 1 to open dedicated_gpio module clk"
              }
            },
            "CPU_PERI_RST_EN": {
              "RST_EN_ASSIST_DEBUG": {
                "bit": 6,
                "description": "Set 1 to let assist_debug module reset"
              },
              "RST_EN_DEDICATED_GPIO": {
                "bit": 7,
                "description": "Set 1 to let dedicated_gpio module reset"
              }
            },
            "CPU_PER_CONF": {
              "CPUPERIOD_SEL": {
                "bit": 0,
                "description": "This field used to sel cpu clock frequent.",
                "width": 2
              },
              "PLL_FREQ_SEL": {
                "bit": 2,
                "description": "This field used to sel pll frequent."
              },
              "CPU_WAIT_MODE_FORCE_ON": {
                "bit": 3,
                "description": "Set 1 to force cpu_waiti_clk enable."
              },
              "CPU_WAITI_DELAY_NUM": {
                "bit": 4,
                "description": "This field used to set delay cycle when cpu enter waiti mode, after delay waiti_clk will close",
                "width": 4
              }
            },
            "MEM_PD_MASK": {
              "LSLP_MEM_PD_MASK": {
                "bit": 0,
                "description": "Set 1 to mask memory power down."
              }
            },
            "PERIP_CLK_EN0": {
              "SPI01_CLK_EN": {
                "bit": 1,
                "description": "Set 1 to enable SPI01 clock"
              },
              "UART_CLK_EN": {
                "bit": 2,
                "description": "Set 1 to enable UART clock"
              },
              "UART1_CLK_EN": {
                "bit": 5,
                "description": "Set 1 to enable UART1 clock"
              },
              "SPI2_CLK_EN": {
                "bit": 6,
                "description": "Set 1 to enable SPI2 clock"
              },
              "I2C_EXT0_CLK_EN": {
                "bit": 7,
                "description": "Set 1 to enable I2C_EXT0 clock"
              },
              "LEDC_CLK_EN": {
                "bit": 11,
                "description": "Set 1 to enable LEDC clock"
              },
              "TIMERGROUP_CLK_EN": {
                "bit": 13,
                "description": "Set 1 to enable TIMERGROUP clock"
              },
              "UART_MEM_CLK_EN": {
                "bit": 24,
                "description": "Set 1 to enable UART_MEM clock"
              },
              "APB_SARADC_CLK_EN": {
                "bit": 28,
                "description": "Set 1 to enable APB_SARADC clock"
              },
              "SYSTIMER_CLK_EN": {
                "bit": 29,
                "description": "Set 1 to enable SYSTEMTIMER clock"
              },
              "ADC2_ARB_CLK_EN": {
                "bit": 30,
                "description": "Set 1 to enable ADC2_ARB clock"
              }
            },
            "PERIP_CLK_EN1": {
              "CRYPTO_ECC_CLK_EN": {
                "bit": 1,
                "description": "Set 1 to enable ECC clock"
              },
              "CRYPTO_SHA_CLK_EN": {
                "bit": 2,
                "description": "Set 1 to enable SHA clock"
              },
              "DMA_CLK_EN": {
                "bit": 6,
                "description": "Set 1 to enable DMA clock"
              },
              "TSENS_CLK_EN": {
                "bit": 10,
                "description": "Set 1 to enable TSENS clock"
              }
            },
            "PERIP_RST_EN0": {
              "SPI01_RST": {
                "bit": 1,
                "description": "Set 1 to let SPI01 reset"
              },
              "UART_RST": {
                "bit": 2,
                "description": "Set 1 to let UART reset"
              },
              "UART1_RST": {
                "bit": 5,
                "description": "Set 1 to let UART1 reset"
              },
              "SPI2_RST": {
                "bit": 6,
                "description": "Set 1 to let SPI2 reset"
              },
              "I2C_EXT0_RST": {
                "bit": 7,
                "description": "Set 1 to let I2C_EXT0 reset"
              },
              "LEDC_RST": {
                "bit": 11,
                "description": "Set 1 to let LEDC reset"
              },
              "TIMERGROUP_RST": {
                "bit": 13,
                "description": "Set 1 to let TIMERGROUP reset"
              },
              "UART_MEM_RST": {
                "bit": 24,
                "description": "Set 1 to let UART_MEM reset"
              },
              "APB_SARADC_RST": {
                "bit": 28,
                "description": "Set 1 to let APB_SARADC reset"
              },
              "SYSTIMER_RST": {
                "bit": 29,
                "description": "Set 1 to let SYSTIMER reset"
              },
              "ADC2_ARB_RST": {
                "bit": 30,
                "description": "Set 1 to let ADC2_ARB reset"
              }
            },
            "PERIP_RST_EN1": {
              "CRYPTO_ECC_RST": {
                "bit": 1,
                "description": "Set 1 to let CRYPTO_ECC reset"
              },
              "CRYPTO_SHA_RST": {
                "bit": 2,
                "description": "Set 1 to let CRYPTO_SHA reset"
              },
              "DMA_RST": {
                "bit": 6,
                "description": "Set 1 to let DMA reset"
              },
              "TSENS_RST": {
                "bit": 10,
                "description": "Set 1 to let TSENS reset"
              }
            },
            "BT_LPCK_DIV_INT": {
              "BT_LPCK_DIV_NUM": {
                "bit": 0,
                "description": "This field is lower power clock frequent division factor",
                "width": 12
              }
            },
            "BT_LPCK_DIV_FRAC": {
              "BT_LPCK_DIV_B": {
                "bit": 0,
                "description": "This field is lower power clock frequent division factor b",
                "width": 12
              },
              "BT_LPCK_DIV_A": {
                "bit": 12,
                "description": "This field is lower power clock frequent division factor a",
                "width": 12
              },
              "LPCLK_SEL_RTC_SLOW": {
                "bit": 24,
                "description": "Set 1 to select rtc-slow clock as rtc low power clock"
              },
              "LPCLK_SEL_8M": {
                "bit": 25,
                "description": "Set 1 to select 8m clock as rtc low power clock"
              },
              "LPCLK_SEL_XTAL": {
                "bit": 26,
                "description": "Set 1 to select xtal clock as rtc low power clock"
              },
              "LPCLK_SEL_XTAL32K": {
                "bit": 27,
                "description": "Set 1 to select xtal32k clock as low power clock"
              },
              "LPCLK_RTC_EN": {
                "bit": 28,
                "description": "Set 1 to enable RTC low power clock"
              }
            },
            "CPU_INTR_FROM_CPU_0": {
              "CPU_INTR_FROM_CPU_0": {
                "bit": 0,
                "description": "Set 1 to generate cpu interrupt 0"
              }
            },
            "CPU_INTR_FROM_CPU_1": {
              "CPU_INTR_FROM_CPU_1": {
                "bit": 0,
                "description": "Set 1 to generate cpu interrupt 1"
              }
            },
            "CPU_INTR_FROM_CPU_2": {
              "CPU_INTR_FROM_CPU_2": {
                "bit": 0,
                "description": "Set 1 to generate cpu interrupt 2"
              }
            },
            "CPU_INTR_FROM_CPU_3": {
              "CPU_INTR_FROM_CPU_3": {
                "bit": 0,
                "description": "Set 1 to generate cpu interrupt 3"
              }
            },
            "RSA_PD_CTRL": {
              "RSA_MEM_PD": {
                "bit": 0,
                "description": "Set 1 to power down RSA memory. This bit has the lowest priority.When Digital Signature occupies the RSA. This bit is invalid."
              },
              "RSA_MEM_FORCE_PU": {
                "bit": 1,
                "description": "Set 1 to force power up RSA memory. This bit has the second highest priority."
              },
              "RSA_MEM_FORCE_PD": {
                "bit": 2,
                "description": "Set 1 to force power down RSA memory. This bit has the highest priority."
              }
            },
            "EDMA_CTRL": {
              "EDMA_CLK_ON": {
                "bit": 0,
                "description": "Set 1 to enable EDMA clock."
              },
              "EDMA_RESET": {
                "bit": 1,
                "description": "Set 1 to let EDMA reset"
              }
            },
            "CACHE_CONTROL": {
              "ICACHE_CLK_ON": {
                "bit": 0,
                "description": "Set 1 to enable icache clock"
              },
              "ICACHE_RESET": {
                "bit": 1,
                "description": "Set 1 to let icache reset"
              },
              "DCACHE_CLK_ON": {
                "bit": 2,
                "description": "Set 1 to enable dcache clock"
              },
              "DCACHE_RESET": {
                "bit": 3,
                "description": "Set 1 to let dcache reset"
              }
            },
            "EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL": {
              "ENABLE_SPI_MANUAL_ENCRYPT": {
                "bit": 0,
                "description": "Set 1 to enable the SPI manual encrypt."
              },
              "ENABLE_DOWNLOAD_DB_ENCRYPT": {
                "bit": 1,
                "description": "Set 1 to enable download DB encrypt."
              },
              "ENABLE_DOWNLOAD_G0CB_DECRYPT": {
                "bit": 2,
                "description": "Set 1 to enable download G0CB decrypt"
              },
              "ENABLE_DOWNLOAD_MANUAL_ENCRYPT": {
                "bit": 3,
                "description": "Set 1 to enable download manual encrypt"
              }
            },
            "RTC_FASTMEM_CONFIG": {
              "RTC_MEM_CRC_START": {
                "bit": 8,
                "description": "Set 1 to start the CRC of RTC memory"
              },
              "RTC_MEM_CRC_ADDR": {
                "bit": 9,
                "description": "This field is used to set address of RTC memory for CRC.",
                "width": 11
              },
              "RTC_MEM_CRC_LEN": {
                "bit": 20,
                "description": "This field is used to set length of RTC memory for CRC based on start address.",
                "width": 11
              },
              "RTC_MEM_CRC_FINISH": {
                "bit": 31,
                "description": "This bit stores the status of RTC memory CRC.1 means finished."
              }
            },
            "RTC_FASTMEM_CRC": {
              "RTC_MEM_CRC_RES": {
                "bit": 0,
                "description": "This field stores the CRC result of RTC memory.",
                "width": 32
              }
            },
            "REDUNDANT_ECO_CTRL": {
              "REDUNDANT_ECO_DRIVE": {
                "bit": 0,
                "description": "reg_redundant_eco_drive"
              },
              "REDUNDANT_ECO_RESULT": {
                "bit": 1,
                "description": "reg_redundant_eco_result"
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "reg_clk_en"
              }
            },
            "SYSCLK_CONF": {
              "PRE_DIV_CNT": {
                "bit": 0,
                "description": "This field is used to set the count of prescaler of XTAL_CLK.",
                "width": 10
              },
              "SOC_CLK_SEL": {
                "bit": 10,
                "description": "This field is used to select soc clock.",
                "width": 2
              },
              "CLK_XTAL_FREQ": {
                "bit": 12,
                "description": "This field is used to read xtal frequency in MHz.",
                "width": 7
              },
              "CLK_DIV_EN": {
                "bit": 19,
                "description": "reg_clk_div_en"
              }
            },
            "MEM_PVT": {
              "MEM_PATH_LEN": {
                "bit": 0,
                "description": "reg_mem_path_len",
                "width": 4
              },
              "MEM_ERR_CNT_CLR": {
                "bit": 4,
                "description": "reg_mem_err_cnt_clr"
              },
              "MONITOR_EN": {
                "bit": 5,
                "description": "reg_mem_pvt_monitor_en"
              },
              "MEM_TIMING_ERR_CNT": {
                "bit": 6,
                "description": "reg_mem_timing_err_cnt",
                "width": 16
              },
              "MEM_VT_SEL": {
                "bit": 22,
                "description": "reg_mem_vt_sel",
                "width": 2
              }
            },
            "COMB_PVT_LVT_CONF": {
              "COMB_PATH_LEN_LVT": {
                "bit": 0,
                "description": "reg_comb_path_len_lvt",
                "width": 6
              },
              "COMB_ERR_CNT_CLR_LVT": {
                "bit": 6,
                "description": "reg_comb_err_cnt_clr_lvt"
              },
              "COMB_PVT_MONITOR_EN_LVT": {
                "bit": 7,
                "description": "reg_comb_pvt_monitor_en_lvt"
              }
            },
            "COMB_PVT_NVT_CONF": {
              "COMB_PATH_LEN_NVT": {
                "bit": 0,
                "description": "reg_comb_path_len_nvt",
                "width": 6
              },
              "COMB_ERR_CNT_CLR_NVT": {
                "bit": 6,
                "description": "reg_comb_err_cnt_clr_nvt"
              },
              "COMB_PVT_MONITOR_EN_NVT": {
                "bit": 7,
                "description": "reg_comb_pvt_monitor_en_nvt"
              }
            },
            "COMB_PVT_HVT_CONF": {
              "COMB_PATH_LEN_HVT": {
                "bit": 0,
                "description": "reg_comb_path_len_hvt",
                "width": 6
              },
              "COMB_ERR_CNT_CLR_HVT": {
                "bit": 6,
                "description": "reg_comb_err_cnt_clr_hvt"
              },
              "COMB_PVT_MONITOR_EN_HVT": {
                "bit": 7,
                "description": "reg_comb_pvt_monitor_en_hvt"
              }
            },
            "COMB_PVT_ERR_LVT_SITE0": {
              "COMB_TIMING_ERR_CNT_LVT_SITE0": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_lvt_site0",
                "width": 16
              }
            },
            "COMB_PVT_ERR_NVT_SITE0": {
              "COMB_TIMING_ERR_CNT_NVT_SITE0": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_nvt_site0",
                "width": 16
              }
            },
            "COMB_PVT_ERR_HVT_SITE0": {
              "COMB_TIMING_ERR_CNT_HVT_SITE0": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_hvt_site0",
                "width": 16
              }
            },
            "COMB_PVT_ERR_LVT_SITE1": {
              "COMB_TIMING_ERR_CNT_LVT_SITE1": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_lvt_site1",
                "width": 16
              }
            },
            "COMB_PVT_ERR_NVT_SITE1": {
              "COMB_TIMING_ERR_CNT_NVT_SITE1": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_nvt_site1",
                "width": 16
              }
            },
            "COMB_PVT_ERR_HVT_SITE1": {
              "COMB_TIMING_ERR_CNT_HVT_SITE1": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_hvt_site1",
                "width": 16
              }
            },
            "COMB_PVT_ERR_LVT_SITE2": {
              "COMB_TIMING_ERR_CNT_LVT_SITE2": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_lvt_site2",
                "width": 16
              }
            },
            "COMB_PVT_ERR_NVT_SITE2": {
              "COMB_TIMING_ERR_CNT_NVT_SITE2": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_nvt_site2",
                "width": 16
              }
            },
            "COMB_PVT_ERR_HVT_SITE2": {
              "COMB_TIMING_ERR_CNT_HVT_SITE2": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_hvt_site2",
                "width": 16
              }
            },
            "COMB_PVT_ERR_LVT_SITE3": {
              "COMB_TIMING_ERR_CNT_LVT_SITE3": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_lvt_site3",
                "width": 16
              }
            },
            "COMB_PVT_ERR_NVT_SITE3": {
              "COMB_TIMING_ERR_CNT_NVT_SITE3": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_nvt_site3",
                "width": 16
              }
            },
            "COMB_PVT_ERR_HVT_SITE3": {
              "COMB_TIMING_ERR_CNT_HVT_SITE3": {
                "bit": 0,
                "description": "reg_comb_timing_err_cnt_hvt_site3",
                "width": 16
              }
            },
            "REG_DATE": {
              "SYSTEM_REG_DATE": {
                "bit": 0,
                "description": "reg_system_reg_date",
                "width": 28
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "SYSTIMER",
              "base": "0x60023000",
              "irq": 26
            },
            {
              "name": "TIMG0",
              "base": "0x6001F000",
              "irq": 23
            }
          ],
          "registers": {
            "CONF": {
              "offset": "0x00",
              "size": 32,
              "description": "Configure system timer clock"
            },
            "UNIT0_OP": {
              "offset": "0x04",
              "size": 32,
              "description": "system timer unit0 value update register"
            },
            "UNIT1_OP": {
              "offset": "0x08",
              "size": 32,
              "description": "system timer unit1 value update register"
            },
            "UNIT0_LOAD_HI": {
              "offset": "0x0C",
              "size": 32,
              "description": "system timer unit0 value high load register"
            },
            "UNIT0_LOAD_LO": {
              "offset": "0x10",
              "size": 32,
              "description": "system timer unit0 value low load register"
            },
            "UNIT1_LOAD_HI": {
              "offset": "0x14",
              "size": 32,
              "description": "system timer unit1 value high load register"
            },
            "UNIT1_LOAD_LO": {
              "offset": "0x18",
              "size": 32,
              "description": "system timer unit1 value low load register"
            },
            "TARGET0_HI": {
              "offset": "0x1C",
              "size": 32,
              "description": "system timer comp0 value high register"
            },
            "TARGET0_LO": {
              "offset": "0x20",
              "size": 32,
              "description": "system timer comp0 value low register"
            },
            "TARGET1_HI": {
              "offset": "0x24",
              "size": 32,
              "description": "system timer comp1 value high register"
            },
            "TARGET1_LO": {
              "offset": "0x28",
              "size": 32,
              "description": "system timer comp1 value low register"
            },
            "TARGET2_HI": {
              "offset": "0x2C",
              "size": 32,
              "description": "system timer comp2 value high register"
            },
            "TARGET2_LO": {
              "offset": "0x30",
              "size": 32,
              "description": "system timer comp2 value low register"
            },
            "TARGET0_CONF": {
              "offset": "0x34",
              "size": 32,
              "description": "system timer comp0 target mode register"
            },
            "TARGET1_CONF": {
              "offset": "0x38",
              "size": 32,
              "description": "system timer comp1 target mode register"
            },
            "TARGET2_CONF": {
              "offset": "0x3C",
              "size": 32,
              "description": "system timer comp2 target mode register"
            },
            "UNIT0_VALUE_HI": {
              "offset": "0x40",
              "size": 32,
              "description": "system timer unit0 value high register"
            },
            "UNIT0_VALUE_LO": {
              "offset": "0x44",
              "size": 32,
              "description": "system timer unit0 value low register"
            },
            "UNIT1_VALUE_HI": {
              "offset": "0x48",
              "size": 32,
              "description": "system timer unit1 value high register"
            },
            "UNIT1_VALUE_LO": {
              "offset": "0x4C",
              "size": 32,
              "description": "system timer unit1 value low register"
            },
            "COMP0_LOAD": {
              "offset": "0x50",
              "size": 32,
              "description": "system timer comp0 conf sync register"
            },
            "COMP1_LOAD": {
              "offset": "0x54",
              "size": 32,
              "description": "system timer comp1 conf sync register"
            },
            "COMP2_LOAD": {
              "offset": "0x58",
              "size": 32,
              "description": "system timer comp2 conf sync register"
            },
            "UNIT0_LOAD": {
              "offset": "0x5C",
              "size": 32,
              "description": "system timer unit0 conf sync register"
            },
            "UNIT1_LOAD": {
              "offset": "0x60",
              "size": 32,
              "description": "system timer unit1 conf sync register"
            },
            "INT_ENA": {
              "offset": "0x64",
              "size": 32,
              "description": "systimer interrupt enable register"
            },
            "INT_RAW": {
              "offset": "0x68",
              "size": 32,
              "description": "systimer interrupt raw register"
            },
            "INT_CLR": {
              "offset": "0x6C",
              "size": 32,
              "description": "systimer interrupt clear register"
            },
            "INT_ST": {
              "offset": "0x70",
              "size": 32,
              "description": "systimer interrupt status register"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "system timer version control register"
            }
          },
          "bits": {
            "CONF": {
              "SYSTIMER_CLK_FO": {
                "bit": 0,
                "description": "systimer clock force on"
              },
              "TARGET2_WORK_EN": {
                "bit": 22,
                "description": "target2 work enable"
              },
              "TARGET1_WORK_EN": {
                "bit": 23,
                "description": "target1 work enable"
              },
              "TARGET0_WORK_EN": {
                "bit": 24,
                "description": "target0 work enable"
              },
              "TIMER_UNIT1_CORE1_STALL_EN": {
                "bit": 25,
                "description": "If timer unit1 is stalled when core1 stalled"
              },
              "TIMER_UNIT1_CORE0_STALL_EN": {
                "bit": 26,
                "description": "If timer unit1 is stalled when core0 stalled"
              },
              "TIMER_UNIT0_CORE1_STALL_EN": {
                "bit": 27,
                "description": "If timer unit0 is stalled when core1 stalled"
              },
              "TIMER_UNIT0_CORE0_STALL_EN": {
                "bit": 28,
                "description": "If timer unit0 is stalled when core0 stalled"
              },
              "TIMER_UNIT1_WORK_EN": {
                "bit": 29,
                "description": "timer unit1 work enable"
              },
              "TIMER_UNIT0_WORK_EN": {
                "bit": 30,
                "description": "timer unit0 work enable"
              },
              "CLK_EN": {
                "bit": 31,
                "description": "register file clk gating"
              }
            },
            "UNIT0_OP": {
              "TIMER_UNIT0_VALUE_VALID": {
                "bit": 29,
                "description": "timer value is sync and valid"
              },
              "TIMER_UNIT0_UPDATE": {
                "bit": 30,
                "description": "update timer_unit0"
              }
            },
            "UNIT1_OP": {
              "TIMER_UNIT1_VALUE_VALID": {
                "bit": 29,
                "description": "timer value is sync and valid"
              },
              "TIMER_UNIT1_UPDATE": {
                "bit": 30,
                "description": "update timer unit1"
              }
            },
            "UNIT0_LOAD_HI": {
              "TIMER_UNIT0_LOAD_HI": {
                "bit": 0,
                "description": "timer unit0 load high 20 bits",
                "width": 20
              }
            },
            "UNIT0_LOAD_LO": {
              "TIMER_UNIT0_LOAD_LO": {
                "bit": 0,
                "description": "timer unit0 load low 32 bits",
                "width": 32
              }
            },
            "UNIT1_LOAD_HI": {
              "TIMER_UNIT1_LOAD_HI": {
                "bit": 0,
                "description": "timer unit1 load high 20 bits",
                "width": 20
              }
            },
            "UNIT1_LOAD_LO": {
              "TIMER_UNIT1_LOAD_LO": {
                "bit": 0,
                "description": "timer unit1 load low 32 bits",
                "width": 32
              }
            },
            "TARGET0_HI": {
              "TIMER_TARGET0_HI": {
                "bit": 0,
                "description": "timer taget0 high 20 bits",
                "width": 20
              }
            },
            "TARGET0_LO": {
              "TIMER_TARGET0_LO": {
                "bit": 0,
                "description": "timer taget0 low 32 bits",
                "width": 32
              }
            },
            "TARGET1_HI": {
              "TIMER_TARGET1_HI": {
                "bit": 0,
                "description": "timer taget1 high 20 bits",
                "width": 20
              }
            },
            "TARGET1_LO": {
              "TIMER_TARGET1_LO": {
                "bit": 0,
                "description": "timer taget1 low 32 bits",
                "width": 32
              }
            },
            "TARGET2_HI": {
              "TIMER_TARGET2_HI": {
                "bit": 0,
                "description": "timer taget2 high 20 bits",
                "width": 20
              }
            },
            "TARGET2_LO": {
              "TIMER_TARGET2_LO": {
                "bit": 0,
                "description": "timer taget2 low 32 bits",
                "width": 32
              }
            },
            "TARGET0_CONF": {
              "TARGET0_PERIOD": {
                "bit": 0,
                "description": "target0 period",
                "width": 26
              },
              "TARGET0_PERIOD_MODE": {
                "bit": 30,
                "description": "Set target0 to period mode"
              },
              "TARGET0_TIMER_UNIT_SEL": {
                "bit": 31,
                "description": "select which unit to compare"
              }
            },
            "TARGET1_CONF": {
              "TARGET1_PERIOD": {
                "bit": 0,
                "description": "target1 period",
                "width": 26
              },
              "TARGET1_PERIOD_MODE": {
                "bit": 30,
                "description": "Set target1 to period mode"
              },
              "TARGET1_TIMER_UNIT_SEL": {
                "bit": 31,
                "description": "select which unit to compare"
              }
            },
            "TARGET2_CONF": {
              "TARGET2_PERIOD": {
                "bit": 0,
                "description": "target2 period",
                "width": 26
              },
              "TARGET2_PERIOD_MODE": {
                "bit": 30,
                "description": "Set target2 to period mode"
              },
              "TARGET2_TIMER_UNIT_SEL": {
                "bit": 31,
                "description": "select which unit to compare"
              }
            },
            "UNIT0_VALUE_HI": {
              "TIMER_UNIT0_VALUE_HI": {
                "bit": 0,
                "description": "timer read value high 20bits",
                "width": 20
              }
            },
            "UNIT0_VALUE_LO": {
              "TIMER_UNIT0_VALUE_LO": {
                "bit": 0,
                "description": "timer read value low 32bits",
                "width": 32
              }
            },
            "UNIT1_VALUE_HI": {
              "TIMER_UNIT1_VALUE_HI": {
                "bit": 0,
                "description": "timer read value high 20bits",
                "width": 20
              }
            },
            "UNIT1_VALUE_LO": {
              "TIMER_UNIT1_VALUE_LO": {
                "bit": 0,
                "description": "timer read value low 32bits",
                "width": 32
              }
            },
            "COMP0_LOAD": {
              "TIMER_COMP0_LOAD": {
                "bit": 0,
                "description": "timer comp0 sync enable signal"
              }
            },
            "COMP1_LOAD": {
              "TIMER_COMP1_LOAD": {
                "bit": 0,
                "description": "timer comp1 sync enable signal"
              }
            },
            "COMP2_LOAD": {
              "TIMER_COMP2_LOAD": {
                "bit": 0,
                "description": "timer comp2 sync enable signal"
              }
            },
            "UNIT0_LOAD": {
              "TIMER_UNIT0_LOAD": {
                "bit": 0,
                "description": "timer unit0 sync enable signal"
              }
            },
            "UNIT1_LOAD": {
              "TIMER_UNIT1_LOAD": {
                "bit": 0,
                "description": "timer unit1 sync enable signal"
              }
            },
            "INT_ENA": {
              "TARGET0_INT_ENA": {
                "bit": 0,
                "description": "interupt0 enable"
              },
              "TARGET1_INT_ENA": {
                "bit": 1,
                "description": "interupt1 enable"
              },
              "TARGET2_INT_ENA": {
                "bit": 2,
                "description": "interupt2 enable"
              }
            },
            "INT_RAW": {
              "TARGET0_INT_RAW": {
                "bit": 0,
                "description": "interupt0 raw"
              },
              "TARGET1_INT_RAW": {
                "bit": 1,
                "description": "interupt1 raw"
              },
              "TARGET2_INT_RAW": {
                "bit": 2,
                "description": "interupt2 raw"
              }
            },
            "INT_CLR": {
              "TARGET0_INT_CLR": {
                "bit": 0,
                "description": "interupt0 clear"
              },
              "TARGET1_INT_CLR": {
                "bit": 1,
                "description": "interupt1 clear"
              },
              "TARGET2_INT_CLR": {
                "bit": 2,
                "description": "interupt2 clear"
              }
            },
            "INT_ST": {
              "TARGET0_INT_ST": {
                "bit": 0,
                "description": "interupt0 status"
              },
              "TARGET1_INT_ST": {
                "bit": 1,
                "description": "interupt1 status"
              },
              "TARGET2_INT_ST": {
                "bit": 2,
                "description": "interupt2 status"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "systimer register version",
                "width": 32
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x60000000",
              "irq": 17
            },
            {
              "name": "UART1",
              "base": "0x60010000",
              "irq": 18
            }
          ],
          "registers": {
            "FIFO": {
              "offset": "0x00",
              "size": 32,
              "description": "FIFO data register"
            },
            "INT_RAW": {
              "offset": "0x04",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_ST": {
              "offset": "0x08",
              "size": 32,
              "description": "Masked interrupt status"
            },
            "INT_ENA": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_CLR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "CLKDIV": {
              "offset": "0x14",
              "size": 32,
              "description": "Clock divider configuration"
            },
            "RX_FILT": {
              "offset": "0x18",
              "size": 32,
              "description": "Rx Filter configuration"
            },
            "STATUS": {
              "offset": "0x1C",
              "size": 32,
              "description": "UART status register"
            },
            "CONF0": {
              "offset": "0x20",
              "size": 32,
              "description": "a"
            },
            "CONF1": {
              "offset": "0x24",
              "size": 32,
              "description": "Configuration register 1"
            },
            "LOWPULSE": {
              "offset": "0x28",
              "size": 32,
              "description": "Autobaud minimum low pulse duration register"
            },
            "HIGHPULSE": {
              "offset": "0x2C",
              "size": 32,
              "description": "Autobaud minimum high pulse duration register"
            },
            "RXD_CNT": {
              "offset": "0x30",
              "size": 32,
              "description": "Autobaud edge change count register"
            },
            "FLOW_CONF": {
              "offset": "0x34",
              "size": 32,
              "description": "Software flow-control configuration"
            },
            "SLEEP_CONF": {
              "offset": "0x38",
              "size": 32,
              "description": "Sleep-mode configuration"
            },
            "SWFC_CONF0": {
              "offset": "0x3C",
              "size": 32,
              "description": "Software flow-control character configuration"
            },
            "SWFC_CONF1": {
              "offset": "0x40",
              "size": 32,
              "description": "Software flow-control character configuration"
            },
            "TXBRK_CONF": {
              "offset": "0x44",
              "size": 32,
              "description": "Tx Break character configuration"
            },
            "IDLE_CONF": {
              "offset": "0x48",
              "size": 32,
              "description": "Frame-end idle configuration"
            },
            "RS485_CONF": {
              "offset": "0x4C",
              "size": 32,
              "description": "RS485 mode configuration"
            },
            "AT_CMD_PRECNT": {
              "offset": "0x50",
              "size": 32,
              "description": "Pre-sequence timing configuration"
            },
            "AT_CMD_POSTCNT": {
              "offset": "0x54",
              "size": 32,
              "description": "Post-sequence timing configuration"
            },
            "AT_CMD_GAPTOUT": {
              "offset": "0x58",
              "size": 32,
              "description": "Timeout configuration"
            },
            "AT_CMD_CHAR": {
              "offset": "0x5C",
              "size": 32,
              "description": "AT escape sequence detection configuration"
            },
            "MEM_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "UART threshold and allocation configuration"
            },
            "MEM_TX_STATUS": {
              "offset": "0x64",
              "size": 32,
              "description": "Tx-FIFO write and read offset address."
            },
            "MEM_RX_STATUS": {
              "offset": "0x68",
              "size": 32,
              "description": "Rx-FIFO write and read offset address."
            },
            "FSM_STATUS": {
              "offset": "0x6C",
              "size": 32,
              "description": "UART transmit and receive status."
            },
            "POSPULSE": {
              "offset": "0x70",
              "size": 32,
              "description": "Autobaud high pulse register"
            },
            "NEGPULSE": {
              "offset": "0x74",
              "size": 32,
              "description": "Autobaud low pulse register"
            },
            "CLK_CONF": {
              "offset": "0x78",
              "size": 32,
              "description": "UART core clock configuration"
            },
            "DATE": {
              "offset": "0x7C",
              "size": 32,
              "description": "UART Version register"
            },
            "ID": {
              "offset": "0x80",
              "size": 32,
              "description": "UART ID register"
            }
          },
          "bits": {
            "FIFO": {
              "RXFIFO_RD_BYTE": {
                "bit": 0,
                "description": "UART 0 accesses FIFO via this register.",
                "width": 8
              }
            },
            "INT_RAW": {
              "RXFIFO_FULL_INT_RAW": {
                "bit": 0,
                "description": "This interrupt raw bit turns to high level when receiver receives more data than what rxfifo_full_thrhd specifies."
              },
              "TXFIFO_EMPTY_INT_RAW": {
                "bit": 1,
                "description": "This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is less than what txfifo_empty_thrhd specifies ."
              },
              "PARITY_ERR_INT_RAW": {
                "bit": 2,
                "description": "This interrupt raw bit turns to high level when receiver detects a parity error in the data."
              },
              "FRM_ERR_INT_RAW": {
                "bit": 3,
                "description": "This interrupt raw bit turns to high level when receiver detects a data frame error ."
              },
              "RXFIFO_OVF_INT_RAW": {
                "bit": 4,
                "description": "This interrupt raw bit turns to high level when receiver receives more data than the FIFO can store."
              },
              "DSR_CHG_INT_RAW": {
                "bit": 5,
                "description": "This interrupt raw bit turns to high level when receiver detects the edge change of DSRn signal."
              },
              "CTS_CHG_INT_RAW": {
                "bit": 6,
                "description": "This interrupt raw bit turns to high level when receiver detects the edge change of CTSn signal."
              },
              "BRK_DET_INT_RAW": {
                "bit": 7,
                "description": "This interrupt raw bit turns to high level when receiver detects a 0 after the stop bit."
              },
              "RXFIFO_TOUT_INT_RAW": {
                "bit": 8,
                "description": "This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte."
              },
              "SW_XON_INT_RAW": {
                "bit": 9,
                "description": "This interrupt raw bit turns to high level when receiver recevies Xon char when uart_sw_flow_con_en is set to 1."
              },
              "SW_XOFF_INT_RAW": {
                "bit": 10,
                "description": "This interrupt raw bit turns to high level when receiver receives Xoff char when uart_sw_flow_con_en is set to 1."
              },
              "GLITCH_DET_INT_RAW": {
                "bit": 11,
                "description": "This interrupt raw bit turns to high level when receiver detects a glitch in the middle of a start bit."
              },
              "TX_BRK_DONE_INT_RAW": {
                "bit": 12,
                "description": "This interrupt raw bit turns to high level when transmitter completes  sending  NULL characters, after all data in Tx-FIFO are sent."
              },
              "TX_BRK_IDLE_DONE_INT_RAW": {
                "bit": 13,
                "description": "This interrupt raw bit turns to high level when transmitter has kept the shortest duration after sending the  last data."
              },
              "TX_DONE_INT_RAW": {
                "bit": 14,
                "description": "This interrupt raw bit turns to high level when transmitter has send out all data in FIFO."
              },
              "RS485_PARITY_ERR_INT_RAW": {
                "bit": 15,
                "description": "This interrupt raw bit turns to high level when receiver detects a parity error from the echo of transmitter in rs485 mode."
              },
              "RS485_FRM_ERR_INT_RAW": {
                "bit": 16,
                "description": "This interrupt raw bit turns to high level when receiver detects a data frame error from the echo of transmitter in rs485 mode."
              },
              "RS485_CLASH_INT_RAW": {
                "bit": 17,
                "description": "This interrupt raw bit turns to high level when detects a clash between transmitter and receiver in rs485 mode."
              },
              "AT_CMD_CHAR_DET_INT_RAW": {
                "bit": 18,
                "description": "This interrupt raw bit turns to high level when receiver detects the configured at_cmd char."
              },
              "WAKEUP_INT_RAW": {
                "bit": 19,
                "description": "This interrupt raw bit turns to high level when input rxd edge changes more times than what reg_active_threshold specifies in light sleeping mode."
              }
            },
            "INT_ST": {
              "RXFIFO_FULL_INT_ST": {
                "bit": 0,
                "description": "This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1."
              },
              "TXFIFO_EMPTY_INT_ST": {
                "bit": 1,
                "description": "This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1."
              },
              "PARITY_ERR_INT_ST": {
                "bit": 2,
                "description": "This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1."
              },
              "FRM_ERR_INT_ST": {
                "bit": 3,
                "description": "This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1."
              },
              "RXFIFO_OVF_INT_ST": {
                "bit": 4,
                "description": "This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1."
              },
              "DSR_CHG_INT_ST": {
                "bit": 5,
                "description": "This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1."
              },
              "CTS_CHG_INT_ST": {
                "bit": 6,
                "description": "This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1."
              },
              "BRK_DET_INT_ST": {
                "bit": 7,
                "description": "This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1."
              },
              "RXFIFO_TOUT_INT_ST": {
                "bit": 8,
                "description": "This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1."
              },
              "SW_XON_INT_ST": {
                "bit": 9,
                "description": "This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1."
              },
              "SW_XOFF_INT_ST": {
                "bit": 10,
                "description": "This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1."
              },
              "GLITCH_DET_INT_ST": {
                "bit": 11,
                "description": "This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1."
              },
              "TX_BRK_DONE_INT_ST": {
                "bit": 12,
                "description": "This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1."
              },
              "TX_BRK_IDLE_DONE_INT_ST": {
                "bit": 13,
                "description": "This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1."
              },
              "TX_DONE_INT_ST": {
                "bit": 14,
                "description": "This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1."
              },
              "RS485_PARITY_ERR_INT_ST": {
                "bit": 15,
                "description": "This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena is set to 1."
              },
              "RS485_FRM_ERR_INT_ST": {
                "bit": 16,
                "description": "This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena is set to 1."
              },
              "RS485_CLASH_INT_ST": {
                "bit": 17,
                "description": "This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena is set to 1."
              },
              "AT_CMD_CHAR_DET_INT_ST": {
                "bit": 18,
                "description": "This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1."
              },
              "WAKEUP_INT_ST": {
                "bit": 19,
                "description": "This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1."
              }
            },
            "INT_ENA": {
              "RXFIFO_FULL_INT_ENA": {
                "bit": 0,
                "description": "This is the enable bit for rxfifo_full_int_st register."
              },
              "TXFIFO_EMPTY_INT_ENA": {
                "bit": 1,
                "description": "This is the enable bit for txfifo_empty_int_st register."
              },
              "PARITY_ERR_INT_ENA": {
                "bit": 2,
                "description": "This is the enable bit for parity_err_int_st register."
              },
              "FRM_ERR_INT_ENA": {
                "bit": 3,
                "description": "This is the enable bit for frm_err_int_st register."
              },
              "RXFIFO_OVF_INT_ENA": {
                "bit": 4,
                "description": "This is the enable bit for rxfifo_ovf_int_st register."
              },
              "DSR_CHG_INT_ENA": {
                "bit": 5,
                "description": "This is the enable bit for dsr_chg_int_st register."
              },
              "CTS_CHG_INT_ENA": {
                "bit": 6,
                "description": "This is the enable bit for cts_chg_int_st register."
              },
              "BRK_DET_INT_ENA": {
                "bit": 7,
                "description": "This is the enable bit for brk_det_int_st register."
              },
              "RXFIFO_TOUT_INT_ENA": {
                "bit": 8,
                "description": "This is the enable bit for rxfifo_tout_int_st register."
              },
              "SW_XON_INT_ENA": {
                "bit": 9,
                "description": "This is the enable bit for sw_xon_int_st register."
              },
              "SW_XOFF_INT_ENA": {
                "bit": 10,
                "description": "This is the enable bit for sw_xoff_int_st register."
              },
              "GLITCH_DET_INT_ENA": {
                "bit": 11,
                "description": "This is the enable bit for glitch_det_int_st register."
              },
              "TX_BRK_DONE_INT_ENA": {
                "bit": 12,
                "description": "This is the enable bit for tx_brk_done_int_st register."
              },
              "TX_BRK_IDLE_DONE_INT_ENA": {
                "bit": 13,
                "description": "This is the enable bit for tx_brk_idle_done_int_st register."
              },
              "TX_DONE_INT_ENA": {
                "bit": 14,
                "description": "This is the enable bit for tx_done_int_st register."
              },
              "RS485_PARITY_ERR_INT_ENA": {
                "bit": 15,
                "description": "This is the enable bit for rs485_parity_err_int_st register."
              },
              "RS485_FRM_ERR_INT_ENA": {
                "bit": 16,
                "description": "This is the enable bit for rs485_parity_err_int_st register."
              },
              "RS485_CLASH_INT_ENA": {
                "bit": 17,
                "description": "This is the enable bit for rs485_clash_int_st register."
              },
              "AT_CMD_CHAR_DET_INT_ENA": {
                "bit": 18,
                "description": "This is the enable bit for at_cmd_char_det_int_st register."
              },
              "WAKEUP_INT_ENA": {
                "bit": 19,
                "description": "This is the enable bit for uart_wakeup_int_st register."
              }
            },
            "INT_CLR": {
              "RXFIFO_FULL_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the rxfifo_full_int_raw interrupt."
              },
              "TXFIFO_EMPTY_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear txfifo_empty_int_raw interrupt."
              },
              "PARITY_ERR_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear parity_err_int_raw interrupt."
              },
              "FRM_ERR_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear frm_err_int_raw interrupt."
              },
              "RXFIFO_OVF_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear rxfifo_ovf_int_raw interrupt."
              },
              "DSR_CHG_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the dsr_chg_int_raw interrupt."
              },
              "CTS_CHG_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear the cts_chg_int_raw interrupt."
              },
              "BRK_DET_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear the brk_det_int_raw interrupt."
              },
              "RXFIFO_TOUT_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear the rxfifo_tout_int_raw interrupt."
              },
              "SW_XON_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear the sw_xon_int_raw interrupt."
              },
              "SW_XOFF_INT_CLR": {
                "bit": 10,
                "description": "Set this bit to clear the sw_xoff_int_raw interrupt."
              },
              "GLITCH_DET_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear the glitch_det_int_raw interrupt."
              },
              "TX_BRK_DONE_INT_CLR": {
                "bit": 12,
                "description": "Set this bit to clear the tx_brk_done_int_raw interrupt.."
              },
              "TX_BRK_IDLE_DONE_INT_CLR": {
                "bit": 13,
                "description": "Set this bit to clear the tx_brk_idle_done_int_raw interrupt."
              },
              "TX_DONE_INT_CLR": {
                "bit": 14,
                "description": "Set this bit to clear the tx_done_int_raw interrupt."
              },
              "RS485_PARITY_ERR_INT_CLR": {
                "bit": 15,
                "description": "Set this bit to clear the rs485_parity_err_int_raw interrupt."
              },
              "RS485_FRM_ERR_INT_CLR": {
                "bit": 16,
                "description": "Set this bit to clear the rs485_frm_err_int_raw interrupt."
              },
              "RS485_CLASH_INT_CLR": {
                "bit": 17,
                "description": "Set this bit to clear the rs485_clash_int_raw interrupt."
              },
              "AT_CMD_CHAR_DET_INT_CLR": {
                "bit": 18,
                "description": "Set this bit to clear the at_cmd_char_det_int_raw interrupt."
              },
              "WAKEUP_INT_CLR": {
                "bit": 19,
                "description": "Set this bit to clear the uart_wakeup_int_raw interrupt."
              }
            },
            "CLKDIV": {
              "CLKDIV": {
                "bit": 0,
                "description": "The integral part of the frequency divider factor.",
                "width": 12
              },
              "FRAG": {
                "bit": 20,
                "description": "The decimal part of the frequency divider factor.",
                "width": 4
              }
            },
            "RX_FILT": {
              "GLITCH_FILT": {
                "bit": 0,
                "description": "when input pulse width is lower than this value, the pulse is ignored.",
                "width": 8
              },
              "GLITCH_FILT_EN": {
                "bit": 8,
                "description": "Set this bit to enable Rx signal filter."
              }
            },
            "STATUS": {
              "RXFIFO_CNT": {
                "bit": 0,
                "description": "Stores the byte number of valid data in Rx-FIFO.",
                "width": 10
              },
              "DSRN": {
                "bit": 13,
                "description": "The register represent the level value of the internal uart dsr signal."
              },
              "CTSN": {
                "bit": 14,
                "description": "This register represent the level value of the internal uart cts signal."
              },
              "RXD": {
                "bit": 15,
                "description": "This register represent the  level value of the internal uart rxd signal."
              },
              "TXFIFO_CNT": {
                "bit": 16,
                "description": "Stores the byte number of data in Tx-FIFO.",
                "width": 10
              },
              "DTRN": {
                "bit": 29,
                "description": "This bit represents the level of the internal uart dtr signal."
              },
              "RTSN": {
                "bit": 30,
                "description": "This bit represents the level of the internal uart rts signal."
              },
              "TXD": {
                "bit": 31,
                "description": "This bit represents the  level of the internal uart txd signal."
              }
            },
            "CONF0": {
              "PARITY": {
                "bit": 0,
                "description": "This register is used to configure the parity check mode."
              },
              "PARITY_EN": {
                "bit": 1,
                "description": "Set this bit to enable uart parity check."
              },
              "BIT_NUM": {
                "bit": 2,
                "description": "This register is used to set the length of data.",
                "width": 2
              },
              "STOP_BIT_NUM": {
                "bit": 4,
                "description": "This register is used to set the length of  stop bit.",
                "width": 2
              },
              "SW_RTS": {
                "bit": 6,
                "description": "This register is used to configure the software rts signal which is used in software flow control."
              },
              "SW_DTR": {
                "bit": 7,
                "description": "This register is used to configure the software dtr signal which is used in software flow control."
              },
              "TXD_BRK": {
                "bit": 8,
                "description": "Set this bit to enbale transmitter to  send NULL when the process of sending data is done."
              },
              "IRDA_DPLX": {
                "bit": 9,
                "description": "Set this bit to enable IrDA loopback mode."
              },
              "IRDA_TX_EN": {
                "bit": 10,
                "description": "This is the start enable bit for IrDA transmitter."
              },
              "IRDA_WCTL": {
                "bit": 11,
                "description": "1'h1: The IrDA transmitter's 11th bit is the same as 10th bit. 1'h0: Set IrDA transmitter's 11th bit to 0."
              },
              "IRDA_TX_INV": {
                "bit": 12,
                "description": "Set this bit to invert the level of  IrDA transmitter."
              },
              "IRDA_RX_INV": {
                "bit": 13,
                "description": "Set this bit to invert the level of IrDA receiver."
              },
              "LOOPBACK": {
                "bit": 14,
                "description": "Set this bit to enable uart loopback test mode."
              },
              "TX_FLOW_EN": {
                "bit": 15,
                "description": "Set this bit to enable flow control function for transmitter."
              },
              "IRDA_EN": {
                "bit": 16,
                "description": "Set this bit to enable IrDA protocol."
              },
              "RXFIFO_RST": {
                "bit": 17,
                "description": "Set this bit to reset the uart receive-FIFO."
              },
              "TXFIFO_RST": {
                "bit": 18,
                "description": "Set this bit to reset the uart transmit-FIFO."
              },
              "RXD_INV": {
                "bit": 19,
                "description": "Set this bit to inverse the level value of uart rxd signal."
              },
              "CTS_INV": {
                "bit": 20,
                "description": "Set this bit to inverse the level value of uart cts signal."
              },
              "DSR_INV": {
                "bit": 21,
                "description": "Set this bit to inverse the level value of uart dsr signal."
              },
              "TXD_INV": {
                "bit": 22,
                "description": "Set this bit to inverse the level value of uart txd signal."
              },
              "RTS_INV": {
                "bit": 23,
                "description": "Set this bit to inverse the level value of uart rts signal."
              },
              "DTR_INV": {
                "bit": 24,
                "description": "Set this bit to inverse the level value of uart dtr signal."
              },
              "CLK_EN": {
                "bit": 25,
                "description": "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              },
              "ERR_WR_MASK": {
                "bit": 26,
                "description": "1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver stores the data even if the  received data is wrong."
              },
              "AUTOBAUD_EN": {
                "bit": 27,
                "description": "This is the enable bit for detecting baudrate."
              },
              "MEM_CLK_EN": {
                "bit": 28,
                "description": "UART memory clock gate enable signal."
              }
            },
            "CONF1": {
              "RXFIFO_FULL_THRHD": {
                "bit": 0,
                "description": "It will produce rxfifo_full_int interrupt when receiver receives more data than this register value.",
                "width": 9
              },
              "TXFIFO_EMPTY_THRHD": {
                "bit": 9,
                "description": "It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value.",
                "width": 9
              },
              "DIS_RX_DAT_OVF": {
                "bit": 18,
                "description": "Disable UART Rx data overflow detect."
              },
              "RX_TOUT_FLOW_DIS": {
                "bit": 19,
                "description": "Set this bit to stop accumulating idle_cnt when hardware flow control works."
              },
              "RX_FLOW_EN": {
                "bit": 20,
                "description": "This is the flow enable bit for UART receiver."
              },
              "RX_TOUT_EN": {
                "bit": 21,
                "description": "This is the enble bit for uart receiver's timeout function."
              }
            },
            "LOWPULSE": {
              "MIN_CNT": {
                "bit": 0,
                "description": "This register stores the value of the minimum duration time of the low level pulse. It is used in baud rate-detect process.",
                "width": 12
              }
            },
            "HIGHPULSE": {
              "MIN_CNT": {
                "bit": 0,
                "description": "This register stores  the value of the maxinum duration time for the high level pulse. It is used in baud rate-detect process.",
                "width": 12
              }
            },
            "RXD_CNT": {
              "RXD_EDGE_CNT": {
                "bit": 0,
                "description": "This register stores the count of rxd edge change. It is used in baud rate-detect process.",
                "width": 10
              }
            },
            "FLOW_CONF": {
              "SW_FLOW_CON_EN": {
                "bit": 0,
                "description": "Set this bit to enable software flow control. It is used with register sw_xon or sw_xoff."
              },
              "XONOFF_DEL": {
                "bit": 1,
                "description": "Set this bit to remove flow control char from the received data."
              },
              "FORCE_XON": {
                "bit": 2,
                "description": "Set this bit to enable the transmitter to go on sending data."
              },
              "FORCE_XOFF": {
                "bit": 3,
                "description": "Set this bit to stop the  transmitter from sending data."
              },
              "SEND_XON": {
                "bit": 4,
                "description": "Set this bit to send Xon char. It is cleared by hardware automatically."
              },
              "SEND_XOFF": {
                "bit": 5,
                "description": "Set this bit to send Xoff char. It is cleared by hardware automatically."
              }
            },
            "SLEEP_CONF": {
              "ACTIVE_THRESHOLD": {
                "bit": 0,
                "description": "The uart is activated from light sleeping mode when the input rxd edge changes more times than this register value.",
                "width": 10
              }
            },
            "SWFC_CONF0": {
              "XOFF_THRESHOLD": {
                "bit": 0,
                "description": "When the data amount in Rx-FIFO is more than this register value with uart_sw_flow_con_en set to 1, it will send a Xoff char.",
                "width": 9
              },
              "XOFF_CHAR": {
                "bit": 9,
                "description": "This register stores the Xoff flow control char.",
                "width": 8
              }
            },
            "SWFC_CONF1": {
              "XON_THRESHOLD": {
                "bit": 0,
                "description": "When the data amount in Rx-FIFO is less than this register value with uart_sw_flow_con_en set to 1, it will send a Xon char.",
                "width": 9
              },
              "XON_CHAR": {
                "bit": 9,
                "description": "This register stores the Xon flow control char.",
                "width": 8
              }
            },
            "TXBRK_CONF": {
              "TX_BRK_NUM": {
                "bit": 0,
                "description": "This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when txd_brk is set to 1.",
                "width": 8
              }
            },
            "IDLE_CONF": {
              "RX_IDLE_THRHD": {
                "bit": 0,
                "description": "It will produce frame end signal when receiver takes more time to receive one byte data than this register value.",
                "width": 10
              },
              "TX_IDLE_NUM": {
                "bit": 10,
                "description": "This register is used to configure the duration time between transfers.",
                "width": 10
              }
            },
            "RS485_CONF": {
              "RS485_EN": {
                "bit": 0,
                "description": "Set this bit to choose the rs485 mode."
              },
              "DL0_EN": {
                "bit": 1,
                "description": "Set this bit to delay the stop bit by 1 bit."
              },
              "DL1_EN": {
                "bit": 2,
                "description": "Set this bit to delay the stop bit by 1 bit."
              },
              "RS485TX_RX_EN": {
                "bit": 3,
                "description": "Set this bit to enable receiver could receive data when the transmitter is transmitting data in rs485 mode."
              },
              "RS485RXBY_TX_EN": {
                "bit": 4,
                "description": "1'h1: enable rs485 transmitter to send data when rs485 receiver line is busy."
              },
              "RS485_RX_DLY_NUM": {
                "bit": 5,
                "description": "This register is used to delay the receiver's internal data signal."
              },
              "RS485_TX_DLY_NUM": {
                "bit": 6,
                "description": "This register is used to delay the transmitter's internal data signal.",
                "width": 4
              }
            },
            "AT_CMD_PRECNT": {
              "PRE_IDLE_NUM": {
                "bit": 0,
                "description": "This register is used to configure the idle duration time before the first at_cmd is received by receiver.",
                "width": 16
              }
            },
            "AT_CMD_POSTCNT": {
              "POST_IDLE_NUM": {
                "bit": 0,
                "description": "This register is used to configure the duration time between the last at_cmd and the next data.",
                "width": 16
              }
            },
            "AT_CMD_GAPTOUT": {
              "RX_GAP_TOUT": {
                "bit": 0,
                "description": "This register is used to configure the duration time between the at_cmd chars.",
                "width": 16
              }
            },
            "AT_CMD_CHAR": {
              "AT_CMD_CHAR": {
                "bit": 0,
                "description": "This register is used to configure the content of at_cmd char.",
                "width": 8
              },
              "CHAR_NUM": {
                "bit": 8,
                "description": "This register is used to configure the num of continuous at_cmd chars received by receiver.",
                "width": 8
              }
            },
            "MEM_CONF": {
              "RX_SIZE": {
                "bit": 1,
                "description": "This register is used to configure the amount of mem allocated for receive-FIFO. The default number is 128 bytes.",
                "width": 3
              },
              "TX_SIZE": {
                "bit": 4,
                "description": "This register is used to configure the amount of mem allocated for transmit-FIFO. The default number is 128 bytes.",
                "width": 3
              },
              "RX_FLOW_THRHD": {
                "bit": 7,
                "description": "This register is used to configure the maximum amount of data that can be received  when hardware flow control works.",
                "width": 9
              },
              "RX_TOUT_THRHD": {
                "bit": 16,
                "description": "This register is used to configure the threshold time that receiver takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver takes more time to receive one byte with rx_tout_en set to 1.",
                "width": 10
              },
              "MEM_FORCE_PD": {
                "bit": 26,
                "description": "Set this bit to force power down UART memory."
              },
              "MEM_FORCE_PU": {
                "bit": 27,
                "description": "Set this bit to force power up UART memory."
              }
            },
            "MEM_TX_STATUS": {
              "APB_TX_WADDR": {
                "bit": 0,
                "description": "This register stores the offset address in Tx-FIFO when software writes Tx-FIFO via APB.",
                "width": 10
              },
              "TX_RADDR": {
                "bit": 11,
                "description": "This register stores the offset address in Tx-FIFO when Tx-FSM reads data via Tx-FIFO_Ctrl.",
                "width": 10
              }
            },
            "MEM_RX_STATUS": {
              "APB_RX_RADDR": {
                "bit": 0,
                "description": "This register stores the offset address in RX-FIFO when software reads data from Rx-FIFO via APB. UART0 is 10'h100. UART1 is 10'h180.",
                "width": 10
              },
              "RX_WADDR": {
                "bit": 11,
                "description": "This register stores the offset address in Rx-FIFO when Rx-FIFO_Ctrl writes Rx-FIFO. UART0 is 10'h100. UART1 is 10'h180.",
                "width": 10
              }
            },
            "FSM_STATUS": {
              "ST_URX_OUT": {
                "bit": 0,
                "description": "This is the status register of receiver.",
                "width": 4
              },
              "ST_UTX_OUT": {
                "bit": 4,
                "description": "This is the status register of transmitter.",
                "width": 4
              }
            },
            "POSPULSE": {
              "POSEDGE_MIN_CNT": {
                "bit": 0,
                "description": "This register stores the minimal input clock count between two positive edges. It is used in boudrate-detect process.",
                "width": 12
              }
            },
            "NEGPULSE": {
              "NEGEDGE_MIN_CNT": {
                "bit": 0,
                "description": "This register stores the minimal input clock count between two negative edges. It is used in boudrate-detect process.",
                "width": 12
              }
            },
            "CLK_CONF": {
              "SCLK_DIV_B": {
                "bit": 0,
                "description": "The  denominator of the frequency divider factor.",
                "width": 6
              },
              "SCLK_DIV_A": {
                "bit": 6,
                "description": "The numerator of the frequency divider factor.",
                "width": 6
              },
              "SCLK_DIV_NUM": {
                "bit": 12,
                "description": "The integral part of the frequency divider factor.",
                "width": 8
              },
              "SCLK_SEL": {
                "bit": 20,
                "description": "UART clock source select. 1: 80Mhz, 2: 8Mhz, 3: XTAL.",
                "width": 2
              },
              "SCLK_EN": {
                "bit": 22,
                "description": "Set this bit to enable UART Tx/Rx clock."
              },
              "RST_CORE": {
                "bit": 23,
                "description": "Write 1 then write 0 to this bit, reset UART Tx/Rx."
              },
              "TX_SCLK_EN": {
                "bit": 24,
                "description": "Set this bit to enable UART Tx clock."
              },
              "RX_SCLK_EN": {
                "bit": 25,
                "description": "Set this bit to enable UART Rx clock."
              },
              "TX_RST_CORE": {
                "bit": 26,
                "description": "Write 1 then write 0 to this bit, reset UART Tx."
              },
              "RX_RST_CORE": {
                "bit": 27,
                "description": "Write 1 then write 0 to this bit, reset UART Rx."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the version register.",
                "width": 32
              }
            },
            "ID": {
              "ID": {
                "bit": 0,
                "description": "This register is used to configure the uart_id.",
                "width": 30
              },
              "HIGH_SPEED": {
                "bit": 30,
                "description": "This bit used to select synchronize mode. 1: Registers are auto synchronized into UART Core clock and UART core should be keep the same with APB clock. 0: After configure registers, software needs to write 1 to UART_REG_UPDATE to synchronize registers."
              },
              "REG_UPDATE": {
                "bit": 31,
                "description": "Software write 1 would synchronize registers into UART Core clock domain and would be cleared by hardware after synchronization is done."
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 58,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WIFI_MAC_IRQHandler"
          },
          {
            "number": 17,
            "name": "WIFI_MAC_NMI_IRQHandler"
          },
          {
            "number": 18,
            "name": "WIFI_PWR_IRQHandler"
          },
          {
            "number": 19,
            "name": "WIFI_BB_IRQHandler"
          },
          {
            "number": 20,
            "name": "BT_MAC_IRQHandler"
          },
          {
            "number": 21,
            "name": "BT_BB_IRQHandler"
          },
          {
            "number": 22,
            "name": "BT_BB_NMI_IRQHandler"
          },
          {
            "number": 23,
            "name": "LP_TIMER_IRQHandler"
          },
          {
            "number": 24,
            "name": "COEX_IRQHandler"
          },
          {
            "number": 25,
            "name": "BLE_TIMER_IRQHandler"
          },
          {
            "number": 26,
            "name": "BLE_SEC_IRQHandler"
          },
          {
            "number": 27,
            "name": "I2C_MST_IRQHandler"
          },
          {
            "number": 28,
            "name": "APB_CTRL_IRQHandler"
          },
          {
            "number": 29,
            "name": "GPIO_IRQHandler"
          },
          {
            "number": 30,
            "name": "GPIO_NMI_IRQHandler"
          },
          {
            "number": 31,
            "name": "SPI_INTR_1_IRQHandler"
          },
          {
            "number": 32,
            "name": "SPI_INTR_2_IRQHandler"
          },
          {
            "number": 33,
            "name": "UART0_IRQHandler"
          },
          {
            "number": 34,
            "name": "UART1_IRQHandler"
          },
          {
            "number": 35,
            "name": "LEDC_IRQHandler"
          },
          {
            "number": 36,
            "name": "EFUSE_IRQHandler"
          },
          {
            "number": 37,
            "name": "RTC_CORE_IRQHandler"
          },
          {
            "number": 38,
            "name": "I2C_EXT0_IRQHandler"
          },
          {
            "number": 39,
            "name": "TG0_T0_LEVEL_IRQHandler"
          },
          {
            "number": 40,
            "name": "TG0_WDT_LEVEL_IRQHandler"
          },
          {
            "number": 41,
            "name": "CACHE_IA_IRQHandler"
          },
          {
            "number": 42,
            "name": "SYSTIMER_TARGET0_IRQHandler"
          },
          {
            "number": 43,
            "name": "SYSTIMER_TARGET1_IRQHandler"
          },
          {
            "number": 44,
            "name": "SYSTIMER_TARGET2_IRQHandler"
          },
          {
            "number": 45,
            "name": "SPI_MEM_REJECT_CACHE_IRQHandler"
          },
          {
            "number": 46,
            "name": "ICACHE_PRELOAD0_IRQHandler"
          },
          {
            "number": 47,
            "name": "ICACHE_SYNC0_IRQHandler"
          },
          {
            "number": 48,
            "name": "APB_ADC_IRQHandler"
          },
          {
            "number": 49,
            "name": "DMA_CH0_IRQHandler"
          },
          {
            "number": 50,
            "name": "SHA_IRQHandler"
          },
          {
            "number": 51,
            "name": "ECC_IRQHandler"
          },
          {
            "number": 52,
            "name": "FROM_CPU_INTR0_IRQHandler"
          },
          {
            "number": 53,
            "name": "FROM_CPU_INTR1_IRQHandler"
          },
          {
            "number": 54,
            "name": "FROM_CPU_INTR2_IRQHandler"
          },
          {
            "number": 55,
            "name": "FROM_CPU_INTR3_IRQHandler"
          },
          {
            "number": 56,
            "name": "ASSIST_DEBUG_IRQHandler"
          },
          {
            "number": 57,
            "name": "ETS_CORE0_PIF_PMS_SIZE_IRQHandler"
          }
        ]
      }
    }
  }
}