// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_HH_
#define _conv_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_fadd_32ns_32bkb.h"
#include "conv_fmul_32ns_32cud.h"
#include "conv_fcmp_32ns_32dEe.h"
#include "conv_mac_muladd_4eOg.h"
#include "conv_mac_muladd_5fYi.h"
#include "conv_conv_weights.h"
#include "conv_conv_bias.h"

namespace ap_rtl {

struct conv : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<10> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<32> > input_r_q1;
    sc_out< sc_lv<11> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv(sc_module_name name);
    SC_HAS_PROCESS(conv);

    ~conv();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    conv_conv_weights* conv_weights_U;
    conv_conv_bias* conv_bias_U;
    conv_fadd_32ns_32bkb<1,4,32,32,32>* conv_fadd_32ns_32bkb_U1;
    conv_fmul_32ns_32cud<1,2,32,32,32>* conv_fmul_32ns_32cud_U2;
    conv_fcmp_32ns_32dEe<1,2,32,32,1>* conv_fcmp_32ns_32dEe_U3;
    conv_mac_muladd_4eOg<1,1,4,5,4,8>* conv_mac_muladd_4eOg_U4;
    conv_mac_muladd_5fYi<1,1,5,4,4,8>* conv_mac_muladd_5fYi_U5;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > conv_weights_address0;
    sc_signal< sc_logic > conv_weights_ce0;
    sc_signal< sc_lv<32> > conv_weights_q0;
    sc_signal< sc_lv<4> > conv_bias_address0;
    sc_signal< sc_logic > conv_bias_ce0;
    sc_signal< sc_lv<32> > conv_bias_q0;
    sc_signal< sc_lv<5> > indvar_flatten21_reg_249;
    sc_signal< sc_lv<2> > wr_0_reg_260;
    sc_signal< sc_lv<4> > indvar_flatten_reg_271;
    sc_signal< sc_lv<2> > wc_0_reg_282;
    sc_signal< sc_lv<32> > w_sum_2_0_reg_293;
    sc_signal< sc_lv<3> > ch_0_0_reg_305;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln20_reg_948;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > grp_fu_316_p2;
    sc_signal< sc_lv<32> > reg_339;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state9_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<1> > icmp_ln10_fu_345_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > add_ln10_fu_351_p2;
    sc_signal< sc_lv<11> > add_ln10_reg_903;
    sc_signal< sc_lv<1> > icmp_ln13_fu_363_p2;
    sc_signal< sc_lv<1> > icmp_ln13_reg_908;
    sc_signal< sc_lv<4> > select_ln37_1_fu_377_p3;
    sc_signal< sc_lv<4> > select_ln37_1_reg_913;
    sc_signal< sc_lv<5> > select_ln37_2_fu_419_p3;
    sc_signal< sc_lv<5> > select_ln37_2_reg_919;
    sc_signal< sc_lv<4> > select_ln37_3_fu_427_p3;
    sc_signal< sc_lv<4> > select_ln37_3_reg_924;
    sc_signal< sc_lv<64> > zext_ln28_fu_446_p1;
    sc_signal< sc_lv<64> > zext_ln28_reg_932;
    sc_signal< sc_lv<11> > zext_ln37_2_fu_450_p1;
    sc_signal< sc_lv<11> > zext_ln37_2_reg_937;
    sc_signal< sc_lv<11> > conv_out_addr_reg_943;
    sc_signal< sc_lv<1> > icmp_ln20_fu_478_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln20_reg_948_pp0_iter1_reg;
    sc_signal< sc_lv<5> > add_ln20_1_fu_484_p2;
    sc_signal< sc_lv<5> > add_ln20_1_reg_952;
    sc_signal< sc_lv<1> > icmp_ln23_fu_496_p2;
    sc_signal< sc_lv<1> > icmp_ln23_reg_957;
    sc_signal< sc_lv<2> > select_ln20_1_fu_510_p3;
    sc_signal< sc_lv<2> > select_ln20_1_reg_962;
    sc_signal< sc_lv<3> > select_ln23_fu_587_p3;
    sc_signal< sc_lv<3> > select_ln23_reg_967;
    sc_signal< sc_lv<2> > select_ln23_1_fu_599_p3;
    sc_signal< sc_lv<2> > select_ln23_1_reg_972;
    sc_signal< sc_lv<11> > add_ln28_8_fu_774_p2;
    sc_signal< sc_lv<11> > add_ln28_8_reg_987;
    sc_signal< sc_lv<4> > add_ln23_1_fu_790_p2;
    sc_signal< sc_lv<4> > add_ln23_1_reg_997;
    sc_signal< sc_lv<32> > input_load_1_reg_1012;
    sc_signal< sc_lv<32> > grp_fu_322_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1017;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1022;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<3> > add_ln26_fu_800_p2;
    sc_signal< sc_lv<3> > add_ln26_reg_1027;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state10_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<4> > select_ln23_3_fu_805_p3;
    sc_signal< sc_lv<4> > select_ln23_3_reg_1032;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<5> > f_fu_811_p2;
    sc_signal< sc_lv<5> > f_reg_1047;
    sc_signal< sc_lv<9> > select_ln13_fu_822_p3;
    sc_signal< sc_lv<9> > select_ln13_reg_1052;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_lv<11> > indvar_flatten43_reg_193;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<4> > r_0_reg_204;
    sc_signal< sc_lv<9> > indvar_flatten29_reg_215;
    sc_signal< sc_lv<4> > c_0_reg_227;
    sc_signal< sc_lv<5> > f_0_reg_238;
    sc_signal< sc_lv<5> > ap_phi_mux_indvar_flatten21_phi_fu_253_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_wr_0_phi_fu_264_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_indvar_flatten_phi_fu_275_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_wc_0_phi_fu_286_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_w_sum_2_0_phi_fu_297_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_ch_0_0_phi_fu_309_p4;
    sc_signal< sc_lv<64> > zext_ln37_4_fu_464_p1;
    sc_signal< sc_lv<64> > zext_ln28_8_fu_726_p1;
    sc_signal< sc_lv<64> > zext_ln28_9_fu_737_p1;
    sc_signal< sc_lv<64> > zext_ln28_13_fu_785_p1;
    sc_signal< sc_lv<64> > zext_ln28_12_fu_796_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > grp_fu_316_p0;
    sc_signal< sc_lv<32> > grp_fu_316_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<32> > grp_fu_322_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<4> > r_fu_357_p2;
    sc_signal< sc_lv<1> > icmp_ln16_fu_395_p2;
    sc_signal< sc_lv<1> > xor_ln37_fu_389_p2;
    sc_signal< sc_lv<4> > select_ln37_fu_369_p3;
    sc_signal< sc_lv<1> > and_ln37_fu_401_p2;
    sc_signal< sc_lv<1> > or_ln37_fu_413_p2;
    sc_signal< sc_lv<4> > c_fu_407_p2;
    sc_signal< sc_lv<8> > grp_fu_880_p3;
    sc_signal< sc_lv<12> > zext_ln37_3_fu_454_p1;
    sc_signal< sc_lv<12> > tmp_2_cast_fu_439_p3;
    sc_signal< sc_lv<12> > add_ln37_1_fu_458_p2;
    sc_signal< sc_lv<4> > zext_ln23_fu_469_p1;
    sc_signal< sc_lv<2> > wr_fu_490_p2;
    sc_signal< sc_lv<4> > tmp_4_fu_522_p3;
    sc_signal< sc_lv<5> > zext_ln28_2_fu_530_p1;
    sc_signal< sc_lv<5> > zext_ln28_1_fu_518_p1;
    sc_signal< sc_lv<5> > sub_ln28_fu_534_p2;
    sc_signal< sc_lv<4> > zext_ln20_fu_544_p1;
    sc_signal< sc_lv<4> > add_ln20_fu_548_p2;
    sc_signal< sc_lv<1> > icmp_ln26_fu_563_p2;
    sc_signal< sc_lv<1> > xor_ln20_fu_557_p2;
    sc_signal< sc_lv<2> > select_ln20_fu_502_p3;
    sc_signal< sc_lv<1> > and_ln20_fu_569_p2;
    sc_signal< sc_lv<1> > or_ln23_fu_581_p2;
    sc_signal< sc_lv<2> > wc_fu_575_p2;
    sc_signal< sc_lv<6> > sext_ln28_fu_540_p1;
    sc_signal< sc_lv<6> > zext_ln23_2_fu_607_p1;
    sc_signal< sc_lv<6> > add_ln28_1_fu_611_p2;
    sc_signal< sc_lv<9> > tmp_1_fu_617_p3;
    sc_signal< sc_lv<7> > tmp_2_fu_629_p3;
    sc_signal< sc_lv<64> > sext_ln28_1_fu_625_p1;
    sc_signal< sc_lv<64> > sext_ln28_2_fu_637_p1;
    sc_signal< sc_lv<4> > zext_ln23_1_fu_595_p1;
    sc_signal< sc_lv<4> > add_ln28_fu_473_p2;
    sc_signal< sc_lv<4> > add_ln28_2_fu_647_p2;
    sc_signal< sc_lv<4> > select_ln20_2_fu_652_p3;
    sc_signal< sc_lv<4> > select_ln23_2_fu_659_p3;
    sc_signal< sc_lv<8> > grp_fu_889_p3;
    sc_signal< sc_lv<9> > tmp_5_fu_678_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_671_p3;
    sc_signal< sc_lv<11> > zext_ln28_5_fu_685_p1;
    sc_signal< sc_lv<64> > sub_ln28_1_fu_641_p2;
    sc_signal< sc_lv<7> > trunc_ln28_fu_703_p1;
    sc_signal< sc_lv<7> > zext_ln28_7_fu_699_p1;
    sc_signal< sc_lv<7> > add_ln28_4_fu_707_p2;
    sc_signal< sc_lv<11> > tmp_12_cast_fu_713_p3;
    sc_signal< sc_lv<11> > add_ln28_5_fu_721_p2;
    sc_signal< sc_lv<11> > sub_ln28_2_fu_689_p2;
    sc_signal< sc_lv<11> > zext_ln28_6_fu_695_p1;
    sc_signal< sc_lv<11> > add_ln28_6_fu_731_p2;
    sc_signal< sc_lv<3> > or_ln26_fu_742_p2;
    sc_signal< sc_lv<7> > trunc_ln28_1_fu_756_p1;
    sc_signal< sc_lv<7> > zext_ln28_11_fu_752_p1;
    sc_signal< sc_lv<7> > add_ln28_7_fu_760_p2;
    sc_signal< sc_lv<11> > tmp_14_cast_fu_766_p3;
    sc_signal< sc_lv<11> > zext_ln28_10_fu_748_p1;
    sc_signal< sc_lv<11> > add_ln28_9_fu_779_p2;
    sc_signal< sc_lv<9> > add_ln13_1_fu_816_p2;
    sc_signal< sc_lv<32> > bitcast_ln36_fu_829_p1;
    sc_signal< sc_lv<8> > tmp_fu_833_p4;
    sc_signal< sc_lv<23> > trunc_ln36_fu_843_p1;
    sc_signal< sc_lv<1> > icmp_ln36_1_fu_853_p2;
    sc_signal< sc_lv<1> > icmp_ln36_fu_847_p2;
    sc_signal< sc_lv<1> > or_ln36_fu_859_p2;
    sc_signal< sc_lv<1> > grp_fu_328_p2;
    sc_signal< sc_lv<1> > and_ln36_fu_865_p2;
    sc_signal< sc_lv<4> > grp_fu_880_p0;
    sc_signal< sc_lv<5> > grp_fu_880_p1;
    sc_signal< sc_lv<4> > grp_fu_880_p2;
    sc_signal< sc_lv<5> > grp_fu_889_p0;
    sc_signal< sc_lv<4> > grp_fu_889_p1;
    sc_signal< sc_lv<4> > grp_fu_889_p2;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_state7_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< bool > ap_block_state8_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<8> > grp_fu_880_p00;
    sc_signal< sc_lv<8> > grp_fu_880_p20;
    sc_signal< sc_lv<8> > grp_fu_889_p10;
    sc_signal< sc_lv<8> > grp_fu_889_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_pp0_stage0;
    static const sc_lv<16> ap_ST_fsm_pp0_stage1;
    static const sc_lv<16> ap_ST_fsm_pp0_stage2;
    static const sc_lv<16> ap_ST_fsm_pp0_stage3;
    static const sc_lv<16> ap_ST_fsm_pp0_stage4;
    static const sc_lv<16> ap_ST_fsm_pp0_stage5;
    static const sc_lv<16> ap_ST_fsm_pp0_stage6;
    static const sc_lv<16> ap_ST_fsm_pp0_stage7;
    static const sc_lv<16> ap_ST_fsm_state14;
    static const sc_lv<16> ap_ST_fsm_state15;
    static const sc_lv<16> ap_ST_fsm_state16;
    static const sc_lv<16> ap_ST_fsm_state17;
    static const sc_lv<16> ap_ST_fsm_state18;
    static const sc_lv<16> ap_ST_fsm_state19;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<11> ap_const_lv11_790;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<9> ap_const_lv9_B0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<8> ap_const_lv8_B;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln10_fu_351_p2();
    void thread_add_ln13_1_fu_816_p2();
    void thread_add_ln20_1_fu_484_p2();
    void thread_add_ln20_fu_548_p2();
    void thread_add_ln23_1_fu_790_p2();
    void thread_add_ln26_fu_800_p2();
    void thread_add_ln28_1_fu_611_p2();
    void thread_add_ln28_2_fu_647_p2();
    void thread_add_ln28_4_fu_707_p2();
    void thread_add_ln28_5_fu_721_p2();
    void thread_add_ln28_6_fu_731_p2();
    void thread_add_ln28_7_fu_760_p2();
    void thread_add_ln28_8_fu_774_p2();
    void thread_add_ln28_9_fu_779_p2();
    void thread_add_ln28_fu_473_p2();
    void thread_add_ln37_1_fu_458_p2();
    void thread_and_ln20_fu_569_p2();
    void thread_and_ln36_fu_865_p2();
    void thread_and_ln37_fu_401_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_state10_pp0_stage7_iter0();
    void thread_ap_block_state11_pp0_stage0_iter1();
    void thread_ap_block_state12_pp0_stage1_iter1();
    void thread_ap_block_state13_pp0_stage2_iter1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage5_iter0();
    void thread_ap_block_state9_pp0_stage6_iter0();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_ch_0_0_phi_fu_309_p4();
    void thread_ap_phi_mux_indvar_flatten21_phi_fu_253_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_275_p4();
    void thread_ap_phi_mux_w_sum_2_0_phi_fu_297_p4();
    void thread_ap_phi_mux_wc_0_phi_fu_286_p4();
    void thread_ap_phi_mux_wr_0_phi_fu_264_p4();
    void thread_ap_ready();
    void thread_bitcast_ln36_fu_829_p1();
    void thread_c_fu_407_p2();
    void thread_conv_bias_address0();
    void thread_conv_bias_ce0();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_conv_weights_address0();
    void thread_conv_weights_ce0();
    void thread_f_fu_811_p2();
    void thread_grp_fu_316_p0();
    void thread_grp_fu_316_p1();
    void thread_grp_fu_322_p1();
    void thread_grp_fu_880_p0();
    void thread_grp_fu_880_p00();
    void thread_grp_fu_880_p1();
    void thread_grp_fu_880_p2();
    void thread_grp_fu_880_p20();
    void thread_grp_fu_889_p0();
    void thread_grp_fu_889_p1();
    void thread_grp_fu_889_p10();
    void thread_grp_fu_889_p2();
    void thread_grp_fu_889_p20();
    void thread_icmp_ln10_fu_345_p2();
    void thread_icmp_ln13_fu_363_p2();
    void thread_icmp_ln16_fu_395_p2();
    void thread_icmp_ln20_fu_478_p2();
    void thread_icmp_ln23_fu_496_p2();
    void thread_icmp_ln26_fu_563_p2();
    void thread_icmp_ln36_1_fu_853_p2();
    void thread_icmp_ln36_fu_847_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_or_ln23_fu_581_p2();
    void thread_or_ln26_fu_742_p2();
    void thread_or_ln36_fu_859_p2();
    void thread_or_ln37_fu_413_p2();
    void thread_p_shl_cast_fu_671_p3();
    void thread_r_fu_357_p2();
    void thread_select_ln13_fu_822_p3();
    void thread_select_ln20_1_fu_510_p3();
    void thread_select_ln20_2_fu_652_p3();
    void thread_select_ln20_fu_502_p3();
    void thread_select_ln23_1_fu_599_p3();
    void thread_select_ln23_2_fu_659_p3();
    void thread_select_ln23_3_fu_805_p3();
    void thread_select_ln23_fu_587_p3();
    void thread_select_ln37_1_fu_377_p3();
    void thread_select_ln37_2_fu_419_p3();
    void thread_select_ln37_3_fu_427_p3();
    void thread_select_ln37_fu_369_p3();
    void thread_sext_ln28_1_fu_625_p1();
    void thread_sext_ln28_2_fu_637_p1();
    void thread_sext_ln28_fu_540_p1();
    void thread_sub_ln28_1_fu_641_p2();
    void thread_sub_ln28_2_fu_689_p2();
    void thread_sub_ln28_fu_534_p2();
    void thread_tmp_12_cast_fu_713_p3();
    void thread_tmp_14_cast_fu_766_p3();
    void thread_tmp_1_fu_617_p3();
    void thread_tmp_2_cast_fu_439_p3();
    void thread_tmp_2_fu_629_p3();
    void thread_tmp_4_fu_522_p3();
    void thread_tmp_5_fu_678_p3();
    void thread_tmp_fu_833_p4();
    void thread_trunc_ln28_1_fu_756_p1();
    void thread_trunc_ln28_fu_703_p1();
    void thread_trunc_ln36_fu_843_p1();
    void thread_wc_fu_575_p2();
    void thread_wr_fu_490_p2();
    void thread_xor_ln20_fu_557_p2();
    void thread_xor_ln37_fu_389_p2();
    void thread_zext_ln20_fu_544_p1();
    void thread_zext_ln23_1_fu_595_p1();
    void thread_zext_ln23_2_fu_607_p1();
    void thread_zext_ln23_fu_469_p1();
    void thread_zext_ln28_10_fu_748_p1();
    void thread_zext_ln28_11_fu_752_p1();
    void thread_zext_ln28_12_fu_796_p1();
    void thread_zext_ln28_13_fu_785_p1();
    void thread_zext_ln28_1_fu_518_p1();
    void thread_zext_ln28_2_fu_530_p1();
    void thread_zext_ln28_5_fu_685_p1();
    void thread_zext_ln28_6_fu_695_p1();
    void thread_zext_ln28_7_fu_699_p1();
    void thread_zext_ln28_8_fu_726_p1();
    void thread_zext_ln28_9_fu_737_p1();
    void thread_zext_ln28_fu_446_p1();
    void thread_zext_ln37_2_fu_450_p1();
    void thread_zext_ln37_3_fu_454_p1();
    void thread_zext_ln37_4_fu_464_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
