

================================================================
== Vivado HLS Report for 'relu_ap_fixed_ap_ufixed_128_16_5_3_0_relu_config7_s'
================================================================
* Date:           Sat Aug  6 20:49:34 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     1.919|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1376|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|   1376|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |icmp_ln1494_1_fu_104_p2  |   icmp   |      0|  0|   50|         128|           1|
    |icmp_ln1494_2_fu_126_p2  |   icmp   |      0|  0|   50|         128|           1|
    |icmp_ln1494_3_fu_148_p2  |   icmp   |      0|  0|   50|         128|           1|
    |icmp_ln1494_4_fu_170_p2  |   icmp   |      0|  0|   50|         128|           1|
    |icmp_ln1494_5_fu_192_p2  |   icmp   |      0|  0|   50|         128|           1|
    |icmp_ln1494_6_fu_214_p2  |   icmp   |      0|  0|   50|         128|           1|
    |icmp_ln1494_7_fu_236_p2  |   icmp   |      0|  0|   50|         128|           1|
    |icmp_ln1494_fu_82_p2     |   icmp   |      0|  0|   50|         128|           1|
    |select_ln71_1_fu_114_p3  |  select  |      0|  0|  122|           1|         127|
    |select_ln71_2_fu_136_p3  |  select  |      0|  0|  122|           1|         127|
    |select_ln71_3_fu_158_p3  |  select  |      0|  0|  122|           1|         127|
    |select_ln71_4_fu_180_p3  |  select  |      0|  0|  122|           1|         127|
    |select_ln71_5_fu_202_p3  |  select  |      0|  0|  122|           1|         127|
    |select_ln71_6_fu_224_p3  |  select  |      0|  0|  122|           1|         127|
    |select_ln71_7_fu_246_p3  |  select  |      0|  0|  122|           1|         127|
    |select_ln71_fu_92_p3     |  select  |      0|  0|  122|           1|         127|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0| 1376|        1032|        1024|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+---------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_ready       | out |    1| ap_ctrl_hs | relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> | return value |
|ap_return_0    | out |  128| ap_ctrl_hs | relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> | return value |
|ap_return_1    | out |  128| ap_ctrl_hs | relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> | return value |
|ap_return_2    | out |  128| ap_ctrl_hs | relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> | return value |
|ap_return_3    | out |  128| ap_ctrl_hs | relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> | return value |
|ap_return_4    | out |  128| ap_ctrl_hs | relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> | return value |
|ap_return_5    | out |  128| ap_ctrl_hs | relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> | return value |
|ap_return_6    | out |  128| ap_ctrl_hs | relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> | return value |
|ap_return_7    | out |  128| ap_ctrl_hs | relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> | return value |
|data_0_V_read  |  in |  128|   ap_none  |                    data_0_V_read                    |    scalar    |
|data_1_V_read  |  in |  128|   ap_none  |                    data_1_V_read                    |    scalar    |
|data_2_V_read  |  in |  128|   ap_none  |                    data_2_V_read                    |    scalar    |
|data_3_V_read  |  in |  128|   ap_none  |                    data_3_V_read                    |    scalar    |
|data_4_V_read  |  in |  128|   ap_none  |                    data_4_V_read                    |    scalar    |
|data_5_V_read  |  in |  128|   ap_none  |                    data_5_V_read                    |    scalar    |
|data_6_V_read  |  in |  128|   ap_none  |                    data_6_V_read                    |    scalar    |
|data_7_V_read  |  in |  128|   ap_none  |                    data_7_V_read                    |    scalar    |
+---------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.91>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_7_V_read_1 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %data_7_V_read)" [firmware/nnet_utils/nnet_activation.h:64]   --->   Operation 2 'read' 'data_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_6_V_read_1 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %data_6_V_read)" [firmware/nnet_utils/nnet_activation.h:64]   --->   Operation 3 'read' 'data_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_5_V_read_1 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %data_5_V_read)" [firmware/nnet_utils/nnet_activation.h:64]   --->   Operation 4 'read' 'data_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:64]   --->   Operation 5 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:64]   --->   Operation 6 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:64]   --->   Operation 7 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:64]   --->   Operation 8 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:64]   --->   Operation 9 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_activation.h:66]   --->   Operation 10 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.46ns)   --->   "%icmp_ln1494 = icmp sgt i128 %data_0_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 11 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i128 %data_0_V_read_1 to i127" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 12 'trunc' 'trunc_ln71' <Predicate = (icmp_ln1494)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.45ns)   --->   "%select_ln71 = select i1 %icmp_ln1494, i127 %trunc_ln71, i127 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 13 'select' 'select_ln71' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i127 %select_ln71 to i128" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 14 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.46ns)   --->   "%icmp_ln1494_1 = icmp sgt i128 %data_1_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 15 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln71_1 = trunc i128 %data_1_V_read_1 to i127" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 16 'trunc' 'trunc_ln71_1' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.45ns)   --->   "%select_ln71_1 = select i1 %icmp_ln1494_1, i127 %trunc_ln71_1, i127 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 17 'select' 'select_ln71_1' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i127 %select_ln71_1 to i128" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 18 'zext' 'zext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.46ns)   --->   "%icmp_ln1494_2 = icmp sgt i128 %data_2_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 19 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln71_2 = trunc i128 %data_2_V_read_1 to i127" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 20 'trunc' 'trunc_ln71_2' <Predicate = (icmp_ln1494_2)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.45ns)   --->   "%select_ln71_2 = select i1 %icmp_ln1494_2, i127 %trunc_ln71_2, i127 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 21 'select' 'select_ln71_2' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln71_2 = zext i127 %select_ln71_2 to i128" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 22 'zext' 'zext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.46ns)   --->   "%icmp_ln1494_3 = icmp sgt i128 %data_3_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 23 'icmp' 'icmp_ln1494_3' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln71_3 = trunc i128 %data_3_V_read_1 to i127" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 24 'trunc' 'trunc_ln71_3' <Predicate = (icmp_ln1494_3)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.45ns)   --->   "%select_ln71_3 = select i1 %icmp_ln1494_3, i127 %trunc_ln71_3, i127 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 25 'select' 'select_ln71_3' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln71_3 = zext i127 %select_ln71_3 to i128" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 26 'zext' 'zext_ln71_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.46ns)   --->   "%icmp_ln1494_4 = icmp sgt i128 %data_4_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 27 'icmp' 'icmp_ln1494_4' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln71_4 = trunc i128 %data_4_V_read_1 to i127" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 28 'trunc' 'trunc_ln71_4' <Predicate = (icmp_ln1494_4)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.45ns)   --->   "%select_ln71_4 = select i1 %icmp_ln1494_4, i127 %trunc_ln71_4, i127 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 29 'select' 'select_ln71_4' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln71_4 = zext i127 %select_ln71_4 to i128" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 30 'zext' 'zext_ln71_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.46ns)   --->   "%icmp_ln1494_5 = icmp sgt i128 %data_5_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 31 'icmp' 'icmp_ln1494_5' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln71_5 = trunc i128 %data_5_V_read_1 to i127" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 32 'trunc' 'trunc_ln71_5' <Predicate = (icmp_ln1494_5)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.45ns)   --->   "%select_ln71_5 = select i1 %icmp_ln1494_5, i127 %trunc_ln71_5, i127 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 33 'select' 'select_ln71_5' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln71_5 = zext i127 %select_ln71_5 to i128" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 34 'zext' 'zext_ln71_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.46ns)   --->   "%icmp_ln1494_6 = icmp sgt i128 %data_6_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 35 'icmp' 'icmp_ln1494_6' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln71_6 = trunc i128 %data_6_V_read_1 to i127" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 36 'trunc' 'trunc_ln71_6' <Predicate = (icmp_ln1494_6)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.45ns)   --->   "%select_ln71_6 = select i1 %icmp_ln1494_6, i127 %trunc_ln71_6, i127 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 37 'select' 'select_ln71_6' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln71_6 = zext i127 %select_ln71_6 to i128" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 38 'zext' 'zext_ln71_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.46ns)   --->   "%icmp_ln1494_7 = icmp sgt i128 %data_7_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 39 'icmp' 'icmp_ln1494_7' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln71_7 = trunc i128 %data_7_V_read_1 to i127" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 40 'trunc' 'trunc_ln71_7' <Predicate = (icmp_ln1494_7)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.45ns)   --->   "%select_ln71_7 = select i1 %icmp_ln1494_7, i127 %trunc_ln71_7, i127 0" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 41 'select' 'select_ln71_7' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln71_7 = zext i127 %select_ln71_7 to i128" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 42 'zext' 'zext_ln71_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i128, i128, i128, i128, i128, i128, i128, i128 } undef, i128 %zext_ln71, 0" [firmware/nnet_utils/nnet_activation.h:74]   --->   Operation 43 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i128, i128, i128, i128, i128, i128, i128, i128 } %mrv, i128 %zext_ln71_1, 1" [firmware/nnet_utils/nnet_activation.h:74]   --->   Operation 44 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i128, i128, i128, i128, i128, i128, i128, i128 } %mrv_1, i128 %zext_ln71_2, 2" [firmware/nnet_utils/nnet_activation.h:74]   --->   Operation 45 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i128, i128, i128, i128, i128, i128, i128, i128 } %mrv_2, i128 %zext_ln71_3, 3" [firmware/nnet_utils/nnet_activation.h:74]   --->   Operation 46 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i128, i128, i128, i128, i128, i128, i128, i128 } %mrv_3, i128 %zext_ln71_4, 4" [firmware/nnet_utils/nnet_activation.h:74]   --->   Operation 47 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i128, i128, i128, i128, i128, i128, i128, i128 } %mrv_4, i128 %zext_ln71_5, 5" [firmware/nnet_utils/nnet_activation.h:74]   --->   Operation 48 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i128, i128, i128, i128, i128, i128, i128, i128 } %mrv_5, i128 %zext_ln71_6, 6" [firmware/nnet_utils/nnet_activation.h:74]   --->   Operation 49 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i128, i128, i128, i128, i128, i128, i128, i128 } %mrv_6, i128 %zext_ln71_7, 7" [firmware/nnet_utils/nnet_activation.h:74]   --->   Operation 50 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "ret { i128, i128, i128, i128, i128, i128, i128, i128 } %mrv_7" [firmware/nnet_utils/nnet_activation.h:74]   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_7_V_read_1   (read        ) [ 00]
data_6_V_read_1   (read        ) [ 00]
data_5_V_read_1   (read        ) [ 00]
data_4_V_read_1   (read        ) [ 00]
data_3_V_read_1   (read        ) [ 00]
data_2_V_read_1   (read        ) [ 00]
data_1_V_read_1   (read        ) [ 00]
data_0_V_read_1   (read        ) [ 00]
specpipeline_ln66 (specpipeline) [ 00]
icmp_ln1494       (icmp        ) [ 01]
trunc_ln71        (trunc       ) [ 00]
select_ln71       (select      ) [ 00]
zext_ln71         (zext        ) [ 00]
icmp_ln1494_1     (icmp        ) [ 01]
trunc_ln71_1      (trunc       ) [ 00]
select_ln71_1     (select      ) [ 00]
zext_ln71_1       (zext        ) [ 00]
icmp_ln1494_2     (icmp        ) [ 01]
trunc_ln71_2      (trunc       ) [ 00]
select_ln71_2     (select      ) [ 00]
zext_ln71_2       (zext        ) [ 00]
icmp_ln1494_3     (icmp        ) [ 01]
trunc_ln71_3      (trunc       ) [ 00]
select_ln71_3     (select      ) [ 00]
zext_ln71_3       (zext        ) [ 00]
icmp_ln1494_4     (icmp        ) [ 01]
trunc_ln71_4      (trunc       ) [ 00]
select_ln71_4     (select      ) [ 00]
zext_ln71_4       (zext        ) [ 00]
icmp_ln1494_5     (icmp        ) [ 01]
trunc_ln71_5      (trunc       ) [ 00]
select_ln71_5     (select      ) [ 00]
zext_ln71_5       (zext        ) [ 00]
icmp_ln1494_6     (icmp        ) [ 01]
trunc_ln71_6      (trunc       ) [ 00]
select_ln71_6     (select      ) [ 00]
zext_ln71_6       (zext        ) [ 00]
icmp_ln1494_7     (icmp        ) [ 01]
trunc_ln71_7      (trunc       ) [ 00]
select_ln71_7     (select      ) [ 00]
zext_ln71_7       (zext        ) [ 00]
mrv               (insertvalue ) [ 00]
mrv_1             (insertvalue ) [ 00]
mrv_2             (insertvalue ) [ 00]
mrv_3             (insertvalue ) [ 00]
mrv_4             (insertvalue ) [ 00]
mrv_5             (insertvalue ) [ 00]
mrv_6             (insertvalue ) [ 00]
mrv_7             (insertvalue ) [ 00]
ret_ln74          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="data_7_V_read_1_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="128" slack="0"/>
<pin id="36" dir="0" index="1" bw="128" slack="0"/>
<pin id="37" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="data_6_V_read_1_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="128" slack="0"/>
<pin id="42" dir="0" index="1" bw="128" slack="0"/>
<pin id="43" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="data_5_V_read_1_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="128" slack="0"/>
<pin id="48" dir="0" index="1" bw="128" slack="0"/>
<pin id="49" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="data_4_V_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="128" slack="0"/>
<pin id="54" dir="0" index="1" bw="128" slack="0"/>
<pin id="55" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_3_V_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="128" slack="0"/>
<pin id="60" dir="0" index="1" bw="128" slack="0"/>
<pin id="61" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_2_V_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="128" slack="0"/>
<pin id="66" dir="0" index="1" bw="128" slack="0"/>
<pin id="67" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_1_V_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="128" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="data_0_V_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln1494_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="128" slack="0"/>
<pin id="84" dir="0" index="1" bw="128" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="trunc_ln71_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="128" slack="0"/>
<pin id="90" dir="1" index="1" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="select_ln71_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="127" slack="0"/>
<pin id="95" dir="0" index="2" bw="127" slack="0"/>
<pin id="96" dir="1" index="3" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln71_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="127" slack="0"/>
<pin id="102" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln1494_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="128" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="trunc_ln71_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="128" slack="0"/>
<pin id="112" dir="1" index="1" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="select_ln71_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="127" slack="0"/>
<pin id="117" dir="0" index="2" bw="127" slack="0"/>
<pin id="118" dir="1" index="3" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln71_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="127" slack="0"/>
<pin id="124" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln1494_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="128" slack="0"/>
<pin id="128" dir="0" index="1" bw="128" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln71_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="128" slack="0"/>
<pin id="134" dir="1" index="1" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln71_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="127" slack="0"/>
<pin id="139" dir="0" index="2" bw="127" slack="0"/>
<pin id="140" dir="1" index="3" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln71_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="127" slack="0"/>
<pin id="146" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln1494_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="128" slack="0"/>
<pin id="150" dir="0" index="1" bw="128" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln71_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="128" slack="0"/>
<pin id="156" dir="1" index="1" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln71_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="127" slack="0"/>
<pin id="161" dir="0" index="2" bw="127" slack="0"/>
<pin id="162" dir="1" index="3" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_3/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln71_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="127" slack="0"/>
<pin id="168" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_3/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln1494_4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="128" slack="0"/>
<pin id="172" dir="0" index="1" bw="128" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_4/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln71_4_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="128" slack="0"/>
<pin id="178" dir="1" index="1" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71_4/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="select_ln71_4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="127" slack="0"/>
<pin id="183" dir="0" index="2" bw="127" slack="0"/>
<pin id="184" dir="1" index="3" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_4/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln71_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="127" slack="0"/>
<pin id="190" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_4/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln1494_5_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="128" slack="0"/>
<pin id="194" dir="0" index="1" bw="128" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_5/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln71_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="128" slack="0"/>
<pin id="200" dir="1" index="1" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71_5/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="select_ln71_5_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="127" slack="0"/>
<pin id="205" dir="0" index="2" bw="127" slack="0"/>
<pin id="206" dir="1" index="3" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_5/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln71_5_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="127" slack="0"/>
<pin id="212" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_5/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln1494_6_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="128" slack="0"/>
<pin id="216" dir="0" index="1" bw="128" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_6/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln71_6_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="128" slack="0"/>
<pin id="222" dir="1" index="1" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71_6/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln71_6_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="127" slack="0"/>
<pin id="227" dir="0" index="2" bw="127" slack="0"/>
<pin id="228" dir="1" index="3" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_6/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln71_6_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="127" slack="0"/>
<pin id="234" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_6/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln1494_7_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="128" slack="0"/>
<pin id="238" dir="0" index="1" bw="128" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_7/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln71_7_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="128" slack="0"/>
<pin id="244" dir="1" index="1" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71_7/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln71_7_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="127" slack="0"/>
<pin id="249" dir="0" index="2" bw="127" slack="0"/>
<pin id="250" dir="1" index="3" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_7/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln71_7_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="127" slack="0"/>
<pin id="256" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_7/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="mrv_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1024" slack="0"/>
<pin id="260" dir="0" index="1" bw="127" slack="0"/>
<pin id="261" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="mrv_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1024" slack="0"/>
<pin id="266" dir="0" index="1" bw="127" slack="0"/>
<pin id="267" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mrv_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1024" slack="0"/>
<pin id="272" dir="0" index="1" bw="127" slack="0"/>
<pin id="273" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="mrv_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1024" slack="0"/>
<pin id="278" dir="0" index="1" bw="127" slack="0"/>
<pin id="279" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="mrv_4_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1024" slack="0"/>
<pin id="284" dir="0" index="1" bw="127" slack="0"/>
<pin id="285" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mrv_5_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1024" slack="0"/>
<pin id="290" dir="0" index="1" bw="127" slack="0"/>
<pin id="291" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mrv_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1024" slack="0"/>
<pin id="296" dir="0" index="1" bw="127" slack="0"/>
<pin id="297" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mrv_7_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1024" slack="0"/>
<pin id="302" dir="0" index="1" bw="127" slack="0"/>
<pin id="303" dir="1" index="2" bw="1024" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="16" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="14" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="16" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="12" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="76" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="76" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="82" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="92" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="70" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="70" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="104" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="64" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="64" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="126" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="58" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="58" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="148" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="52" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="52" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="170" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="46" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="46" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="192" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="40" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="40" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="214" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="34" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="34" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="236" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="100" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="122" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="144" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="166" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="188" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="210" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="232" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="254" pin="1"/><net_sink comp="300" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> : data_0_V_read | {1 }
	Port: relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> : data_1_V_read | {1 }
	Port: relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> : data_2_V_read | {1 }
	Port: relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> : data_3_V_read | {1 }
	Port: relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> : data_4_V_read | {1 }
	Port: relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> : data_5_V_read | {1 }
	Port: relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> : data_6_V_read | {1 }
	Port: relu<ap_fixed,ap_ufixed<128,16,5,3,0>,relu_config7> : data_7_V_read | {1 }
  - Chain level:
	State 1
		select_ln71 : 1
		zext_ln71 : 2
		select_ln71_1 : 1
		zext_ln71_1 : 2
		select_ln71_2 : 1
		zext_ln71_2 : 2
		select_ln71_3 : 1
		zext_ln71_3 : 2
		select_ln71_4 : 1
		zext_ln71_4 : 2
		select_ln71_5 : 1
		zext_ln71_5 : 2
		select_ln71_6 : 1
		zext_ln71_6 : 2
		select_ln71_7 : 1
		zext_ln71_7 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		mrv_6 : 9
		mrv_7 : 10
		ret_ln74 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      select_ln71_fu_92     |    0    |   122   |
|          |    select_ln71_1_fu_114    |    0    |   122   |
|          |    select_ln71_2_fu_136    |    0    |   122   |
|  select  |    select_ln71_3_fu_158    |    0    |   122   |
|          |    select_ln71_4_fu_180    |    0    |   122   |
|          |    select_ln71_5_fu_202    |    0    |   122   |
|          |    select_ln71_6_fu_224    |    0    |   122   |
|          |    select_ln71_7_fu_246    |    0    |   122   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln1494_fu_82     |    0    |    50   |
|          |    icmp_ln1494_1_fu_104    |    0    |    50   |
|          |    icmp_ln1494_2_fu_126    |    0    |    50   |
|   icmp   |    icmp_ln1494_3_fu_148    |    0    |    50   |
|          |    icmp_ln1494_4_fu_170    |    0    |    50   |
|          |    icmp_ln1494_5_fu_192    |    0    |    50   |
|          |    icmp_ln1494_6_fu_214    |    0    |    50   |
|          |    icmp_ln1494_7_fu_236    |    0    |    50   |
|----------|----------------------------|---------|---------|
|          | data_7_V_read_1_read_fu_34 |    0    |    0    |
|          | data_6_V_read_1_read_fu_40 |    0    |    0    |
|          | data_5_V_read_1_read_fu_46 |    0    |    0    |
|   read   | data_4_V_read_1_read_fu_52 |    0    |    0    |
|          | data_3_V_read_1_read_fu_58 |    0    |    0    |
|          | data_2_V_read_1_read_fu_64 |    0    |    0    |
|          | data_1_V_read_1_read_fu_70 |    0    |    0    |
|          | data_0_V_read_1_read_fu_76 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln71_fu_88      |    0    |    0    |
|          |     trunc_ln71_1_fu_110    |    0    |    0    |
|          |     trunc_ln71_2_fu_132    |    0    |    0    |
|   trunc  |     trunc_ln71_3_fu_154    |    0    |    0    |
|          |     trunc_ln71_4_fu_176    |    0    |    0    |
|          |     trunc_ln71_5_fu_198    |    0    |    0    |
|          |     trunc_ln71_6_fu_220    |    0    |    0    |
|          |     trunc_ln71_7_fu_242    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln71_fu_100      |    0    |    0    |
|          |     zext_ln71_1_fu_122     |    0    |    0    |
|          |     zext_ln71_2_fu_144     |    0    |    0    |
|   zext   |     zext_ln71_3_fu_166     |    0    |    0    |
|          |     zext_ln71_4_fu_188     |    0    |    0    |
|          |     zext_ln71_5_fu_210     |    0    |    0    |
|          |     zext_ln71_6_fu_232     |    0    |    0    |
|          |     zext_ln71_7_fu_254     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         mrv_fu_258         |    0    |    0    |
|          |        mrv_1_fu_264        |    0    |    0    |
|          |        mrv_2_fu_270        |    0    |    0    |
|insertvalue|        mrv_3_fu_276        |    0    |    0    |
|          |        mrv_4_fu_282        |    0    |    0    |
|          |        mrv_5_fu_288        |    0    |    0    |
|          |        mrv_6_fu_294        |    0    |    0    |
|          |        mrv_7_fu_300        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   1376  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1376  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |  1376  |
+-----------+--------+--------+
