/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [10:0] _01_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [36:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [22:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [15:0] celloutsig_0_34z;
  wire [20:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [28:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_1z ? celloutsig_0_3z[0] : celloutsig_0_1z);
  assign celloutsig_0_24z = !(celloutsig_0_1z ? celloutsig_0_5z[2] : celloutsig_0_5z[5]);
  assign celloutsig_0_25z = !(celloutsig_0_6z[5] ? celloutsig_0_15z : celloutsig_0_7z);
  assign celloutsig_0_29z = ~(celloutsig_0_24z ^ celloutsig_0_28z[2]);
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 8'h00;
    else _00_ <= in_data[33:26];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 11'h000;
    else _01_ <= { celloutsig_0_17z[36:27], celloutsig_0_25z };
  assign celloutsig_0_44z = { in_data[90:70], _00_ } & { celloutsig_0_35z[8:5], celloutsig_0_14z, _01_, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[138:133] & in_data[142:137];
  assign celloutsig_0_14z = { celloutsig_0_3z[2], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_11z } & { celloutsig_0_3z[1], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_30z = { celloutsig_0_13z[10:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z } & { in_data[71:58], celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_43z = { celloutsig_0_34z[8:0], celloutsig_0_22z } === { celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_36z };
  assign celloutsig_1_7z = { in_data[164:161], celloutsig_1_6z } === { celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_12z = celloutsig_0_9z[6:3] === { celloutsig_0_2z[0], celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_22z[6:5], celloutsig_0_10z } === celloutsig_0_17z[5:3];
  assign celloutsig_1_19z = { celloutsig_1_15z[3], celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_1z } && { celloutsig_1_16z[2:1], celloutsig_1_4z };
  assign celloutsig_0_11z = { celloutsig_0_5z[4:2], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_7z } && in_data[66:45];
  assign celloutsig_1_9z = { in_data[145], celloutsig_1_3z, celloutsig_1_4z } < { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_1z[0], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_1z } < { in_data[147:137], celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_10z = { celloutsig_0_6z[8:6], celloutsig_0_6z } < { celloutsig_0_5z[5:4], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_35z = { celloutsig_0_13z[6:2], _00_, celloutsig_0_23z } | { celloutsig_0_8z, _01_, celloutsig_0_23z, celloutsig_0_8z };
  assign celloutsig_1_16z = { celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_11z } | { celloutsig_1_1z[3:1], celloutsig_1_11z };
  assign celloutsig_0_22z = { _00_[2], celloutsig_0_5z } | { celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_6z[8:5], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_4z } | celloutsig_0_16z;
  assign celloutsig_1_2z = & in_data[164:158];
  assign celloutsig_1_3z = & { celloutsig_1_1z, celloutsig_1_0z[5], in_data[164:158] };
  assign celloutsig_1_8z = & { celloutsig_1_5z, in_data[187:177] };
  assign celloutsig_1_10z = & { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, in_data[187:177] };
  assign celloutsig_1_12z = & { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, in_data[187:177] };
  assign celloutsig_0_20z = & in_data[75:67];
  assign celloutsig_1_5z = | { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = | celloutsig_0_5z[4:0];
  assign celloutsig_0_15z = | { celloutsig_0_9z[4:0], _00_ };
  assign celloutsig_0_1z = | _00_;
  assign celloutsig_1_18z = ~^ { celloutsig_1_6z, celloutsig_1_15z };
  assign celloutsig_0_8z = ~^ { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_36z = celloutsig_0_30z[9:5] >> { _00_[4:1], celloutsig_0_7z };
  assign celloutsig_1_15z = { celloutsig_1_13z[13:11], celloutsig_1_11z, celloutsig_1_3z } >> { celloutsig_1_0z[5:3], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_5z = in_data[88:83] >> celloutsig_0_3z;
  assign celloutsig_0_3z = { in_data[89:87], celloutsig_0_2z } <<< { celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_1z = celloutsig_1_0z[5:2] <<< celloutsig_1_0z[4:1];
  assign celloutsig_1_4z = { celloutsig_1_1z[2], celloutsig_1_3z, celloutsig_1_0z } <<< { in_data[182:176], celloutsig_1_2z };
  assign celloutsig_0_16z = { in_data[30], celloutsig_0_5z, celloutsig_0_15z } <<< _00_;
  assign celloutsig_0_17z = { celloutsig_0_13z[10:0], celloutsig_0_13z, celloutsig_0_6z } <<< { in_data[90:71], celloutsig_0_4z, celloutsig_0_9z, _00_, celloutsig_0_4z };
  assign celloutsig_0_2z = _00_[2:0] <<< { in_data[75:74], celloutsig_0_1z };
  assign celloutsig_0_28z = { celloutsig_0_2z[1], celloutsig_0_2z, celloutsig_0_2z } <<< { celloutsig_0_9z[6:1], celloutsig_0_20z };
  assign celloutsig_0_34z = { celloutsig_0_28z[4:3], celloutsig_0_29z, celloutsig_0_4z, _01_, celloutsig_0_4z } ^ { celloutsig_0_16z[5:1], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_28z };
  assign celloutsig_1_13z = { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z } ^ { celloutsig_1_1z[3:2], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } ^ in_data[74:64];
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z } ^ _00_[7:1];
  assign celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_5z, _00_ } ^ { celloutsig_0_3z[4:0], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[28:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
