Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /mnt/c/repos/bmstu-ics6/schemach/2sem/rk2/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to /mnt/c/repos/bmstu-ics6/schemach/2sem/rk2/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "rk2.v" in library work
Compiling verilog file "main1.v" in library work
Module <rk2_var2> compiled
ERROR:HDLCompilers:27 - "main1.v" line 3 Illegal redeclaration of 'clk'
Module <main_test> compiled
Analysis of file <"main_test.prj"> failed.
--> 


Total memory usage is 455256 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

