#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5602cbd2a1d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x5602cbcbebc0 .enum4 (3)
   "WRITE_8" 3'b000,
   "WRITE_16" 3'b001,
   "WRITE_8_READ_8" 3'b010,
   "WRITE_8_READ_16" 3'b011,
   "WRITE_8_READ_24" 3'b100
 ;
S_0x5602cbd2b050 .scope module, "test_spi_controller" "test_spi_controller" 3 5;
 .timescale -9 -10;
P_0x5602cbcbf660 .param/l "CLK_HZ" 0 3 7, +C4<00000000101101110001101100000000>;
P_0x5602cbcbf6a0 .param/l "CLK_PERIOD_NS" 0 3 8, +C4<00000000000000000000000001010011>;
P_0x5602cbcbf6e0 .param/l "MAX_CYCLES" 0 3 9, +C4<00000000000000000001001110001000>;
v0x5602cbd4bcf0_0 .var "clk", 0 0;
v0x5602cbd4bdb0_0 .net "csb", 0 0, v0x5602cbd4aed0_0;  1 drivers
v0x5602cbd4be80_0 .var/2s "errors", 31 0;
v0x5602cbd4bf50_0 .var "i_data", 15 0;
v0x5602cbd4c020_0 .net "i_ready", 0 0, v0x5602cbd4b080_0;  1 drivers
v0x5602cbd4c0c0_0 .var "i_valid", 0 0;
v0x5602cbd4c190_0 .var "miso", 0 0;
v0x5602cbd4c260_0 .net "mosi", 0 0, v0x5602cbd4b310_0;  1 drivers
v0x5602cbd4c330_0 .net "o_data", 23 0, v0x5602cbd4b3d0_0;  1 drivers
v0x5602cbd4c400_0 .var "o_ready", 0 0;
v0x5602cbd4c4d0_0 .net "o_valid", 0 0, v0x5602cbd4b570_0;  1 drivers
v0x5602cbd4c5a0_0 .var "rst", 0 0;
v0x5602cbd4c670_0 .net "sclk", 0 0, v0x5602cbd4b7d0_0;  1 drivers
v0x5602cbd4c740_0 .var "spi_mode", 2 0;
S_0x5602cbcbe060 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 55, 3 55 0, S_0x5602cbd2b050;
 .timescale -9 -10;
v0x5602cbd29d10_0 .var/2s "i", 31 0;
E_0x5602cbd05a10 .event negedge, v0x5602cbd26530_0;
E_0x5602cbd06070 .event posedge, v0x5602cbd26530_0;
S_0x5602cbcbe260 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 61, 3 61 0, S_0x5602cbcbe060;
 .timescale -9 -10;
v0x5602cbd1f530_0 .var/2s "j", 31 0;
E_0x5602cbd074f0 .event negedge, v0x5602cbd4b7d0_0;
S_0x5602cbd4a070 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 72, 3 72 0, S_0x5602cbd2b050;
 .timescale -9 -10;
v0x5602cbd23ca0_0 .var/2s "i", 31 0;
S_0x5602cbd4a270 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 78, 3 78 0, S_0x5602cbd4a070;
 .timescale -9 -10;
v0x5602cbd1d910_0 .var/2s "j", 31 0;
S_0x5602cbd4a510 .scope module, "UUT" "spi_controller" 3 23, 4 6 0, S_0x5602cbd2b050;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "sclk";
    .port_info 3 /OUTPUT 1 "csb";
    .port_info 4 /OUTPUT 1 "mosi";
    .port_info 5 /INPUT 1 "miso";
    .port_info 6 /INPUT 3 "spi_mode";
    .port_info 7 /OUTPUT 1 "i_ready";
    .port_info 8 /INPUT 1 "i_valid";
    .port_info 9 /INPUT 16 "i_data";
    .port_info 10 /INPUT 1 "o_ready";
    .port_info 11 /OUTPUT 1 "o_valid";
    .port_info 12 /OUTPUT 24 "o_data";
    .port_info 13 /OUTPUT 5 "bit_counter";
enum0x5602cbcbf520 .enum4 (3)
   "S_IDLE" 3'b000,
   "S_TXING" 3'b001,
   "S_TX_DONE" 3'b010,
   "S_RXING" 3'b011,
   "S_RX_DONE" 3'b100,
   "S_ERROR" 3'b101
 ;
v0x5602cbd23f40_0 .var "bit_counter", 4 0;
v0x5602cbd26530_0 .net "clk", 0 0, v0x5602cbd4bcf0_0;  1 drivers
v0x5602cbd4aed0_0 .var "csb", 0 0;
v0x5602cbd4afa0_0 .net "i_data", 15 0, v0x5602cbd4bf50_0;  1 drivers
v0x5602cbd4b080_0 .var "i_ready", 0 0;
v0x5602cbd4b190_0 .net "i_valid", 0 0, v0x5602cbd4c0c0_0;  1 drivers
v0x5602cbd4b250_0 .net "miso", 0 0, v0x5602cbd4c190_0;  1 drivers
v0x5602cbd4b310_0 .var "mosi", 0 0;
v0x5602cbd4b3d0_0 .var "o_data", 23 0;
v0x5602cbd4b4b0_0 .net "o_ready", 0 0, v0x5602cbd4c400_0;  1 drivers
v0x5602cbd4b570_0 .var "o_valid", 0 0;
v0x5602cbd4b630_0 .net "rst", 0 0, v0x5602cbd4c5a0_0;  1 drivers
v0x5602cbd4b6f0_0 .var "rx_data", 23 0;
v0x5602cbd4b7d0_0 .var "sclk", 0 0;
v0x5602cbd4b890_0 .net "spi_mode", 2 0, v0x5602cbd4c740_0;  1 drivers
v0x5602cbd4b970_0 .var "state", 2 0;
v0x5602cbd4ba50_0 .var "tx_data", 15 0;
E_0x5602cbd07ab0 .event edge, v0x5602cbd23f40_0, v0x5602cbd4ba50_0, v0x5602cbd4b970_0;
E_0x5602cbce1f70 .event edge, v0x5602cbd4b970_0;
S_0x5602cbd4a8b0 .scope begin, "csb_logic" "csb_logic" 4 39, 4 39 0, S_0x5602cbd4a510;
 .timescale -9 -10;
S_0x5602cbd4aab0 .scope begin, "mosi_logic" "mosi_logic" 4 47, 4 47 0, S_0x5602cbd4a510;
 .timescale -9 -10;
S_0x5602cbd4acb0 .scope begin, "spi_controller_fsm" "spi_controller_fsm" 4 62, 4 62 0, S_0x5602cbd4a510;
 .timescale -9 -10;
    .scope S_0x5602cbd4a510;
T_0 ;
Ewait_0 .event/or E_0x5602cbce1f70, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_0x5602cbd4a8b0;
    %jmp t_0;
    .scope S_0x5602cbd4a8b0;
t_1 ;
    %load/vec4 v0x5602cbd4b970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cbd4aed0_0, 0, 1;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cbd4aed0_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cbd4aed0_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cbd4aed0_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cbd4aed0_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cbd4aed0_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cbd4aed0_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5602cbd4a510;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5602cbd4a510;
T_1 ;
Ewait_1 .event/or E_0x5602cbd07ab0, E_0x0;
    %wait Ewait_1;
    %fork t_3, S_0x5602cbd4aab0;
    %jmp t_2;
    .scope S_0x5602cbd4aab0;
t_3 ;
    %load/vec4 v0x5602cbd4ba50_0;
    %load/vec4 v0x5602cbd23f40_0;
    %part/u 1;
    %load/vec4 v0x5602cbd4b970_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5602cbd4b310_0, 0, 1;
    %end;
    .scope S_0x5602cbd4a510;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5602cbd4a510;
T_2 ;
    %wait E_0x5602cbd06070;
    %fork t_5, S_0x5602cbd4acb0;
    %jmp t_4;
    .scope S_0x5602cbd4acb0;
t_5 ;
    %load/vec4 v0x5602cbd4b630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5602cbd4b970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cbd4b7d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5602cbd23f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cbd4b570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cbd4b080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5602cbd4ba50_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5602cbd4b6f0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5602cbd4b3d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5602cbd4b970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5602cbd4b970_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cbd4b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cbd4b7d0_0, 0;
    %load/vec4 v0x5602cbd4b190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x5602cbd4afa0_0;
    %assign/vec4 v0x5602cbd4ba50_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5602cbd4b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cbd4b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cbd4b570_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5602cbd4b970_0, 0;
    %load/vec4 v0x5602cbd4b890_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5602cbd23f40_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x5602cbd23f40_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5602cbd23f40_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
T_2.8 ;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x5602cbd4b7d0_0;
    %inv;
    %assign/vec4 v0x5602cbd4b7d0_0, 0;
    %load/vec4 v0x5602cbd4b7d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x5602cbd23f40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x5602cbd23f40_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5602cbd23f40_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5602cbd4b970_0, 0;
T_2.17 ;
T_2.15 ;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x5602cbd4b890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5602cbd4b970_0, 0;
    %jmp T_2.21;
T_2.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5602cbd4b970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cbd4b080_0, 0;
    %jmp T_2.21;
T_2.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5602cbd4b970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cbd4b080_0, 0;
    %jmp T_2.21;
T_2.21 ;
    %pop/vec4 1;
    %load/vec4 v0x5602cbd4b890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5602cbd23f40_0, 0;
    %jmp T_2.26;
T_2.22 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x5602cbd23f40_0, 0;
    %jmp T_2.26;
T_2.23 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x5602cbd23f40_0, 0;
    %jmp T_2.26;
T_2.24 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x5602cbd23f40_0, 0;
    %jmp T_2.26;
T_2.26 ;
    %pop/vec4 1;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x5602cbd4b7d0_0;
    %inv;
    %assign/vec4 v0x5602cbd4b7d0_0, 0;
    %load/vec4 v0x5602cbd4b7d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %load/vec4 v0x5602cbd23f40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0x5602cbd23f40_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5602cbd23f40_0, 0;
    %jmp T_2.30;
T_2.29 ;
    %load/vec4 v0x5602cbd4b890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5602cbd4b3d0_0, 0;
    %jmp T_2.35;
T_2.31 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5602cbd4b6f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5602cbd4b3d0_0, 0;
    %jmp T_2.35;
T_2.32 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5602cbd4b6f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5602cbd4b3d0_0, 0;
    %jmp T_2.35;
T_2.33 ;
    %load/vec4 v0x5602cbd4b6f0_0;
    %assign/vec4 v0x5602cbd4b3d0_0, 0;
    %jmp T_2.35;
T_2.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cbd4b570_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5602cbd4b970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cbd4b080_0, 0;
T_2.30 ;
    %jmp T_2.28;
T_2.27 ;
    %load/vec4 v0x5602cbd4b250_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5602cbd23f40_0;
    %assign/vec4/off/d v0x5602cbd4b6f0_0, 4, 5;
T_2.28 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %end;
    .scope S_0x5602cbd4a510;
t_4 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5602cbd2b050;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602cbd4be80_0, 0, 32;
    %end;
    .thread T_3, $init;
    .scope S_0x5602cbd2b050;
T_4 ;
    %delay 410, 0;
    %load/vec4 v0x5602cbd4bcf0_0;
    %inv;
    %store/vec4 v0x5602cbd4bcf0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5602cbd2b050;
T_5 ;
    %vpi_call/w 3 35 "$dumpfile", "spi_controller.fst" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5602cbd4a510 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cbd4bcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cbd4c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cbd4c0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cbd4c400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cbd4c190_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5602cbd4c740_0, 0, 3;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5602cbd05a10;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cbd4c5a0_0, 0, 1;
    %vpi_call/w 3 51 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 52 "$display", "-- Write 8 test (no read)                                     --" {0 0 0};
    %vpi_call/w 3 53 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5602cbd4c740_0, 0, 3;
    %fork t_7, S_0x5602cbcbe060;
    %jmp t_6;
    .scope S_0x5602cbcbe060;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602cbd29d10_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5602cbd29d10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
T_5.4 ;
    %load/vec4 v0x5602cbd4c020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_5.5, 8;
    %wait E_0x5602cbd06070;
    %jmp T_5.4;
T_5.5 ;
    %pushi/vec4 2, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5602cbd05a10;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5602cbd29d10_0;
    %addi 170, 0, 32;
    %pad/u 16;
    %store/vec4 v0x5602cbd4bf50_0, 0, 16;
    %vpi_call/w 3 59 "$display", "\012Writing 0x%h to the SPI Device.", &PV<v0x5602cbd4bf50_0, 0, 8> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cbd4c0c0_0, 0, 1;
    %fork t_9, S_0x5602cbcbe260;
    %jmp t_8;
    .scope S_0x5602cbcbe260;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602cbd1f530_0, 0, 32;
T_5.8 ;
    %load/vec4 v0x5602cbd1f530_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.9, 5;
    %wait E_0x5602cbd074f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cbd4c0c0_0, 0, 1;
    %load/vec4 v0x5602cbd1f530_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5602cbd1f530_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %end;
    .scope S_0x5602cbcbe060;
t_8 %join;
    %load/vec4 v0x5602cbd29d10_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5602cbd29d10_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x5602cbd2b050;
t_6 %join;
    %vpi_call/w 3 68 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 69 "$display", "-- Write 16 test (no read)                                    --" {0 0 0};
    %vpi_call/w 3 70 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5602cbd4c740_0, 0, 3;
    %fork t_11, S_0x5602cbd4a070;
    %jmp t_10;
    .scope S_0x5602cbd4a070;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602cbd23ca0_0, 0, 32;
T_5.10 ;
    %load/vec4 v0x5602cbd23ca0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.11, 5;
T_5.12 ;
    %load/vec4 v0x5602cbd4c020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_5.13, 8;
    %wait E_0x5602cbd06070;
    %jmp T_5.12;
T_5.13 ;
    %pushi/vec4 2, 0, 32;
T_5.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.15, 5;
    %jmp/1 T_5.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5602cbd05a10;
    %jmp T_5.14;
T_5.15 ;
    %pop/vec4 1;
    %load/vec4 v0x5602cbd23ca0_0;
    %addi 21930, 0, 32;
    %pad/u 16;
    %store/vec4 v0x5602cbd4bf50_0, 0, 16;
    %vpi_call/w 3 76 "$display", "\012Writing 0x%h to the SPI Device.", &PV<v0x5602cbd4bf50_0, 0, 8> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cbd4c0c0_0, 0, 1;
    %fork t_13, S_0x5602cbd4a270;
    %jmp t_12;
    .scope S_0x5602cbd4a270;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602cbd1d910_0, 0, 32;
T_5.16 ;
    %load/vec4 v0x5602cbd1d910_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.17, 5;
    %wait E_0x5602cbd074f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cbd4c0c0_0, 0, 1;
    %load/vec4 v0x5602cbd1d910_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5602cbd1d910_0, 0, 32;
    %jmp T_5.16;
T_5.17 ;
    %end;
    .scope S_0x5602cbd4a070;
t_12 %join;
    %load/vec4 v0x5602cbd23ca0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5602cbd23ca0_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
    %end;
    .scope S_0x5602cbd2b050;
t_10 %join;
    %load/vec4 v0x5602cbd4be80_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %vpi_call/w 3 174 "$display", "#########################################################" {0 0 0};
    %vpi_call/w 3 175 "$display", "## Failure, found %d errrors...", v0x5602cbd4be80_0 {0 0 0};
    %vpi_call/w 3 176 "$display", "#########################################################" {0 0 0};
    %jmp T_5.19;
T_5.18 ;
    %vpi_call/w 3 178 "$display", "#########################################################" {0 0 0};
    %vpi_call/w 3 179 "$display", "## Success!!!" {0 0 0};
    %vpi_call/w 3 180 "$display", "#########################################################" {0 0 0};
T_5.19 ;
    %vpi_call/w 3 182 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5602cbd2b050;
T_6 ;
    %pushi/vec4 5000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5602cbd06070;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 188 "$display", "Test timed out. Check your FSM logic, or increase MAX_CYCLES" {0 0 0};
    %vpi_call/w 3 189 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tests/test_spi_controller.sv";
    "hdl/spi_controller.sv";
