/home/victor_moraes/Documentos/Unb/OAC/RISC-V_Multiciclo/Controle/Controle.vhd {1 {vcom -work work -2008 -explicit /home/victor_moraes/Documentos/Unb/OAC/RISC-V_Multiciclo/Controle/Controle.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 20:08:02 on Sep 07,2024
vcom -reportprogress 300 -work work -2008 -explicit /home/victor_moraes/Documentos/Unb/OAC/RISC-V_Multiciclo/Controle/Controle.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity risc_v_control
-- Compiling architecture fsm of risc_v_control
End time: 20:08:02 on Sep 07,2024, Elapsed time: 0:00:00

} {} {}}
