add_file_target(FILE lut.sim.v SCANNER_TYPE verilog)
v2x_test_both(NAME lut TOP_MODULE lut4)
