<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M4521 BSP: FMC_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M4521 BSP
   &#160;<span id="projectnumber">V3.00.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for M4521 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">FMC_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m4521_8h_source.html">M4521.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae9417e5f36c49c47f9daa77155b7b687"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#ae9417e5f36c49c47f9daa77155b7b687">ISPCTL</a></td></tr>
<tr class="separator:ae9417e5f36c49c47f9daa77155b7b687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f3856febaa771dd514073d127d0f91"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a75f3856febaa771dd514073d127d0f91">ISPADDR</a></td></tr>
<tr class="separator:a75f3856febaa771dd514073d127d0f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c48d59719ca197e52d7eae9d26c6600"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a9c48d59719ca197e52d7eae9d26c6600">ISPDAT</a></td></tr>
<tr class="separator:a9c48d59719ca197e52d7eae9d26c6600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095e1f869199de86a9f56bcaae06ea69"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a095e1f869199de86a9f56bcaae06ea69">ISPCMD</a></td></tr>
<tr class="separator:a095e1f869199de86a9f56bcaae06ea69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172d47d716db9a6a91f01d0c63fae006"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a172d47d716db9a6a91f01d0c63fae006">ISPTRG</a></td></tr>
<tr class="separator:a172d47d716db9a6a91f01d0c63fae006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d16097395a054eb4d52bc7ac9b6f943"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a9d16097395a054eb4d52bc7ac9b6f943">DFBA</a></td></tr>
<tr class="separator:a9d16097395a054eb4d52bc7ac9b6f943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06afdd4c3b46686055db7232a9849322"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a06afdd4c3b46686055db7232a9849322">FTCTL</a></td></tr>
<tr class="separator:a06afdd4c3b46686055db7232a9849322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00289a7c19a0fce6c3ec889a788a88cc"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a00289a7c19a0fce6c3ec889a788a88cc">RESERVE0</a> [9]</td></tr>
<tr class="separator:a00289a7c19a0fce6c3ec889a788a88cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4e93377445909cf29c19efd1897cc2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a6f4e93377445909cf29c19efd1897cc2">ISPSTS</a></td></tr>
<tr class="separator:a6f4e93377445909cf29c19efd1897cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb462f65c1f7e02e75cd2dd785e031c1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#afb462f65c1f7e02e75cd2dd785e031c1">RESERVE1</a> [15]</td></tr>
<tr class="separator:afb462f65c1f7e02e75cd2dd785e031c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42512a8571832bff135b0c6f2f1be540"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a42512a8571832bff135b0c6f2f1be540">MPDAT0</a></td></tr>
<tr class="separator:a42512a8571832bff135b0c6f2f1be540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b099a7831b7f0ad5cbe228be847bd90"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a5b099a7831b7f0ad5cbe228be847bd90">MPDAT1</a></td></tr>
<tr class="separator:a5b099a7831b7f0ad5cbe228be847bd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e07ee801277e3e301212d8e61eaee18"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a1e07ee801277e3e301212d8e61eaee18">MPDAT2</a></td></tr>
<tr class="separator:a1e07ee801277e3e301212d8e61eaee18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb3b0e3ebc01d2daa63b7714f4005f5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a4cb3b0e3ebc01d2daa63b7714f4005f5">MPDAT3</a></td></tr>
<tr class="separator:a4cb3b0e3ebc01d2daa63b7714f4005f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6daefa34aeadc09f92ef2d7d316e6156"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a6daefa34aeadc09f92ef2d7d316e6156">RESERVE2</a> [12]</td></tr>
<tr class="separator:a6daefa34aeadc09f92ef2d7d316e6156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5553c8de6ee8057263f6bfbe96ad0cb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#ac5553c8de6ee8057263f6bfbe96ad0cb">MPSTS</a></td></tr>
<tr class="separator:ac5553c8de6ee8057263f6bfbe96ad0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b100ed602ea54e8ba1226b36101b42c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a0b100ed602ea54e8ba1226b36101b42c">MPADDR</a></td></tr>
<tr class="separator:a0b100ed602ea54e8ba1226b36101b42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup FMC Flash Memory Controller(FMC)
Memory Mapped Structure for FMC Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l03623">3623</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a9d16097395a054eb4d52bc7ac9b6f943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d16097395a054eb4d52bc7ac9b6f943">&#9670;&nbsp;</a></span>DFBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::DFBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DFBA
</font><br><p> <font size="2">
Offset: 0x14  Data Flash Base Address
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DFBA</td><td><div style="word-wrap: break-word;"><b>Data Flash Base Address
</b><br>
This register indicates Data Flash start address. It is a read only register.
<br>
The Data Flash is shared with APROM. the content of this register is loaded from CONFIG1
<br>
This register is valid when DFEN (CONFIG0[0]) =0 .
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04175">4175</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a06afdd4c3b46686055db7232a9849322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06afdd4c3b46686055db7232a9849322">&#9670;&nbsp;</a></span>FTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::FTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FTCTL
</font><br><p> <font size="2">
Offset: 0x18  Flash Access Time Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[6:4]</td><td>FOM</td><td><div style="word-wrap: break-word;"><b>Frequency Optimization Mode (Write Protect)
</b><br>
The NuMicro M4521 support adjustable flash access timing to optimize the flash access cycles in different working frequency.
<br>
001 = Frequency <= 12MHz.
<br>
010 = Frequency <= 36MHz.
<br>
100 = Frequency <= 60MHz.
<br>
Others = Frequency <= 72MHz.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04176">4176</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a75f3856febaa771dd514073d127d0f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f3856febaa771dd514073d127d0f91">&#9670;&nbsp;</a></span>ISPADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPADDR
</font><br><p> <font size="2">
Offset: 0x04  ISP Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPADDR</td><td><div style="word-wrap: break-word;"><b>ISP Address
</b><br>
The NuMicro M4521 is equipped with embedded flash.
<br>
ISPADDR[1:0] must be kept 00 for ISP 32-bit operation.
<br>
ISPADDR[2:0] must be kept 000 for ISP 64-bit operation.
<br>
For Checksum Calculation command, this field is the flash starting address for checksum calculation, 2 Kbytes alignment is necessary for checksum calculation.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04171">4171</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a095e1f869199de86a9f56bcaae06ea69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095e1f869199de86a9f56bcaae06ea69">&#9670;&nbsp;</a></span>ISPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPCMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPCMD
</font><br><p> <font size="2">
Offset: 0x0C  ISP CMD Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[6:0]</td><td>CMD</td><td><div style="word-wrap: break-word;"><b>ISP CMD
</b><br>
ISP command table is shown below:
<br>
0x00= FLASH Read.
<br>
0x04= Read Unique ID.
<br>
0x0B= Read Company ID.
<br>
0x0C= Read Device ID.
<br>
0x0D= Read Checksum.
<br>
0x21= FLASH 32-bit Program.
<br>
0x22= FLASH Page Erase.
<br>
0x27= FLASH Multi-Word Program.
<br>
0x2D= Run Checksum Calculation.
<br>
0x2E= Vector Remap.
<br>
0x61= FLASH 64-bit Program.
<br>
The other commands are invalid.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04173">4173</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ae9417e5f36c49c47f9daa77155b7b687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9417e5f36c49c47f9daa77155b7b687">&#9670;&nbsp;</a></span>ISPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPCTL
</font><br><p> <font size="2">
Offset: 0x00  ISP Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ISPEN</td><td><div style="word-wrap: break-word;"><b>ISP Enable Bit (Write Protect)
</b><br>
ISP function enable bit. Set this bit to enable ISP function.
<br>
0 = ISP function Disabled.
<br>
1 = ISP function Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>BS</td><td><div style="word-wrap: break-word;"><b>Boot Select (Write Protect)
</b><br>
When MBS in CONFIG0 is 1, set/clear this bit to select next booting from LDROM/APROM, respectively.
<br>
This bit also functions as chip booting status flag, which can be used to check where chip booted from.
<br>
This bit is initiated with the inverted value of CBS[1] (CONFIG0[7]) after any reset is happened except CPU reset (CPU is 1) or system reset (SYS) is happened.
<br>
0 = Booting from APROM when MBS (CONFIG0[5]) is 1.
<br>
1 = Booting from LDROM when MBS (CONFIG0[5]) is 1.
<br>
</div></td></tr><tr><td>
[3]</td><td>APUEN</td><td><div style="word-wrap: break-word;"><b>APROM Update Enable Bit (Write Protect)
</b><br>
0 = APROM cannot be updated when the chip runs in APROM.
<br>
1 = APROM can be updated when the chip runs in APROM.
<br>
</div></td></tr><tr><td>
[4]</td><td>CFGUEN</td><td><div style="word-wrap: break-word;"><b>CONFIG Update Enable Bit (Write Protect)
</b><br>
0 = CONFIG cannot be updated.
<br>
1 = CONFIG can be updated.
<br>
</div></td></tr><tr><td>
[5]</td><td>LDUEN</td><td><div style="word-wrap: break-word;"><b>LDROM Update Enable Bit (Write Protect)
</b><br>
LDROM update enable bit.
<br>
0 = LDROM cannot be updated.
<br>
1 = LDROM can be updated.
<br>
</div></td></tr><tr><td>
[6]</td><td>ISPFF</td><td><div style="word-wrap: break-word;"><b>ISP Fail Flag (Write Protect)
</b><br>
This bit is set by hardware when a triggered ISP meets any of the following conditions:
<br>
This bit needs to be cleared by writing 1 to it.
<br>
(1) APROM writes to itself if APUEN is set to 0.
<br>
(2) LDROM writes to itself if LDUEN is set to 0.
<br>
(3) CONFIG is erased/programmed if CFGUEN is set to 0.
<br>
(4) SPROM is erased/programmed if SPUEN is set to 0
<br>
(5) SPROM is programmed at SPROM secured mode.
<br>
(6) Page Erase command at LOCK mode with ICE connection
<br>
(7) Erase or Program command at brown-out detected
<br>
(8) Destination address is illegal, such as over an available range.
<br>
(9) Invalid ISP commands
<br>
</div></td></tr><tr><td>
[16]</td><td>BL</td><td><div style="word-wrap: break-word;"><b>Boot Loader Booting (Write Protect)
</b><br>
This bit is initiated with the inverted value of MBS (CONFIG0[5]).
<br>
Any reset, except CPU reset (CPU is 1) or system reset (SYS), BL will be reloaded.
<br>
This bit is used to check chip boot from Boot Loader or not.
<br>
User should keep original value of this bit when updating FMC_ISPCTL register.
<br>
0 = Booting from APROM or LDROM.
<br>
1 = Booting from Boot Loader.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04170">4170</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a9c48d59719ca197e52d7eae9d26c6600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c48d59719ca197e52d7eae9d26c6600">&#9670;&nbsp;</a></span>ISPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPDAT
</font><br><p> <font size="2">
Offset: 0x08  ISP Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPDAT</td><td><div style="word-wrap: break-word;"><b>ISP Data
</b><br>
Write data to this register before ISP program operation.
<br>
Read data from this register after ISP read operation.
<br>
For Run Checksum Calculation command, ISPDAT is the memory size (byte) and 2 Kbytes alignment.
<br>
For ISP Read Checksum command, ISPDAT is the checksum result.
<br>
If ISPDAT = 0x0000_0000, it means that (1) the checksum calculation is in progress, (2) the memory range for checksum calculation is incorrect, or (3) all of data are 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04172">4172</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a6f4e93377445909cf29c19efd1897cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4e93377445909cf29c19efd1897cc2">&#9670;&nbsp;</a></span>ISPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPSTS
</font><br><p> <font size="2">
Offset: 0x40  ISP Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ISPBUSY</td><td><div style="word-wrap: break-word;"><b>ISP Busy Flag (Read Only)
</b><br>
Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.
<br>
This bit is the mirror of ISPGO(FMC_ISPTRG[0]).
<br>
0 = ISP operation is finished.
<br>
1 = ISP is progressed.
<br>
</div></td></tr><tr><td>
[2:1]</td><td>CBS</td><td><div style="word-wrap: break-word;"><b>Boot Selection Of CONFIG (Read Only)
</b><br>
This bit is initiated with the CBS (CONFIG0[7:6]) after any reset is happened except CPU reset (CPU is 1) or system reset (SYS) is happened.
<br>
The following function is valid when MBS (FMC_ISPSTS[3])= 1.
<br>
00 = LDROM with IAP mode.
<br>
01 = LDROM without IAP mode.
<br>
10 = APROM with IAP mode.
<br>
11 = APROM without IAP mode.
<br>
</div></td></tr><tr><td>
[3]</td><td>MBS</td><td><div style="word-wrap: break-word;"><b>Boot From Boot Loader Selection Flag (Read Only)
</b><br>
This bit is initiated with the MBS (CONFIG0[5]) after any reset is happened except CPU reset (CPU is 1) or system reset (SYS) is happened
<br>
0 = Booting from Boot Loader.
<br>
1 = Booting
<br>
from LDROM/APROM.(see CBS bit setting)
<br>
</div></td></tr><tr><td>
[5]</td><td>PGFF</td><td><div style="word-wrap: break-word;"><b>Flash Program With Fast Verification Flag (Read Only)
</b><br>
This bit is set if data is mismatched at ISP programming verification.
<br>
This bit is clear by performing ISP flash erase or ISP read CID operation.
<br>
0 = Flash Program is success.
<br>
1 = Flash Program is fail. Program data is different with data in the flash memory
<br>
</div></td></tr><tr><td>
[6]</td><td>ISPFF</td><td><div style="word-wrap: break-word;"><b>ISP Fail Flag (Write Protect)
</b><br>
This bit is the mirror of ISPFF (FMC_ISPCTL[6]), it needs to be cleared by writing 1 to FMC_ISPCTL[6] or FMC_ISPSTS[6].
<br>
This bit is set by hardware when a triggered ISP meets any of the following conditions:
<br>
(1) APROM writes to itself if APUEN is set to 0.
<br>
(2) LDROM writes to itself if LDUEN is set to 0.
<br>
(3) CONFIG is erased/programmed if CFGUEN is set to 0.
<br>
(4) SPROM is erased/programmed if SPUEN is set to 0
<br>
(5) SPROM is programmed at SPROM secured mode.
<br>
(6) Page Erase command at LOCK mode with ICE connection
<br>
(7) Erase or Program command at brown-out detected
<br>
(8) Destination address is illegal, such as over an available range.
<br>
(9) Invalid ISP commands
<br>
</div></td></tr><tr><td>
[23:9]</td><td>VECMAP</td><td><div style="word-wrap: break-word;"><b>Vector Page Mapping Address (Read Only)
</b><br>
All access to 0x0000_0000~0x0000_01FF is remapped to the flash memory address {VECMAP[14:0], 9'h000} ~ {VECMAP[14:0], 9'h1FF}
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04178">4178</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a172d47d716db9a6a91f01d0c63fae006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172d47d716db9a6a91f01d0c63fae006">&#9670;&nbsp;</a></span>ISPTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPTRG
</font><br><p> <font size="2">
Offset: 0x10  ISP Trigger Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ISPGO</td><td><div style="word-wrap: break-word;"><b>ISP Start Trigger (Write Protect)
</b><br>
Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.
<br>
0 = ISP operation is finished.
<br>
1 = ISP is progressed.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04174">4174</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a0b100ed602ea54e8ba1226b36101b42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b100ed602ea54e8ba1226b36101b42c">&#9670;&nbsp;</a></span>MPADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MPADDR
</font><br><p> <font size="2">
Offset: 0xC4  ISP Multi-Program Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>MPADDR</td><td><div style="word-wrap: break-word;"><b>ISP Multi-Word Program Address
</b><br>
MPADDR is the address of ISP multi-word program operation when ISPGO flag is 1.
<br>
MPADDR will keep the final ISP address when ISP multi-word program is complete.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04186">4186</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a42512a8571832bff135b0c6f2f1be540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42512a8571832bff135b0c6f2f1be540">&#9670;&nbsp;</a></span>MPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MPDAT0
</font><br><p> <font size="2">
Offset: 0x80  ISP Data0 Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPDAT0</td><td><div style="word-wrap: break-word;"><b>ISP Data 0
</b><br>
This register is the first 32-bit data for 32-bit/64-bit/multi-word programming, and it is also the mirror of FMC_ISPDAT, both registers keep the same data
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04180">4180</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a5b099a7831b7f0ad5cbe228be847bd90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b099a7831b7f0ad5cbe228be847bd90">&#9670;&nbsp;</a></span>MPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MPDAT1
</font><br><p> <font size="2">
Offset: 0x84  ISP Data1 Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPDAT1</td><td><div style="word-wrap: break-word;"><b>ISP Data 1
</b><br>
This register is the second 32-bit data for 64-bit/multi-word programming.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04181">4181</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a1e07ee801277e3e301212d8e61eaee18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e07ee801277e3e301212d8e61eaee18">&#9670;&nbsp;</a></span>MPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MPDAT2
</font><br><p> <font size="2">
Offset: 0x88  ISP Data2 Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPDAT2</td><td><div style="word-wrap: break-word;"><b>ISP Data 2
</b><br>
This register is the third 32-bit data for multi-word programming.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04182">4182</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a4cb3b0e3ebc01d2daa63b7714f4005f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb3b0e3ebc01d2daa63b7714f4005f5">&#9670;&nbsp;</a></span>MPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MPDAT3
</font><br><p> <font size="2">
Offset: 0x8C  ISP Data3 Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPDAT3</td><td><div style="word-wrap: break-word;"><b>ISP Data 3
</b><br>
This register is the fourth 32-bit data for multi-word programming.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04183">4183</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ac5553c8de6ee8057263f6bfbe96ad0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5553c8de6ee8057263f6bfbe96ad0cb">&#9670;&nbsp;</a></span>MPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MPSTS
</font><br><p> <font size="2">
Offset: 0xC0  ISP Multi-Program Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>MPBUSY</td><td><div style="word-wrap: break-word;"><b>ISP Multi-Word Program Busy Flag (Read Only)
</b><br>
Write 1 to start ISP Multi-Word program operation and this bit will be cleared to 0 by hardware automatically when ISP Multi-Word program operation is finished.
<br>
This bit is the mirror of ISPGO(FMC_ISPTRG[0]).
<br>
0 = ISP Multi-Word program operation is finished.
<br>
1 = ISP Multi-Word program operation
<br>
is progressed.
<br>
</div></td></tr><tr><td>
[1]</td><td>PPGO</td><td><div style="word-wrap: break-word;"><b>ISP Multi-Program Status (Read Only)
</b><br>
0 = ISP multi-word program operation is not active.
<br>
1 = ISP multi-word program operation is in progress.
<br>
</div></td></tr><tr><td>
[2]</td><td>ISPFF</td><td><div style="word-wrap: break-word;"><b>ISP Fail Flag (Read Only)
</b><br>
This bit is the mirror of ISPFF (FMC_ISPCTL[6]), it needs to be cleared by writing 1 to FMC_ISPCTL[6] or FMC_ISPSTS[6].
<br>
This bit is set by hardware when a triggered ISP meets any of the following conditions:
<br>
(1) APROM writes to itself if APUEN is set to 0.
<br>
(2) LDROM writes to itself if LDUEN is set to 0.
<br>
(3) CONFIG is erased/programmed if CFGUEN is set to 0.
<br>
(4) SPROM is erased/programmed if SPUEN is set to 0
<br>
(5) SPROM is programmed at SPROM secured mode.
<br>
(6) Page Erase command at LOCK mode with ICE connection
<br>
(7) Erase or Program command at brown-out detected
<br>
(8) Destination address is illegal, such as over an available range.
<br>
(9) Invalid ISP commands
<br>
</div></td></tr><tr><td>
[4]</td><td>D0</td><td><div style="word-wrap: break-word;"><b>ISP DATA 0 Flag (Read Only)
</b><br>
This bit is set when FMC_MPDAT0 is written and auto-clear to 0 when the FMC_MPDAT0 data is programmed to flash complete.
<br>
0 = FMC_MPDAT0 register is empty, or program to flash complete.
<br>
1 = FMC_MPDAT0 register has been written, and not program to flash complete.
<br>
</div></td></tr><tr><td>
[5]</td><td>D1</td><td><div style="word-wrap: break-word;"><b>ISP DATA 1 Flag (Read Only)
</b><br>
This bit is set when FMC_MPDAT1 is written and auto-clear to 0 when the FMC_MPDAT1 data is programmed to flash complete.
<br>
0 = FMC_MPDAT1 register is empty, or program to flash complete.
<br>
1 = FMC_MPDAT1 register has been written, and not program to flash complete.
<br>
</div></td></tr><tr><td>
[6]</td><td>D2</td><td><div style="word-wrap: break-word;"><b>ISP DATA 2 Flag (Read Only)
</b><br>
This bit is set when FMC_MPDAT2 is written and auto-clear to 0 when the FMC_MPDAT2 data is programmed to flash complete.
<br>
0 = FMC_MPDAT2 register is empty, or program to flash complete.
<br>
1 = FMC_MPDAT2 register has been written, and not program to flash complete.
<br>
</div></td></tr><tr><td>
[7]</td><td>D3</td><td><div style="word-wrap: break-word;"><b>ISP DATA 3 Flag (Read Only)
</b><br>
This bit is set when FMC_MPDAT3 is written and auto-clear to 0 when the FMC_MPDAT3 data is programmed to flash complete.
<br>
0 = FMC_MPDAT3 register is empty, or program to flash complete.
<br>
1 = FMC_MPDAT3 register has been written, and not program to flash complete.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04185">4185</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a00289a7c19a0fce6c3ec889a788a88cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00289a7c19a0fce6c3ec889a788a88cc">&#9670;&nbsp;</a></span>RESERVE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t FMC_T::RESERVE0[9]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04177">4177</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="afb462f65c1f7e02e75cd2dd785e031c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb462f65c1f7e02e75cd2dd785e031c1">&#9670;&nbsp;</a></span>RESERVE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t FMC_T::RESERVE1[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04179">4179</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a6daefa34aeadc09f92ef2d7d316e6156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6daefa34aeadc09f92ef2d7d316e6156">&#9670;&nbsp;</a></span>RESERVE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t FMC_T::RESERVE2[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l04184">4184</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/M4521/Include/<a class="el" href="_m4521_8h_source.html">M4521.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 6 2020 13:44:44 for M4521 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
