Warning (10268): Verilog HDL information at register_bank.v(30): always construct contains both blocking and non-blocking assignments File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v Line: 30
