<profile>

<section name = "Vitis HLS Report for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s'" level="0">
<item name = "Date">Tue Jun 25 13:53:33 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Layer_Norm.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_fu_210">p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1, 4, ?, 40.000 ns, ?, 4, ?, no</column>
<column name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_fu_219">p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2, 43, 73, 0.430 us, 0.730 us, 43, 73, no</column>
<column name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_fu_232">p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3, 4, ?, 40.000 ns, ?, 4, ?, no</column>
<column name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_fu_241">p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4, 43, 73, 0.430 us, 0.730 us, 43, 73, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_99_1">?, ?, ?, -, -, 1 ~ ?, no</column>
<column name=" + VITIS_LOOP_102_2">?, ?, 2, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 448, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 1570, 4764, -</column>
<column name="Memory">16, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 1018, -</column>
<column name="Register">-, -, 613, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_fu_210">p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1, 0, 0, 314, 109, 0</column>
<column name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_fu_219">p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2, 0, 0, 471, 2273, 0</column>
<column name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_fu_232">p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3, 0, 0, 314, 109, 0</column>
<column name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_fu_241">p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4, 0, 0, 471, 2273, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="gamma_ram_U">p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud, 8, 0, 0, 0, 512, 256, 1, 131072</column>
<column name="beta_ram_U">p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud, 8, 0, 0, 0, 512, 256, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln102_fu_433_p2">+, 0, 0, 34, 27, 1</column>
<column name="add_ln96_fu_286_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln97_fu_382_p2">+, 0, 0, 71, 64, 64</column>
<column name="i_fu_416_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub_ln96_fu_322_p2">-, 0, 0, 40, 33, 33</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state41_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state43_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state83_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state85_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="empty_260_fu_352_p2">icmp, 0, 0, 9, 5, 1</column>
<column name="icmp_ln102_fu_428_p2">icmp, 0, 0, 17, 27, 27</column>
<column name="icmp_ln96_fu_306_p2">icmp, 0, 0, 17, 27, 1</column>
<column name="icmp_ln99_1_fu_411_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln99_fu_439_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state88">or, 0, 0, 2, 1, 1</column>
<column name="cols_fu_254_p2">shl, 0, 0, 96, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">463, 89, 1, 89</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="beta5_blk_n">9, 2, 1, 2</column>
<column name="beta_ram_address0">20, 4, 9, 36</column>
<column name="beta_ram_ce0">20, 4, 1, 4</column>
<column name="beta_ram_d0">14, 3, 256, 768</column>
<column name="beta_ram_we0">14, 3, 32, 96</column>
<column name="gamma4_blk_n">9, 2, 1, 2</column>
<column name="gamma_ram_address0">20, 4, 9, 36</column>
<column name="gamma_ram_ce0">20, 4, 1, 4</column>
<column name="gamma_ram_d0">14, 3, 256, 768</column>
<column name="gamma_ram_we0">14, 3, 32, 96</column>
<column name="i46_reg_188">9, 2, 32, 64</column>
<column name="j_reg_199">9, 2, 27, 54</column>
<column name="ln_paras_blk_n_AR">9, 2, 1, 2</column>
<column name="m_axi_ln_paras_ARADDR">37, 7, 64, 448</column>
<column name="m_axi_ln_paras_ARBURST">26, 5, 2, 10</column>
<column name="m_axi_ln_paras_ARCACHE">26, 5, 4, 20</column>
<column name="m_axi_ln_paras_ARID">26, 5, 1, 5</column>
<column name="m_axi_ln_paras_ARLEN">37, 7, 32, 224</column>
<column name="m_axi_ln_paras_ARLOCK">26, 5, 2, 10</column>
<column name="m_axi_ln_paras_ARPROT">26, 5, 3, 15</column>
<column name="m_axi_ln_paras_ARQOS">26, 5, 4, 20</column>
<column name="m_axi_ln_paras_ARREGION">26, 5, 4, 20</column>
<column name="m_axi_ln_paras_ARSIZE">26, 5, 3, 15</column>
<column name="m_axi_ln_paras_ARUSER">26, 5, 1, 5</column>
<column name="m_axi_ln_paras_ARVALID">31, 6, 1, 6</column>
<column name="m_axi_ln_paras_RREADY">26, 5, 1, 5</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln102_reg_569">27, 0, 27, 0</column>
<column name="add_ln96_reg_459">64, 0, 64, 0</column>
<column name="add_ln97_reg_535">64, 0, 64, 0</column>
<column name="ap_CS_fsm">88, 0, 88, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cols_reg_448">32, 0, 32, 0</column>
<column name="empty_259_reg_551">5, 0, 5, 0</column>
<column name="empty_260_reg_526">1, 0, 1, 0</column>
<column name="empty_261_reg_530">5, 0, 5, 0</column>
<column name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_fu_210_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_fu_219_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_fu_232_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_fu_241_ap_start_reg">1, 0, 1, 0</column>
<column name="i46_reg_188">32, 0, 32, 0</column>
<column name="i_reg_560">32, 0, 32, 0</column>
<column name="icmp_ln96_reg_481">1, 0, 1, 0</column>
<column name="icmp_ln99_1_reg_556">1, 0, 1, 0</column>
<column name="j_reg_199">27, 0, 27, 0</column>
<column name="lshr_ln_reg_473">27, 0, 27, 0</column>
<column name="p_cast9_reg_541">59, 0, 59, 0</column>
<column name="p_cast_reg_516">59, 0, 59, 0</column>
<column name="sub_ln96_reg_502">33, 0, 33, 0</column>
<column name="trunc_ln96_1_reg_465">5, 0, 5, 0</column>
<column name="trunc_ln96_2_reg_510">14, 0, 14, 0</column>
<column name="trunc_ln96_reg_453">5, 0, 5, 0</column>
<column name="zext_ln96_3_reg_496">27, 0, 32, 5</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, (anonymous namespace)DataMover_B&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, (anonymous namespace)DataMover_B&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, (anonymous namespace)DataMover_B&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, (anonymous namespace)DataMover_B&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, (anonymous namespace)DataMover_B&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, (anonymous namespace)DataMover_B&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, (anonymous namespace)DataMover_B&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="cols_log">in, 32, ap_none, cols_log, scalar</column>
<column name="rows">in, 32, ap_none, rows, scalar</column>
<column name="gamma_addr">in, 32, ap_none, gamma_addr, scalar</column>
<column name="beta_addr">in, 32, ap_none, beta_addr, scalar</column>
<column name="m_axi_ln_paras_AWVALID">out, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_AWREADY">in, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_AWADDR">out, 64, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_AWID">out, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_AWLEN">out, 32, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_AWSIZE">out, 3, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_AWBURST">out, 2, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_AWLOCK">out, 2, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_AWCACHE">out, 4, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_AWPROT">out, 3, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_AWQOS">out, 4, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_AWREGION">out, 4, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_AWUSER">out, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_WVALID">out, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_WREADY">in, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_WDATA">out, 256, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_WSTRB">out, 32, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_WLAST">out, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_WID">out, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_WUSER">out, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_ARVALID">out, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_ARREADY">in, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_ARADDR">out, 64, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_ARID">out, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_ARLEN">out, 32, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_ARSIZE">out, 3, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_ARBURST">out, 2, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_ARLOCK">out, 2, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_ARCACHE">out, 4, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_ARPROT">out, 3, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_ARQOS">out, 4, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_ARREGION">out, 4, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_ARUSER">out, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_RVALID">in, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_RREADY">out, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_RDATA">in, 256, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_RLAST">in, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_RID">in, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_RFIFONUM">in, 13, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_RUSER">in, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_RRESP">in, 2, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_BVALID">in, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_BREADY">out, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_BRESP">in, 2, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_BID">in, 1, m_axi, ln_paras, pointer</column>
<column name="m_axi_ln_paras_BUSER">in, 1, m_axi, ln_paras, pointer</column>
<column name="inputs">in, 64, ap_none, inputs, scalar</column>
<column name="gamma4_din">out, 256, ap_fifo, gamma4, pointer</column>
<column name="gamma4_num_data_valid">in, 5, ap_fifo, gamma4, pointer</column>
<column name="gamma4_fifo_cap">in, 5, ap_fifo, gamma4, pointer</column>
<column name="gamma4_full_n">in, 1, ap_fifo, gamma4, pointer</column>
<column name="gamma4_write">out, 1, ap_fifo, gamma4, pointer</column>
<column name="beta5_din">out, 256, ap_fifo, beta5, pointer</column>
<column name="beta5_num_data_valid">in, 5, ap_fifo, beta5, pointer</column>
<column name="beta5_fifo_cap">in, 5, ap_fifo, beta5, pointer</column>
<column name="beta5_full_n">in, 1, ap_fifo, beta5, pointer</column>
<column name="beta5_write">out, 1, ap_fifo, beta5, pointer</column>
</table>
</item>
</section>
</profile>
