arch = "AArch64"
name = "S.T.alias+tlbiall+po"
symbolic = ["x", "y", "z"]

page_table_setup = """
    physical pa1 pa2;
    x |-> pa1;
    y |-> pa2;
    z |-> pa2;
    z ?-> invalid;
    *pa1 = 0;
    *pa2 = 0;
    identity 0x1000 with code;
"""

[types]
x = "uint64_t"

[thread.0]
init = {}
code = """
    STR X0,[X1]
    DMB SY
    STR X2,[X3]
    DSB SY
    TLBI VMALLE1IS
    DSB SY
    STR X4,[X5]
"""

[thread.0.reset]
R0 = "extz(0x1, 64)"
R1 = "x"
R2 = "extz(0x0, 64)"
R3 = "pte3(z, page_table_base)"
R4 = "extz(0x1, 64)"
R5 = "y"

"PSTATE.EL" = "0b01"

[thread.1]
init = {}
code = """
    MOV X0,#0
    LDR X0,[X1]
    STR X2,[X3]
"""

[thread.1.reset]
R1 = "z"
R2 = "extz(0x2, 64)"
R3 = "x"
VBAR_EL1 = "extz(0x1000, 64)"

"PSTATE.SP" = "0b0"
"PSTATE.EL" = "0b00"

[section.thread1_el1_handler]
address = "0x1400"
code = """
    MRS X13,ELR_EL1
    ADD X13,X13,#4
    MSR ELR_EL1,X13
    ERET
"""

[final]
assertion = "1:X0 = 1 & *x=1"