Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct  9 12:11:14 2024
| Host         : DESKTOP-B2190GF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file JOIN_DDP_timing_summary_routed.rpt -pb JOIN_DDP_timing_summary_routed.pb -rpx JOIN_DDP_timing_summary_routed.rpx -warn_on_violation
| Design       : JOIN_DDP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      1000        
CKLD-1     Warning           Clock Net has non-BUF driver and too many loads  1           
LUTAR-1    Warning           LUT drives async reset alert                     762         
TIMING-20  Warning           Non-clocked latch                                764         
TIMING-23  Warning           Combinational loop found                         3           
ULMTCS-2   Warning           Control Sets use limits require reduction        1           
LATCH-1    Advisory          Existing latches in the design                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7924)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7763)
5. checking no_input_delay (41)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (71)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7924)
---------------------------
 There are 2775 register/latch pins with no clock driven by root clock pin: Ack_in (HIGH)

 There are 3537 register/latch pins with no clock driven by root clock pin: MR (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: Send_in (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: B/MF_reg_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: B/MF_reg_P/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: B/cb/DL_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COPY/cx2/DL_cpy_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COPY/cx2/DL_exb_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[9]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7763)
---------------------------------------------------
 There are 7763 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (41)
-------------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (71)
----------------------
 There are 71 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7803          inf        0.000                      0                 7803           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7803 Endpoints
Min Delay          7803 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        133.226ns  (logic 27.313ns (20.502%)  route 105.912ns (79.498%))
  Logic Levels:           154  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        1.496     2.493    c/MR
    SLICE_X42Y36         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.815     3.431    c/not1_out
    SLICE_X41Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.555 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.709    c/nand2_out
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.833 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.652    c/delay2/din
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.993     5.768    c/delay2/t00
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.892 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433     6.326    c/delay2/t01
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.450 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674     7.124    c/delay2/t02
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.152     7.276 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434     7.710    c/delay2/t03
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.321     8.031 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288     8.318    c/delay2/t04
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.328     8.646 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674     9.320    c/delay2/t05
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.352     9.672 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.964    10.637    c/delay2/t06
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.360    10.997 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    11.649    c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.354    12.003 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    12.268    c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.332    12.600 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           1.004    13.604    B/cb/CB_Ack_in_b
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    13.728 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.046    14.774    B/cb/cf/Ack_in
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.124    14.898 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    15.163    B/cb/cf/nand3_out
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.124    15.287 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.440    B/cb/cf/nand2_out
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.124    15.564 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.890    16.455    B/cb/cf/delay2/din
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.579 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    16.740    B/cb/cf/delay2/t00
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.864 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.763    17.627    B/cb/cf/delay2/t01
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    17.751 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    17.900    B/cb/cf/delay2/t02
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.024 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.457    B/cb/cf/delay2/t03
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.581 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    19.456    B/cb/cf/delay2/t04
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.580 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    19.867    B/cb/cf/delay2/t05
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.991 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.152    B/cb/cf/delay2/t06
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.276 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    20.741    B/cb/cf/delay2/t07
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.865 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    21.739    B/cb/cf/LB_out
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    21.863 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.495    23.358    COPY/cx2/Ack_in
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.124    23.482 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.210    24.692    COPY/cx2/cf1/Ack_in
    SLICE_X24Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.816 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    25.113    COPY/cx2/cf1/nand3_out
    SLICE_X24Y59         LUT3 (Prop_lut3_I2_O)        0.124    25.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    25.893    COPY/cx2/cf1/nand2_out
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.017 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.556    26.573    COPY/cx2/cf1/delay2/din
    SLICE_X29Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.697 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.789    27.486    COPY/cx2/cf1/delay2/t00
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    27.610 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    28.044    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.168 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.263    28.430    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.120    28.550 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    29.225    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.352    29.577 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.948    30.525    COPY/cx2/cf1/delay2/t04
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.332    30.857 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.640    31.497    COPY/cx2/cf1/delay2/t05
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    31.621 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.433    32.054    COPY/cx2/cf1/delay2/t06
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    32.178 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.665    32.843    COPY/cx2/cf1/delay2/t07
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.152    32.995 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.849    33.843    COPY/cx2/cf1/LB_out
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.326    34.169 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.532    34.701    MA/c/Ack_in
    SLICE_X28Y62         LUT4 (Prop_lut4_I3_O)        0.124    34.825 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    35.111    MA/c/nand3_out
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.124    35.235 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    35.406    MA/c/nand2_out
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.124    35.530 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    36.359    MA/c/delay2/din
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.154    36.513 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.944    37.457    MA/c/delay2/t00
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.327    37.784 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    37.933    MA/c/delay2/t01
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.057 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    38.490    MA/c/delay2/t02
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.614 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    39.489    MA/c/delay2/t03
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    39.900    MA/c/delay2/t04
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.024 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    40.185    MA/c/delay2/t05
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.309 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    40.775    MA/c/delay2/t06
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.899 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    41.579    MA/c/delay2/t07
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.150    41.729 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.649    42.377    MA/c/LB_out
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.353    42.730 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    43.166    FP/ce/CE_Ack_in
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.332    43.498 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.595    44.093    FP/ce/cf/Ack_in
    SLICE_X27Y61         LUT4 (Prop_lut4_I3_O)        0.124    44.217 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    44.482    FP/ce/cf/nand3_out
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.124    44.606 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    44.759    FP/ce/cf/nand2_out
    SLICE_X27Y61         LUT2 (Prop_lut2_I1_O)        0.124    44.883 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    45.704    FP/ce/cf/delay2/din
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.152    45.856 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.144    FP/ce/cf/delay2/t00
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.328    46.472 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.950    47.422    FP/ce/cf/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.327    47.749 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    48.028    FP/ce/cf/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    48.152 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.993    49.144    FP/ce/cf/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.268 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    49.702    FP/ce/cf/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.826 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    50.500    FP/ce/cf/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    50.652 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.041    51.693    FP/ce/cf/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    52.047 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.334    FP/ce/cf/delay2/t07
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    52.662 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.407    53.069    FP/ce/cf/LB_out
    SLICE_X23Y56         LUT1 (Prop_lut1_I0_O)        0.327    53.396 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           1.165    54.561    PS/c/Ack_in
    SLICE_X16Y52         LUT4 (Prop_lut4_I3_O)        0.124    54.685 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.644    55.329    PS/c/nand3_out
    SLICE_X17Y51         LUT3 (Prop_lut3_I2_O)        0.124    55.453 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.518    55.971    PS/c/nand2_out
    SLICE_X16Y51         LUT2 (Prop_lut2_I1_O)        0.124    56.095 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.139    57.234    PS/c/delay2/din
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.358 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    57.644    PS/c/delay2/t00
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.768 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    57.929    PS/c/delay2/t01
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.053 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.701    58.754    PS/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.878 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    59.143    PS/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.267 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.149    59.416    PS/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.540 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    59.973    PS/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    60.097 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.066    61.163    PS/c/delay2/t06
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.152    61.315 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    61.581    PS/c/delay2/t07
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.328    61.909 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.264    62.173    PS/c/LB_out
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.321    62.494 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.661    63.156    MMRAM/ce/CE_Ack_in
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.326    63.482 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.006    64.487    MMRAM/ce/cf/Ack_in
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124    64.611 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    64.898    MMRAM/ce/cf/nand3_out
    SLICE_X16Y45         LUT3 (Prop_lut3_I2_O)        0.124    65.022 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    65.193    MMRAM/ce/cf/nand2_out
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.124    65.317 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.984    66.300    MMRAM/ce/cf/delay2/din
    SLICE_X16Y41         LUT1 (Prop_lut1_I0_O)        0.124    66.424 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           1.056    67.480    MMRAM/ce/cf/delay2/t00
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.604 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    67.869    MMRAM/ce/cf/delay2/t01
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.993 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    68.142    MMRAM/ce/cf/delay2/t02
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    68.266 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.850    69.116    MMRAM/ce/cf/delay2/t03
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124    69.240 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    69.905    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.152    70.057 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    70.904    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.354    71.258 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    71.525    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.328    71.853 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    72.527    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.352    72.879 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.302    73.181    MMRAM/ce/cf/LB_out
    SLICE_X29Y32         LUT1 (Prop_lut1_I0_O)        0.332    73.513 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.677    74.190    MMCAM/c/Ack_in
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124    74.314 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.309    74.622    MMCAM/c/nand3_out
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.124    74.746 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    75.033    MMCAM/c/nand2_out
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124    75.157 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    75.978    MMCAM/c/delay2/din
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.102 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    76.366    MMCAM/c/delay2/t00
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.490 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    76.639    MMCAM/c/delay2/t01
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.763 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    77.196    MMCAM/c/delay2/t02
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    77.320 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    78.196    MMCAM/c/delay2/t03
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.320 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    78.606    MMCAM/c/delay2/t04
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.730 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.891    MMCAM/c/delay2/t05
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.015 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    79.481    MMCAM/c/delay2/t06
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.605 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.032    80.637    MMCAM/c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    80.761 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.473    81.234    MMCAM/c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    81.358 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.410    81.768    M/cm/cj_b/Ack_in
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    81.892 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.648    82.540    M/cm/cj_b/delay3/din
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    82.664 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.405    83.068    M/cm/cj_b/delay3/t00
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.192 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.264    83.457    M/cm/cj_b/delay3/t01
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.581 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.149    83.730    M/cm/cj_b/delay3/t02
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.854 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.433    84.287    M/cm/cj_b/delay3/t03
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    84.411 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.665    85.076    M/cm/cj_b/delay3/t04
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.152    85.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.848    86.075    M/cm/cj_b/delay3/t05
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.354    86.429 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.530    86.959    M/cm/cj_b/delay3/t06
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.332    87.291 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.666    87.957    M/cm/cj_b/delay3/t07
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.150    88.107 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.700    88.807    M/cm/cj_b/LC_out
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.348    89.155 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    90.088    M/cm/cj_b/nand3_out
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    90.212 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    90.882    M/cm/cj_b/nand2_out
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    91.006 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.662    91.669    M/cm/cj_b/delay2/din
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    91.793 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    92.226    M/cm/cj_b/delay2/t00
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    92.350 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.870    93.220    M/cm/cj_b/delay2/t01
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.344 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    93.623    M/cm/cj_b/delay2/t02
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.747 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.853    94.600    M/cm/cj_b/delay2/t03
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    94.724 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    95.157    M/cm/cj_b/delay2/t04
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    95.281 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    95.955    M/cm/cj_b/delay2/t05
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.152    96.107 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    96.959    M/cm/cj_b/delay2/t06
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.354    97.313 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    97.600    M/cm/cj_b/delay2/t07
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.328    97.928 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.496    98.425    M/cm/cj_b/LB_out
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.327    98.752 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.802    99.553    M/cm/arb/ARB_Ack_out_b
    SLICE_X38Y31         LUT3 (Prop_lut3_I1_O)        0.124    99.677 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.494   100.171    M/cm/arb/nand4_out
    SLICE_X38Y31         LUT3 (Prop_lut3_I0_O)        0.124   100.295 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.331   100.626    M/cm/arb/nand3_out
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.750 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   100.920    M/cm/arb/nand6_out
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.124   101.044 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.644   101.688    M/cm/cj_a/G
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.124   101.812 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.798   102.611    M/cm/cj_a/nand3_out
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.124   102.735 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.845   103.579    M/cm/cj_a/nand4_out
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.124   103.703 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.594   104.297    M/cm/cj_a/nand5_out
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124   104.421 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.609   106.030    M/cm/cp_a
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124   106.154 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.718   107.872    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   107.996 r  M/PACKET_OUT[21]_INST_0/O
                         net (fo=101, routed)         9.831   117.827    MMCAM/entry_fd_loop[0].ef/COLOR_GEN_DEST_LR[2]
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.124   117.951 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8/O
                         net (fo=1, routed)           0.000   117.951    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.483 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.483    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.640 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.542   120.182    MMCAM/entry_fd_loop[0].ef/FIRE11_in
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.329   120.511 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0/O
                         net (fo=7, routed)           1.625   122.135    MMCAM/oam/FIRE[0]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.124   122.259 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           1.110   123.369    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X20Y56         LUT5 (Prop_lut5_I4_O)        0.124   123.493 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.612   124.105    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X21Y63         LUT6 (Prop_lut6_I5_O)        0.124   124.229 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.960   125.189    MMCAM/oam/FIRE_OR
    SLICE_X21Y54         LUT6 (Prop_lut6_I3_O)        0.124   125.313 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.598   125.912    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT5 (Prop_lut5_I0_O)        0.124   126.036 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.999   127.035    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y61         LUT5 (Prop_lut5_I0_O)        0.124   127.159 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.568   128.727    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X21Y65         LUT4 (Prop_lut4_I3_O)        0.124   128.851 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          4.251   133.102    MMCAM/entry_fd_loop[14].ef/EN
    SLICE_X21Y87         LUT3 (Prop_lut3_I1_O)        0.124   133.226 r  MMCAM/entry_fd_loop[14].ef/ENTRY[5]_C_i_1/O
                         net (fo=1, routed)           0.000   133.226    MMCAM/entry_fd_loop[14].ef/ENTRY[5]_C_i_1_n_0
    SLICE_X21Y87         FDCE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[17].ef/ENTRY_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        133.156ns  (logic 27.313ns (20.512%)  route 105.843ns (79.488%))
  Logic Levels:           154  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        1.496     2.493    c/MR
    SLICE_X42Y36         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.815     3.431    c/not1_out
    SLICE_X41Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.555 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.709    c/nand2_out
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.833 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.652    c/delay2/din
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.993     5.768    c/delay2/t00
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.892 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433     6.326    c/delay2/t01
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.450 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674     7.124    c/delay2/t02
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.152     7.276 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434     7.710    c/delay2/t03
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.321     8.031 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288     8.318    c/delay2/t04
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.328     8.646 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674     9.320    c/delay2/t05
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.352     9.672 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.964    10.637    c/delay2/t06
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.360    10.997 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    11.649    c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.354    12.003 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    12.268    c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.332    12.600 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           1.004    13.604    B/cb/CB_Ack_in_b
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    13.728 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.046    14.774    B/cb/cf/Ack_in
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.124    14.898 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    15.163    B/cb/cf/nand3_out
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.124    15.287 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.440    B/cb/cf/nand2_out
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.124    15.564 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.890    16.455    B/cb/cf/delay2/din
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.579 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    16.740    B/cb/cf/delay2/t00
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.864 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.763    17.627    B/cb/cf/delay2/t01
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    17.751 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    17.900    B/cb/cf/delay2/t02
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.024 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.457    B/cb/cf/delay2/t03
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.581 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    19.456    B/cb/cf/delay2/t04
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.580 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    19.867    B/cb/cf/delay2/t05
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.991 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.152    B/cb/cf/delay2/t06
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.276 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    20.741    B/cb/cf/delay2/t07
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.865 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    21.739    B/cb/cf/LB_out
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    21.863 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.495    23.358    COPY/cx2/Ack_in
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.124    23.482 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.210    24.692    COPY/cx2/cf1/Ack_in
    SLICE_X24Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.816 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    25.113    COPY/cx2/cf1/nand3_out
    SLICE_X24Y59         LUT3 (Prop_lut3_I2_O)        0.124    25.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    25.893    COPY/cx2/cf1/nand2_out
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.017 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.556    26.573    COPY/cx2/cf1/delay2/din
    SLICE_X29Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.697 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.789    27.486    COPY/cx2/cf1/delay2/t00
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    27.610 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    28.044    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.168 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.263    28.430    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.120    28.550 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    29.225    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.352    29.577 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.948    30.525    COPY/cx2/cf1/delay2/t04
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.332    30.857 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.640    31.497    COPY/cx2/cf1/delay2/t05
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    31.621 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.433    32.054    COPY/cx2/cf1/delay2/t06
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    32.178 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.665    32.843    COPY/cx2/cf1/delay2/t07
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.152    32.995 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.849    33.843    COPY/cx2/cf1/LB_out
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.326    34.169 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.532    34.701    MA/c/Ack_in
    SLICE_X28Y62         LUT4 (Prop_lut4_I3_O)        0.124    34.825 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    35.111    MA/c/nand3_out
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.124    35.235 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    35.406    MA/c/nand2_out
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.124    35.530 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    36.359    MA/c/delay2/din
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.154    36.513 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.944    37.457    MA/c/delay2/t00
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.327    37.784 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    37.933    MA/c/delay2/t01
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.057 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    38.490    MA/c/delay2/t02
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.614 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    39.489    MA/c/delay2/t03
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    39.900    MA/c/delay2/t04
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.024 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    40.185    MA/c/delay2/t05
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.309 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    40.775    MA/c/delay2/t06
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.899 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    41.579    MA/c/delay2/t07
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.150    41.729 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.649    42.377    MA/c/LB_out
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.353    42.730 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    43.166    FP/ce/CE_Ack_in
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.332    43.498 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.595    44.093    FP/ce/cf/Ack_in
    SLICE_X27Y61         LUT4 (Prop_lut4_I3_O)        0.124    44.217 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    44.482    FP/ce/cf/nand3_out
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.124    44.606 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    44.759    FP/ce/cf/nand2_out
    SLICE_X27Y61         LUT2 (Prop_lut2_I1_O)        0.124    44.883 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    45.704    FP/ce/cf/delay2/din
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.152    45.856 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.144    FP/ce/cf/delay2/t00
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.328    46.472 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.950    47.422    FP/ce/cf/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.327    47.749 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    48.028    FP/ce/cf/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    48.152 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.993    49.144    FP/ce/cf/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.268 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    49.702    FP/ce/cf/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.826 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    50.500    FP/ce/cf/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    50.652 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.041    51.693    FP/ce/cf/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    52.047 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.334    FP/ce/cf/delay2/t07
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    52.662 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.407    53.069    FP/ce/cf/LB_out
    SLICE_X23Y56         LUT1 (Prop_lut1_I0_O)        0.327    53.396 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           1.165    54.561    PS/c/Ack_in
    SLICE_X16Y52         LUT4 (Prop_lut4_I3_O)        0.124    54.685 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.644    55.329    PS/c/nand3_out
    SLICE_X17Y51         LUT3 (Prop_lut3_I2_O)        0.124    55.453 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.518    55.971    PS/c/nand2_out
    SLICE_X16Y51         LUT2 (Prop_lut2_I1_O)        0.124    56.095 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.139    57.234    PS/c/delay2/din
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.358 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    57.644    PS/c/delay2/t00
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.768 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    57.929    PS/c/delay2/t01
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.053 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.701    58.754    PS/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.878 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    59.143    PS/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.267 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.149    59.416    PS/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.540 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    59.973    PS/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    60.097 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.066    61.163    PS/c/delay2/t06
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.152    61.315 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    61.581    PS/c/delay2/t07
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.328    61.909 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.264    62.173    PS/c/LB_out
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.321    62.494 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.661    63.156    MMRAM/ce/CE_Ack_in
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.326    63.482 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.006    64.487    MMRAM/ce/cf/Ack_in
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124    64.611 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    64.898    MMRAM/ce/cf/nand3_out
    SLICE_X16Y45         LUT3 (Prop_lut3_I2_O)        0.124    65.022 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    65.193    MMRAM/ce/cf/nand2_out
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.124    65.317 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.984    66.300    MMRAM/ce/cf/delay2/din
    SLICE_X16Y41         LUT1 (Prop_lut1_I0_O)        0.124    66.424 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           1.056    67.480    MMRAM/ce/cf/delay2/t00
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.604 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    67.869    MMRAM/ce/cf/delay2/t01
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.993 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    68.142    MMRAM/ce/cf/delay2/t02
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    68.266 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.850    69.116    MMRAM/ce/cf/delay2/t03
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124    69.240 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    69.905    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.152    70.057 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    70.904    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.354    71.258 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    71.525    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.328    71.853 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    72.527    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.352    72.879 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.302    73.181    MMRAM/ce/cf/LB_out
    SLICE_X29Y32         LUT1 (Prop_lut1_I0_O)        0.332    73.513 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.677    74.190    MMCAM/c/Ack_in
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124    74.314 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.309    74.622    MMCAM/c/nand3_out
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.124    74.746 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    75.033    MMCAM/c/nand2_out
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124    75.157 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    75.978    MMCAM/c/delay2/din
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.102 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    76.366    MMCAM/c/delay2/t00
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.490 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    76.639    MMCAM/c/delay2/t01
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.763 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    77.196    MMCAM/c/delay2/t02
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    77.320 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    78.196    MMCAM/c/delay2/t03
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.320 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    78.606    MMCAM/c/delay2/t04
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.730 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.891    MMCAM/c/delay2/t05
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.015 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    79.481    MMCAM/c/delay2/t06
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.605 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.032    80.637    MMCAM/c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    80.761 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.473    81.234    MMCAM/c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    81.358 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.410    81.768    M/cm/cj_b/Ack_in
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    81.892 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.648    82.540    M/cm/cj_b/delay3/din
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    82.664 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.405    83.068    M/cm/cj_b/delay3/t00
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.192 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.264    83.457    M/cm/cj_b/delay3/t01
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.581 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.149    83.730    M/cm/cj_b/delay3/t02
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.854 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.433    84.287    M/cm/cj_b/delay3/t03
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    84.411 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.665    85.076    M/cm/cj_b/delay3/t04
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.152    85.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.848    86.075    M/cm/cj_b/delay3/t05
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.354    86.429 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.530    86.959    M/cm/cj_b/delay3/t06
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.332    87.291 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.666    87.957    M/cm/cj_b/delay3/t07
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.150    88.107 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.700    88.807    M/cm/cj_b/LC_out
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.348    89.155 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    90.088    M/cm/cj_b/nand3_out
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    90.212 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    90.882    M/cm/cj_b/nand2_out
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    91.006 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.662    91.669    M/cm/cj_b/delay2/din
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    91.793 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    92.226    M/cm/cj_b/delay2/t00
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    92.350 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.870    93.220    M/cm/cj_b/delay2/t01
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.344 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    93.623    M/cm/cj_b/delay2/t02
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.747 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.853    94.600    M/cm/cj_b/delay2/t03
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    94.724 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    95.157    M/cm/cj_b/delay2/t04
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    95.281 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    95.955    M/cm/cj_b/delay2/t05
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.152    96.107 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    96.959    M/cm/cj_b/delay2/t06
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.354    97.313 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    97.600    M/cm/cj_b/delay2/t07
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.328    97.928 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.496    98.425    M/cm/cj_b/LB_out
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.327    98.752 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.802    99.553    M/cm/arb/ARB_Ack_out_b
    SLICE_X38Y31         LUT3 (Prop_lut3_I1_O)        0.124    99.677 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.494   100.171    M/cm/arb/nand4_out
    SLICE_X38Y31         LUT3 (Prop_lut3_I0_O)        0.124   100.295 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.331   100.626    M/cm/arb/nand3_out
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.750 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   100.920    M/cm/arb/nand6_out
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.124   101.044 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.644   101.688    M/cm/cj_a/G
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.124   101.812 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.798   102.611    M/cm/cj_a/nand3_out
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.124   102.735 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.845   103.579    M/cm/cj_a/nand4_out
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.124   103.703 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.594   104.297    M/cm/cj_a/nand5_out
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124   104.421 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.609   106.030    M/cm/cp_a
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124   106.154 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.718   107.872    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   107.996 r  M/PACKET_OUT[21]_INST_0/O
                         net (fo=101, routed)         9.831   117.827    MMCAM/entry_fd_loop[0].ef/COLOR_GEN_DEST_LR[2]
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.124   117.951 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8/O
                         net (fo=1, routed)           0.000   117.951    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.483 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.483    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.640 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.542   120.182    MMCAM/entry_fd_loop[0].ef/FIRE11_in
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.329   120.511 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0/O
                         net (fo=7, routed)           1.625   122.135    MMCAM/oam/FIRE[0]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.124   122.259 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           1.110   123.369    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X20Y56         LUT5 (Prop_lut5_I4_O)        0.124   123.493 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.612   124.105    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X21Y63         LUT6 (Prop_lut6_I5_O)        0.124   124.229 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.960   125.189    MMCAM/oam/FIRE_OR
    SLICE_X21Y54         LUT6 (Prop_lut6_I3_O)        0.124   125.313 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.598   125.912    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT5 (Prop_lut5_I0_O)        0.124   126.036 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.999   127.035    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y61         LUT5 (Prop_lut5_I0_O)        0.124   127.159 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.159   128.318    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X22Y64         LUT6 (Prop_lut6_I5_O)        0.124   128.442 r  MMCAM/oam/EN[17]_INST_0/O
                         net (fo=77, routed)          4.591   133.033    MMCAM/entry_fd_loop[17].ef/EN
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.124   133.157 r  MMCAM/entry_fd_loop[17].ef/ENTRY[5]_C_i_1/O
                         net (fo=1, routed)           0.000   133.157    MMCAM/entry_fd_loop[17].ef/ENTRY[5]_C_i_1_n_0
    SLICE_X31Y78         FDCE                                         r  MMCAM/entry_fd_loop[17].ef/ENTRY_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]/F1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        133.080ns  (logic 27.189ns (20.431%)  route 105.891ns (79.569%))
  Logic Levels:           153  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=16 LUT4=9 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        1.496     2.493    c/MR
    SLICE_X42Y36         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.815     3.431    c/not1_out
    SLICE_X41Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.555 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.709    c/nand2_out
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.833 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.652    c/delay2/din
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.993     5.768    c/delay2/t00
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.892 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433     6.326    c/delay2/t01
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.450 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674     7.124    c/delay2/t02
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.152     7.276 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434     7.710    c/delay2/t03
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.321     8.031 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288     8.318    c/delay2/t04
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.328     8.646 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674     9.320    c/delay2/t05
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.352     9.672 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.964    10.637    c/delay2/t06
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.360    10.997 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    11.649    c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.354    12.003 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    12.268    c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.332    12.600 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           1.004    13.604    B/cb/CB_Ack_in_b
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    13.728 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.046    14.774    B/cb/cf/Ack_in
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.124    14.898 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    15.163    B/cb/cf/nand3_out
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.124    15.287 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.440    B/cb/cf/nand2_out
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.124    15.564 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.890    16.455    B/cb/cf/delay2/din
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.579 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    16.740    B/cb/cf/delay2/t00
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.864 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.763    17.627    B/cb/cf/delay2/t01
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    17.751 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    17.900    B/cb/cf/delay2/t02
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.024 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.457    B/cb/cf/delay2/t03
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.581 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    19.456    B/cb/cf/delay2/t04
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.580 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    19.867    B/cb/cf/delay2/t05
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.991 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.152    B/cb/cf/delay2/t06
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.276 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    20.741    B/cb/cf/delay2/t07
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.865 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    21.739    B/cb/cf/LB_out
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    21.863 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.495    23.358    COPY/cx2/Ack_in
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.124    23.482 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.210    24.692    COPY/cx2/cf1/Ack_in
    SLICE_X24Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.816 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    25.113    COPY/cx2/cf1/nand3_out
    SLICE_X24Y59         LUT3 (Prop_lut3_I2_O)        0.124    25.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    25.893    COPY/cx2/cf1/nand2_out
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.017 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.556    26.573    COPY/cx2/cf1/delay2/din
    SLICE_X29Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.697 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.789    27.486    COPY/cx2/cf1/delay2/t00
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    27.610 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    28.044    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.168 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.263    28.430    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.120    28.550 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    29.225    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.352    29.577 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.948    30.525    COPY/cx2/cf1/delay2/t04
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.332    30.857 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.640    31.497    COPY/cx2/cf1/delay2/t05
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    31.621 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.433    32.054    COPY/cx2/cf1/delay2/t06
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    32.178 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.665    32.843    COPY/cx2/cf1/delay2/t07
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.152    32.995 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.849    33.843    COPY/cx2/cf1/LB_out
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.326    34.169 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.532    34.701    MA/c/Ack_in
    SLICE_X28Y62         LUT4 (Prop_lut4_I3_O)        0.124    34.825 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    35.111    MA/c/nand3_out
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.124    35.235 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    35.406    MA/c/nand2_out
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.124    35.530 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    36.359    MA/c/delay2/din
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.154    36.513 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.944    37.457    MA/c/delay2/t00
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.327    37.784 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    37.933    MA/c/delay2/t01
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.057 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    38.490    MA/c/delay2/t02
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.614 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    39.489    MA/c/delay2/t03
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    39.900    MA/c/delay2/t04
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.024 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    40.185    MA/c/delay2/t05
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.309 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    40.775    MA/c/delay2/t06
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.899 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    41.579    MA/c/delay2/t07
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.150    41.729 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.649    42.377    MA/c/LB_out
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.353    42.730 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    43.166    FP/ce/CE_Ack_in
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.332    43.498 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.595    44.093    FP/ce/cf/Ack_in
    SLICE_X27Y61         LUT4 (Prop_lut4_I3_O)        0.124    44.217 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    44.482    FP/ce/cf/nand3_out
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.124    44.606 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    44.759    FP/ce/cf/nand2_out
    SLICE_X27Y61         LUT2 (Prop_lut2_I1_O)        0.124    44.883 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    45.704    FP/ce/cf/delay2/din
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.152    45.856 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.144    FP/ce/cf/delay2/t00
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.328    46.472 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.950    47.422    FP/ce/cf/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.327    47.749 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    48.028    FP/ce/cf/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    48.152 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.993    49.144    FP/ce/cf/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.268 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    49.702    FP/ce/cf/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.826 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    50.500    FP/ce/cf/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    50.652 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.041    51.693    FP/ce/cf/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    52.047 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.334    FP/ce/cf/delay2/t07
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    52.662 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.407    53.069    FP/ce/cf/LB_out
    SLICE_X23Y56         LUT1 (Prop_lut1_I0_O)        0.327    53.396 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           1.165    54.561    PS/c/Ack_in
    SLICE_X16Y52         LUT4 (Prop_lut4_I3_O)        0.124    54.685 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.644    55.329    PS/c/nand3_out
    SLICE_X17Y51         LUT3 (Prop_lut3_I2_O)        0.124    55.453 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.518    55.971    PS/c/nand2_out
    SLICE_X16Y51         LUT2 (Prop_lut2_I1_O)        0.124    56.095 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.139    57.234    PS/c/delay2/din
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.358 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    57.644    PS/c/delay2/t00
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.768 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    57.929    PS/c/delay2/t01
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.053 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.701    58.754    PS/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.878 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    59.143    PS/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.267 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.149    59.416    PS/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.540 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    59.973    PS/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    60.097 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.066    61.163    PS/c/delay2/t06
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.152    61.315 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    61.581    PS/c/delay2/t07
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.328    61.909 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.264    62.173    PS/c/LB_out
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.321    62.494 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.661    63.156    MMRAM/ce/CE_Ack_in
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.326    63.482 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.006    64.487    MMRAM/ce/cf/Ack_in
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124    64.611 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    64.898    MMRAM/ce/cf/nand3_out
    SLICE_X16Y45         LUT3 (Prop_lut3_I2_O)        0.124    65.022 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    65.193    MMRAM/ce/cf/nand2_out
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.124    65.317 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.984    66.300    MMRAM/ce/cf/delay2/din
    SLICE_X16Y41         LUT1 (Prop_lut1_I0_O)        0.124    66.424 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           1.056    67.480    MMRAM/ce/cf/delay2/t00
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.604 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    67.869    MMRAM/ce/cf/delay2/t01
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.993 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    68.142    MMRAM/ce/cf/delay2/t02
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    68.266 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.850    69.116    MMRAM/ce/cf/delay2/t03
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124    69.240 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    69.905    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.152    70.057 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    70.904    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.354    71.258 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    71.525    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.328    71.853 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    72.527    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.352    72.879 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.302    73.181    MMRAM/ce/cf/LB_out
    SLICE_X29Y32         LUT1 (Prop_lut1_I0_O)        0.332    73.513 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.677    74.190    MMCAM/c/Ack_in
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124    74.314 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.309    74.622    MMCAM/c/nand3_out
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.124    74.746 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    75.033    MMCAM/c/nand2_out
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124    75.157 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    75.978    MMCAM/c/delay2/din
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.102 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    76.366    MMCAM/c/delay2/t00
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.490 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    76.639    MMCAM/c/delay2/t01
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.763 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    77.196    MMCAM/c/delay2/t02
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    77.320 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    78.196    MMCAM/c/delay2/t03
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.320 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    78.606    MMCAM/c/delay2/t04
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.730 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.891    MMCAM/c/delay2/t05
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.015 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    79.481    MMCAM/c/delay2/t06
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.605 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.032    80.637    MMCAM/c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    80.761 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.473    81.234    MMCAM/c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    81.358 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.410    81.768    M/cm/cj_b/Ack_in
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    81.892 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.648    82.540    M/cm/cj_b/delay3/din
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    82.664 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.405    83.068    M/cm/cj_b/delay3/t00
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.192 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.264    83.457    M/cm/cj_b/delay3/t01
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.581 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.149    83.730    M/cm/cj_b/delay3/t02
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.854 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.433    84.287    M/cm/cj_b/delay3/t03
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    84.411 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.665    85.076    M/cm/cj_b/delay3/t04
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.152    85.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.848    86.075    M/cm/cj_b/delay3/t05
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.354    86.429 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.530    86.959    M/cm/cj_b/delay3/t06
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.332    87.291 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.666    87.957    M/cm/cj_b/delay3/t07
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.150    88.107 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.700    88.807    M/cm/cj_b/LC_out
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.348    89.155 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    90.088    M/cm/cj_b/nand3_out
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    90.212 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    90.882    M/cm/cj_b/nand2_out
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    91.006 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.662    91.669    M/cm/cj_b/delay2/din
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    91.793 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    92.226    M/cm/cj_b/delay2/t00
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    92.350 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.870    93.220    M/cm/cj_b/delay2/t01
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.344 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    93.623    M/cm/cj_b/delay2/t02
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.747 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.853    94.600    M/cm/cj_b/delay2/t03
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    94.724 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    95.157    M/cm/cj_b/delay2/t04
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    95.281 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    95.955    M/cm/cj_b/delay2/t05
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.152    96.107 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    96.959    M/cm/cj_b/delay2/t06
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.354    97.313 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    97.600    M/cm/cj_b/delay2/t07
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.328    97.928 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.496    98.425    M/cm/cj_b/LB_out
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.327    98.752 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.802    99.553    M/cm/arb/ARB_Ack_out_b
    SLICE_X38Y31         LUT3 (Prop_lut3_I1_O)        0.124    99.677 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.494   100.171    M/cm/arb/nand4_out
    SLICE_X38Y31         LUT3 (Prop_lut3_I0_O)        0.124   100.295 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.331   100.626    M/cm/arb/nand3_out
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.750 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   100.920    M/cm/arb/nand6_out
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.124   101.044 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.644   101.688    M/cm/cj_a/G
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.124   101.812 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.798   102.611    M/cm/cj_a/nand3_out
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.124   102.735 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.845   103.579    M/cm/cj_a/nand4_out
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.124   103.703 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.594   104.297    M/cm/cj_a/nand5_out
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124   104.421 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.609   106.030    M/cm/cp_a
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124   106.154 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.718   107.872    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   107.996 r  M/PACKET_OUT[21]_INST_0/O
                         net (fo=101, routed)         9.831   117.827    MMCAM/entry_fd_loop[0].ef/COLOR_GEN_DEST_LR[2]
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.124   117.951 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8/O
                         net (fo=1, routed)           0.000   117.951    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.483 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.483    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.640 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.542   120.182    MMCAM/entry_fd_loop[0].ef/FIRE11_in
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.329   120.511 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0/O
                         net (fo=7, routed)           1.625   122.135    MMCAM/oam/FIRE[0]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.124   122.259 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           1.110   123.369    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X20Y56         LUT5 (Prop_lut5_I4_O)        0.124   123.493 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.612   124.105    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X21Y63         LUT6 (Prop_lut6_I5_O)        0.124   124.229 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.960   125.189    MMCAM/oam/FIRE_OR
    SLICE_X21Y54         LUT6 (Prop_lut6_I3_O)        0.124   125.313 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.598   125.912    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT5 (Prop_lut5_I0_O)        0.124   126.036 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.999   127.035    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y61         LUT5 (Prop_lut5_I0_O)        0.124   127.159 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.159   128.318    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X22Y64         LUT6 (Prop_lut6_I5_O)        0.124   128.442 r  MMCAM/oam/EN[17]_INST_0/O
                         net (fo=77, routed)          4.638   133.080    MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]/CE
    SLICE_X28Y76         FDCE                                         r  MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]/F1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]/F2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        133.041ns  (logic 27.189ns (20.437%)  route 105.852ns (79.563%))
  Logic Levels:           153  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=16 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        1.496     2.493    c/MR
    SLICE_X42Y36         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.815     3.431    c/not1_out
    SLICE_X41Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.555 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.709    c/nand2_out
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.833 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.652    c/delay2/din
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.993     5.768    c/delay2/t00
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.892 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433     6.326    c/delay2/t01
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.450 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674     7.124    c/delay2/t02
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.152     7.276 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434     7.710    c/delay2/t03
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.321     8.031 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288     8.318    c/delay2/t04
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.328     8.646 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674     9.320    c/delay2/t05
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.352     9.672 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.964    10.637    c/delay2/t06
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.360    10.997 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    11.649    c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.354    12.003 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    12.268    c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.332    12.600 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           1.004    13.604    B/cb/CB_Ack_in_b
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    13.728 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.046    14.774    B/cb/cf/Ack_in
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.124    14.898 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    15.163    B/cb/cf/nand3_out
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.124    15.287 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.440    B/cb/cf/nand2_out
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.124    15.564 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.890    16.455    B/cb/cf/delay2/din
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.579 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    16.740    B/cb/cf/delay2/t00
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.864 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.763    17.627    B/cb/cf/delay2/t01
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    17.751 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    17.900    B/cb/cf/delay2/t02
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.024 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.457    B/cb/cf/delay2/t03
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.581 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    19.456    B/cb/cf/delay2/t04
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.580 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    19.867    B/cb/cf/delay2/t05
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.991 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.152    B/cb/cf/delay2/t06
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.276 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    20.741    B/cb/cf/delay2/t07
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.865 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    21.739    B/cb/cf/LB_out
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    21.863 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.495    23.358    COPY/cx2/Ack_in
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.124    23.482 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.210    24.692    COPY/cx2/cf1/Ack_in
    SLICE_X24Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.816 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    25.113    COPY/cx2/cf1/nand3_out
    SLICE_X24Y59         LUT3 (Prop_lut3_I2_O)        0.124    25.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    25.893    COPY/cx2/cf1/nand2_out
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.017 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.556    26.573    COPY/cx2/cf1/delay2/din
    SLICE_X29Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.697 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.789    27.486    COPY/cx2/cf1/delay2/t00
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    27.610 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    28.044    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.168 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.263    28.430    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.120    28.550 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    29.225    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.352    29.577 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.948    30.525    COPY/cx2/cf1/delay2/t04
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.332    30.857 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.640    31.497    COPY/cx2/cf1/delay2/t05
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    31.621 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.433    32.054    COPY/cx2/cf1/delay2/t06
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    32.178 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.665    32.843    COPY/cx2/cf1/delay2/t07
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.152    32.995 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.849    33.843    COPY/cx2/cf1/LB_out
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.326    34.169 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.532    34.701    MA/c/Ack_in
    SLICE_X28Y62         LUT4 (Prop_lut4_I3_O)        0.124    34.825 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    35.111    MA/c/nand3_out
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.124    35.235 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    35.406    MA/c/nand2_out
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.124    35.530 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    36.359    MA/c/delay2/din
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.154    36.513 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.944    37.457    MA/c/delay2/t00
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.327    37.784 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    37.933    MA/c/delay2/t01
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.057 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    38.490    MA/c/delay2/t02
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.614 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    39.489    MA/c/delay2/t03
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    39.900    MA/c/delay2/t04
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.024 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    40.185    MA/c/delay2/t05
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.309 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    40.775    MA/c/delay2/t06
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.899 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    41.579    MA/c/delay2/t07
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.150    41.729 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.649    42.377    MA/c/LB_out
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.353    42.730 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    43.166    FP/ce/CE_Ack_in
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.332    43.498 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.595    44.093    FP/ce/cf/Ack_in
    SLICE_X27Y61         LUT4 (Prop_lut4_I3_O)        0.124    44.217 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    44.482    FP/ce/cf/nand3_out
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.124    44.606 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    44.759    FP/ce/cf/nand2_out
    SLICE_X27Y61         LUT2 (Prop_lut2_I1_O)        0.124    44.883 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    45.704    FP/ce/cf/delay2/din
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.152    45.856 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.144    FP/ce/cf/delay2/t00
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.328    46.472 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.950    47.422    FP/ce/cf/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.327    47.749 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    48.028    FP/ce/cf/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    48.152 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.993    49.144    FP/ce/cf/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.268 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    49.702    FP/ce/cf/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.826 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    50.500    FP/ce/cf/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    50.652 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.041    51.693    FP/ce/cf/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    52.047 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.334    FP/ce/cf/delay2/t07
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    52.662 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.407    53.069    FP/ce/cf/LB_out
    SLICE_X23Y56         LUT1 (Prop_lut1_I0_O)        0.327    53.396 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           1.165    54.561    PS/c/Ack_in
    SLICE_X16Y52         LUT4 (Prop_lut4_I3_O)        0.124    54.685 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.644    55.329    PS/c/nand3_out
    SLICE_X17Y51         LUT3 (Prop_lut3_I2_O)        0.124    55.453 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.518    55.971    PS/c/nand2_out
    SLICE_X16Y51         LUT2 (Prop_lut2_I1_O)        0.124    56.095 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.139    57.234    PS/c/delay2/din
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.358 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    57.644    PS/c/delay2/t00
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.768 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    57.929    PS/c/delay2/t01
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.053 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.701    58.754    PS/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.878 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    59.143    PS/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.267 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.149    59.416    PS/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.540 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    59.973    PS/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    60.097 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.066    61.163    PS/c/delay2/t06
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.152    61.315 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    61.581    PS/c/delay2/t07
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.328    61.909 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.264    62.173    PS/c/LB_out
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.321    62.494 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.661    63.156    MMRAM/ce/CE_Ack_in
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.326    63.482 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.006    64.487    MMRAM/ce/cf/Ack_in
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124    64.611 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    64.898    MMRAM/ce/cf/nand3_out
    SLICE_X16Y45         LUT3 (Prop_lut3_I2_O)        0.124    65.022 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    65.193    MMRAM/ce/cf/nand2_out
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.124    65.317 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.984    66.300    MMRAM/ce/cf/delay2/din
    SLICE_X16Y41         LUT1 (Prop_lut1_I0_O)        0.124    66.424 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           1.056    67.480    MMRAM/ce/cf/delay2/t00
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.604 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    67.869    MMRAM/ce/cf/delay2/t01
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.993 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    68.142    MMRAM/ce/cf/delay2/t02
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    68.266 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.850    69.116    MMRAM/ce/cf/delay2/t03
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124    69.240 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    69.905    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.152    70.057 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    70.904    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.354    71.258 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    71.525    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.328    71.853 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    72.527    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.352    72.879 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.302    73.181    MMRAM/ce/cf/LB_out
    SLICE_X29Y32         LUT1 (Prop_lut1_I0_O)        0.332    73.513 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.677    74.190    MMCAM/c/Ack_in
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124    74.314 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.309    74.622    MMCAM/c/nand3_out
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.124    74.746 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    75.033    MMCAM/c/nand2_out
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124    75.157 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    75.978    MMCAM/c/delay2/din
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.102 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    76.366    MMCAM/c/delay2/t00
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.490 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    76.639    MMCAM/c/delay2/t01
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.763 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    77.196    MMCAM/c/delay2/t02
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    77.320 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    78.196    MMCAM/c/delay2/t03
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.320 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    78.606    MMCAM/c/delay2/t04
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.730 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.891    MMCAM/c/delay2/t05
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.015 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    79.481    MMCAM/c/delay2/t06
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.605 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.032    80.637    MMCAM/c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    80.761 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.473    81.234    MMCAM/c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    81.358 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.410    81.768    M/cm/cj_b/Ack_in
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    81.892 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.648    82.540    M/cm/cj_b/delay3/din
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    82.664 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.405    83.068    M/cm/cj_b/delay3/t00
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.192 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.264    83.457    M/cm/cj_b/delay3/t01
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.581 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.149    83.730    M/cm/cj_b/delay3/t02
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.854 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.433    84.287    M/cm/cj_b/delay3/t03
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    84.411 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.665    85.076    M/cm/cj_b/delay3/t04
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.152    85.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.848    86.075    M/cm/cj_b/delay3/t05
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.354    86.429 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.530    86.959    M/cm/cj_b/delay3/t06
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.332    87.291 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.666    87.957    M/cm/cj_b/delay3/t07
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.150    88.107 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.700    88.807    M/cm/cj_b/LC_out
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.348    89.155 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    90.088    M/cm/cj_b/nand3_out
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    90.212 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    90.882    M/cm/cj_b/nand2_out
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    91.006 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.662    91.669    M/cm/cj_b/delay2/din
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    91.793 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    92.226    M/cm/cj_b/delay2/t00
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    92.350 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.870    93.220    M/cm/cj_b/delay2/t01
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.344 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    93.623    M/cm/cj_b/delay2/t02
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.747 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.853    94.600    M/cm/cj_b/delay2/t03
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    94.724 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    95.157    M/cm/cj_b/delay2/t04
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    95.281 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    95.955    M/cm/cj_b/delay2/t05
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.152    96.107 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    96.959    M/cm/cj_b/delay2/t06
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.354    97.313 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    97.600    M/cm/cj_b/delay2/t07
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.328    97.928 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.496    98.425    M/cm/cj_b/LB_out
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.327    98.752 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.802    99.553    M/cm/arb/ARB_Ack_out_b
    SLICE_X38Y31         LUT3 (Prop_lut3_I1_O)        0.124    99.677 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.494   100.171    M/cm/arb/nand4_out
    SLICE_X38Y31         LUT3 (Prop_lut3_I0_O)        0.124   100.295 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.331   100.626    M/cm/arb/nand3_out
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.750 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   100.920    M/cm/arb/nand6_out
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.124   101.044 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.644   101.688    M/cm/cj_a/G
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.124   101.812 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.798   102.611    M/cm/cj_a/nand3_out
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.124   102.735 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.845   103.579    M/cm/cj_a/nand4_out
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.124   103.703 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.594   104.297    M/cm/cj_a/nand5_out
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124   104.421 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.609   106.030    M/cm/cp_a
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124   106.154 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.718   107.872    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   107.996 r  M/PACKET_OUT[21]_INST_0/O
                         net (fo=101, routed)         9.831   117.827    MMCAM/entry_fd_loop[0].ef/COLOR_GEN_DEST_LR[2]
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.124   117.951 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8/O
                         net (fo=1, routed)           0.000   117.951    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.483 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.483    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.640 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.542   120.182    MMCAM/entry_fd_loop[0].ef/FIRE11_in
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.329   120.511 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0/O
                         net (fo=7, routed)           1.625   122.135    MMCAM/oam/FIRE[0]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.124   122.259 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           1.110   123.369    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X20Y56         LUT5 (Prop_lut5_I4_O)        0.124   123.493 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.612   124.105    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X21Y63         LUT6 (Prop_lut6_I5_O)        0.124   124.229 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.960   125.189    MMCAM/oam/FIRE_OR
    SLICE_X21Y54         LUT6 (Prop_lut6_I3_O)        0.124   125.313 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.598   125.912    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT5 (Prop_lut5_I0_O)        0.124   126.036 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.999   127.035    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y61         LUT5 (Prop_lut5_I0_O)        0.124   127.159 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.568   128.727    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X21Y65         LUT4 (Prop_lut4_I3_O)        0.124   128.851 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          4.191   133.041    MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]/CE
    SLICE_X20Y87         FDPE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]/F2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        133.041ns  (logic 27.189ns (20.437%)  route 105.852ns (79.563%))
  Logic Levels:           153  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=16 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        1.496     2.493    c/MR
    SLICE_X42Y36         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.815     3.431    c/not1_out
    SLICE_X41Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.555 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.709    c/nand2_out
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.833 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.652    c/delay2/din
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.993     5.768    c/delay2/t00
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.892 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433     6.326    c/delay2/t01
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.450 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674     7.124    c/delay2/t02
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.152     7.276 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434     7.710    c/delay2/t03
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.321     8.031 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288     8.318    c/delay2/t04
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.328     8.646 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674     9.320    c/delay2/t05
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.352     9.672 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.964    10.637    c/delay2/t06
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.360    10.997 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    11.649    c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.354    12.003 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    12.268    c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.332    12.600 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           1.004    13.604    B/cb/CB_Ack_in_b
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    13.728 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.046    14.774    B/cb/cf/Ack_in
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.124    14.898 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    15.163    B/cb/cf/nand3_out
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.124    15.287 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.440    B/cb/cf/nand2_out
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.124    15.564 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.890    16.455    B/cb/cf/delay2/din
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.579 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    16.740    B/cb/cf/delay2/t00
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.864 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.763    17.627    B/cb/cf/delay2/t01
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    17.751 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    17.900    B/cb/cf/delay2/t02
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.024 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.457    B/cb/cf/delay2/t03
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.581 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    19.456    B/cb/cf/delay2/t04
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.580 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    19.867    B/cb/cf/delay2/t05
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.991 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.152    B/cb/cf/delay2/t06
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.276 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    20.741    B/cb/cf/delay2/t07
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.865 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    21.739    B/cb/cf/LB_out
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    21.863 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.495    23.358    COPY/cx2/Ack_in
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.124    23.482 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.210    24.692    COPY/cx2/cf1/Ack_in
    SLICE_X24Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.816 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    25.113    COPY/cx2/cf1/nand3_out
    SLICE_X24Y59         LUT3 (Prop_lut3_I2_O)        0.124    25.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    25.893    COPY/cx2/cf1/nand2_out
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.017 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.556    26.573    COPY/cx2/cf1/delay2/din
    SLICE_X29Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.697 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.789    27.486    COPY/cx2/cf1/delay2/t00
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    27.610 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    28.044    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.168 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.263    28.430    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.120    28.550 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    29.225    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.352    29.577 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.948    30.525    COPY/cx2/cf1/delay2/t04
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.332    30.857 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.640    31.497    COPY/cx2/cf1/delay2/t05
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    31.621 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.433    32.054    COPY/cx2/cf1/delay2/t06
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    32.178 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.665    32.843    COPY/cx2/cf1/delay2/t07
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.152    32.995 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.849    33.843    COPY/cx2/cf1/LB_out
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.326    34.169 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.532    34.701    MA/c/Ack_in
    SLICE_X28Y62         LUT4 (Prop_lut4_I3_O)        0.124    34.825 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    35.111    MA/c/nand3_out
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.124    35.235 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    35.406    MA/c/nand2_out
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.124    35.530 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    36.359    MA/c/delay2/din
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.154    36.513 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.944    37.457    MA/c/delay2/t00
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.327    37.784 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    37.933    MA/c/delay2/t01
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.057 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    38.490    MA/c/delay2/t02
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.614 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    39.489    MA/c/delay2/t03
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    39.900    MA/c/delay2/t04
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.024 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    40.185    MA/c/delay2/t05
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.309 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    40.775    MA/c/delay2/t06
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.899 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    41.579    MA/c/delay2/t07
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.150    41.729 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.649    42.377    MA/c/LB_out
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.353    42.730 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    43.166    FP/ce/CE_Ack_in
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.332    43.498 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.595    44.093    FP/ce/cf/Ack_in
    SLICE_X27Y61         LUT4 (Prop_lut4_I3_O)        0.124    44.217 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    44.482    FP/ce/cf/nand3_out
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.124    44.606 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    44.759    FP/ce/cf/nand2_out
    SLICE_X27Y61         LUT2 (Prop_lut2_I1_O)        0.124    44.883 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    45.704    FP/ce/cf/delay2/din
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.152    45.856 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.144    FP/ce/cf/delay2/t00
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.328    46.472 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.950    47.422    FP/ce/cf/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.327    47.749 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    48.028    FP/ce/cf/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    48.152 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.993    49.144    FP/ce/cf/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.268 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    49.702    FP/ce/cf/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.826 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    50.500    FP/ce/cf/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    50.652 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.041    51.693    FP/ce/cf/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    52.047 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.334    FP/ce/cf/delay2/t07
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    52.662 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.407    53.069    FP/ce/cf/LB_out
    SLICE_X23Y56         LUT1 (Prop_lut1_I0_O)        0.327    53.396 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           1.165    54.561    PS/c/Ack_in
    SLICE_X16Y52         LUT4 (Prop_lut4_I3_O)        0.124    54.685 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.644    55.329    PS/c/nand3_out
    SLICE_X17Y51         LUT3 (Prop_lut3_I2_O)        0.124    55.453 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.518    55.971    PS/c/nand2_out
    SLICE_X16Y51         LUT2 (Prop_lut2_I1_O)        0.124    56.095 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.139    57.234    PS/c/delay2/din
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.358 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    57.644    PS/c/delay2/t00
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.768 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    57.929    PS/c/delay2/t01
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.053 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.701    58.754    PS/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.878 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    59.143    PS/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.267 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.149    59.416    PS/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.540 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    59.973    PS/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    60.097 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.066    61.163    PS/c/delay2/t06
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.152    61.315 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    61.581    PS/c/delay2/t07
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.328    61.909 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.264    62.173    PS/c/LB_out
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.321    62.494 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.661    63.156    MMRAM/ce/CE_Ack_in
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.326    63.482 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.006    64.487    MMRAM/ce/cf/Ack_in
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124    64.611 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    64.898    MMRAM/ce/cf/nand3_out
    SLICE_X16Y45         LUT3 (Prop_lut3_I2_O)        0.124    65.022 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    65.193    MMRAM/ce/cf/nand2_out
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.124    65.317 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.984    66.300    MMRAM/ce/cf/delay2/din
    SLICE_X16Y41         LUT1 (Prop_lut1_I0_O)        0.124    66.424 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           1.056    67.480    MMRAM/ce/cf/delay2/t00
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.604 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    67.869    MMRAM/ce/cf/delay2/t01
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.993 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    68.142    MMRAM/ce/cf/delay2/t02
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    68.266 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.850    69.116    MMRAM/ce/cf/delay2/t03
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124    69.240 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    69.905    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.152    70.057 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    70.904    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.354    71.258 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    71.525    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.328    71.853 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    72.527    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.352    72.879 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.302    73.181    MMRAM/ce/cf/LB_out
    SLICE_X29Y32         LUT1 (Prop_lut1_I0_O)        0.332    73.513 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.677    74.190    MMCAM/c/Ack_in
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124    74.314 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.309    74.622    MMCAM/c/nand3_out
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.124    74.746 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    75.033    MMCAM/c/nand2_out
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124    75.157 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    75.978    MMCAM/c/delay2/din
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.102 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    76.366    MMCAM/c/delay2/t00
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.490 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    76.639    MMCAM/c/delay2/t01
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.763 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    77.196    MMCAM/c/delay2/t02
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    77.320 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    78.196    MMCAM/c/delay2/t03
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.320 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    78.606    MMCAM/c/delay2/t04
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.730 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.891    MMCAM/c/delay2/t05
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.015 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    79.481    MMCAM/c/delay2/t06
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.605 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.032    80.637    MMCAM/c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    80.761 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.473    81.234    MMCAM/c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    81.358 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.410    81.768    M/cm/cj_b/Ack_in
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    81.892 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.648    82.540    M/cm/cj_b/delay3/din
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    82.664 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.405    83.068    M/cm/cj_b/delay3/t00
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.192 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.264    83.457    M/cm/cj_b/delay3/t01
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.581 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.149    83.730    M/cm/cj_b/delay3/t02
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.854 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.433    84.287    M/cm/cj_b/delay3/t03
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    84.411 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.665    85.076    M/cm/cj_b/delay3/t04
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.152    85.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.848    86.075    M/cm/cj_b/delay3/t05
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.354    86.429 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.530    86.959    M/cm/cj_b/delay3/t06
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.332    87.291 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.666    87.957    M/cm/cj_b/delay3/t07
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.150    88.107 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.700    88.807    M/cm/cj_b/LC_out
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.348    89.155 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    90.088    M/cm/cj_b/nand3_out
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    90.212 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    90.882    M/cm/cj_b/nand2_out
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    91.006 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.662    91.669    M/cm/cj_b/delay2/din
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    91.793 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    92.226    M/cm/cj_b/delay2/t00
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    92.350 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.870    93.220    M/cm/cj_b/delay2/t01
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.344 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    93.623    M/cm/cj_b/delay2/t02
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.747 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.853    94.600    M/cm/cj_b/delay2/t03
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    94.724 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    95.157    M/cm/cj_b/delay2/t04
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    95.281 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    95.955    M/cm/cj_b/delay2/t05
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.152    96.107 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    96.959    M/cm/cj_b/delay2/t06
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.354    97.313 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    97.600    M/cm/cj_b/delay2/t07
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.328    97.928 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.496    98.425    M/cm/cj_b/LB_out
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.327    98.752 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.802    99.553    M/cm/arb/ARB_Ack_out_b
    SLICE_X38Y31         LUT3 (Prop_lut3_I1_O)        0.124    99.677 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.494   100.171    M/cm/arb/nand4_out
    SLICE_X38Y31         LUT3 (Prop_lut3_I0_O)        0.124   100.295 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.331   100.626    M/cm/arb/nand3_out
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.750 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   100.920    M/cm/arb/nand6_out
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.124   101.044 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.644   101.688    M/cm/cj_a/G
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.124   101.812 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.798   102.611    M/cm/cj_a/nand3_out
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.124   102.735 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.845   103.579    M/cm/cj_a/nand4_out
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.124   103.703 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.594   104.297    M/cm/cj_a/nand5_out
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124   104.421 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.609   106.030    M/cm/cp_a
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124   106.154 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.718   107.872    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   107.996 r  M/PACKET_OUT[21]_INST_0/O
                         net (fo=101, routed)         9.831   117.827    MMCAM/entry_fd_loop[0].ef/COLOR_GEN_DEST_LR[2]
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.124   117.951 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8/O
                         net (fo=1, routed)           0.000   117.951    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.483 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.483    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.640 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.542   120.182    MMCAM/entry_fd_loop[0].ef/FIRE11_in
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.329   120.511 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0/O
                         net (fo=7, routed)           1.625   122.135    MMCAM/oam/FIRE[0]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.124   122.259 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           1.110   123.369    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X20Y56         LUT5 (Prop_lut5_I4_O)        0.124   123.493 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.612   124.105    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X21Y63         LUT6 (Prop_lut6_I5_O)        0.124   124.229 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.960   125.189    MMCAM/oam/FIRE_OR
    SLICE_X21Y54         LUT6 (Prop_lut6_I3_O)        0.124   125.313 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.598   125.912    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT5 (Prop_lut5_I0_O)        0.124   126.036 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.999   127.035    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y61         LUT5 (Prop_lut5_I0_O)        0.124   127.159 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.568   128.727    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X21Y65         LUT4 (Prop_lut4_I3_O)        0.124   128.851 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          4.191   133.041    MMCAM/entry_fd_loop[14].ef/EN
    SLICE_X20Y87         FDPE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]/F1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        132.999ns  (logic 27.189ns (20.443%)  route 105.810ns (79.557%))
  Logic Levels:           153  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=16 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        1.496     2.493    c/MR
    SLICE_X42Y36         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.815     3.431    c/not1_out
    SLICE_X41Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.555 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.709    c/nand2_out
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.833 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.652    c/delay2/din
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.993     5.768    c/delay2/t00
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.892 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433     6.326    c/delay2/t01
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.450 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674     7.124    c/delay2/t02
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.152     7.276 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434     7.710    c/delay2/t03
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.321     8.031 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288     8.318    c/delay2/t04
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.328     8.646 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674     9.320    c/delay2/t05
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.352     9.672 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.964    10.637    c/delay2/t06
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.360    10.997 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    11.649    c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.354    12.003 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    12.268    c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.332    12.600 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           1.004    13.604    B/cb/CB_Ack_in_b
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    13.728 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.046    14.774    B/cb/cf/Ack_in
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.124    14.898 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    15.163    B/cb/cf/nand3_out
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.124    15.287 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.440    B/cb/cf/nand2_out
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.124    15.564 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.890    16.455    B/cb/cf/delay2/din
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.579 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    16.740    B/cb/cf/delay2/t00
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.864 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.763    17.627    B/cb/cf/delay2/t01
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    17.751 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    17.900    B/cb/cf/delay2/t02
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.024 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.457    B/cb/cf/delay2/t03
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.581 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    19.456    B/cb/cf/delay2/t04
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.580 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    19.867    B/cb/cf/delay2/t05
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.991 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.152    B/cb/cf/delay2/t06
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.276 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    20.741    B/cb/cf/delay2/t07
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.865 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    21.739    B/cb/cf/LB_out
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    21.863 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.495    23.358    COPY/cx2/Ack_in
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.124    23.482 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.210    24.692    COPY/cx2/cf1/Ack_in
    SLICE_X24Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.816 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    25.113    COPY/cx2/cf1/nand3_out
    SLICE_X24Y59         LUT3 (Prop_lut3_I2_O)        0.124    25.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    25.893    COPY/cx2/cf1/nand2_out
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.017 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.556    26.573    COPY/cx2/cf1/delay2/din
    SLICE_X29Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.697 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.789    27.486    COPY/cx2/cf1/delay2/t00
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    27.610 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    28.044    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.168 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.263    28.430    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.120    28.550 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    29.225    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.352    29.577 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.948    30.525    COPY/cx2/cf1/delay2/t04
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.332    30.857 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.640    31.497    COPY/cx2/cf1/delay2/t05
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    31.621 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.433    32.054    COPY/cx2/cf1/delay2/t06
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    32.178 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.665    32.843    COPY/cx2/cf1/delay2/t07
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.152    32.995 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.849    33.843    COPY/cx2/cf1/LB_out
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.326    34.169 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.532    34.701    MA/c/Ack_in
    SLICE_X28Y62         LUT4 (Prop_lut4_I3_O)        0.124    34.825 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    35.111    MA/c/nand3_out
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.124    35.235 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    35.406    MA/c/nand2_out
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.124    35.530 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    36.359    MA/c/delay2/din
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.154    36.513 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.944    37.457    MA/c/delay2/t00
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.327    37.784 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    37.933    MA/c/delay2/t01
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.057 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    38.490    MA/c/delay2/t02
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.614 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    39.489    MA/c/delay2/t03
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    39.900    MA/c/delay2/t04
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.024 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    40.185    MA/c/delay2/t05
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.309 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    40.775    MA/c/delay2/t06
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.899 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    41.579    MA/c/delay2/t07
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.150    41.729 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.649    42.377    MA/c/LB_out
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.353    42.730 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    43.166    FP/ce/CE_Ack_in
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.332    43.498 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.595    44.093    FP/ce/cf/Ack_in
    SLICE_X27Y61         LUT4 (Prop_lut4_I3_O)        0.124    44.217 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    44.482    FP/ce/cf/nand3_out
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.124    44.606 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    44.759    FP/ce/cf/nand2_out
    SLICE_X27Y61         LUT2 (Prop_lut2_I1_O)        0.124    44.883 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    45.704    FP/ce/cf/delay2/din
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.152    45.856 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.144    FP/ce/cf/delay2/t00
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.328    46.472 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.950    47.422    FP/ce/cf/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.327    47.749 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    48.028    FP/ce/cf/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    48.152 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.993    49.144    FP/ce/cf/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.268 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    49.702    FP/ce/cf/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.826 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    50.500    FP/ce/cf/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    50.652 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.041    51.693    FP/ce/cf/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    52.047 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.334    FP/ce/cf/delay2/t07
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    52.662 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.407    53.069    FP/ce/cf/LB_out
    SLICE_X23Y56         LUT1 (Prop_lut1_I0_O)        0.327    53.396 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           1.165    54.561    PS/c/Ack_in
    SLICE_X16Y52         LUT4 (Prop_lut4_I3_O)        0.124    54.685 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.644    55.329    PS/c/nand3_out
    SLICE_X17Y51         LUT3 (Prop_lut3_I2_O)        0.124    55.453 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.518    55.971    PS/c/nand2_out
    SLICE_X16Y51         LUT2 (Prop_lut2_I1_O)        0.124    56.095 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.139    57.234    PS/c/delay2/din
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.358 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    57.644    PS/c/delay2/t00
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.768 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    57.929    PS/c/delay2/t01
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.053 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.701    58.754    PS/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.878 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    59.143    PS/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.267 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.149    59.416    PS/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.540 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    59.973    PS/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    60.097 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.066    61.163    PS/c/delay2/t06
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.152    61.315 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    61.581    PS/c/delay2/t07
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.328    61.909 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.264    62.173    PS/c/LB_out
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.321    62.494 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.661    63.156    MMRAM/ce/CE_Ack_in
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.326    63.482 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.006    64.487    MMRAM/ce/cf/Ack_in
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124    64.611 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    64.898    MMRAM/ce/cf/nand3_out
    SLICE_X16Y45         LUT3 (Prop_lut3_I2_O)        0.124    65.022 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    65.193    MMRAM/ce/cf/nand2_out
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.124    65.317 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.984    66.300    MMRAM/ce/cf/delay2/din
    SLICE_X16Y41         LUT1 (Prop_lut1_I0_O)        0.124    66.424 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           1.056    67.480    MMRAM/ce/cf/delay2/t00
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.604 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    67.869    MMRAM/ce/cf/delay2/t01
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.993 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    68.142    MMRAM/ce/cf/delay2/t02
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    68.266 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.850    69.116    MMRAM/ce/cf/delay2/t03
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124    69.240 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    69.905    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.152    70.057 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    70.904    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.354    71.258 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    71.525    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.328    71.853 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    72.527    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.352    72.879 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.302    73.181    MMRAM/ce/cf/LB_out
    SLICE_X29Y32         LUT1 (Prop_lut1_I0_O)        0.332    73.513 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.677    74.190    MMCAM/c/Ack_in
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124    74.314 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.309    74.622    MMCAM/c/nand3_out
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.124    74.746 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    75.033    MMCAM/c/nand2_out
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124    75.157 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    75.978    MMCAM/c/delay2/din
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.102 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    76.366    MMCAM/c/delay2/t00
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.490 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    76.639    MMCAM/c/delay2/t01
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.763 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    77.196    MMCAM/c/delay2/t02
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    77.320 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    78.196    MMCAM/c/delay2/t03
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.320 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    78.606    MMCAM/c/delay2/t04
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.730 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.891    MMCAM/c/delay2/t05
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.015 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    79.481    MMCAM/c/delay2/t06
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.605 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.032    80.637    MMCAM/c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    80.761 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.473    81.234    MMCAM/c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    81.358 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.410    81.768    M/cm/cj_b/Ack_in
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    81.892 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.648    82.540    M/cm/cj_b/delay3/din
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    82.664 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.405    83.068    M/cm/cj_b/delay3/t00
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.192 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.264    83.457    M/cm/cj_b/delay3/t01
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.581 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.149    83.730    M/cm/cj_b/delay3/t02
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.854 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.433    84.287    M/cm/cj_b/delay3/t03
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    84.411 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.665    85.076    M/cm/cj_b/delay3/t04
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.152    85.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.848    86.075    M/cm/cj_b/delay3/t05
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.354    86.429 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.530    86.959    M/cm/cj_b/delay3/t06
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.332    87.291 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.666    87.957    M/cm/cj_b/delay3/t07
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.150    88.107 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.700    88.807    M/cm/cj_b/LC_out
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.348    89.155 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    90.088    M/cm/cj_b/nand3_out
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    90.212 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    90.882    M/cm/cj_b/nand2_out
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    91.006 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.662    91.669    M/cm/cj_b/delay2/din
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    91.793 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    92.226    M/cm/cj_b/delay2/t00
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    92.350 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.870    93.220    M/cm/cj_b/delay2/t01
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.344 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    93.623    M/cm/cj_b/delay2/t02
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.747 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.853    94.600    M/cm/cj_b/delay2/t03
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    94.724 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    95.157    M/cm/cj_b/delay2/t04
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    95.281 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    95.955    M/cm/cj_b/delay2/t05
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.152    96.107 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    96.959    M/cm/cj_b/delay2/t06
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.354    97.313 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    97.600    M/cm/cj_b/delay2/t07
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.328    97.928 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.496    98.425    M/cm/cj_b/LB_out
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.327    98.752 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.802    99.553    M/cm/arb/ARB_Ack_out_b
    SLICE_X38Y31         LUT3 (Prop_lut3_I1_O)        0.124    99.677 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.494   100.171    M/cm/arb/nand4_out
    SLICE_X38Y31         LUT3 (Prop_lut3_I0_O)        0.124   100.295 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.331   100.626    M/cm/arb/nand3_out
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.750 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   100.920    M/cm/arb/nand6_out
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.124   101.044 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.644   101.688    M/cm/cj_a/G
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.124   101.812 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.798   102.611    M/cm/cj_a/nand3_out
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.124   102.735 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.845   103.579    M/cm/cj_a/nand4_out
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.124   103.703 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.594   104.297    M/cm/cj_a/nand5_out
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124   104.421 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.609   106.030    M/cm/cp_a
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124   106.154 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.718   107.872    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   107.996 r  M/PACKET_OUT[21]_INST_0/O
                         net (fo=101, routed)         9.831   117.827    MMCAM/entry_fd_loop[0].ef/COLOR_GEN_DEST_LR[2]
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.124   117.951 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8/O
                         net (fo=1, routed)           0.000   117.951    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.483 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.483    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.640 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.542   120.182    MMCAM/entry_fd_loop[0].ef/FIRE11_in
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.329   120.511 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0/O
                         net (fo=7, routed)           1.625   122.135    MMCAM/oam/FIRE[0]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.124   122.259 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           1.110   123.369    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X20Y56         LUT5 (Prop_lut5_I4_O)        0.124   123.493 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.612   124.105    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X21Y63         LUT6 (Prop_lut6_I5_O)        0.124   124.229 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.960   125.189    MMCAM/oam/FIRE_OR
    SLICE_X21Y54         LUT6 (Prop_lut6_I3_O)        0.124   125.313 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.598   125.912    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT5 (Prop_lut5_I0_O)        0.124   126.036 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.999   127.035    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y61         LUT5 (Prop_lut5_I0_O)        0.124   127.159 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.568   128.727    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X21Y65         LUT4 (Prop_lut4_I3_O)        0.124   128.851 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          4.149   133.000    MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]/CE
    SLICE_X21Y88         FDCE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]/F1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]/F1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        132.975ns  (logic 27.189ns (20.447%)  route 105.785ns (79.553%))
  Logic Levels:           153  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=16 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        1.496     2.493    c/MR
    SLICE_X42Y36         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.815     3.431    c/not1_out
    SLICE_X41Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.555 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.709    c/nand2_out
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.833 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.652    c/delay2/din
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.993     5.768    c/delay2/t00
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.892 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433     6.326    c/delay2/t01
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.450 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674     7.124    c/delay2/t02
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.152     7.276 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434     7.710    c/delay2/t03
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.321     8.031 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288     8.318    c/delay2/t04
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.328     8.646 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674     9.320    c/delay2/t05
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.352     9.672 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.964    10.637    c/delay2/t06
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.360    10.997 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    11.649    c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.354    12.003 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    12.268    c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.332    12.600 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           1.004    13.604    B/cb/CB_Ack_in_b
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    13.728 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.046    14.774    B/cb/cf/Ack_in
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.124    14.898 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    15.163    B/cb/cf/nand3_out
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.124    15.287 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.440    B/cb/cf/nand2_out
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.124    15.564 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.890    16.455    B/cb/cf/delay2/din
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.579 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    16.740    B/cb/cf/delay2/t00
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.864 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.763    17.627    B/cb/cf/delay2/t01
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    17.751 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    17.900    B/cb/cf/delay2/t02
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.024 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.457    B/cb/cf/delay2/t03
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.581 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    19.456    B/cb/cf/delay2/t04
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.580 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    19.867    B/cb/cf/delay2/t05
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.991 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.152    B/cb/cf/delay2/t06
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.276 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    20.741    B/cb/cf/delay2/t07
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.865 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    21.739    B/cb/cf/LB_out
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    21.863 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.495    23.358    COPY/cx2/Ack_in
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.124    23.482 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.210    24.692    COPY/cx2/cf1/Ack_in
    SLICE_X24Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.816 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    25.113    COPY/cx2/cf1/nand3_out
    SLICE_X24Y59         LUT3 (Prop_lut3_I2_O)        0.124    25.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    25.893    COPY/cx2/cf1/nand2_out
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.017 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.556    26.573    COPY/cx2/cf1/delay2/din
    SLICE_X29Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.697 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.789    27.486    COPY/cx2/cf1/delay2/t00
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    27.610 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    28.044    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.168 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.263    28.430    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.120    28.550 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    29.225    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.352    29.577 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.948    30.525    COPY/cx2/cf1/delay2/t04
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.332    30.857 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.640    31.497    COPY/cx2/cf1/delay2/t05
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    31.621 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.433    32.054    COPY/cx2/cf1/delay2/t06
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    32.178 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.665    32.843    COPY/cx2/cf1/delay2/t07
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.152    32.995 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.849    33.843    COPY/cx2/cf1/LB_out
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.326    34.169 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.532    34.701    MA/c/Ack_in
    SLICE_X28Y62         LUT4 (Prop_lut4_I3_O)        0.124    34.825 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    35.111    MA/c/nand3_out
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.124    35.235 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    35.406    MA/c/nand2_out
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.124    35.530 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    36.359    MA/c/delay2/din
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.154    36.513 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.944    37.457    MA/c/delay2/t00
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.327    37.784 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    37.933    MA/c/delay2/t01
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.057 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    38.490    MA/c/delay2/t02
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.614 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    39.489    MA/c/delay2/t03
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    39.900    MA/c/delay2/t04
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.024 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    40.185    MA/c/delay2/t05
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.309 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    40.775    MA/c/delay2/t06
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.899 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    41.579    MA/c/delay2/t07
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.150    41.729 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.649    42.377    MA/c/LB_out
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.353    42.730 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    43.166    FP/ce/CE_Ack_in
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.332    43.498 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.595    44.093    FP/ce/cf/Ack_in
    SLICE_X27Y61         LUT4 (Prop_lut4_I3_O)        0.124    44.217 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    44.482    FP/ce/cf/nand3_out
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.124    44.606 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    44.759    FP/ce/cf/nand2_out
    SLICE_X27Y61         LUT2 (Prop_lut2_I1_O)        0.124    44.883 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    45.704    FP/ce/cf/delay2/din
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.152    45.856 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.144    FP/ce/cf/delay2/t00
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.328    46.472 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.950    47.422    FP/ce/cf/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.327    47.749 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    48.028    FP/ce/cf/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    48.152 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.993    49.144    FP/ce/cf/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.268 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    49.702    FP/ce/cf/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.826 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    50.500    FP/ce/cf/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    50.652 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.041    51.693    FP/ce/cf/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    52.047 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.334    FP/ce/cf/delay2/t07
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    52.662 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.407    53.069    FP/ce/cf/LB_out
    SLICE_X23Y56         LUT1 (Prop_lut1_I0_O)        0.327    53.396 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           1.165    54.561    PS/c/Ack_in
    SLICE_X16Y52         LUT4 (Prop_lut4_I3_O)        0.124    54.685 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.644    55.329    PS/c/nand3_out
    SLICE_X17Y51         LUT3 (Prop_lut3_I2_O)        0.124    55.453 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.518    55.971    PS/c/nand2_out
    SLICE_X16Y51         LUT2 (Prop_lut2_I1_O)        0.124    56.095 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.139    57.234    PS/c/delay2/din
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.358 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    57.644    PS/c/delay2/t00
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.768 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    57.929    PS/c/delay2/t01
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.053 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.701    58.754    PS/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.878 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    59.143    PS/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.267 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.149    59.416    PS/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.540 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    59.973    PS/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    60.097 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.066    61.163    PS/c/delay2/t06
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.152    61.315 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    61.581    PS/c/delay2/t07
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.328    61.909 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.264    62.173    PS/c/LB_out
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.321    62.494 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.661    63.156    MMRAM/ce/CE_Ack_in
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.326    63.482 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.006    64.487    MMRAM/ce/cf/Ack_in
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124    64.611 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    64.898    MMRAM/ce/cf/nand3_out
    SLICE_X16Y45         LUT3 (Prop_lut3_I2_O)        0.124    65.022 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    65.193    MMRAM/ce/cf/nand2_out
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.124    65.317 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.984    66.300    MMRAM/ce/cf/delay2/din
    SLICE_X16Y41         LUT1 (Prop_lut1_I0_O)        0.124    66.424 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           1.056    67.480    MMRAM/ce/cf/delay2/t00
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.604 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    67.869    MMRAM/ce/cf/delay2/t01
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.993 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    68.142    MMRAM/ce/cf/delay2/t02
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    68.266 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.850    69.116    MMRAM/ce/cf/delay2/t03
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124    69.240 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    69.905    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.152    70.057 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    70.904    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.354    71.258 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    71.525    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.328    71.853 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    72.527    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.352    72.879 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.302    73.181    MMRAM/ce/cf/LB_out
    SLICE_X29Y32         LUT1 (Prop_lut1_I0_O)        0.332    73.513 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.677    74.190    MMCAM/c/Ack_in
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124    74.314 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.309    74.622    MMCAM/c/nand3_out
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.124    74.746 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    75.033    MMCAM/c/nand2_out
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124    75.157 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    75.978    MMCAM/c/delay2/din
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.102 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    76.366    MMCAM/c/delay2/t00
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.490 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    76.639    MMCAM/c/delay2/t01
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.763 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    77.196    MMCAM/c/delay2/t02
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    77.320 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    78.196    MMCAM/c/delay2/t03
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.320 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    78.606    MMCAM/c/delay2/t04
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.730 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.891    MMCAM/c/delay2/t05
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.015 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    79.481    MMCAM/c/delay2/t06
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.605 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.032    80.637    MMCAM/c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    80.761 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.473    81.234    MMCAM/c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    81.358 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.410    81.768    M/cm/cj_b/Ack_in
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    81.892 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.648    82.540    M/cm/cj_b/delay3/din
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    82.664 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.405    83.068    M/cm/cj_b/delay3/t00
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.192 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.264    83.457    M/cm/cj_b/delay3/t01
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.581 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.149    83.730    M/cm/cj_b/delay3/t02
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.854 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.433    84.287    M/cm/cj_b/delay3/t03
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    84.411 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.665    85.076    M/cm/cj_b/delay3/t04
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.152    85.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.848    86.075    M/cm/cj_b/delay3/t05
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.354    86.429 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.530    86.959    M/cm/cj_b/delay3/t06
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.332    87.291 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.666    87.957    M/cm/cj_b/delay3/t07
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.150    88.107 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.700    88.807    M/cm/cj_b/LC_out
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.348    89.155 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    90.088    M/cm/cj_b/nand3_out
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    90.212 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    90.882    M/cm/cj_b/nand2_out
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    91.006 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.662    91.669    M/cm/cj_b/delay2/din
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    91.793 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    92.226    M/cm/cj_b/delay2/t00
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    92.350 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.870    93.220    M/cm/cj_b/delay2/t01
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.344 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    93.623    M/cm/cj_b/delay2/t02
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.747 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.853    94.600    M/cm/cj_b/delay2/t03
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    94.724 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    95.157    M/cm/cj_b/delay2/t04
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    95.281 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    95.955    M/cm/cj_b/delay2/t05
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.152    96.107 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    96.959    M/cm/cj_b/delay2/t06
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.354    97.313 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    97.600    M/cm/cj_b/delay2/t07
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.328    97.928 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.496    98.425    M/cm/cj_b/LB_out
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.327    98.752 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.802    99.553    M/cm/arb/ARB_Ack_out_b
    SLICE_X38Y31         LUT3 (Prop_lut3_I1_O)        0.124    99.677 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.494   100.171    M/cm/arb/nand4_out
    SLICE_X38Y31         LUT3 (Prop_lut3_I0_O)        0.124   100.295 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.331   100.626    M/cm/arb/nand3_out
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.750 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   100.920    M/cm/arb/nand6_out
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.124   101.044 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.644   101.688    M/cm/cj_a/G
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.124   101.812 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.798   102.611    M/cm/cj_a/nand3_out
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.124   102.735 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.845   103.579    M/cm/cj_a/nand4_out
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.124   103.703 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.594   104.297    M/cm/cj_a/nand5_out
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124   104.421 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.609   106.030    M/cm/cp_a
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124   106.154 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.718   107.872    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   107.996 r  M/PACKET_OUT[21]_INST_0/O
                         net (fo=101, routed)         9.831   117.827    MMCAM/entry_fd_loop[0].ef/COLOR_GEN_DEST_LR[2]
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.124   117.951 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8/O
                         net (fo=1, routed)           0.000   117.951    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.483 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.483    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.640 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.542   120.182    MMCAM/entry_fd_loop[0].ef/FIRE11_in
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.329   120.511 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0/O
                         net (fo=7, routed)           1.625   122.135    MMCAM/oam/FIRE[0]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.124   122.259 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           1.110   123.369    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X20Y56         LUT5 (Prop_lut5_I4_O)        0.124   123.493 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.612   124.105    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X21Y63         LUT6 (Prop_lut6_I5_O)        0.124   124.229 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.960   125.189    MMCAM/oam/FIRE_OR
    SLICE_X21Y54         LUT6 (Prop_lut6_I3_O)        0.124   125.313 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.598   125.912    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT5 (Prop_lut5_I0_O)        0.124   126.036 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.999   127.035    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y61         LUT5 (Prop_lut5_I0_O)        0.124   127.159 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.568   128.727    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X21Y65         LUT4 (Prop_lut4_I3_O)        0.124   128.851 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          4.124   132.975    MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]/CE
    SLICE_X22Y86         FDCE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]/F1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        132.967ns  (logic 27.313ns (20.541%)  route 105.654ns (79.459%))
  Logic Levels:           154  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        1.496     2.493    c/MR
    SLICE_X42Y36         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.815     3.431    c/not1_out
    SLICE_X41Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.555 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.709    c/nand2_out
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.833 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.652    c/delay2/din
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.993     5.768    c/delay2/t00
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.892 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433     6.326    c/delay2/t01
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.450 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674     7.124    c/delay2/t02
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.152     7.276 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434     7.710    c/delay2/t03
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.321     8.031 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288     8.318    c/delay2/t04
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.328     8.646 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674     9.320    c/delay2/t05
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.352     9.672 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.964    10.637    c/delay2/t06
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.360    10.997 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    11.649    c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.354    12.003 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    12.268    c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.332    12.600 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           1.004    13.604    B/cb/CB_Ack_in_b
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    13.728 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.046    14.774    B/cb/cf/Ack_in
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.124    14.898 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    15.163    B/cb/cf/nand3_out
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.124    15.287 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.440    B/cb/cf/nand2_out
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.124    15.564 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.890    16.455    B/cb/cf/delay2/din
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.579 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    16.740    B/cb/cf/delay2/t00
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.864 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.763    17.627    B/cb/cf/delay2/t01
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    17.751 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    17.900    B/cb/cf/delay2/t02
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.024 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.457    B/cb/cf/delay2/t03
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.581 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    19.456    B/cb/cf/delay2/t04
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.580 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    19.867    B/cb/cf/delay2/t05
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.991 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.152    B/cb/cf/delay2/t06
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.276 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    20.741    B/cb/cf/delay2/t07
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.865 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    21.739    B/cb/cf/LB_out
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    21.863 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.495    23.358    COPY/cx2/Ack_in
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.124    23.482 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.210    24.692    COPY/cx2/cf1/Ack_in
    SLICE_X24Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.816 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    25.113    COPY/cx2/cf1/nand3_out
    SLICE_X24Y59         LUT3 (Prop_lut3_I2_O)        0.124    25.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    25.893    COPY/cx2/cf1/nand2_out
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.017 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.556    26.573    COPY/cx2/cf1/delay2/din
    SLICE_X29Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.697 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.789    27.486    COPY/cx2/cf1/delay2/t00
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    27.610 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    28.044    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.168 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.263    28.430    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.120    28.550 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    29.225    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.352    29.577 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.948    30.525    COPY/cx2/cf1/delay2/t04
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.332    30.857 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.640    31.497    COPY/cx2/cf1/delay2/t05
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    31.621 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.433    32.054    COPY/cx2/cf1/delay2/t06
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    32.178 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.665    32.843    COPY/cx2/cf1/delay2/t07
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.152    32.995 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.849    33.843    COPY/cx2/cf1/LB_out
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.326    34.169 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.532    34.701    MA/c/Ack_in
    SLICE_X28Y62         LUT4 (Prop_lut4_I3_O)        0.124    34.825 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    35.111    MA/c/nand3_out
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.124    35.235 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    35.406    MA/c/nand2_out
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.124    35.530 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    36.359    MA/c/delay2/din
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.154    36.513 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.944    37.457    MA/c/delay2/t00
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.327    37.784 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    37.933    MA/c/delay2/t01
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.057 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    38.490    MA/c/delay2/t02
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.614 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    39.489    MA/c/delay2/t03
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    39.900    MA/c/delay2/t04
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.024 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    40.185    MA/c/delay2/t05
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.309 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    40.775    MA/c/delay2/t06
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.899 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    41.579    MA/c/delay2/t07
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.150    41.729 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.649    42.377    MA/c/LB_out
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.353    42.730 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    43.166    FP/ce/CE_Ack_in
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.332    43.498 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.595    44.093    FP/ce/cf/Ack_in
    SLICE_X27Y61         LUT4 (Prop_lut4_I3_O)        0.124    44.217 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    44.482    FP/ce/cf/nand3_out
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.124    44.606 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    44.759    FP/ce/cf/nand2_out
    SLICE_X27Y61         LUT2 (Prop_lut2_I1_O)        0.124    44.883 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    45.704    FP/ce/cf/delay2/din
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.152    45.856 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.144    FP/ce/cf/delay2/t00
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.328    46.472 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.950    47.422    FP/ce/cf/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.327    47.749 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    48.028    FP/ce/cf/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    48.152 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.993    49.144    FP/ce/cf/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.268 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    49.702    FP/ce/cf/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.826 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    50.500    FP/ce/cf/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    50.652 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.041    51.693    FP/ce/cf/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    52.047 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.334    FP/ce/cf/delay2/t07
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    52.662 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.407    53.069    FP/ce/cf/LB_out
    SLICE_X23Y56         LUT1 (Prop_lut1_I0_O)        0.327    53.396 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           1.165    54.561    PS/c/Ack_in
    SLICE_X16Y52         LUT4 (Prop_lut4_I3_O)        0.124    54.685 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.644    55.329    PS/c/nand3_out
    SLICE_X17Y51         LUT3 (Prop_lut3_I2_O)        0.124    55.453 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.518    55.971    PS/c/nand2_out
    SLICE_X16Y51         LUT2 (Prop_lut2_I1_O)        0.124    56.095 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.139    57.234    PS/c/delay2/din
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.358 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    57.644    PS/c/delay2/t00
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.768 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    57.929    PS/c/delay2/t01
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.053 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.701    58.754    PS/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.878 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    59.143    PS/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.267 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.149    59.416    PS/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.540 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    59.973    PS/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    60.097 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.066    61.163    PS/c/delay2/t06
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.152    61.315 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    61.581    PS/c/delay2/t07
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.328    61.909 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.264    62.173    PS/c/LB_out
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.321    62.494 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.661    63.156    MMRAM/ce/CE_Ack_in
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.326    63.482 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.006    64.487    MMRAM/ce/cf/Ack_in
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124    64.611 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    64.898    MMRAM/ce/cf/nand3_out
    SLICE_X16Y45         LUT3 (Prop_lut3_I2_O)        0.124    65.022 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    65.193    MMRAM/ce/cf/nand2_out
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.124    65.317 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.984    66.300    MMRAM/ce/cf/delay2/din
    SLICE_X16Y41         LUT1 (Prop_lut1_I0_O)        0.124    66.424 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           1.056    67.480    MMRAM/ce/cf/delay2/t00
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.604 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    67.869    MMRAM/ce/cf/delay2/t01
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.993 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    68.142    MMRAM/ce/cf/delay2/t02
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    68.266 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.850    69.116    MMRAM/ce/cf/delay2/t03
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124    69.240 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    69.905    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.152    70.057 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    70.904    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.354    71.258 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    71.525    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.328    71.853 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    72.527    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.352    72.879 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.302    73.181    MMRAM/ce/cf/LB_out
    SLICE_X29Y32         LUT1 (Prop_lut1_I0_O)        0.332    73.513 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.677    74.190    MMCAM/c/Ack_in
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124    74.314 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.309    74.622    MMCAM/c/nand3_out
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.124    74.746 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    75.033    MMCAM/c/nand2_out
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124    75.157 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    75.978    MMCAM/c/delay2/din
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.102 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    76.366    MMCAM/c/delay2/t00
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.490 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    76.639    MMCAM/c/delay2/t01
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.763 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    77.196    MMCAM/c/delay2/t02
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    77.320 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    78.196    MMCAM/c/delay2/t03
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.320 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    78.606    MMCAM/c/delay2/t04
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.730 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.891    MMCAM/c/delay2/t05
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.015 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    79.481    MMCAM/c/delay2/t06
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.605 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.032    80.637    MMCAM/c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    80.761 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.473    81.234    MMCAM/c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    81.358 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.410    81.768    M/cm/cj_b/Ack_in
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    81.892 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.648    82.540    M/cm/cj_b/delay3/din
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    82.664 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.405    83.068    M/cm/cj_b/delay3/t00
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.192 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.264    83.457    M/cm/cj_b/delay3/t01
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.581 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.149    83.730    M/cm/cj_b/delay3/t02
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.854 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.433    84.287    M/cm/cj_b/delay3/t03
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    84.411 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.665    85.076    M/cm/cj_b/delay3/t04
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.152    85.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.848    86.075    M/cm/cj_b/delay3/t05
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.354    86.429 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.530    86.959    M/cm/cj_b/delay3/t06
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.332    87.291 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.666    87.957    M/cm/cj_b/delay3/t07
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.150    88.107 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.700    88.807    M/cm/cj_b/LC_out
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.348    89.155 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    90.088    M/cm/cj_b/nand3_out
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    90.212 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    90.882    M/cm/cj_b/nand2_out
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    91.006 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.662    91.669    M/cm/cj_b/delay2/din
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    91.793 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    92.226    M/cm/cj_b/delay2/t00
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    92.350 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.870    93.220    M/cm/cj_b/delay2/t01
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.344 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    93.623    M/cm/cj_b/delay2/t02
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.747 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.853    94.600    M/cm/cj_b/delay2/t03
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    94.724 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    95.157    M/cm/cj_b/delay2/t04
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    95.281 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    95.955    M/cm/cj_b/delay2/t05
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.152    96.107 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    96.959    M/cm/cj_b/delay2/t06
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.354    97.313 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    97.600    M/cm/cj_b/delay2/t07
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.328    97.928 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.496    98.425    M/cm/cj_b/LB_out
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.327    98.752 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.802    99.553    M/cm/arb/ARB_Ack_out_b
    SLICE_X38Y31         LUT3 (Prop_lut3_I1_O)        0.124    99.677 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.494   100.171    M/cm/arb/nand4_out
    SLICE_X38Y31         LUT3 (Prop_lut3_I0_O)        0.124   100.295 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.331   100.626    M/cm/arb/nand3_out
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.750 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   100.920    M/cm/arb/nand6_out
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.124   101.044 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.644   101.688    M/cm/cj_a/G
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.124   101.812 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.798   102.611    M/cm/cj_a/nand3_out
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.124   102.735 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.845   103.579    M/cm/cj_a/nand4_out
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.124   103.703 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.594   104.297    M/cm/cj_a/nand5_out
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124   104.421 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.609   106.030    M/cm/cp_a
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124   106.154 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.718   107.872    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   107.996 r  M/PACKET_OUT[21]_INST_0/O
                         net (fo=101, routed)         9.831   117.827    MMCAM/entry_fd_loop[0].ef/COLOR_GEN_DEST_LR[2]
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.124   117.951 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8/O
                         net (fo=1, routed)           0.000   117.951    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.483 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.483    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.640 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.542   120.182    MMCAM/entry_fd_loop[0].ef/FIRE11_in
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.329   120.511 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0/O
                         net (fo=7, routed)           1.625   122.135    MMCAM/oam/FIRE[0]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.124   122.259 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           1.110   123.369    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X20Y56         LUT5 (Prop_lut5_I4_O)        0.124   123.493 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.612   124.105    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X21Y63         LUT6 (Prop_lut6_I5_O)        0.124   124.229 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.960   125.189    MMCAM/oam/FIRE_OR
    SLICE_X21Y54         LUT6 (Prop_lut6_I3_O)        0.124   125.313 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.598   125.912    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT5 (Prop_lut5_I0_O)        0.124   126.036 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.999   127.035    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y61         LUT5 (Prop_lut5_I0_O)        0.124   127.159 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.568   128.727    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X21Y65         LUT4 (Prop_lut4_I3_O)        0.124   128.851 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          3.993   132.843    MMCAM/entry_fd_loop[14].ef/EN
    SLICE_X18Y86         LUT3 (Prop_lut3_I1_O)        0.124   132.967 r  MMCAM/entry_fd_loop[14].ef/ENTRY[7]_C_i_1/O
                         net (fo=1, routed)           0.000   132.967    MMCAM/entry_fd_loop[14].ef/ENTRY[7]_C_i_1_n_0
    SLICE_X18Y86         FDCE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]/F2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        132.939ns  (logic 27.189ns (20.453%)  route 105.750ns (79.548%))
  Logic Levels:           153  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=16 LUT4=9 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        1.496     2.493    c/MR
    SLICE_X42Y36         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.815     3.431    c/not1_out
    SLICE_X41Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.555 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.709    c/nand2_out
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.833 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.652    c/delay2/din
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.993     5.768    c/delay2/t00
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.892 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433     6.326    c/delay2/t01
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.450 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674     7.124    c/delay2/t02
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.152     7.276 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434     7.710    c/delay2/t03
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.321     8.031 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288     8.318    c/delay2/t04
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.328     8.646 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674     9.320    c/delay2/t05
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.352     9.672 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.964    10.637    c/delay2/t06
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.360    10.997 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    11.649    c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.354    12.003 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    12.268    c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.332    12.600 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           1.004    13.604    B/cb/CB_Ack_in_b
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    13.728 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.046    14.774    B/cb/cf/Ack_in
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.124    14.898 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    15.163    B/cb/cf/nand3_out
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.124    15.287 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.440    B/cb/cf/nand2_out
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.124    15.564 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.890    16.455    B/cb/cf/delay2/din
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.579 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    16.740    B/cb/cf/delay2/t00
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.864 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.763    17.627    B/cb/cf/delay2/t01
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    17.751 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    17.900    B/cb/cf/delay2/t02
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.024 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.457    B/cb/cf/delay2/t03
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.581 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    19.456    B/cb/cf/delay2/t04
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.580 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    19.867    B/cb/cf/delay2/t05
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.991 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.152    B/cb/cf/delay2/t06
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.276 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    20.741    B/cb/cf/delay2/t07
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.865 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    21.739    B/cb/cf/LB_out
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    21.863 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.495    23.358    COPY/cx2/Ack_in
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.124    23.482 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.210    24.692    COPY/cx2/cf1/Ack_in
    SLICE_X24Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.816 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    25.113    COPY/cx2/cf1/nand3_out
    SLICE_X24Y59         LUT3 (Prop_lut3_I2_O)        0.124    25.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    25.893    COPY/cx2/cf1/nand2_out
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.017 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.556    26.573    COPY/cx2/cf1/delay2/din
    SLICE_X29Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.697 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.789    27.486    COPY/cx2/cf1/delay2/t00
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    27.610 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    28.044    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.168 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.263    28.430    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.120    28.550 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    29.225    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.352    29.577 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.948    30.525    COPY/cx2/cf1/delay2/t04
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.332    30.857 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.640    31.497    COPY/cx2/cf1/delay2/t05
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    31.621 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.433    32.054    COPY/cx2/cf1/delay2/t06
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    32.178 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.665    32.843    COPY/cx2/cf1/delay2/t07
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.152    32.995 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.849    33.843    COPY/cx2/cf1/LB_out
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.326    34.169 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.532    34.701    MA/c/Ack_in
    SLICE_X28Y62         LUT4 (Prop_lut4_I3_O)        0.124    34.825 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    35.111    MA/c/nand3_out
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.124    35.235 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    35.406    MA/c/nand2_out
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.124    35.530 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    36.359    MA/c/delay2/din
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.154    36.513 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.944    37.457    MA/c/delay2/t00
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.327    37.784 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    37.933    MA/c/delay2/t01
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.057 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    38.490    MA/c/delay2/t02
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.614 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    39.489    MA/c/delay2/t03
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    39.900    MA/c/delay2/t04
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.024 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    40.185    MA/c/delay2/t05
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.309 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    40.775    MA/c/delay2/t06
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.899 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    41.579    MA/c/delay2/t07
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.150    41.729 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.649    42.377    MA/c/LB_out
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.353    42.730 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    43.166    FP/ce/CE_Ack_in
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.332    43.498 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.595    44.093    FP/ce/cf/Ack_in
    SLICE_X27Y61         LUT4 (Prop_lut4_I3_O)        0.124    44.217 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    44.482    FP/ce/cf/nand3_out
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.124    44.606 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    44.759    FP/ce/cf/nand2_out
    SLICE_X27Y61         LUT2 (Prop_lut2_I1_O)        0.124    44.883 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    45.704    FP/ce/cf/delay2/din
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.152    45.856 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.144    FP/ce/cf/delay2/t00
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.328    46.472 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.950    47.422    FP/ce/cf/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.327    47.749 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    48.028    FP/ce/cf/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    48.152 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.993    49.144    FP/ce/cf/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.268 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    49.702    FP/ce/cf/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.826 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    50.500    FP/ce/cf/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    50.652 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.041    51.693    FP/ce/cf/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    52.047 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.334    FP/ce/cf/delay2/t07
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    52.662 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.407    53.069    FP/ce/cf/LB_out
    SLICE_X23Y56         LUT1 (Prop_lut1_I0_O)        0.327    53.396 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           1.165    54.561    PS/c/Ack_in
    SLICE_X16Y52         LUT4 (Prop_lut4_I3_O)        0.124    54.685 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.644    55.329    PS/c/nand3_out
    SLICE_X17Y51         LUT3 (Prop_lut3_I2_O)        0.124    55.453 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.518    55.971    PS/c/nand2_out
    SLICE_X16Y51         LUT2 (Prop_lut2_I1_O)        0.124    56.095 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.139    57.234    PS/c/delay2/din
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.358 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    57.644    PS/c/delay2/t00
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.768 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    57.929    PS/c/delay2/t01
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.053 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.701    58.754    PS/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.878 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    59.143    PS/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.267 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.149    59.416    PS/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.540 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    59.973    PS/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    60.097 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.066    61.163    PS/c/delay2/t06
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.152    61.315 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    61.581    PS/c/delay2/t07
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.328    61.909 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.264    62.173    PS/c/LB_out
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.321    62.494 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.661    63.156    MMRAM/ce/CE_Ack_in
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.326    63.482 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.006    64.487    MMRAM/ce/cf/Ack_in
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124    64.611 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    64.898    MMRAM/ce/cf/nand3_out
    SLICE_X16Y45         LUT3 (Prop_lut3_I2_O)        0.124    65.022 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    65.193    MMRAM/ce/cf/nand2_out
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.124    65.317 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.984    66.300    MMRAM/ce/cf/delay2/din
    SLICE_X16Y41         LUT1 (Prop_lut1_I0_O)        0.124    66.424 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           1.056    67.480    MMRAM/ce/cf/delay2/t00
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.604 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    67.869    MMRAM/ce/cf/delay2/t01
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.993 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    68.142    MMRAM/ce/cf/delay2/t02
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    68.266 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.850    69.116    MMRAM/ce/cf/delay2/t03
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124    69.240 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    69.905    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.152    70.057 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    70.904    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.354    71.258 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    71.525    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.328    71.853 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    72.527    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.352    72.879 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.302    73.181    MMRAM/ce/cf/LB_out
    SLICE_X29Y32         LUT1 (Prop_lut1_I0_O)        0.332    73.513 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.677    74.190    MMCAM/c/Ack_in
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124    74.314 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.309    74.622    MMCAM/c/nand3_out
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.124    74.746 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    75.033    MMCAM/c/nand2_out
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124    75.157 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    75.978    MMCAM/c/delay2/din
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.102 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    76.366    MMCAM/c/delay2/t00
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.490 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    76.639    MMCAM/c/delay2/t01
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.763 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    77.196    MMCAM/c/delay2/t02
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    77.320 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    78.196    MMCAM/c/delay2/t03
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.320 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    78.606    MMCAM/c/delay2/t04
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.730 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.891    MMCAM/c/delay2/t05
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.015 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    79.481    MMCAM/c/delay2/t06
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.605 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.032    80.637    MMCAM/c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    80.761 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.473    81.234    MMCAM/c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    81.358 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.410    81.768    M/cm/cj_b/Ack_in
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    81.892 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.648    82.540    M/cm/cj_b/delay3/din
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    82.664 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.405    83.068    M/cm/cj_b/delay3/t00
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.192 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.264    83.457    M/cm/cj_b/delay3/t01
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.581 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.149    83.730    M/cm/cj_b/delay3/t02
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.854 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.433    84.287    M/cm/cj_b/delay3/t03
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    84.411 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.665    85.076    M/cm/cj_b/delay3/t04
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.152    85.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.848    86.075    M/cm/cj_b/delay3/t05
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.354    86.429 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.530    86.959    M/cm/cj_b/delay3/t06
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.332    87.291 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.666    87.957    M/cm/cj_b/delay3/t07
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.150    88.107 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.700    88.807    M/cm/cj_b/LC_out
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.348    89.155 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    90.088    M/cm/cj_b/nand3_out
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    90.212 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    90.882    M/cm/cj_b/nand2_out
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    91.006 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.662    91.669    M/cm/cj_b/delay2/din
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    91.793 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    92.226    M/cm/cj_b/delay2/t00
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    92.350 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.870    93.220    M/cm/cj_b/delay2/t01
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.344 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    93.623    M/cm/cj_b/delay2/t02
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.747 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.853    94.600    M/cm/cj_b/delay2/t03
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    94.724 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    95.157    M/cm/cj_b/delay2/t04
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    95.281 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    95.955    M/cm/cj_b/delay2/t05
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.152    96.107 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    96.959    M/cm/cj_b/delay2/t06
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.354    97.313 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    97.600    M/cm/cj_b/delay2/t07
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.328    97.928 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.496    98.425    M/cm/cj_b/LB_out
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.327    98.752 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.802    99.553    M/cm/arb/ARB_Ack_out_b
    SLICE_X38Y31         LUT3 (Prop_lut3_I1_O)        0.124    99.677 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.494   100.171    M/cm/arb/nand4_out
    SLICE_X38Y31         LUT3 (Prop_lut3_I0_O)        0.124   100.295 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.331   100.626    M/cm/arb/nand3_out
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.750 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   100.920    M/cm/arb/nand6_out
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.124   101.044 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.644   101.688    M/cm/cj_a/G
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.124   101.812 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.798   102.611    M/cm/cj_a/nand3_out
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.124   102.735 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.845   103.579    M/cm/cj_a/nand4_out
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.124   103.703 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.594   104.297    M/cm/cj_a/nand5_out
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124   104.421 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.609   106.030    M/cm/cp_a
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124   106.154 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.718   107.872    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   107.996 r  M/PACKET_OUT[21]_INST_0/O
                         net (fo=101, routed)         9.831   117.827    MMCAM/entry_fd_loop[0].ef/COLOR_GEN_DEST_LR[2]
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.124   117.951 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8/O
                         net (fo=1, routed)           0.000   117.951    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.483 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.483    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.640 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.542   120.182    MMCAM/entry_fd_loop[0].ef/FIRE11_in
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.329   120.511 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0/O
                         net (fo=7, routed)           1.625   122.135    MMCAM/oam/FIRE[0]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.124   122.259 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           1.110   123.369    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X20Y56         LUT5 (Prop_lut5_I4_O)        0.124   123.493 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.612   124.105    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X21Y63         LUT6 (Prop_lut6_I5_O)        0.124   124.229 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.960   125.189    MMCAM/oam/FIRE_OR
    SLICE_X21Y54         LUT6 (Prop_lut6_I3_O)        0.124   125.313 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.598   125.912    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT5 (Prop_lut5_I0_O)        0.124   126.036 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.999   127.035    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y61         LUT5 (Prop_lut5_I0_O)        0.124   127.159 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.159   128.318    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X22Y64         LUT6 (Prop_lut6_I5_O)        0.124   128.442 r  MMCAM/oam/EN[17]_INST_0/O
                         net (fo=77, routed)          4.497   132.939    MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]/CE
    SLICE_X31Y77         FDPE                                         r  MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]/F2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        132.939ns  (logic 27.189ns (20.453%)  route 105.750ns (79.548%))
  Logic Levels:           153  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=16 LUT4=9 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1626, routed)        1.496     2.493    c/MR
    SLICE_X42Y36         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.815     3.431    c/not1_out
    SLICE_X41Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.555 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.709    c/nand2_out
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.833 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.652    c/delay2/din
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.776 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.993     5.768    c/delay2/t00
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.892 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433     6.326    c/delay2/t01
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.450 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674     7.124    c/delay2/t02
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.152     7.276 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434     7.710    c/delay2/t03
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.321     8.031 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288     8.318    c/delay2/t04
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.328     8.646 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674     9.320    c/delay2/t05
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.352     9.672 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.964    10.637    c/delay2/t06
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.360    10.997 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    11.649    c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.354    12.003 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    12.268    c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.332    12.600 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           1.004    13.604    B/cb/CB_Ack_in_b
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    13.728 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.046    14.774    B/cb/cf/Ack_in
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.124    14.898 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    15.163    B/cb/cf/nand3_out
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.124    15.287 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.440    B/cb/cf/nand2_out
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.124    15.564 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.890    16.455    B/cb/cf/delay2/din
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.579 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    16.740    B/cb/cf/delay2/t00
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.864 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.763    17.627    B/cb/cf/delay2/t01
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    17.751 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    17.900    B/cb/cf/delay2/t02
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.024 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.457    B/cb/cf/delay2/t03
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    18.581 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    19.456    B/cb/cf/delay2/t04
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.580 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    19.867    B/cb/cf/delay2/t05
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.991 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.152    B/cb/cf/delay2/t06
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.276 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    20.741    B/cb/cf/delay2/t07
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    20.865 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    21.739    B/cb/cf/LB_out
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    21.863 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.495    23.358    COPY/cx2/Ack_in
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.124    23.482 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.210    24.692    COPY/cx2/cf1/Ack_in
    SLICE_X24Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.816 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    25.113    COPY/cx2/cf1/nand3_out
    SLICE_X24Y59         LUT3 (Prop_lut3_I2_O)        0.124    25.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    25.893    COPY/cx2/cf1/nand2_out
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.017 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.556    26.573    COPY/cx2/cf1/delay2/din
    SLICE_X29Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.697 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.789    27.486    COPY/cx2/cf1/delay2/t00
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    27.610 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    28.044    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.168 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.263    28.430    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.120    28.550 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    29.225    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.352    29.577 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.948    30.525    COPY/cx2/cf1/delay2/t04
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.332    30.857 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.640    31.497    COPY/cx2/cf1/delay2/t05
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    31.621 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.433    32.054    COPY/cx2/cf1/delay2/t06
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.124    32.178 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.665    32.843    COPY/cx2/cf1/delay2/t07
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.152    32.995 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.849    33.843    COPY/cx2/cf1/LB_out
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.326    34.169 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.532    34.701    MA/c/Ack_in
    SLICE_X28Y62         LUT4 (Prop_lut4_I3_O)        0.124    34.825 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    35.111    MA/c/nand3_out
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.124    35.235 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    35.406    MA/c/nand2_out
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.124    35.530 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.828    36.359    MA/c/delay2/din
    SLICE_X29Y62         LUT1 (Prop_lut1_I0_O)        0.154    36.513 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.944    37.457    MA/c/delay2/t00
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.327    37.784 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    37.933    MA/c/delay2/t01
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.057 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    38.490    MA/c/delay2/t02
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124    38.614 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    39.489    MA/c/delay2/t03
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    39.613 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    39.900    MA/c/delay2/t04
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.024 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    40.185    MA/c/delay2/t05
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.309 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    40.775    MA/c/delay2/t06
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.124    40.899 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    41.579    MA/c/delay2/t07
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.150    41.729 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.649    42.377    MA/c/LB_out
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.353    42.730 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    43.166    FP/ce/CE_Ack_in
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.332    43.498 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.595    44.093    FP/ce/cf/Ack_in
    SLICE_X27Y61         LUT4 (Prop_lut4_I3_O)        0.124    44.217 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.264    44.482    FP/ce/cf/nand3_out
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.124    44.606 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    44.759    FP/ce/cf/nand2_out
    SLICE_X27Y61         LUT2 (Prop_lut2_I1_O)        0.124    44.883 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    45.704    FP/ce/cf/delay2/din
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.152    45.856 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.144    FP/ce/cf/delay2/t00
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.328    46.472 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.950    47.422    FP/ce/cf/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.327    47.749 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    48.028    FP/ce/cf/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    48.152 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.993    49.144    FP/ce/cf/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.268 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    49.702    FP/ce/cf/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    49.826 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    50.500    FP/ce/cf/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    50.652 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.041    51.693    FP/ce/cf/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    52.047 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    52.334    FP/ce/cf/delay2/t07
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    52.662 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.407    53.069    FP/ce/cf/LB_out
    SLICE_X23Y56         LUT1 (Prop_lut1_I0_O)        0.327    53.396 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           1.165    54.561    PS/c/Ack_in
    SLICE_X16Y52         LUT4 (Prop_lut4_I3_O)        0.124    54.685 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.644    55.329    PS/c/nand3_out
    SLICE_X17Y51         LUT3 (Prop_lut3_I2_O)        0.124    55.453 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.518    55.971    PS/c/nand2_out
    SLICE_X16Y51         LUT2 (Prop_lut2_I1_O)        0.124    56.095 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.139    57.234    PS/c/delay2/din
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.358 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    57.644    PS/c/delay2/t00
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    57.768 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    57.929    PS/c/delay2/t01
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.053 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.701    58.754    PS/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    58.878 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    59.143    PS/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.267 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.149    59.416    PS/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    59.540 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    59.973    PS/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    60.097 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.066    61.163    PS/c/delay2/t06
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.152    61.315 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    61.581    PS/c/delay2/t07
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.328    61.909 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.264    62.173    PS/c/LB_out
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.321    62.494 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.661    63.156    MMRAM/ce/CE_Ack_in
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.326    63.482 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.006    64.487    MMRAM/ce/cf/Ack_in
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124    64.611 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    64.898    MMRAM/ce/cf/nand3_out
    SLICE_X16Y45         LUT3 (Prop_lut3_I2_O)        0.124    65.022 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    65.193    MMRAM/ce/cf/nand2_out
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.124    65.317 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.984    66.300    MMRAM/ce/cf/delay2/din
    SLICE_X16Y41         LUT1 (Prop_lut1_I0_O)        0.124    66.424 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           1.056    67.480    MMRAM/ce/cf/delay2/t00
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.604 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    67.869    MMRAM/ce/cf/delay2/t01
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    67.993 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    68.142    MMRAM/ce/cf/delay2/t02
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124    68.266 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.850    69.116    MMRAM/ce/cf/delay2/t03
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124    69.240 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    69.905    MMRAM/ce/cf/delay2/t04
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.152    70.057 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    70.904    MMRAM/ce/cf/delay2/t05
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.354    71.258 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    71.525    MMRAM/ce/cf/delay2/t06
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.328    71.853 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    72.527    MMRAM/ce/cf/delay2/t07
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.352    72.879 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.302    73.181    MMRAM/ce/cf/LB_out
    SLICE_X29Y32         LUT1 (Prop_lut1_I0_O)        0.332    73.513 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.677    74.190    MMCAM/c/Ack_in
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124    74.314 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.309    74.622    MMCAM/c/nand3_out
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.124    74.746 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    75.033    MMCAM/c/nand2_out
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124    75.157 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.821    75.978    MMCAM/c/delay2/din
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.102 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    76.366    MMCAM/c/delay2/t00
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.490 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    76.639    MMCAM/c/delay2/t01
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    76.763 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    77.196    MMCAM/c/delay2/t02
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.124    77.320 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    78.196    MMCAM/c/delay2/t03
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.320 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    78.606    MMCAM/c/delay2/t04
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    78.730 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.891    MMCAM/c/delay2/t05
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.015 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    79.481    MMCAM/c/delay2/t06
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.124    79.605 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.032    80.637    MMCAM/c/delay2/t07
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    80.761 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.473    81.234    MMCAM/c/LB_out
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    81.358 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.410    81.768    M/cm/cj_b/Ack_in
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    81.892 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.648    82.540    M/cm/cj_b/delay3/din
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    82.664 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.405    83.068    M/cm/cj_b/delay3/t00
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.192 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.264    83.457    M/cm/cj_b/delay3/t01
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.581 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.149    83.730    M/cm/cj_b/delay3/t02
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    83.854 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.433    84.287    M/cm/cj_b/delay3/t03
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    84.411 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.665    85.076    M/cm/cj_b/delay3/t04
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.152    85.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.848    86.075    M/cm/cj_b/delay3/t05
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.354    86.429 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.530    86.959    M/cm/cj_b/delay3/t06
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.332    87.291 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.666    87.957    M/cm/cj_b/delay3/t07
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.150    88.107 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.700    88.807    M/cm/cj_b/LC_out
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.348    89.155 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    90.088    M/cm/cj_b/nand3_out
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124    90.212 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    90.882    M/cm/cj_b/nand2_out
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    91.006 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.662    91.669    M/cm/cj_b/delay2/din
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    91.793 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    92.226    M/cm/cj_b/delay2/t00
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124    92.350 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.870    93.220    M/cm/cj_b/delay2/t01
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.344 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    93.623    M/cm/cj_b/delay2/t02
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    93.747 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.853    94.600    M/cm/cj_b/delay2/t03
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    94.724 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.433    95.157    M/cm/cj_b/delay2/t04
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124    95.281 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    95.955    M/cm/cj_b/delay2/t05
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.152    96.107 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    96.959    M/cm/cj_b/delay2/t06
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.354    97.313 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    97.600    M/cm/cj_b/delay2/t07
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.328    97.928 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.496    98.425    M/cm/cj_b/LB_out
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.327    98.752 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.802    99.553    M/cm/arb/ARB_Ack_out_b
    SLICE_X38Y31         LUT3 (Prop_lut3_I1_O)        0.124    99.677 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.494   100.171    M/cm/arb/nand4_out
    SLICE_X38Y31         LUT3 (Prop_lut3_I0_O)        0.124   100.295 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.331   100.626    M/cm/arb/nand3_out
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.750 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   100.920    M/cm/arb/nand6_out
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.124   101.044 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.644   101.688    M/cm/cj_a/G
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.124   101.812 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.798   102.611    M/cm/cj_a/nand3_out
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.124   102.735 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.845   103.579    M/cm/cj_a/nand4_out
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.124   103.703 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.594   104.297    M/cm/cj_a/nand5_out
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124   104.421 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.609   106.030    M/cm/cp_a
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124   106.154 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.718   107.872    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   107.996 r  M/PACKET_OUT[21]_INST_0/O
                         net (fo=101, routed)         9.831   117.827    MMCAM/entry_fd_loop[0].ef/COLOR_GEN_DEST_LR[2]
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.124   117.951 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8/O
                         net (fo=1, routed)           0.000   117.951    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_8_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.483 r  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.483    MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_2_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.640 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.542   120.182    MMCAM/entry_fd_loop[0].ef/FIRE11_in
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.329   120.511 f  MMCAM/entry_fd_loop[0].ef/FIRE_INST_0/O
                         net (fo=7, routed)           1.625   122.135    MMCAM/oam/FIRE[0]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.124   122.259 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           1.110   123.369    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X20Y56         LUT5 (Prop_lut5_I4_O)        0.124   123.493 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.612   124.105    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X21Y63         LUT6 (Prop_lut6_I5_O)        0.124   124.229 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.960   125.189    MMCAM/oam/FIRE_OR
    SLICE_X21Y54         LUT6 (Prop_lut6_I3_O)        0.124   125.313 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.598   125.912    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT5 (Prop_lut5_I0_O)        0.124   126.036 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.999   127.035    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y61         LUT5 (Prop_lut5_I0_O)        0.124   127.159 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.159   128.318    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X22Y64         LUT6 (Prop_lut6_I5_O)        0.124   128.442 r  MMCAM/oam/EN[17]_INST_0/O
                         net (fo=77, routed)          4.497   132.939    MMCAM/entry_fd_loop[17].ef/EN
    SLICE_X31Y77         FDPE                                         r  MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_P/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 COPY/DL_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.393%)  route 0.100ns (41.607%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE                         0.000     0.000 r  COPY/DL_reg[35]/C
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[35]/Q
                         net (fo=1, routed)           0.100     0.241    B/PACKET_IN[33]
    SLICE_X42Y49         FDCE                                         r  B/DL_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/DL_reg[34]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DL_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.675%)  route 0.120ns (48.325%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE                         0.000     0.000 r  B/DL_reg[34]/C
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B/DL_reg[34]/Q
                         net (fo=2, routed)           0.120     0.248    B_PACKET_OUT[34]
    SLICE_X43Y50         FDCE                                         r  DL_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/DL_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DL_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.489%)  route 0.109ns (43.511%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE                         0.000     0.000 r  B/DL_reg[15]/C
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B/DL_reg[15]/Q
                         net (fo=2, routed)           0.109     0.250    B_PACKET_OUT[15]
    SLICE_X43Y54         FDCE                                         r  DL_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE                         0.000     0.000 r  MMCAM/DL_reg[25]/C
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MMCAM/DL_reg[25]/Q
                         net (fo=1, routed)           0.110     0.251    MMRAM/dest[5]
    SLICE_X21Y47         FDCE                                         r  MMRAM/DL_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDCE                         0.000     0.000 r  MMCAM/DL_reg[30]/C
    SLICE_X29Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MMCAM/DL_reg[30]/Q
                         net (fo=1, routed)           0.110     0.251    MMRAM/PACKET_IN[30]
    SLICE_X29Y48         FDCE                                         r  MMRAM/DL_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/DL_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DL_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.081%)  route 0.110ns (43.919%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE                         0.000     0.000 r  B/DL_reg[28]/C
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B/DL_reg[28]/Q
                         net (fo=2, routed)           0.110     0.251    B_PACKET_OUT[28]
    SLICE_X43Y50         FDCE                                         r  DL_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.916%)  route 0.111ns (44.084%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE                         0.000     0.000 r  MMCAM/DL_reg[19]/C
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MMCAM/DL_reg[19]/Q
                         net (fo=21, routed)          0.111     0.252    MMRAM/DATA_IN[19]
    SLICE_X36Y45         FDCE                                         r  MMRAM/DL_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COPY/DL_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDCE                         0.000     0.000 r  COPY/DL_reg[3]/C
    SLICE_X39Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[3]/Q
                         net (fo=1, routed)           0.113     0.254    B/PACKET_IN[3]
    SLICE_X40Y51         FDCE                                         r  B/DL_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/DL_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DL_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.514%)  route 0.113ns (44.486%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE                         0.000     0.000 r  B/DL_reg[4]/C
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B/DL_reg[4]/Q
                         net (fo=2, routed)           0.113     0.254    B_PACKET_OUT[4]
    SLICE_X42Y53         FDCE                                         r  DL_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE                         0.000     0.000 r  MMCAM/DL_reg[35]/C
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MMCAM/DL_reg[35]/Q
                         net (fo=1, routed)           0.114     0.255    MMRAM/PACKET_IN[35]
    SLICE_X34Y53         FDCE                                         r  MMRAM/DL_reg[35]/D
  -------------------------------------------------------------------    -------------------





