arch                     	circuit                                    	script_params	vtr_flow_elapsed_time	error	num_io	num_LAB	num_DSP	num_M9K	num_M144K	num_PLL	vpr_revision              	vpr_status	hostname	rundir                                                                                                                                                             	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_route_time
stratixiv_arch.timing.xml	ucsb_152_tap_fir_stratixiv_arch_timing.blif	common       	99.96                	     	42    	750    	0      	0      	0        	0      	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_titan/run019/stratixiv_arch.timing.xml/ucsb_152_tap_fir_stratixiv_arch_timing.blif/common	1002628    	13                	29                 	26295              	20086                	1                 	12417               	792                   	39          	29           	1131             	LAB                      	auto       	10.55    	77664                	46.68     	5.15355       	-4909               	-4.15355            	88316            	31125            	42818                   	37014237         	5005357        	0                     	0                    	2.17765e+07       	19254.2              	14                               	5.18659            	-5600.92 	-4.18659 	0       	0       	4.96                
