
---------- Begin Simulation Statistics ----------
final_tick                                74618777000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 347194                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687776                       # Number of bytes of host memory used
host_op_rate                                   405615                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   288.02                       # Real time elapsed on the host
host_tick_rate                              259071718                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     116826593                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074619                       # Number of seconds simulated
sim_ticks                                 74618777000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     116826593                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.492376                       # CPI: cycles per instruction
system.cpu.discardedOps                        502210                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        10995174                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.670073                       # IPC: instructions per cycle
system.cpu.numCycles                        149237554                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                65231396     55.84%     55.84% # Class of committed instruction
system.cpu.op_class_0::IntMult                 602374      0.52%     56.35% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            783705      0.67%     57.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     57.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            769156      0.66%     57.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            311548      0.27%     57.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv            152211      0.13%     58.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           950762      0.81%     58.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            86008      0.07%     58.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         12802      0.01%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     58.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               30319972     25.95%     84.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite              17605374     15.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                116826593                       # Class of committed instruction
system.cpu.tickCycles                       138242380                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         20203                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1751                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       635492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1276789                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6086526                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5250351                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            188534                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3802611                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3799100                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.907669                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  256873                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          154262                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                235                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           154027                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          199                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     46845828                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46845828                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     46870565                       # number of overall hits
system.cpu.dcache.overall_hits::total        46870565                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1090649                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1090649                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1091128                       # number of overall misses
system.cpu.dcache.overall_misses::total       1091128                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  13391328500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13391328500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13391328500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13391328500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     47936477                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47936477                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     47961693                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47961693                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022752                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022752                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022750                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022750                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12278.311813                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12278.311813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12272.921692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12272.921692                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          822                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   164.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       625235                       # number of writebacks
system.cpu.dcache.writebacks::total            625235                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       454654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       454654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       454654                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       454654                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       635995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       635995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       636473                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       636473                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8726166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8726166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8741303500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8741303500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013267                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013267                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013270                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13720.495444                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13720.495444                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13733.973790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13733.973790                       # average overall mshr miss latency
system.cpu.dcache.replacements                 632379                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     30367983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30367983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        94073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         94073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1387756000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1387756000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30462056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30462056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14751.905435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14751.905435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          935                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          935                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        93138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        93138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1276430500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1276430500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003058                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003058                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13704.723099                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13704.723099                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16477676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16477676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       996573                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       996573                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12003476500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12003476500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     17474249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17474249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12044.753872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12044.753872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       453719                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       453719                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       542854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       542854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7449643000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7449643000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 13723.106029                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13723.106029                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        24737                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         24737                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          479                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          479                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        25216                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        25216                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.018996                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018996                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          478                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          478                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     15137000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     15137000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018956                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018956                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 31667.364017                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 31667.364017                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          169                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          169                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            3                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            3                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data        96000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total        96000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          172                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          172                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.017442                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.017442                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data        32000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total        32000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            3                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            3                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data        93000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total        93000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.017442                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data        31000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        31000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          164                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          164                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012048                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012048                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       156000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       156000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.012048                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.012048                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  74618777000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4056.429061                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47507370                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            636475                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.641376                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4056.429061                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990339                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990339                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96560525                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96560525                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74618777000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74618777000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74618777000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            37713597                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17237841                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          14149300                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26215552                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26215552                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26215552                       # number of overall hits
system.cpu.icache.overall_hits::total        26215552                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4828                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4828                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4828                       # number of overall misses
system.cpu.icache.overall_misses::total          4828                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    271310500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    271310500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    271310500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    271310500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26220380                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26220380                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26220380                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26220380                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56195.215410                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56195.215410                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56195.215410                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56195.215410                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3107                       # number of writebacks
system.cpu.icache.writebacks::total              3107                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         4828                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4828                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4828                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4828                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    266482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    266482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    266482500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    266482500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000184                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000184                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000184                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000184                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55195.215410                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55195.215410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55195.215410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55195.215410                       # average overall mshr miss latency
system.cpu.icache.replacements                   3107                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26215552                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26215552                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4828                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4828                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    271310500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    271310500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26220380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26220380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56195.215410                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56195.215410                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4828                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4828                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    266482500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    266482500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55195.215410                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55195.215410                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  74618777000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1716.919379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26220380                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4828                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5430.898923                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1716.919379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.838340                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.838340                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1721                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1709                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.840332                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52445588                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52445588                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74618777000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74618777000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74618777000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  74618777000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   116826593                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1572                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               619484                       # number of demand (read+write) hits
system.l2.demand_hits::total                   621056                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1572                       # number of overall hits
system.l2.overall_hits::.cpu.data              619484                       # number of overall hits
system.l2.overall_hits::total                  621056                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3256                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16946                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20202                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3256                       # number of overall misses
system.l2.overall_misses::.cpu.data             16946                       # number of overall misses
system.l2.overall_misses::total                 20202                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    242648500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1268229000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1510877500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    242648500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1268229000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1510877500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4828                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           636430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               641258                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4828                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          636430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              641258                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.674399                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.026627                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.031504                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.674399                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.026627                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.031504                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74523.495086                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74839.431134                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74788.511039                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74523.495086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74839.431134                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74788.511039                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20190                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20190                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    210077000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1098097000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1308174000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    210077000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1098097000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1308174000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.674192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.026609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.031485                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.674192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.026609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.031485                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64539.784946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64841.865958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64793.164933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64539.784946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64841.865958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64793.164933                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       625235                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           625235                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       625235                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       625235                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3080                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3080                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3080                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3080                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            528225                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                528225                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           14587                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14587                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1084077000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1084077000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        542812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            542812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.026873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.026873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74318.022897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74318.022897                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        14587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    938207000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    938207000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.026873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.026873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64318.022897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64318.022897                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    242648500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    242648500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4828                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4828                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.674399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.674399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74523.495086                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74523.495086                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3255                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3255                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    210077000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    210077000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.674192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.674192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64539.784946                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64539.784946                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         91259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             91259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    184152000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    184152000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        93618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         93618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.025198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.025198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78063.586265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78063.586265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    159890000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    159890000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.025081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.025081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68096.252129                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68096.252129                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            32                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                32                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           45                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            45                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.288889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.288889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       253500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       253500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.288889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.288889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  74618777000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 19693.476806                       # Cycle average of tags in use
system.l2.tags.total_refs                     1275013                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20235                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     63.010279                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      43.306335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3237.101917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16413.068553                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.024697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.125222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.150249                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         20203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20203                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.154137                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10220539                       # Number of tag accesses
system.l2.tags.data_accesses                 10220539                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74618777000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     16935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               59519                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20190                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                 20190                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  323040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      4.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   52981937000                       # Total gap between requests
system.mem_ctrls.avgGap                    2624167.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       270960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 697947.649289400782                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3631257.585473426152                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3255                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        16935                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     77056000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    402538500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23673.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     23769.62                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       270960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        323040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3255                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        16935                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          20190                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       697948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3631258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          4329205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       697948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       697948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       697948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3631258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         4329205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                20190                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          827                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1274                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1094                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               101032000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             100950000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          479594500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5004.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           23754.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               18062                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.46                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2128                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   607.218045                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   435.429917                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   384.675619                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          209      9.82%      9.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          343     16.12%     25.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          196      9.21%     35.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          199      9.35%     44.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          158      7.42%     51.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           83      3.90%     55.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           53      2.49%     58.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           36      1.69%     60.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          851     39.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2128                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1292160                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               17.316821                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.14                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  74618777000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         8325240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4424970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       74634420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5890095120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2052269040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  26925384000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   34955132790                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   468.449554                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  69978780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2491580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2148417000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         6868680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3650790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       69522180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5890095120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1791753390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  27144765600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   34906655760                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.799891                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  70550320500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2491580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1576876500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  74618777000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5603                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14587                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14587                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5603                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        40393                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  40393                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       323040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  323040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20203                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20203    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20203                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  74618777000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            24759500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46254500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             98446                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       625235                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3107                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           542812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          542812                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4828                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        93618                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           45                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           45                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        12763                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1905329                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1918092                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       126960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     20186640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               20313600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           641303                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002740                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052271                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 639546     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1757      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             641303                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  74618777000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          952565500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4828499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         636458488                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
