// Seed: 4035986672
module module_0 ();
  logic id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  assign module_1.id_44 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd37,
    parameter id_36 = 32'd28
) (
    output wire id_0,
    input wand id_1,
    output uwire id_2,
    output tri0 id_3,
    input wand id_4,
    input wor id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wor id_9,
    input supply1 id_10,
    input wand _id_11,
    input tri1 id_12,
    input tri id_13,
    output tri id_14,
    input supply1 id_15,
    input wand id_16,
    input wand id_17,
    output supply0 id_18,
    input tri1 id_19,
    input wire id_20,
    input wor id_21,
    output wire id_22,
    input tri0 id_23,
    inout wire id_24,
    output tri0 id_25,
    input tri1 id_26,
    output wor id_27,
    output tri0 id_28,
    input uwire id_29,
    output supply1 id_30,
    output tri id_31,
    input tri0 id_32,
    input tri id_33,
    inout wor id_34,
    input tri0 id_35,
    input tri0 _id_36,
    output uwire id_37,
    input wand id_38,
    input uwire id_39,
    output wand id_40,
    output logic id_41,
    output tri1 id_42,
    input tri0 id_43,
    output supply1 id_44
);
  always @(id_6 or id_32 < -1) id_41 = id_32 == 1'b0;
  module_0 modCall_1 ();
  logic [id_36 : id_11] id_46 = id_36 == "";
  wire id_47;
endmodule
