Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin32) Build 329390 Wed Oct 16 18:28:36 MDT 2013
| Date         : Thu Feb 19 00:15:30 2015
| Host         : agilehw-laptop running 32-bit Ubuntu 10.04.4 LTS
| Command      : report_timing_summary -file FinalDesign_wrapper_timing_summary_routed.rpt -pb FinalDesign_wrapper_timing_summary_routed.pb
| Design       : FinalDesign_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.08 2013-09-28
--------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 2 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 2 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 22 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 8 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.216    -1995.136                    361                12730        0.055        0.000                      0                12584        0.757        0.000                       0                  6076  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                        ------------         ----------      --------------
FinalDesign_i/clk_wiz_0/inst/clk_in1                                         {0.000 5.000}        10.000          100.000         
  clk_out1_FinalDesign_clk_wiz_0_0                                           {0.000 3.367}        6.734           148.500         
  clkfbout_FinalDesign_clk_wiz_0_0                                           {0.000 20.000}       40.000          25.000          
FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/clk_in1  {0.000 3.333}        6.667           149.992         
  clk_out1_clk_wiz_0_1                                                       {0.000 1.667}        3.333           299.985         
  clkfbout_clk_wiz_0_1                                                       {0.000 3.333}        6.667           149.992         
clk_fpga_0                                                                   {0.000 6.499}        12.999          76.929          
clk_fpga_1                                                                   {0.000 3.500}        7.000           142.857         
clk_fpga_2                                                                   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FinalDesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                           8.751        0.000                       0                     3  
  clk_out1_FinalDesign_clk_wiz_0_0                                                -0.731       -7.774                     28                 2756        0.060        0.000                      0                 2744        2.387        0.000                       0                  1859  
  clkfbout_FinalDesign_clk_wiz_0_0                                                                                                                                                                                            37.845        0.000                       0                     2  
FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/clk_in1                                                                                                                                                    5.418        0.000                       0                     3  
  clk_out1_clk_wiz_0_1                                                            -0.696      -27.467                     99                  143        0.266        0.000                      0                  143        0.757        0.000                       0                    20  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                         4.512        0.000                       0                     2  
clk_fpga_0                                                                         6.039        0.000                      0                 2829        0.055        0.000                      0                 2829        5.519        0.000                       0                  1491  
clk_fpga_1                                                                        -0.256       -3.332                     36                 6716        0.064        0.000                      0                 6686        2.250        0.000                       0                  2699  
clk_fpga_2                                                                                                                                                                                                                     7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                        clk_out1_FinalDesign_clk_wiz_0_0       11.514        0.000                      0                   42                                                                        
clk_fpga_1                        clk_out1_FinalDesign_clk_wiz_0_0       -4.929      -80.928                     17                   31        0.859        0.000                      0                   17  
clk_fpga_1                        clk_out1_clk_wiz_0_1                   -9.216    -1783.708                    253                  253        0.769        0.000                      0                  253  
clk_out1_FinalDesign_clk_wiz_0_0  clk_fpga_0                              4.878        0.000                      0                   34                                                                        
clk_out1_FinalDesign_clk_wiz_0_0  clk_fpga_1                              4.513        0.000                      0                   14                                                                        
clk_out1_clk_wiz_0_1              clk_fpga_1                             -5.063     -114.357                     26                   26        0.210        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_fpga_1            clk_fpga_1                  2.239        0.000                      0                   33        0.305        0.000                      0                   33  
**async_default**     clk_fpga_1            clk_out1_clk_wiz_0_1       -5.036       -5.036                      1                    1        1.356        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FinalDesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  FinalDesign_i/clk_wiz_0/inst/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FinalDesign_i/clk_wiz_0/inst/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { FinalDesign_i/clk_wiz_0/inst/clk_in1 }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_FinalDesign_clk_wiz_0_0
  To Clock:  clk_out1_FinalDesign_clk_wiz_0_0

Setup :           28  Failing Endpoints,  Worst Slack       -0.731ns,  Total Violation       -7.774ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.731ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum25rjd4fdhl14fea/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1npyq3kump1pvukh2invkgh3f0zggnl5riz3d5rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum4r5yur5crtrv5csa/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_FinalDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_FinalDesign_clk_wiz_0_0 rise@6.734ns - clk_out1_FinalDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.419ns (6.299%)  route 6.233ns (93.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 8.277 - 6.734 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_FinalDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.762     1.762    FinalDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    FinalDesign_i/clk_wiz_0/inst/clk_out1_FinalDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  FinalDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.651     1.654    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X43Y88                                                      r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum25rjd4fdhl14fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.419     2.073 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum25rjd4fdhl14fea/Q
                         net (fo=327, routed)         6.233     8.306    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioedzal4saynb[2]
    SLICE_X55Y98         FDRE                                         r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1npyq3kump1pvukh2invkgh3f0zggnl5riz3d5rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum4r5yur5crtrv5csa/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_FinalDesign_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y18                                    0.000     6.734 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.570     8.304    FinalDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     4.955 r  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.646    FinalDesign_i/clk_wiz_0/inst/clk_out1_FinalDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  FinalDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.540     8.277    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X55Y98                                                      r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1npyq3kump1pvukh2invkgh3f0zggnl5riz3d5rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum4r5yur5crtrv5csa/C
                         clock pessimism              0.014     8.291    
                         clock uncertainty           -0.114     8.176    
    SLICE_X55Y98         FDRE (Setup_fdre_C_R)       -0.601     7.575    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1npyq3kump1pvukh2invkgh3f0zggnl5riz3d5rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum4r5yur5crtrv5csa
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 -0.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum25rjd4fdhx2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgoix2ki5riz35csa/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_FinalDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_FinalDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_FinalDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.226ns (54.196%)  route 0.191ns (45.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_FinalDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.580     0.580    FinalDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    FinalDesign_i/clk_wiz_0/inst/clk_out1_FinalDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  FinalDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.550     0.552    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X52Y85                                                      r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum25rjd4fdhx2ki/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.128     0.680 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum25rjd4fdhx2ki/Q
                         net (fo=28, routed)          0.191     0.871    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsfg5tl3y5onspizpu1pvx5yq3e31d13pwn3d3my33dljsjvd4eg3xtdgoonspgx1x0z5cdqmatapsjqnbpseig5rizz5csh2kgppyui
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.098     0.969 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsiso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp4fdhel4fepyum45rjd2i5gd/O
                         net (fo=1, routed)           0.000     0.969    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsig5tl3e31d13pwn3d3my33dljsjvd4eguzaye5ary0titrp2rcbsl2igu52kgoix2ki5riz35cshyr4nb
    SLICE_X49Y86         FDRE                                         r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgoix2ki5riz35csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_FinalDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18                                    0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.846     0.846    FinalDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    FinalDesign_i/clk_wiz_0/inst/clk_out1_FinalDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  FinalDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.821     0.823    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X49Y86                                                      r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgoix2ki5riz35csa/C
                         clock pessimism             -0.005     0.818    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.091     0.909    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgoix2ki5riz35csa
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_FinalDesign_clk_wiz_0_0
Waveform:           { 0 3.367 }
Period:             6.734
Sources:            { FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     6.734   4.158    RAMB36_X4Y6      FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/fifo_ram_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   6.734   206.626  MMCME2_ADV_X0Y0  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     3.367   2.387    SLICE_X50Y93     FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1npyq3kump1nix5u4rpsph2kgppyur5cdkiil5cbvh4ira14fdhx2ki5rizx5cshzerfxb/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     3.367   2.387    SLICE_X54Y87     FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pw4n412wp4ehayrgebe5yin5a5zcedpyum25rjd2sis1x345oh1pg5n4lh4brcmicj5qq14b5seig5epzl/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_FinalDesign_clk_wiz_0_0
  To Clock:  clkfbout_FinalDesign_clk_wiz_0_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_FinalDesign_clk_wiz_0_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155     40.000  37.845   BUFGCTRL_X0Y2    FinalDesign_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y0  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/clk_in1
  To Clock:  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        5.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/clk_in1
Waveform:           { 0 3.3335 }
Period:             6.667
Sources:            { FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/clk_in1 }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     6.667   5.418   MMCME2_ADV_X1Y0  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKIN1    n/a            100.000   6.667   93.333  MMCME2_ADV_X1Y0  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           99  Failing Endpoints,  Worst Slack       -0.696ns,  Total Violation      -27.467ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.696ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/read_cycle_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@3.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.580ns (17.807%)  route 2.677ns (82.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 4.856 - 3.333 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        1.806     1.806    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clkout1_buf/O
                         net (fo=31, routed)          1.667     1.670    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk_i
    SLICE_X39Y48                                                      r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/read_cycle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDPE (Prop_fdpe_C_Q)         0.456     2.126 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/read_cycle_reg/Q
                         net (fo=11, routed)          1.337     3.463    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/read_cycle
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124     3.587 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/blk_mem_i_5/O
                         net (fo=14, routed)          1.340     4.927    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/addra[5]
    RAMB36_X2Y12         RAMB36E1                                     r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16                                    0.000     3.333 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        1.612     4.946    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.246    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.337 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     4.856    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/clka
    RAMB36_X2Y12                                                      r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     4.856    
                         clock uncertainty           -0.059     4.797    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     4.231    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.231    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                 -0.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        0.597     0.597    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clkout1_buf/O
                         net (fo=31, routed)          0.561     0.563    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y48                                                      r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=24, routed)          0.177     0.904    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X42Y48         LUT2 (Prop_lut2_I1_O)        0.045     0.949 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.949    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/n_0_no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1
    SLICE_X42Y48         FDRE                                         r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16                                    0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        0.864     0.864    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clkout1_buf/O
                         net (fo=31, routed)          0.828     0.830    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y48                                                      r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism             -0.267     0.563    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120     0.683    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform:           { 0 1.66675 }
Period:             3.333
Sources:            { FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     3.333   0.757    RAMB18_X2Y18     FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   3.333   210.027  MMCME2_ADV_X1Y0  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500     1.667   1.167    SLICE_X42Y48     FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     1.667   1.167    SLICE_X42Y48     FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        4.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform:           { 0 3.3335 }
Period:             6.667
Sources:            { FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155     6.667   4.512    BUFGCTRL_X0Y3    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   6.667   206.693  MMCME2_ADV_X1Y0  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 1.924ns (29.182%)  route 4.669ns (70.818%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 16.992 - 12.999 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780     2.780    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.881 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1491, routed)        1.700     4.581    FinalDesign_i/zed_hdmi_iic_0/U0/s_axi_aclk
    SLICE_X58Y80                                                      r  FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.518     5.099 r  FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/Q
                         net (fo=9, routed)           1.874     6.973    FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]
    SLICE_X50Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.097 r  FinalDesign_i/zed_hdmi_iic_0/U0/FSM_onehot_scl_state[8]_i_26/O
                         net (fo=1, routed)           0.000     7.097    FinalDesign_i/zed_hdmi_iic_0/U0/n_0_FSM_onehot_scl_state[8]_i_26
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.477 f  FinalDesign_i/zed_hdmi_iic_0/U0/FSM_onehot_scl_state_reg[8]_i_12/CO[3]
                         net (fo=3, routed)           1.456     8.933    FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.452     9.385 r  FinalDesign_i/zed_hdmi_iic_0/U0/q_int[0]_i_11/O
                         net (fo=1, routed)           0.296     9.681    FinalDesign_i/zed_hdmi_iic_0/U0/n_0_q_int[0]_i_11
    SLICE_X61Y80         LUT6 (Prop_lut6_I2_O)        0.326    10.007 r  FinalDesign_i/zed_hdmi_iic_0/U0/q_int[0]_i_8/O
                         net (fo=1, routed)           0.452    10.459    FinalDesign_i/zed_hdmi_iic_0/U0/n_0_q_int[0]_i_8
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124    10.583 r  FinalDesign_i/zed_hdmi_iic_0/U0/q_int[0]_i_1__0/O
                         net (fo=10, routed)          0.592    11.175    FinalDesign_i/zed_hdmi_iic_0/U0/n_0_q_int[0]_i_1__0
    SLICE_X58Y80         FDRE                                         r  FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0                                          0.000    12.999 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    15.375    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.466 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1491, routed)        1.526    16.992    FinalDesign_i/zed_hdmi_iic_0/U0/s_axi_aclk
    SLICE_X58Y80                                                      r  FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
                         clock pessimism              0.588    17.580    
                         clock uncertainty           -0.198    17.382    
    SLICE_X58Y80         FDRE (Setup_fdre_C_CE)      -0.169    17.213    FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         17.213    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  6.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.195 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1491, routed)        0.576     1.771    FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X31Y93                                                      r  FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.912 r  FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     2.022    FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/trans_in[8]
    SLICE_X30Y93         SRLC32E                                      r  FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.373 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1491, routed)        0.844     2.217    FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X30Y93                                                      r  FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.433     1.784    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.967    FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 6.4995 }
Period:             12.999
Sources:            { FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155     12.999  10.844  BUFGCTRL_X0Y17  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     6.499   5.519   SLICE_X36Y86    FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980     6.499   5.519   SLICE_X36Y86    FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           36  Failing Endpoints,  Worst Slack       -0.256ns,  Total Violation       -3.332ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 1.148ns (17.206%)  route 5.524ns (82.794%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 10.991 - 7.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.668     2.668    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.769 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        1.647     4.416    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/m_axi_mm2s_aclk
    SLICE_X40Y62                                                      r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     4.872 f  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/Q
                         net (fo=10, routed)          2.314     7.186    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/p_23_out
    SLICE_X23Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_5/O
                         net (fo=3, routed)           0.983     8.292    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_5
    SLICE_X8Y36          LUT4 (Prop_lut4_I1_O)        0.116     8.408 f  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=7, routed)           0.728     9.136    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_gpregsm1.curr_fwft_state[1]_i_2
    SLICE_X6Y40          LUT6 (Prop_lut6_I2_O)        0.328     9.464 f  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=9, routed)           0.780    10.244    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.124    10.368 r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.720    11.088    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB36_X0Y8          RAMB36E1                                     r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0                                          0.000     7.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.284     9.284    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.375 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        1.617    10.991    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/m_axi_mm2s_aclk
    RAMB36_X0Y8                                                       r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.394    11.385    
                         clock uncertainty           -0.111    11.275    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.832    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                 -0.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[4]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.769%)  route 0.248ns (60.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.124     1.124    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        0.593     1.742    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/m_axi_mm2s_aclk
    SLICE_X8Y37                                                       r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.906 r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5]/Q
                         net (fo=1, routed)           0.248     2.155    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/dm2linebuf_mm2s_tdata[13]
    RAMB36_X0Y6          FIFO36E1                                     r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.289     1.289    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.318 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        0.898     2.216    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/m_axi_mm2s_aclk
    RAMB36_X0Y6                                                       r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.421     1.795    
    RAMB36_X0Y6          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[4])
                                                      0.296     2.091    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 3.5 }
Period:             7.000
Sources:            { FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884     7.000   3.116  DSP48_X3Y16   FinalDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsairqfyybeiid4jtr52igusp4ehcbvgcheit4ehfl12maatr15cdjqac5auxm/obsahupzceda/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X94Y37  FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsabeireagdzmj4jtr52igusp4ehac2r4edpykictx2io2putxm1pw1zrtpvgzjzpyq2mcddp4ehkqq0eiqcmjhhfcpureeyssiiusoj5cdjqim5eiqn4nptn54npth/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X92Y39  FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusp4ehac2r4edpykictx2io2putxm1pw1zrtpvgzjzpyq2mcddp4ehkqq0eiqcmjhhfcpureeyssiiusoj5cdjqim5eiqn4nptn54nyxzy3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y18  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_FinalDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.514ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.514ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3q5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum05rjd4fdhmh4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0)
  Path Group:             clk_out1_FinalDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.298ns  (logic 0.478ns (36.827%)  route 0.820ns (63.173%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85                                      0.000     0.000 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3q5yui/C
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3q5yui/Q
                         net (fo=1, routed)           0.820     1.298    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152iohujyf4jgbue1[37]
    SLICE_X54Y86         FDRE                                         r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum05rjd4fdhmh4fea/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X54Y86         FDRE (Setup_fdre_C_D)       -0.187    12.812    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum05rjd4fdhmh4fea
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                 11.514    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_FinalDesign_clk_wiz_0_0

Setup :           17  Failing Endpoints,  Worst Slack       -4.929ns,  Total Violation      -80.928ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.859ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.929ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkeiab5qaek5a5zcedpyum35rja/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_FinalDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out1_FinalDesign_clk_wiz_0_0 rise@3367.003ns - clk_fpga_1 rise@3367.000ns)
  Data Path Delay:        1.212ns  (logic 0.580ns (47.862%)  route 0.632ns (52.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 3368.473 - 3367.003 ) 
    Source Clock Delay      (SCD):    4.402ns = ( 3371.401 - 3367.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                   3367.000  3367.000 r  
    PS7_X0Y0             PS7                          0.000  3367.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.668  3369.667    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3369.769 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        1.633  3371.402    FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X44Y76                                                      r  FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.456  3371.858 f  FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.280  3372.138    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/resetn
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124  3372.262 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsfso3r34x1g4r4wmo4rvuze0r5cdkzcijrhyacfpqrx4eptd/O
                         net (fo=11, routed)          0.352  3372.614    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsng5tl3e31d13pwn3d3my33dljsjvd4egvseqtcpqaek5bdp2i5gd
    SLICE_X44Y77         FDRE                                         r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkeiab5qaek5a5zcedpyum35rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_FinalDesign_clk_wiz_0_0 rise edge)
                                                   3367.003  3367.003 r  
    BUFGCTRL_X0Y18                                    0.000  3367.003 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.570  3368.573    FinalDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349  3365.224 r  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691  3366.915    FinalDesign_i/clk_wiz_0/inst/clk_out1_FinalDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3367.006 r  FinalDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.467  3368.473    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X44Y77                                                      r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkeiab5qaek5a5zcedpyum35rja/C
                         clock pessimism              0.000  3368.473    
                         clock uncertainty           -0.360  3368.113    
    SLICE_X44Y77         FDRE (Setup_fdre_C_R)       -0.429  3367.684    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkeiab5qaek5a5zcedpyum35rja
  -------------------------------------------------------------------
                         required time                       3367.684    
                         arrival time                       -3372.614    
  -------------------------------------------------------------------
                         slack                                 -4.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdki2fj5seiscezx2rcbc/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_FinalDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_FinalDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.190ns (41.869%)  route 0.264ns (58.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.124     1.124    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        0.544     1.693    FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X44Y76                                                      r  FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141     1.834 r  FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.264     2.098    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/resetn
    SLICE_X45Y83         LUT5 (Prop_lut5_I4_O)        0.049     2.147 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsaso3r34x1g4r4wmo4rvuze0r5cdki2fj5seiscezx2i5gd/O
                         net (fo=1, routed)           0.000     2.147    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioh5tz5a5dsrd
    SLICE_X45Y83         FDRE                                         r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdki2fj5seiscezx2rcbc/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_FinalDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18                                    0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.846     0.846    FinalDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    FinalDesign_i/clk_wiz_0/inst/clk_out1_FinalDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  FinalDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.819     0.821    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X45Y83                                                      r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdki2fj5seiscezx2rcbc/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.360     1.181    
    SLICE_X45Y83         FDRE (Hold_fdre_C_D)         0.107     1.288    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdki2fj5seiscezx2rcbc
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.859    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          253  Failing Endpoints,  Worst Slack       -9.216ns,  Total Violation    -1783.709ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.769ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.216ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_pixelProcessor_IO/ingress_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_clk_wiz_0_1 rise@70.004ns - clk_fpga_1 rise@70.000ns)
  Data Path Delay:        5.648ns  (logic 1.076ns (19.051%)  route 4.572ns (80.949%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 71.587 - 70.004 ) 
    Source Clock Delay      (SCD):    4.438ns = ( 74.438 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.668    72.668    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    72.769 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        1.669    74.438    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/clk
    SLICE_X37Y45                                                      r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_pixelProcessor_IO/ingress_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.456    74.894 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_pixelProcessor_IO/ingress_cnt_reg[4]/Q
                         net (fo=8, routed)           0.640    75.533    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/ingress_cnt[4]
    SLICE_X38Y45         LUT3 (Prop_lut3_I2_O)        0.124    75.657 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/oTREADY_INST_0_i_2/O
                         net (fo=5, routed)           0.829    76.486    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/n_0_oTREADY_INST_0_i_2
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.124    76.610 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/blk_mem_i_12/O
                         net (fo=9, routed)           0.680    77.290    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/n_0_blk_mem_i_12
    SLICE_X38Y43         LUT3 (Prop_lut3_I1_O)        0.124    77.414 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/egress_ptr[4]_i_2/O
                         net (fo=1, routed)           0.302    77.716    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/n_0_egress_ptr[4]_i_2
    SLICE_X38Y44         LUT5 (Prop_lut5_I1_O)        0.124    77.840 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/egress_ptr[4]_i_1/O
                         net (fo=2, routed)           0.466    78.306    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/n_0_egress_ptr[4]_i_1
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.124    78.430 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/blk_mem_i_6/O
                         net (fo=14, routed)          1.656    80.086    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/addra[4]
    RAMB36_X3Y11         RAMB36E1                                     r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.004    70.004 r  
    BUFGCTRL_X0Y16                                    0.000    70.004 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        1.612    71.616    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    68.190 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    69.915    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    70.007 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clkout1_buf/O
                         net (fo=31, routed)          1.580    71.587    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/clka
    RAMB36_X3Y11                                                      r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    71.587    
                         clock uncertainty           -0.151    71.436    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    70.870    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         70.870    
                         arrival time                         -80.086    
  -------------------------------------------------------------------
                         slack                                 -9.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_pixelProcessor_IO/wdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.450%)  route 0.213ns (56.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.124     1.124    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        0.562     1.711    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/clk
    SLICE_X32Y39                                                      r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_pixelProcessor_IO/wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.164     1.875 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_pixelProcessor_IO/wdata_reg[0]/Q
                         net (fo=1, routed)           0.213     2.089    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/dina[0]
    RAMB18_X2Y18         RAMB18E1                                     r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16                                    0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        0.864     0.864    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clkout1_buf/O
                         net (fo=31, routed)          0.871     0.873    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/clka
    RAMB18_X2Y18                                                      r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.151     1.024    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.320    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.769    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_FinalDesign_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.878ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgny52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0)
  Destination:            FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wpyq2daeyd2smdil2rcbx2kgnpyur5crtoh5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.751ns  (logic 0.456ns (26.041%)  route 1.295ns (73.959%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97                                      0.000     0.000 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgny52ki/C
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgny52ki/Q
                         net (fo=1, routed)           1.295     1.751    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioedzal40q22ataa[19]
    SLICE_X45Y86         FDRE                                         r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wpyq2daeyd2smdil2rcbx2kgnpyur5crtoh5csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X45Y86         FDRE (Setup_fdre_C_D)       -0.105     6.629    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wpyq2daeyd2smdil2rcbx2kgnpyur5crtoh5csa
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.751    
  -------------------------------------------------------------------
                         slack                                  4.878    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_FinalDesign_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.513ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0)
  Destination:            FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        2.174ns  (logic 0.715ns (32.891%)  route 1.459ns (67.109%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y30                                      0.000     0.000 r  FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3_reg/C
    SLICE_X76Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3_reg/Q
                         net (fo=2, routed)           0.832     1.251    FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3
    SLICE_X77Y29         LUT1 (Prop_lut1_I0_O)        0.296     1.547 r  FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/req_wr_dom_1_i_1/O
                         net (fo=1, routed)           0.627     2.174    FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/rd_to_wr_req
    SLICE_X76Y29         FDRE                                         r  FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X76Y29         FDRE (Setup_fdre_C_D)       -0.047     6.687    FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_1_reg
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -2.174    
  -------------------------------------------------------------------
                         slack                                  4.513    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_fpga_1

Setup :           26  Failing Endpoints,  Worst Slack       -5.063ns,  Total Violation     -114.357ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.063ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rdata_0_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.168ns  (clk_fpga_1 rise@3297.000ns - clk_out1_clk_wiz_0_1 rise@3296.832ns)
  Data Path Delay:        7.311ns  (logic 0.642ns (8.782%)  route 6.669ns (91.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 3300.870 - 3297.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 3298.500 - 3296.832 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   3296.832  3296.832 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3296.832 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        1.806  3298.637    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  3294.844 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  3296.733    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  3296.834 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clkout1_buf/O
                         net (fo=31, routed)          1.666  3298.500    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y48                                                      r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518  3299.019 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=24, routed)          6.669  3305.687    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124  3305.811 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.000  3305.811    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rdata_0_i[17]
    SLICE_X45Y48         FDCE                                         r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rdata_0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   3297.000  3297.000 r  
    PS7_X0Y0                                          0.000  3297.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.284  3299.284    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3299.375 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        1.495  3300.870    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/clk
    SLICE_X45Y48                                                      r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rdata_0_reg[17]/C
                         clock pessimism              0.000  3300.870    
                         clock uncertainty           -0.151  3300.719    
    SLICE_X45Y48         FDCE (Setup_fdce_C_D)        0.029  3300.749    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rdata_0_reg[17]
  -------------------------------------------------------------------
                         required time                       3300.748    
                         arrival time                       -3305.811    
  -------------------------------------------------------------------
                         slack                                 -5.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rdata_0_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.630ns (31.566%)  route 1.366ns (68.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        0.597     0.597    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clkout1_buf/O
                         net (fo=31, routed)          0.602     0.604    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/clka
    RAMB36_X2Y7                                                       r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.585     1.189 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.366     2.555    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/I12[0]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.600 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           0.000     2.600    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rdata_0_i[20]
    SLICE_X41Y48         FDCE                                         r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rdata_0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.289     1.289    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.318 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        0.830     2.148    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/clk
    SLICE_X41Y48                                                      r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rdata_0_reg[20]/C
                         clock pessimism              0.000     2.148    
                         clock uncertainty            0.151     2.298    
    SLICE_X41Y48         FDCE (Hold_fdce_C_D)         0.092     2.390    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rdata_0_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.580ns (13.433%)  route 3.738ns (86.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 11.034 - 7.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.668     2.668    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.769 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        1.633     4.402    FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X44Y76                                                      r  FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.456     4.858 r  FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          2.400     7.258    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/aresetn
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.382 f  FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=136, routed)         1.338     8.719    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1
    SLICE_X1Y43          FDPE                                         f  FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0                                          0.000     7.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.284     9.284    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.375 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        1.659    11.034    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/aclk
    SLICE_X1Y43                                                       r  FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/C
                         clock pessimism              0.394    11.428    
                         clock uncertainty           -0.111    11.317    
    SLICE_X1Y43          FDPE (Recov_fdpe_C_PRE)     -0.359    10.958    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  2.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.521%)  route 0.113ns (44.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.124     1.124    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        0.625     1.774    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/aclk
    SLICE_X1Y45                                                       r  FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.915 f  FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.113     2.028    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/RST
    SLICE_X2Y45          FDCE                                         f  FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.289     1.289    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.318 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        0.895     2.213    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/aclk
    SLICE_X2Y45                                                       r  FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.422     1.790    
    SLICE_X2Y45          FDCE (Remov_fdce_C_CLR)     -0.067     1.723    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -5.036ns,  Total Violation       -5.036ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.036ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rst_i_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/read_cycle_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_clk_wiz_0_1 rise@70.004ns - clk_fpga_1 rise@70.000ns)
  Data Path Delay:        1.587ns  (logic 0.642ns (40.450%)  route 0.945ns (59.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 71.500 - 70.004 ) 
    Source Clock Delay      (SCD):    4.439ns = ( 74.439 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.668    72.668    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    72.769 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        1.670    74.439    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/clk
    SLICE_X38Y49                                                      r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rst_i_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518    74.957 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rst_i_n_reg/Q
                         net (fo=1, routed)           0.416    75.373    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/rst_i_n
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.497 f  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/read_cycle_i_2/O
                         net (fo=1, routed)           0.529    76.026    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/n_0_inst/s1/my_qpram/read_cycle_i_2
    SLICE_X39Y48         FDPE                                         f  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/read_cycle_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.004    70.004 r  
    BUFGCTRL_X0Y16                                    0.000    70.004 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        1.612    71.616    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    68.190 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    69.915    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    70.007 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clkout1_buf/O
                         net (fo=31, routed)          1.493    71.500    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk_i
    SLICE_X39Y48                                                      r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/read_cycle_reg/C
                         clock pessimism              0.000    71.500    
                         clock uncertainty           -0.151    71.349    
    SLICE_X39Y48         FDPE (Recov_fdpe_C_PRE)     -0.359    70.990    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/read_cycle_reg
  -------------------------------------------------------------------
                         required time                         70.990    
                         arrival time                         -76.026    
  -------------------------------------------------------------------
                         slack                                 -5.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rst_i_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/read_cycle_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.209ns (39.498%)  route 0.320ns (60.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.124     1.124    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        0.563     1.712    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/clk
    SLICE_X38Y49                                                      r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rst_i_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164     1.876 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/rst_i_n_reg/Q
                         net (fo=1, routed)           0.146     2.023    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/rst_i_n
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.068 f  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/read_cycle_i_2/O
                         net (fo=1, routed)           0.174     2.241    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/n_0_inst/s1/my_qpram/read_cycle_i_2
    SLICE_X39Y48         FDPE                                         f  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/read_cycle_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16                                    0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2704, routed)        0.864     0.864    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clkout1_buf/O
                         net (fo=31, routed)          0.828     0.830    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk_i
    SLICE_X39Y48                                                      r  FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/read_cycle_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.151     0.981    
    SLICE_X39Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     0.886    FinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/read_cycle_reg
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  1.356    





