#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0xaaab20284850 .scope module, "preamble_detector_tb" "preamble_detector_tb" 2 3;
 .timescale -9 -12;
P_0xaaab20138790 .param/l "BANKS" 0 2 6, +C4<00000000000000000000000000000100>;
P_0xaaab201387d0 .param/l "BANK_WIDTH" 1 2 13, +C4<00000000000000000000000000000010>;
P_0xaaab20138810 .param/l "HI_THRESHOLD" 0 2 7, +C4<00000000000000000000000000001010>;
P_0xaaab20138850 .param/l "LENGTH" 0 2 5, +C4<00000000000000000000000000001010>;
P_0xaaab20138890 .param/l "LO_THRESHOLD" 0 2 8, +C4<00000000000000000000000000000110>;
P_0xaaab201388d0 .param/l "NUM_DATA" 0 2 11, +C4<00000000000000000000000000010100>;
P_0xaaab20138910 .param/l "NUM_JUNK" 0 2 10, +C4<00000000000000000000000000010100>;
P_0xaaab20138950 .param/l "SEND_DATA" 1 2 35, C4<10>;
P_0xaaab20138990 .param/l "SEND_JUNK" 1 2 35, C4<00>;
P_0xaaab201389d0 .param/l "SEND_PREA" 1 2 35, C4<01>;
P_0xaaab20138a10 .param/l "SEND_ZERO" 1 2 35, C4<11>;
v0xaaab202a8fd0_0 .var "clk", 0 0;
v0xaaab202a9090_0 .net "frequency_bank", 1 0, L_0xaaab201d45a0;  1 drivers
v0xaaab202a9180_0 .var "in_dat", 0 0;
v0xaaab202a9250_0 .var "in_vld", 0 0;
v0xaaab202a92f0_0 .var "next_state", 1 0;
v0xaaab202a9390_0 .net "out_dat", 0 0, v0xaaab202a3d80_0;  1 drivers
v0xaaab202a9430_0 .net "out_vld", 0 0, v0xaaab202a8980_0;  1 drivers
v0xaaab202a94d0_0 .net "postamble_detected", 0 0, L_0xaaab201d4cc0;  1 drivers
v0xaaab202a9570_0 .var "preamble", 9 0;
v0xaaab202a9610_0 .net "preamble_detected", 0 0, L_0xaaab201d5640;  1 drivers
v0xaaab202a96e0_0 .var/queue "queue";
v0xaaab202a9780_0 .var "rand_data", 0 0;
v0xaaab202a9840_0 .var/i "recv_count", 31 0;
v0xaaab202a9920_0 .var/i "send_count", 31 0;
v0xaaab202a9a00_0 .var "send_state", 1 0;
E_0xaaab201d8780 .event edge, v0xaaab202a9a00_0, v0xaaab202a9920_0;
S_0xaaab2025e130 .scope module, "preamble_detector_u1" "preamble_detector" 2 43, 3 1 0, S_0xaaab20284850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 1 "out_dat"
    .port_info 5 /OUTPUT 1 "out_vld"
    .port_info 6 /OUTPUT 2 "frequency_bank"
    .port_info 7 /OUTPUT 1 "preamble_detected"
    .port_info 8 /OUTPUT 1 "postamble_detected"
P_0xaaab2022c360 .param/l "BANKS" 0 3 3, +C4<00000000000000000000000000000100>;
P_0xaaab2022c3a0 .param/l "BANK_WIDTH" 1 3 18, +C4<00000000000000000000000000000010>;
P_0xaaab2022c3e0 .param/l "CORR_WIDTH" 1 3 19, +C4<00000000000000000000000000000100>;
P_0xaaab2022c420 .param/l "COUNT_WIDTH" 1 3 20, +C4<00000000000000000000000000001100>;
P_0xaaab2022c460 .param/l "DATA_STATE" 1 3 24, C4<10>;
P_0xaaab2022c4a0 .param/l "FIND_STATE" 1 3 23, C4<01>;
P_0xaaab2022c4e0 .param/l "HI_THRESHOLD" 0 3 4, +C4<00000000000000000000000000001010>;
P_0xaaab2022c520 .param/l "IDLE_STATE" 1 3 22, C4<00>;
P_0xaaab2022c560 .param/l "LENGTH" 0 3 2, +C4<00000000000000000000000000001010>;
P_0xaaab2022c5a0 .param/l "LO_THRESHOLD" 0 3 5, +C4<00000000000000000000000000000110>;
L_0xaaab201d5640 .functor AND 1, L_0xaaab202ba0c0, L_0xaaab202ba1b0, C4<1>, C4<1>;
L_0xaaab201d4cc0 .functor AND 1, L_0xaaab202ba430, L_0xaaab202ba570, C4<1>, C4<1>;
L_0xaaab201d45a0 .functor BUFZ 2, v0xaaab202a84b0_0, C4<00>, C4<00>, C4<00>;
L_0xaaab202bbb80 .functor OR 1, L_0xaaab202bb940, L_0xaaab202bba30, C4<0>, C4<0>;
L_0xaaab202bbc40 .functor AND 1, v0xaaab202a9250_0, L_0xaaab202bbb80, C4<1>, C4<1>;
L_0xaaab202bbe30 .functor AND 1, L_0xaaab202bbc40, L_0xaaab202bbd00, C4<1>, C4<1>;
L_0xaaab202bc170 .functor AND 1, L_0xaaab202bbf30, L_0xaaab202bc0d0, C4<1>, C4<1>;
L_0xaaab202bc060 .functor AND 1, L_0xaaab202bc2d0, L_0xaaab202bc440, C4<1>, C4<1>;
L_0xaaab202bc920 .functor AND 1, L_0xaaab202bc6b0, L_0xaaab202bc830, C4<1>, C4<1>;
v0xaaab202a5b80_0 .net *"_s0", 31 0, L_0xaaab202a9ae0;  1 drivers
L_0xffffa687a0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab202a5c80_0 .net *"_s11", 27 0, L_0xffffa687a0a8;  1 drivers
L_0xffffa687a0f0 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaab202a5d60_0 .net/2u *"_s12", 31 0, L_0xffffa687a0f0;  1 drivers
L_0xffffa687a138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xaaab202a5e50_0 .net/2u *"_s16", 1 0, L_0xffffa687a138;  1 drivers
v0xaaab202a5f30_0 .net *"_s18", 0 0, L_0xaaab202ba0c0;  1 drivers
L_0xffffa687a180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaab202a6040_0 .net/2u *"_s20", 1 0, L_0xffffa687a180;  1 drivers
v0xaaab202a6120_0 .net *"_s22", 0 0, L_0xaaab202ba1b0;  1 drivers
L_0xffffa687a1c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaab202a61e0_0 .net/2u *"_s26", 1 0, L_0xffffa687a1c8;  1 drivers
v0xaaab202a62c0_0 .net *"_s28", 0 0, L_0xaaab202ba430;  1 drivers
L_0xffffa687a018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab202a6380_0 .net *"_s3", 27 0, L_0xffffa687a018;  1 drivers
L_0xffffa687a210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaab202a6460_0 .net/2u *"_s30", 1 0, L_0xffffa687a210;  1 drivers
v0xaaab202a6540_0 .net *"_s32", 0 0, L_0xaaab202ba570;  1 drivers
L_0xffffa687a2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaab202a6600_0 .net/2u *"_s38", 1 0, L_0xffffa687a2a0;  1 drivers
L_0xffffa687a060 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaab202a66e0_0 .net/2u *"_s4", 31 0, L_0xffffa687a060;  1 drivers
v0xaaab202a67c0_0 .net *"_s40", 0 0, L_0xaaab202bb940;  1 drivers
L_0xffffa687a2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaab202a6880_0 .net/2u *"_s42", 1 0, L_0xffffa687a2e8;  1 drivers
v0xaaab202a6960_0 .net *"_s44", 0 0, L_0xaaab202bba30;  1 drivers
v0xaaab202a6b30_0 .net *"_s46", 0 0, L_0xaaab202bbb80;  1 drivers
v0xaaab202a6bf0_0 .net *"_s48", 0 0, L_0xaaab202bbc40;  1 drivers
v0xaaab202a6cb0_0 .net *"_s51", 0 0, L_0xaaab202bbd00;  1 drivers
L_0xffffa687a330 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaab202a6d70_0 .net/2u *"_s54", 1 0, L_0xffffa687a330;  1 drivers
v0xaaab202a6e50_0 .net *"_s56", 0 0, L_0xaaab202bbf30;  1 drivers
v0xaaab202a6f10_0 .net *"_s59", 0 0, L_0xaaab202bc0d0;  1 drivers
L_0xffffa687a378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xaaab202a6fd0_0 .net/2u *"_s62", 1 0, L_0xffffa687a378;  1 drivers
v0xaaab202a70b0_0 .net *"_s64", 0 0, L_0xaaab202bc2d0;  1 drivers
L_0xffffa687a3c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaab202a7170_0 .net/2u *"_s66", 1 0, L_0xffffa687a3c0;  1 drivers
v0xaaab202a7250_0 .net *"_s68", 0 0, L_0xaaab202bc440;  1 drivers
L_0xffffa687a408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaab202a7310_0 .net/2u *"_s72", 1 0, L_0xffffa687a408;  1 drivers
v0xaaab202a73f0_0 .net *"_s74", 0 0, L_0xaaab202bc6b0;  1 drivers
L_0xffffa687a450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaab202a74b0_0 .net/2u *"_s76", 1 0, L_0xffffa687a450;  1 drivers
v0xaaab202a7590_0 .net *"_s78", 0 0, L_0xaaab202bc830;  1 drivers
v0xaaab202a7650_0 .net *"_s8", 31 0, L_0xaaab202b9d90;  1 drivers
v0xaaab202a7730_0 .net "above_thresh", 0 0, L_0xaaab202b9c70;  1 drivers
v0xaaab202a77f0_0 .net "all_zeros", 0 0, L_0xaaab202ba8e0;  1 drivers
v0xaaab202a7890_0 .net "below_thresh", 0 0, L_0xaaab202b9ed0;  1 drivers
v0xaaab202a7930_0 .net "clk", 0 0, v0xaaab202a8fd0_0;  1 drivers
v0xaaab202a79d0_0 .net "corr_dat", 15 0, v0xaaab2027f6f0_0;  1 drivers
v0xaaab202a7ac0_0 .net "corr_vld", 0 0, v0xaaab20292be0_0;  1 drivers
v0xaaab202a7b90_0 .var "count", 11 0;
v0xaaab202a7c30_0 .var "cur_bank", 1 0;
v0xaaab202a7d10_0 .var "cur_corr", 3 0;
v0xaaab202a7df0_0 .net "fifo_empty", 0 0, L_0xaaab201d4f20;  1 drivers
v0xaaab202a7ec0_0 .net "fifo_full", 0 0, L_0xaaab2028ef70;  1 drivers
v0xaaab202a7f90_0 .net "fifo_jump", 0 0, L_0xaaab202bc060;  1 drivers
v0xaaab202a8060_0 .net "fifo_jump_error", 0 0, L_0xaaab202bb5f0;  1 drivers
v0xaaab202a8130_0 .net "fifo_rst", 0 0, L_0xaaab202bc920;  1 drivers
v0xaaab202a8200_0 .net "frequency_bank", 1 0, L_0xaaab201d45a0;  alias, 1 drivers
v0xaaab202a82a0_0 .var/i "i", 31 0;
v0xaaab202a8340_0 .net "in_dat", 0 0, v0xaaab202a9180_0;  1 drivers
v0xaaab202a83e0_0 .net "in_vld", 0 0, v0xaaab202a9250_0;  1 drivers
v0xaaab202a84b0_0 .var "max_bank", 1 0;
v0xaaab202a8550_0 .var "max_corr", 3 0;
v0xaaab202a8630_0 .var "next_count", 11 0;
v0xaaab202a8710_0 .var "next_state", 1 0;
v0xaaab202a87f0_0 .var "offset", 11 0;
v0xaaab202a88e0_0 .net "out_dat", 0 0, v0xaaab202a3d80_0;  alias, 1 drivers
v0xaaab202a8980_0 .var "out_vld", 0 0;
v0xaaab202a8a20_0 .net "pop", 0 0, L_0xaaab202bc170;  1 drivers
v0xaaab202a8ac0_0 .net "postamble_detected", 0 0, L_0xaaab201d4cc0;  alias, 1 drivers
v0xaaab202a8b60_0 .net "preamble_detected", 0 0, L_0xaaab201d5640;  alias, 1 drivers
v0xaaab202a8c20_0 .net "push", 0 0, L_0xaaab202bbe30;  1 drivers
L_0xffffa687a498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaab202a8cf0_0 .net "rst", 0 0, L_0xffffa687a498;  1 drivers
v0xaaab202a8dc0_0 .var "state", 1 0;
E_0xaaab201d7980/0 .event edge, v0xaaab202a8dc0_0, v0xaaab202a7730_0, v0xaaab202a7890_0, v0xaaab202a7b90_0;
E_0xaaab201d7980/1 .event edge, v0xaaab202a55a0_0, v0xaaab2028ba20_0;
E_0xaaab201d7980 .event/or E_0xaaab201d7980/0, E_0xaaab201d7980/1;
E_0xaaab201eb4b0 .event edge, v0xaaab202a82a0_0, v0xaaab2027f6f0_0, v0xaaab202a7d10_0;
L_0xaaab202a9ae0 .concat [ 4 28 0 0], v0xaaab202a7d10_0, L_0xffffa687a018;
L_0xaaab202b9c70 .cmp/ge 32, L_0xaaab202a9ae0, L_0xffffa687a060;
L_0xaaab202b9d90 .concat [ 4 28 0 0], v0xaaab202a7d10_0, L_0xffffa687a0a8;
L_0xaaab202b9ed0 .cmp/ge 32, L_0xffffa687a0f0, L_0xaaab202b9d90;
L_0xaaab202ba0c0 .cmp/eq 2, v0xaaab202a8dc0_0, L_0xffffa687a138;
L_0xaaab202ba1b0 .cmp/eq 2, v0xaaab202a8710_0, L_0xffffa687a180;
L_0xaaab202ba430 .cmp/eq 2, v0xaaab202a8dc0_0, L_0xffffa687a1c8;
L_0xaaab202ba570 .cmp/eq 2, v0xaaab202a8710_0, L_0xffffa687a210;
L_0xaaab202bb940 .cmp/ne 2, v0xaaab202a8dc0_0, L_0xffffa687a2a0;
L_0xaaab202bba30 .cmp/ne 2, v0xaaab202a8710_0, L_0xffffa687a2e8;
L_0xaaab202bbd00 .reduce/nor L_0xaaab2028ef70;
L_0xaaab202bbf30 .cmp/eq 2, v0xaaab202a8dc0_0, L_0xffffa687a330;
L_0xaaab202bc0d0 .reduce/nor L_0xaaab201d4f20;
L_0xaaab202bc2d0 .cmp/eq 2, v0xaaab202a8dc0_0, L_0xffffa687a378;
L_0xaaab202bc440 .cmp/eq 2, v0xaaab202a8710_0, L_0xffffa687a3c0;
L_0xaaab202bc6b0 .cmp/eq 2, v0xaaab202a8dc0_0, L_0xffffa687a408;
L_0xaaab202bc830 .cmp/eq 2, v0xaaab202a8710_0, L_0xffffa687a450;
S_0xaaab202839b0 .scope module, "preamble_correlator_u1" "preamble_correlator" 3 67, 4 1 0, S_0xaaab2025e130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 16 "corr_dat"
    .port_info 5 /OUTPUT 1 "corr_vld"
    .port_info 6 /OUTPUT 1 "all_zeros"
P_0xaaab20285b60 .param/l "BANKS" 0 4 3, +C4<00000000000000000000000000000100>;
P_0xaaab20285ba0 .param/l "CORR_WIDTH" 1 4 13, +C4<00000000000000000000000000000100>;
P_0xaaab20285be0 .param/l "LENGTH" 0 4 2, +C4<00000000000000000000000000001010>;
v0xaaab20289e20_0 .net *"_s1", 5 0, L_0xaaab202ba840;  1 drivers
v0xaaab2028ba20_0 .net "all_zeros", 0 0, L_0xaaab202ba8e0;  alias, 1 drivers
v0xaaab20281c70_0 .net "clk", 0 0, v0xaaab202a8fd0_0;  alias, 1 drivers
v0xaaab2027f6f0_0 .var "corr_dat", 15 0;
v0xaaab20292be0_0 .var "corr_vld", 0 0;
v0xaaab20292ca0 .array "correlator_coeffs", 0 3, 9 0;
v0xaaab20292de0 .array "correlator_lengths", 0 3, 3 0;
v0xaaab20292f20_0 .net "in_dat", 0 0, v0xaaab202a9180_0;  alias, 1 drivers
v0xaaab20292fe0_0 .net "in_vld", 0 0, v0xaaab202a9250_0;  alias, 1 drivers
v0xaaab202930a0_0 .net "rst", 0 0, L_0xffffa687a498;  alias, 1 drivers
v0xaaab20293160_0 .var "shift_register", 9 0;
v0xaaab20292ca0_0 .array/port v0xaaab20292ca0, 0;
E_0xaaab201def00/0 .event edge, v0xaaab2028e390_0, v0xaaab2028f550_0, v0xaaab20293160_0, v0xaaab20292ca0_0;
v0xaaab20292ca0_1 .array/port v0xaaab20292ca0, 1;
v0xaaab20292ca0_2 .array/port v0xaaab20292ca0, 2;
v0xaaab20292ca0_3 .array/port v0xaaab20292ca0, 3;
v0xaaab20292de0_0 .array/port v0xaaab20292de0, 0;
E_0xaaab201def00/1 .event edge, v0xaaab20292ca0_1, v0xaaab20292ca0_2, v0xaaab20292ca0_3, v0xaaab20292de0_0;
v0xaaab20292de0_1 .array/port v0xaaab20292de0, 1;
v0xaaab20292de0_2 .array/port v0xaaab20292de0, 2;
v0xaaab20292de0_3 .array/port v0xaaab20292de0, 3;
E_0xaaab201def00/2 .event edge, v0xaaab20292de0_1, v0xaaab20292de0_2, v0xaaab20292de0_3, v0xaaab2027f6f0_0;
E_0xaaab201def00 .event/or E_0xaaab201def00/0, E_0xaaab201def00/1, E_0xaaab201def00/2;
E_0xaaab201db040 .event posedge, v0xaaab20281c70_0;
L_0xaaab202ba840 .part v0xaaab20293160_0, 0, 6;
L_0xaaab202ba8e0 .reduce/nor L_0xaaab202ba840;
S_0xaaab2025e680 .scope begin, "$unm_blk_75" "$unm_blk_75" 4 36, 4 36 0, S_0xaaab202839b0;
 .timescale -9 -12;
v0xaaab2028e390_0 .var/i "i", 31 0;
v0xaaab2028f550_0 .var/i "j", 31 0;
S_0xaaab20293320 .scope module, "sync_fifo_u1" "sync_fifo" 3 111, 5 1 0, S_0xaaab2025e130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 1 "rd_en"
    .port_info 4 /INPUT 1 "wr_data"
    .port_info 5 /OUTPUT 1 "rd_data"
    .port_info 6 /OUTPUT 1 "empty"
    .port_info 7 /OUTPUT 1 "full"
    .port_info 8 /INPUT 1 "jump"
    .port_info 9 /INPUT 12 "jump_value"
    .port_info 10 /OUTPUT 1 "jump_error"
P_0xaaab2028ff20 .param/l "ADDR_WIDTH" 0 5 2, +C4<00000000000000000000000000001100>;
P_0xaaab2028ff60 .param/l "DATA_WIDTH" 0 5 3, +C4<00000000000000000000000000000001>;
L_0xaaab201d4800 .functor XNOR 1, v0xaaab202a5330_0, v0xaaab202a5960_0, C4<0>, C4<0>;
L_0xaaab201d4f20 .functor AND 1, L_0xaaab201d4800, L_0xaaab202baa20, C4<1>, C4<1>;
L_0xaaab2028ef00 .functor XOR 1, v0xaaab202a5330_0, v0xaaab202a5960_0, C4<0>, C4<0>;
L_0xaaab2028ef70 .functor AND 1, L_0xaaab2028ef00, L_0xaaab202baca0, C4<1>, C4<1>;
L_0xaaab202bb350 .functor XNOR 1, L_0xaaab202bae80, v0xaaab202a5960_0, C4<0>, C4<0>;
L_0xaaab202bb5f0 .functor AND 1, L_0xaaab202bb350, L_0xaaab202bb4b0, C4<1>, C4<1>;
L_0xaaab202bb830 .functor AND 1, L_0xaaab202bbe30, L_0xaaab202bb790, C4<1>, C4<1>;
v0xaaab202a41b0_0 .net *"_s0", 0 0, L_0xaaab201d4800;  1 drivers
v0xaaab202a4290_0 .net *"_s15", 12 0, L_0xaaab202bb010;  1 drivers
L_0xffffa687a258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaab202a4370_0 .net/2u *"_s17", 0 0, L_0xffffa687a258;  1 drivers
v0xaaab202a4460_0 .net *"_s19", 12 0, L_0xaaab202bb1d0;  1 drivers
v0xaaab202a4540_0 .net *"_s2", 0 0, L_0xaaab202baa20;  1 drivers
v0xaaab202a4650_0 .net *"_s21", 12 0, L_0xaaab202bb2b0;  1 drivers
v0xaaab202a4730_0 .net *"_s23", 0 0, L_0xaaab202bb350;  1 drivers
v0xaaab202a47f0_0 .net *"_s25", 0 0, L_0xaaab202bb4b0;  1 drivers
v0xaaab202a48b0_0 .net *"_s30", 0 0, L_0xaaab202bb790;  1 drivers
v0xaaab202a4970_0 .net *"_s6", 0 0, L_0xaaab2028ef00;  1 drivers
v0xaaab202a4a30_0 .net *"_s8", 0 0, L_0xaaab202baca0;  1 drivers
v0xaaab202a4af0_0 .net "clk", 0 0, v0xaaab202a8fd0_0;  alias, 1 drivers
v0xaaab202a4b90_0 .net "empty", 0 0, L_0xaaab201d4f20;  alias, 1 drivers
v0xaaab202a4c50_0 .net "full", 0 0, L_0xaaab2028ef70;  alias, 1 drivers
v0xaaab202a4d10_0 .net "jump", 0 0, L_0xaaab202bc060;  alias, 1 drivers
v0xaaab202a4dd0_0 .net "jump_error", 0 0, L_0xaaab202bb5f0;  alias, 1 drivers
v0xaaab202a4e90_0 .net "jump_ptr", 11 0, L_0xaaab202baf20;  1 drivers
v0xaaab202a4f70_0 .net "jump_value", 11 0, v0xaaab202a87f0_0;  1 drivers
v0xaaab202a5050_0 .net "jump_wrap", 0 0, L_0xaaab202bae80;  1 drivers
v0xaaab202a5110_0 .net "rd_data", 0 0, v0xaaab202a3d80_0;  alias, 1 drivers
v0xaaab202a51d0_0 .net "rd_en", 0 0, L_0xaaab202bc170;  alias, 1 drivers
v0xaaab202a5270_0 .var "rd_ptr", 11 0;
v0xaaab202a5330_0 .var "rd_wrap", 0 0;
v0xaaab202a53d0_0 .net "rst", 0 0, L_0xaaab202bc920;  alias, 1 drivers
v0xaaab202a5490_0 .net "wr_data", 0 0, v0xaaab202a9180_0;  alias, 1 drivers
v0xaaab202a55a0_0 .net "wr_en", 0 0, L_0xaaab202bbe30;  alias, 1 drivers
v0xaaab202a5660_0 .var "wr_en_reg", 0 0;
v0xaaab202a5720_0 .var "wr_ptr", 11 0;
v0xaaab202a57e0_0 .var "wr_ptr_reg", 11 0;
v0xaaab202a58a0_0 .var "wr_wrap", 0 0;
v0xaaab202a5960_0 .var "wr_wrap_reg", 0 0;
L_0xaaab202baa20 .cmp/eq 12, v0xaaab202a5270_0, v0xaaab202a57e0_0;
L_0xaaab202baca0 .cmp/eq 12, v0xaaab202a5270_0, v0xaaab202a57e0_0;
L_0xaaab202bae80 .part L_0xaaab202bb2b0, 12, 1;
L_0xaaab202baf20 .part L_0xaaab202bb2b0, 0, 12;
L_0xaaab202bb010 .concat [ 12 1 0 0], v0xaaab202a5270_0, v0xaaab202a5330_0;
L_0xaaab202bb1d0 .concat [ 12 1 0 0], v0xaaab202a87f0_0, L_0xffffa687a258;
L_0xaaab202bb2b0 .arith/sum 13, L_0xaaab202bb010, L_0xaaab202bb1d0;
L_0xaaab202bb4b0 .cmp/ge 12, L_0xaaab202baf20, v0xaaab202a57e0_0;
L_0xaaab202bb790 .reduce/nor L_0xaaab2028ef70;
S_0xaaab20293560 .scope module, "sdp_1clk_bram_u1" "sdp_1clk_bram" 5 57, 6 1 0, S_0xaaab20293320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 12 "rd_addr"
    .port_info 2 /INPUT 12 "wr_addr"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 1 "wr_data"
    .port_info 5 /OUTPUT 1 "rd_data"
P_0xaaab20293730 .param/l "ADDR_WIDTH" 0 6 2, +C4<00000000000000000000000000001100>;
P_0xaaab20293770 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000000001>;
P_0xaaab202937b0 .param/l "RAM_DEPTH" 1 6 12, +C4<00000000000000000001000000000000>;
v0xaaab20293a20_0 .net "clk", 0 0, v0xaaab202a8fd0_0;  alias, 1 drivers
v0xaaab20293b10 .array "ram", 0 4095, 0 0;
v0xaaab202a3c90_0 .net "rd_addr", 11 0, v0xaaab202a5270_0;  1 drivers
v0xaaab202a3d80_0 .var "rd_data", 0 0;
v0xaaab202a3e60_0 .net "wr_addr", 11 0, v0xaaab202a5720_0;  1 drivers
v0xaaab202a3f90_0 .net "wr_data", 0 0, v0xaaab202a9180_0;  alias, 1 drivers
v0xaaab202a4050_0 .net "wr_en", 0 0, L_0xaaab202bb830;  1 drivers
    .scope S_0xaaab202839b0;
T_0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xaaab20293160_0, 0, 10;
    %end;
    .thread T_0, $init;
    .scope S_0xaaab202839b0;
T_1 ;
    %vpi_call/w 4 20 "$readmemb", "../source/detect_preamble/correlator_coeffs.txt", v0xaaab20292ca0 {0 0 0};
    %vpi_call/w 4 21 "$readmemb", "../source/detect_preamble/correlator_lengths.txt", v0xaaab20292de0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xaaab202839b0;
T_2 ;
    %wait E_0xaaab201db040;
    %load/vec4 v0xaaab202930a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xaaab20293160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab20292be0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xaaab20292fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xaaab20293160_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0xaaab20292f20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaab20293160_0, 0;
T_2.2 ;
    %load/vec4 v0xaaab20292fe0_0;
    %assign/vec4 v0xaaab20292be0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaab202839b0;
T_3 ;
    %wait E_0xaaab201def00;
    %fork t_1, S_0xaaab2025e680;
    %jmp t_0;
    .scope S_0xaaab2025e680;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab2028e390_0, 0, 32;
T_3.0 ;
    %load/vec4 v0xaaab2028e390_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0xaaab2028e390_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaab2027f6f0_0, 4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab2028f550_0, 0, 32;
T_3.2 ;
    %load/vec4 v0xaaab2028f550_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0xaaab20293160_0;
    %load/vec4 v0xaaab2028f550_0;
    %part/s 1;
    %ix/getv/s 4, v0xaaab2028e390_0;
    %load/vec4a v0xaaab20292ca0, 4;
    %load/vec4 v0xaaab2028f550_0;
    %part/s 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaab2028f550_0;
    %ix/getv/s 4, v0xaaab2028e390_0;
    %load/vec4a v0xaaab20292de0, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0xaaab2027f6f0_0;
    %load/vec4 v0xaaab2028e390_0;
    %muli 4, 0, 32;
    %part/s 4;
    %addi 1, 0, 4;
    %load/vec4 v0xaaab2028e390_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaab2027f6f0_0, 4, 4;
T_3.4 ;
    %load/vec4 v0xaaab2028f550_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaab2028f550_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %load/vec4 v0xaaab2028e390_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaab2028e390_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0xaaab202839b0;
t_0 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaab20293560;
T_4 ;
    %wait E_0xaaab201db040;
    %load/vec4 v0xaaab202a3c90_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0xaaab20293b10, 4;
    %assign/vec4 v0xaaab202a3d80_0, 0;
    %load/vec4 v0xaaab202a4050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xaaab202a3f90_0;
    %load/vec4 v0xaaab202a3e60_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab20293b10, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaab20293320;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab202a5330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab202a58a0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0xaaab202a5270_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0xaaab202a5720_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab202a5960_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0xaaab202a57e0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab202a5660_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xaaab20293320;
T_6 ;
    %wait E_0xaaab201db040;
    %load/vec4 v0xaaab202a53d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 13;
    %split/vec4 12;
    %assign/vec4 v0xaaab202a5270_0, 0;
    %assign/vec4 v0xaaab202a5330_0, 0;
    %pushi/vec4 0, 0, 13;
    %split/vec4 12;
    %assign/vec4 v0xaaab202a5720_0, 0;
    %assign/vec4 v0xaaab202a58a0_0, 0;
    %pushi/vec4 0, 0, 13;
    %split/vec4 12;
    %assign/vec4 v0xaaab202a57e0_0, 0;
    %assign/vec4 v0xaaab202a5960_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xaaab202a4d10_0;
    %load/vec4 v0xaaab202a4dd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xaaab202a5050_0;
    %load/vec4 v0xaaab202a4e90_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 12;
    %assign/vec4 v0xaaab202a5270_0, 0;
    %assign/vec4 v0xaaab202a5330_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0xaaab202a5330_0;
    %load/vec4 v0xaaab202a5270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaab202a51d0_0;
    %load/vec4 v0xaaab202a4b90_0;
    %nor/r;
    %and;
    %pad/u 13;
    %add;
    %split/vec4 12;
    %assign/vec4 v0xaaab202a5270_0, 0;
    %assign/vec4 v0xaaab202a5330_0, 0;
T_6.3 ;
    %load/vec4 v0xaaab202a58a0_0;
    %load/vec4 v0xaaab202a5720_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaab202a55a0_0;
    %load/vec4 v0xaaab202a4c50_0;
    %nor/r;
    %and;
    %pad/u 13;
    %add;
    %split/vec4 12;
    %assign/vec4 v0xaaab202a5720_0, 0;
    %assign/vec4 v0xaaab202a58a0_0, 0;
    %load/vec4 v0xaaab202a58a0_0;
    %load/vec4 v0xaaab202a5720_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 12;
    %assign/vec4 v0xaaab202a57e0_0, 0;
    %assign/vec4 v0xaaab202a5960_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaab2025e130;
T_7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaab202a8dc0_0, 0, 2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0xaaab202a7b90_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0xaaab202a87f0_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaab202a8550_0, 0, 4;
    %end;
    .thread T_7, $init;
    .scope S_0xaaab2025e130;
T_8 ;
    %wait E_0xaaab201eb4b0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaab202a7c30_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaab202a7d10_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab202a82a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0xaaab202a82a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0xaaab202a7d10_0;
    %load/vec4 v0xaaab202a79d0_0;
    %load/vec4 v0xaaab202a82a0_0;
    %muli 4, 0, 32;
    %part/s 4;
    %cmp/u;
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v0xaaab202a82a0_0;
    %pad/s 2;
    %store/vec4 v0xaaab202a7c30_0, 0, 2;
    %load/vec4 v0xaaab202a79d0_0;
    %load/vec4 v0xaaab202a82a0_0;
    %muli 4, 0, 32;
    %part/s 4;
    %store/vec4 v0xaaab202a7d10_0, 0, 4;
T_8.2 ;
    %load/vec4 v0xaaab202a82a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaab202a82a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xaaab2025e130;
T_9 ;
    %wait E_0xaaab201db040;
    %load/vec4 v0xaaab202a8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaab202a8550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab202a84b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0xaaab202a87f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xaaab202a8dc0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaab202a8710_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0xaaab202a83e0_0;
    %and;
    %load/vec4 v0xaaab202a8550_0;
    %load/vec4 v0xaaab202a7d10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xaaab202a7d10_0;
    %assign/vec4 v0xaaab202a8550_0, 0;
    %load/vec4 v0xaaab202a7c30_0;
    %assign/vec4 v0xaaab202a84b0_0, 0;
    %load/vec4 v0xaaab202a7b90_0;
    %assign/vec4 v0xaaab202a87f0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0xaaab202a8dc0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaab202a8550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab202a84b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0xaaab202a87f0_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xaaab2025e130;
T_10 ;
    %wait E_0xaaab201d7980;
    %load/vec4 v0xaaab202a8dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0xaaab202a7730_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %store/vec4 v0xaaab202a8710_0, 0, 2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0xaaab202a8630_0, 0, 12;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0xaaab202a7890_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.6, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %store/vec4 v0xaaab202a8710_0, 0, 2;
    %load/vec4 v0xaaab202a7b90_0;
    %load/vec4 v0xaaab202a8c20_0;
    %pad/u 12;
    %add;
    %store/vec4 v0xaaab202a8630_0, 0, 12;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0xaaab202a77f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %store/vec4 v0xaaab202a8710_0, 0, 2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0xaaab202a8630_0, 0, 12;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xaaab2025e130;
T_11 ;
    %wait E_0xaaab201db040;
    %load/vec4 v0xaaab202a8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab202a8dc0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0xaaab202a7b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab202a8980_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xaaab202a8710_0;
    %assign/vec4 v0xaaab202a8dc0_0, 0;
    %load/vec4 v0xaaab202a8630_0;
    %assign/vec4 v0xaaab202a7b90_0, 0;
    %load/vec4 v0xaaab202a8a20_0;
    %assign/vec4 v0xaaab202a8980_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaab20284850;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab202a9180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab202a9250_0, 0, 1;
    %pushi/vec4 99, 0, 10;
    %store/vec4 v0xaaab202a9570_0, 0, 10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab202a9920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab202a9840_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaab202a9a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaab202a92f0_0, 0, 2;
    %end;
    .thread T_12, $init;
    .scope S_0xaaab20284850;
T_13 ;
    %wait E_0xaaab201db040;
    %vpi_func 2 61 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaaab202a9780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab202a9250_0, 0;
    %load/vec4 v0xaaab202a92f0_0;
    %assign/vec4 v0xaaab202a9a00_0, 0;
    %load/vec4 v0xaaab202a92f0_0;
    %load/vec4 v0xaaab202a9a00_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0xaaab202a9920_0;
    %addi 1, 0, 32;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %assign/vec4 v0xaaab202a9920_0, 0;
    %load/vec4 v0xaaab202a92f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0xaaab202a9780_0;
    %assign/vec4 v0xaaab202a9180_0, 0;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0xaaab202a9570_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0xaaab202a9180_0, 0;
    %load/vec4 v0xaaab202a9570_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0xaaab202a9570_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaab202a9570_0, 0;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0xaaab202a9780_0;
    %assign/vec4 v0xaaab202a9180_0, 0;
    %load/vec4 v0xaaab202a9780_0;
    %store/qb/v v0xaaab202a96e0_0, 1;
    %jmp T_13.6;
T_13.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab202a9180_0, 0;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaab20284850;
T_14 ;
    %wait E_0xaaab201db040;
    %load/vec4 v0xaaab202a9a00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab202a9840_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xaaab202a9430_0;
    %load/vec4 v0xaaab202a9840_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %vpi_func 2 87 "$size" 32, v0xaaab202a96e0_0 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0xaaab202a9840_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xaaab202a9840_0, 0;
    %load/vec4 v0xaaab202a9390_0;
    %qpop/f/v v0xaaab202a96e0_0;
    %cmp/e;
    %jmp/0xz  T_14.4, 4;
    %vpi_func 2 90 "$size" 32, v0xaaab202a96e0_0 {0 0 0};
    %vpi_call/w 2 90 "$display", "Correct data: %b, Queue size: %0d, Sim time: %0d", v0xaaab202a9390_0, S<0,vec4,u32>, $time {1 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_func 2 92 "$size" 32, v0xaaab202a96e0_0 {0 0 0};
    %vpi_call/w 2 92 "$display", "Incorrect data: %b, Queue size: %0d, Sim time: %0d", v0xaaab202a9390_0, S<0,vec4,u32>, $time {1 0 0};
T_14.5 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaab20284850;
T_15 ;
    %wait E_0xaaab201d8780;
    %load/vec4 v0xaaab202a9a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0xaaab202a9920_0;
    %cmpi/e 19, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.6, 8;
T_15.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.6, 8;
 ; End of false expr.
    %blend;
T_15.6;
    %store/vec4 v0xaaab202a92f0_0, 0, 2;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0xaaab202a9920_0;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_15.8, 8;
T_15.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_15.8, 8;
 ; End of false expr.
    %blend;
T_15.8;
    %store/vec4 v0xaaab202a92f0_0, 0, 2;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0xaaab202a9920_0;
    %cmpi/e 19, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_15.10, 8;
T_15.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_15.10, 8;
 ; End of false expr.
    %blend;
T_15.10;
    %store/vec4 v0xaaab202a92f0_0, 0, 2;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v0xaaab202a9920_0;
    %cmpi/e 19, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_15.12, 8;
T_15.11 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_15.12, 8;
 ; End of false expr.
    %blend;
T_15.12;
    %store/vec4 v0xaaab202a92f0_0, 0, 2;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xaaab20284850;
T_16 ;
    %vpi_call/w 2 107 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 108 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab202a8fd0_0, 0, 1;
    %pushi/vec4 900, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %load/vec4 v0xaaab202a8fd0_0;
    %inv;
    %store/vec4 v0xaaab202a8fd0_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %vpi_call/w 2 111 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "../tests/preamble_detector_tb.v";
    "../source/detect_preamble/preamble_detector.v";
    "../source/detect_preamble/preamble_correlator.v";
    "../source/fifo/sync_fifo.v";
    "../source/ram/sdp_1clk_bram.v";
