Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 48c26992506943a58c94625dcf3756c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot EINK_FPGA_behav xil_defaultlib.EINK_FPGA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port dout [C:/Users/truewind/iCloudDrive/digitalLab/eink/eink.srcs/sources_1/new/eink_fpga.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EINK_TOP
Compiling module xil_defaultlib.EINK_FPGA
Compiling module xil_defaultlib.glbl
Built simulation snapshot EINK_FPGA_behav
