// Seed: 2516971339
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  wire id_3;
  wire id_4 = {1, 1, (id_4), 1};
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    input supply1 id_3,
    input wand id_4
);
  if (id_4) begin : LABEL_0
    wire id_6;
    assign id_0 = id_1.id_1;
  end else begin : LABEL_0
    wire id_7;
    assign id_7 = id_7;
    assign id_7 = id_7;
  end
  module_0 modCall_1 (
      id_3,
      id_1
  );
  wire id_8 = ~1'b0;
  wor  id_9;
  xnor primCall (id_2, id_4, id_3, id_7);
  always @(~id_4 or posedge id_9) begin : LABEL_0
    id_0 = 1;
  end
  wire id_10;
endmodule
