Running in Lattice mode

sourcing C:\lattice\diamond\3.6_x64\synpbase\lib\message_override.tcl


Starting:    C:\lattice\diamond\3.6_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lattice\diamond\3.6_x64\synpbase
Hostname:    SNELL
Date:        Sun Mar 27 13:35:02 2016
Version:     J-2015.03L-SP1

Arguments:   -product synplify_pro -batch Common_Controller_Common_Controller_synplify.tcl
ProductType: synplify_pro





log file: "C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\Common_Controller_Common_Controller.srr"

Running: hdl_info_gen in foreground



Generating HDL info...


hdl_info_gen Completed
Return Code: 0
Run Time:0h:00m:01s

Copied C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\Common_Controller_Common_Controller.srr to C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\Common_Controller_Common_Controller.srf

log file: "C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\Common_Controller_Common_Controller.srr"

Running: Common_Controller in foreground



Running proj_1|Common_Controller


Running: compile (Compile) on proj_1|Common_Controller


Running: compile_flow (Compile Process) on proj_1|Common_Controller


Running: compiler (Compile Input) on proj_1|Common_Controller

Copied C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\synwork\Common_Controller_Common_Controller_comp.srs to C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\Common_Controller_Common_Controller.srs


compiler Completed
Return Code: 0
Run Time:0h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|Common_Controller

Copied C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\synwork\Common_Controller_Common_Controller_comp.srs to C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\synwork\Common_Controller_Common_Controller_s.srs


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s

Copied C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\synwork\Common_Controller_Common_Controller_mult.srs to C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\Common_Controller_Common_Controller.srs

Copied C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\Common_Controller_Common_Controller.srr to C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\Common_Controller_Common_Controller.srf

Complete: Compile Process on proj_1|Common_Controller


Running: premap (Pre-mapping) on proj_1|Common_Controller

Copied C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\Common_Controller_Common_Controller.fse to C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\synwork\Common_Controller_Common_Controller_s.fse


premap Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Compile on proj_1|Common_Controller


Running: map (Map) on proj_1|Common_Controller


Running: fpga_mapper (Map & Optimize) on proj_1|Common_Controller

Copied C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\synwork\Common_Controller_Common_Controller_m.srm to C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\Common_Controller_Common_Controller.srm


fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Map on proj_1|Common_Controller

Copied C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\Common_Controller_Common_Controller.srr to C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\Common_Controller_Common_Controller.srf

Complete: Logic Synthesis on proj_1|Common_Controller

TCL script complete: "Common_Controller_Common_Controller_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD_MB_105_Modified_Qiong\Common_Controller\proj_1.prj

batch mode default:no

