"use strict";(self.webpackChunkcracknuts_website=self.webpackChunkcracknuts_website||[]).push([[1],{5105:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSI_traces_10-4e093c801098e5f98e49bb04c4b93ab8.png"},6973:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/system_architecture-c208a3d13bcf433d1340e4de29e24811.png"},9721:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/STM32CubeIDE_HSE_PLL_8M_Config-8db6b62e22ef5c9ad42241d0a8bb60a1.png"},10065:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_traces_10_zoom_begin-15f7ac49e1d55b7fe89cd4d3b5542674.png"},10069:(e,s,n)=>{n.r(s),n.d(s,{assets:()=>a,contentTitle:()=>o,default:()=>h,frontMatter:()=>r,metadata:()=>i,toc:()=>l});const i=JSON.parse('{"id":"tips-tricks/stm32f103_sca","title":"Nut_stm32f103c8 Side-Channel Analysis","description":"STM32F103C8 is a microcontroller chip based on the ARM Cortex-M3 core, launched by STMicroelectronics. Due to its high performance, low power consumption, and rich peripheral resources, this chip is widely used in embedded systems.","source":"@site/i18n/en/docusaurus-plugin-content-docs/version-0.19.0/tips-tricks/stm32f103_sca.md","sourceDirName":"tips-tricks","slug":"/tips-tricks/stm32f103_sca","permalink":"/en/docs/tips-tricks/stm32f103_sca","draft":false,"unlisted":false,"tags":[],"version":"0.19.0","sidebarPosition":3,"frontMatter":{"sidebar_label":"Nut_stm32f103c8 Side-Channel Analysis","sidebar_position":3},"sidebar":"docSidebar","previous":{"title":"Python Virtual Environment","permalink":"/en/docs/tips-tricks/virtual-environment"},"next":{"title":"Nut Development Getting Started - Basics","permalink":"/en/docs/tips-tricks/nut-getting-started"}}');var c=n(86070),t=n(87082);const r={sidebar_label:"Nut_stm32f103c8 Side-Channel Analysis",sidebar_position:3},o="Nut_stm32f103c8 Side-Channel Analysis",a={},l=[{value:"Introduction to STM32F103",id:"introduction-to-stm32f103",level:2},{value:"Main Specifications",id:"main-specifications",level:3},{value:"Clock System",id:"clock-system",level:3},{value:"Side-Channel Analysis Comparison under Different Clock Configurations and Sampling Rates",id:"side-channel-analysis-comparison-under-different-clock-configurations-and-sampling-rates",level:2},{value:"HSI + 48M Samples/S Asynchronous Sampling",id:"hsi--48m-sampless-asynchronous-sampling",level:3},{value:"HSI + PLL + 48M Samples/S Asynchronous Sampling",id:"hsi--pll--48m-sampless-asynchronous-sampling",level:3},{value:"HSE + 48M Samples/S Synchronous Sampling",id:"hse--48m-sampless-synchronous-sampling",level:3},{value:"HSE + PLL + 48M Samples/S Synchronous Sampling",id:"hse--pll--48m-sampless-synchronous-sampling",level:3},{value:"HSE + 65M Samples/S Asynchronous Sampling",id:"hse--65m-sampless-asynchronous-sampling",level:3},{value:"HSE + 8M Samples/S Asynchronous Sampling",id:"hse--8m-sampless-asynchronous-sampling",level:3},{value:"Comparison of Side-Channel Analysis Effects under Different Modes",id:"comparison-of-side-channel-analysis-effects-under-different-modes",level:2}];function d(e){const s={a:"a",admonition:"admonition",code:"code",h1:"h1",h2:"h2",h3:"h3",header:"header",img:"img",li:"li",ol:"ol",p:"p",strong:"strong",table:"table",tbody:"tbody",td:"td",th:"th",thead:"thead",tr:"tr",ul:"ul",...(0,t.R)(),...e.components};return(0,c.jsxs)(c.Fragment,{children:[(0,c.jsx)(s.header,{children:(0,c.jsx)(s.h1,{id:"nut_stm32f103c8-side-channel-analysis",children:"Nut_stm32f103c8 Side-Channel Analysis"})}),"\n",(0,c.jsxs)(s.p,{children:[(0,c.jsx)(s.a,{href:"https://www.st.com.cn/zh/microcontrollers-microprocessors/stm32f103c8.html#",children:"STM32F103C8"})," is a microcontroller chip based on the ARM Cortex-M3 core, launched by STMicroelectronics. Due to its high performance, low power consumption, and rich peripheral resources, this chip is widely used in embedded systems."]}),"\n",(0,c.jsxs)(s.p,{children:["The ",(0,c.jsxs)(s.strong,{children:[(0,c.jsx)(s.code,{children:"Nut_stm32f103c8"})," development board is designed based on the STM32F103C8 chip and is suitable for side-channel analysis research and teaching of embedded chip firmware"]}),". This article uses ",(0,c.jsx)(s.code,{children:"Nut_stm32f103c8"})," as an example to demonstrate how to analyze power leakage of cryptographic algorithms using ",(0,c.jsx)(s.code,{children:"Cracker-S1"}),"."]}),"\n",(0,c.jsx)(s.h2,{id:"introduction-to-stm32f103",children:"Introduction to STM32F103"}),"\n",(0,c.jsx)(s.h3,{id:"main-specifications",children:"Main Specifications"}),"\n",(0,c.jsx)(s.p,{children:"The architecture of the STM32F103C8 chip is shown below (RM0008)."}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"system_architecture",src:n(6973).A+"",width:"864",height:"656"})}),"\n",(0,c.jsx)(s.p,{children:"Main specifications:"}),"\n",(0,c.jsxs)(s.ol,{children:["\n",(0,c.jsxs)(s.li,{children:[(0,c.jsx)(s.strong,{children:"Core"}),": ARM 32-bit Cortex-M3 processor, up to 72MHz frequency, with single-cycle multiplication and hardware division."]}),"\n",(0,c.jsxs)(s.li,{children:[(0,c.jsx)(s.strong,{children:"Memory"}),":\n",(0,c.jsxs)(s.ul,{children:["\n",(0,c.jsx)(s.li,{children:"Up to 512KB Flash memory for program storage."}),"\n",(0,c.jsx)(s.li,{children:"Up to 64KB SRAM for data storage."}),"\n"]}),"\n"]}),"\n",(0,c.jsxs)(s.li,{children:[(0,c.jsx)(s.strong,{children:"Clock system"}),":\n",(0,c.jsxs)(s.ul,{children:["\n",(0,c.jsx)(s.li,{children:"Internal 8MHz RC oscillator."}),"\n",(0,c.jsx)(s.li,{children:"Supports external 4-16MHz crystal."}),"\n",(0,c.jsx)(s.li,{children:"Clock multiplication via PLL."}),"\n"]}),"\n"]}),"\n",(0,c.jsxs)(s.li,{children:[(0,c.jsx)(s.strong,{children:"Peripherals"}),":\n",(0,c.jsxs)(s.ul,{children:["\n",(0,c.jsx)(s.li,{children:"Up to 3 SPI interfaces, 2 I2C interfaces, 5 UART interfaces, 2 USB interfaces (one full-speed)."}),"\n",(0,c.jsx)(s.li,{children:"Up to 18 timers including basic, general-purpose, and advanced timers."}),"\n",(0,c.jsx)(s.li,{children:"12-bit ADC with up to 16 channels."}),"\n",(0,c.jsx)(s.li,{children:"12-bit DAC with up to 2 channels."}),"\n",(0,c.jsx)(s.li,{children:"CAN interface (on some models)."}),"\n"]}),"\n"]}),"\n",(0,c.jsxs)(s.li,{children:[(0,c.jsx)(s.strong,{children:"Operating voltage"}),": 2.0V to 3.6V."]}),"\n",(0,c.jsxs)(s.li,{children:[(0,c.jsx)(s.strong,{children:"Package types"}),": LQFP, LFBGA, UFQFPN, WLCSP, etc., providing various pin counts for different design needs."]}),"\n",(0,c.jsxs)(s.li,{children:[(0,c.jsx)(s.strong,{children:"Low power modes"}),": Sleep, Stop, and Standby modes to reduce power consumption, suitable for battery-powered applications."]}),"\n",(0,c.jsxs)(s.li,{children:[(0,c.jsx)(s.strong,{children:"Development support"}),": ST provides comprehensive software tools, including STM32CubeMX configuration and HAL libraries, facilitating programming and debugging."]}),"\n"]}),"\n",(0,c.jsx)(s.p,{children:"The STM32F103 series is widely applied in industrial control, consumer electronics, smart home, IoT, and other fields due to its cost-effectiveness, ease of development, and strong community support."}),"\n",(0,c.jsx)(s.h3,{id:"clock-system",children:"Clock System"}),"\n",(0,c.jsxs)(s.p,{children:["STM32F103 clocks can be divided into ",(0,c.jsx)(s.strong,{children:"internal clocks"})," and ",(0,c.jsx)(s.strong,{children:"external clocks"}),":"]}),"\n",(0,c.jsxs)(s.ul,{children:["\n",(0,c.jsxs)(s.li,{children:["\n",(0,c.jsxs)(s.p,{children:[(0,c.jsx)(s.strong,{children:"Internal Clocks (HSI/LSI)"}),":"]}),"\n",(0,c.jsxs)(s.ul,{children:["\n",(0,c.jsxs)(s.li,{children:["\n",(0,c.jsxs)(s.p,{children:[(0,c.jsx)(s.strong,{children:"Advantages"}),": No external components needed, low cost, fast startup, strong interference resistance."]}),"\n"]}),"\n",(0,c.jsxs)(s.li,{children:["\n",(0,c.jsxs)(s.p,{children:[(0,c.jsx)(s.strong,{children:"Disadvantages"}),": Low accuracy (RC oscillator), suitable for non-critical scenarios (e.g., watchdog, emergency backup)."]}),"\n"]}),"\n"]}),"\n"]}),"\n",(0,c.jsxs)(s.li,{children:["\n",(0,c.jsxs)(s.p,{children:[(0,c.jsx)(s.strong,{children:"External Clocks (HSE/LSE)"}),":"]}),"\n",(0,c.jsxs)(s.ul,{children:["\n",(0,c.jsxs)(s.li,{children:["\n",(0,c.jsxs)(s.p,{children:[(0,c.jsx)(s.strong,{children:"Advantages"}),": High accuracy (crystal oscillator), stable, suitable for high-speed communication and real-time timing (e.g., USB, RTC)."]}),"\n"]}),"\n",(0,c.jsxs)(s.li,{children:["\n",(0,c.jsxs)(s.p,{children:[(0,c.jsx)(s.strong,{children:"Disadvantages"}),": Requires external crystal, increases hardware cost, slightly longer startup time."]}),"\n"]}),"\n"]}),"\n"]}),"\n"]}),"\n",(0,c.jsx)(s.h2,{id:"side-channel-analysis-comparison-under-different-clock-configurations-and-sampling-rates",children:"Side-Channel Analysis Comparison under Different Clock Configurations and Sampling Rates"}),"\n",(0,c.jsx)(s.h3,{id:"hsi--48m-sampless-asynchronous-sampling",children:"HSI + 48M Samples/S Asynchronous Sampling"}),"\n",(0,c.jsxs)(s.p,{children:["The chip system clock uses internal ",(0,c.jsx)(s.code,{children:"HSI"})," clock source, ",(0,c.jsx)(s.code,{children:"SYSCLK"})," configured to ",(0,c.jsx)(s.code,{children:"8MHz"}),", sampling rate set to ",(0,c.jsx)(s.code,{children:"48M Samples/S"})," (an integer multiple of ",(0,c.jsx)(s.code,{children:"SYSCLK"}),"), internal clock configuration shown below."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"STM32CubeIDE_HSI_Config",src:n(15290).A+"",width:"1110",height:"717"})}),"\n",(0,c.jsxs)(s.p,{children:["The clock source is internal 8MHz ",(0,c.jsx)(s.strong,{children:"HSI RC"}),", through ",(0,c.jsx)(s.code,{children:"System Clock Mux"}),", resulting in ",(0,c.jsx)(s.code,{children:"SYSCLK"})," at 8MHz."]}),"\n",(0,c.jsx)(s.admonition,{type:"tip",children:(0,c.jsxs)(s.p,{children:["Understanding ",(0,c.jsx)(s.code,{children:"HSI"}),", ",(0,c.jsx)(s.code,{children:"HSE"}),", ",(0,c.jsx)(s.code,{children:"PLL"})," clock configurations is necessary, as side-channel signal acquisition and power analysis results vary greatly under different clock modes."]})}),"\n",(0,c.jsxs)(s.p,{children:["The AES software implementation power traces collected are shown below, displaying the first 10 traces, clearly showing the features of ",(0,c.jsx)(s.strong,{children:"16 rounds"})," encryption."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSI_traces_10",src:n(5105).A+"",width:"1283",height:"400"})}),"\n",(0,c.jsx)(s.p,{children:"Zooming in on the beginning of the traces shows good overlap."}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSI_traces_10_zoom_begin",src:n(27341).A+"",width:"1283",height:"400"})}),"\n",(0,c.jsx)(s.p,{children:"Zooming in on the end shows reduced overlap."}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSI_traces_10_zoom_end",src:n(75513).A+"",width:"1283",height:"400"})}),"\n",(0,c.jsx)(s.admonition,{type:"tip",children:(0,c.jsx)(s.p,{children:"The clock generated by internal high-speed clock HSI is unstable, causing poor time alignment of the traces."})}),"\n",(0,c.jsx)(s.p,{children:"CPA analysis on the first round S-box output of 1000 traces is shown below."}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSI_traces_1000_cpa",src:n(89850).A+"",width:"1617",height:"360"})}),"\n",(0,c.jsx)(s.p,{children:"Two key usage patterns appear, with maximum correlation close to 0.8 indicating key leakage."}),"\n",(0,c.jsx)(s.h3,{id:"hsi--pll--48m-sampless-asynchronous-sampling",children:"HSI + PLL + 48M Samples/S Asynchronous Sampling"}),"\n",(0,c.jsxs)(s.p,{children:["The chip system clock uses internal ",(0,c.jsx)(s.code,{children:"HSI"})," + ",(0,c.jsx)(s.code,{children:"PLL"})," clock source, ",(0,c.jsx)(s.code,{children:"SYSCLK"})," configured to ",(0,c.jsx)(s.code,{children:"8MHz"}),", sampling rate set to ",(0,c.jsx)(s.code,{children:"48M Samples/S"})," (an integer multiple of ",(0,c.jsx)(s.code,{children:"SYSCLK"}),"), internal clock configuration shown below."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"STM32CubeIDE_Default_HSI_PLL_Config",src:n(59027).A+"",width:"1106",height:"739"})}),"\n",(0,c.jsxs)(s.p,{children:["AES power traces collected, showing the first 10 traces, clearly showing ",(0,c.jsx)(s.strong,{children:"16 rounds"})," encryption."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSI_PLL_traces_10",src:n(93332).A+"",width:"1677",height:"400"})}),"\n",(0,c.jsx)(s.p,{children:"Zooming in on the beginning shows good overlap."}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSI_PLL_traces_10_zoom_begin",src:n(32778).A+"",width:"1677",height:"400"})}),"\n",(0,c.jsx)(s.p,{children:"Zooming in on the end shows reduced overlap."}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSI_PLL_traces_10_zoom_end",src:n(20674).A+"",width:"1677",height:"400"})}),"\n",(0,c.jsx)(s.admonition,{type:"tip",children:(0,c.jsx)(s.p,{children:"Clock generated by internal HSI with PLL is unstable, causing poor time alignment of traces."})}),"\n",(0,c.jsx)(s.p,{children:"CPA analysis on the first round S-box output of 1000 traces is shown below."}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSI_PLL_traces_1000_cpa",src:n(86111).A+"",width:"1608",height:"357"})}),"\n",(0,c.jsx)(s.p,{children:"Two key usage patterns appear, maximum correlation close to 0.8. Compared to HSI only mode, every 4-byte leakage patterns differ significantly."}),"\n",(0,c.jsx)(s.h3,{id:"hse--48m-sampless-synchronous-sampling",children:"HSE + 48M Samples/S Synchronous Sampling"}),"\n",(0,c.jsxs)(s.p,{children:["The chip system clock uses external ",(0,c.jsx)(s.code,{children:"HSE"})," clock source, ",(0,c.jsx)(s.code,{children:"SYSCLK"})," configured to ",(0,c.jsx)(s.code,{children:"8MHz"}),", sampling rate set to ",(0,c.jsx)(s.code,{children:"48M Samples/S"})," (an integer multiple of ",(0,c.jsx)(s.code,{children:"SYSCLK"}),"), clock configuration shown below."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"STM32CubeIDE_HSE_8M_Config",src:n(90072).A+"",width:"1104",height:"731"})}),"\n",(0,c.jsxs)(s.admonition,{type:"tip",children:[(0,c.jsx)(s.p,{children:"When using HSE external clock, enable Cracker-S1 external clock output."}),(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"nut_clock_on",src:n(52698).A+"",width:"415",height:"71"})})]}),"\n",(0,c.jsxs)(s.p,{children:["AES power traces collected, showing the first 10 traces, clearly showing ",(0,c.jsx)(s.strong,{children:"16 rounds"})," encryption."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSE_traces_10",src:n(92973).A+"",width:"1677",height:"400"})}),"\n",(0,c.jsx)(s.p,{children:"Zooming in on the beginning shows good overlap."}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"echarts (15)",src:n(10065).A+"",width:"1677",height:"400"})}),"\n",(0,c.jsxs)(s.p,{children:["Zooming in on the end shows ",(0,c.jsx)(s.strong,{children:"no loss of overlap"}),"."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSE_traces_10_zoom_end",src:n(80525).A+"",width:"1677",height:"400"})}),"\n",(0,c.jsx)(s.p,{children:"CPA analysis on the first round S-box output of 1000 traces is shown below."}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"image-20250325230813935",src:n(79662).A+"",width:"1605",height:"347"})}),"\n",(0,c.jsx)(s.p,{children:"Two key usage patterns appear, maximum correlation exceeding 0.8. Compared to both HSI modes, leakage is significantly stronger."}),"\n",(0,c.jsx)(s.admonition,{type:"tip",children:(0,c.jsx)(s.p,{children:"STM32 external clock and ADC sampling clock share the same source, ensuring precise acquisition of 6 data points per cycle (48M/8M), greatly improving side-channel analysis success rate."})}),"\n",(0,c.jsx)(s.h3,{id:"hse--pll--48m-sampless-synchronous-sampling",children:"HSE + PLL + 48M Samples/S Synchronous Sampling"}),"\n",(0,c.jsxs)(s.p,{children:["The chip system clock uses internal ",(0,c.jsx)(s.code,{children:"HSE"})," + ",(0,c.jsx)(s.code,{children:"PLL"})," clock source, ",(0,c.jsx)(s.code,{children:"SYSCLK"})," configured to ",(0,c.jsx)(s.code,{children:"8MHz"}),", sampling rate set to ",(0,c.jsx)(s.code,{children:"48M Samples/S"})," (an integer multiple of ",(0,c.jsx)(s.code,{children:"SYSCLK"}),"), internal clock configuration shown below."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"STM32CubeIDE_HSE_PLL_8M_Config",src:n(9721).A+"",width:"1108",height:"742"})}),"\n",(0,c.jsxs)(s.admonition,{type:"tip",children:[(0,c.jsx)(s.p,{children:"When using HSE external clock, enable Cracker-S1 external clock output."}),(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"nut_clock_on",src:n(52698).A+"",width:"415",height:"71"})})]}),"\n",(0,c.jsxs)(s.p,{children:["AES power traces collected, showing the first 10 traces, clearly showing ",(0,c.jsx)(s.strong,{children:"16 rounds"})," encryption."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSE_PLL_traces_10",src:n(92008).A+"",width:"1677",height:"400"})}),"\n",(0,c.jsxs)(s.p,{children:["Zooming in on the beginning shows ",(0,c.jsx)(s.strong,{children:"good overlap"}),"."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSE_PLL_traces_10",src:n(85942).A+"",width:"1677",height:"400"})}),"\n",(0,c.jsxs)(s.p,{children:["Zooming in on the end shows ",(0,c.jsx)(s.strong,{children:"good overlap"}),"."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSE_PLL_traces_10_zoom_end",src:n(15518).A+"",width:"1677",height:"400"})}),"\n",(0,c.jsx)(s.p,{children:"CPA analysis on the first round S-box output of 1000 traces is shown below."}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSE_PLL_traces_1000_cpa",src:n(57819).A+"",width:"1605",height:"346"})}),"\n",(0,c.jsx)(s.p,{children:"Two key usage patterns appear, maximum correlation exceeding 0.8. Compared to both HSI modes, leakage is significantly stronger."}),"\n",(0,c.jsx)(s.h3,{id:"hse--65m-sampless-asynchronous-sampling",children:"HSE + 65M Samples/S Asynchronous Sampling"}),"\n",(0,c.jsxs)(s.p,{children:["This test uses external ",(0,c.jsx)(s.code,{children:"8MHz"})," clock, sampling rate increased to 65M Samples/S, ",(0,c.jsx)(s.strong,{children:"sampling rate increased but not an integer multiple of clock frequency"}),"."]}),"\n",(0,c.jsxs)(s.p,{children:["AES power traces collected, showing the first 10 traces, clearly showing ",(0,c.jsx)(s.strong,{children:"16 rounds"})," encryption."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSE_traces_10_65M",src:n(67116).A+"",width:"1677",height:"400"})}),"\n",(0,c.jsxs)(s.p,{children:["Zooming in on the beginning shows ",(0,c.jsx)(s.strong,{children:"worse overlap"}),"."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSE_traces_10_65M_zoom_begin",src:n(97970).A+"",width:"1677",height:"400"})}),"\n",(0,c.jsxs)(s.p,{children:["Zooming in on the end shows ",(0,c.jsx)(s.strong,{children:"worse overlap"}),"."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSE_traces_10_65M_zoom_end",src:n(38394).A+"",width:"1677",height:"400"})}),"\n",(0,c.jsx)(s.p,{children:"CPA analysis on the first round S-box output of 1000 traces is shown below."}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSE_traces_1000_65M_cpa",src:n(23023).A+"",width:"1616",height:"354"})}),"\n",(0,c.jsxs)(s.p,{children:["Two key usage patterns appear, maximum correlation exceeding 0.8. Compared to synchronous sampling, ",(0,c.jsx)(s.strong,{children:"although sampling rate increased, key correlation decreased"}),"."]}),"\n",(0,c.jsx)(s.h3,{id:"hse--8m-sampless-asynchronous-sampling",children:"HSE + 8M Samples/S Asynchronous Sampling"}),"\n",(0,c.jsxs)(s.p,{children:["This test uses external ",(0,c.jsx)(s.code,{children:"8MHz"})," clock, sampling rate reduced to 8M Samples/S, ",(0,c.jsx)(s.strong,{children:"sampling rate decreased and equal to chip clock frequency"}),"."]}),"\n",(0,c.jsxs)(s.p,{children:["AES power traces collected, showing the first 10 traces, clearly showing ",(0,c.jsx)(s.strong,{children:"16 rounds"})," encryption."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSE_traces_10_8M",src:n(68651).A+"",width:"1677",height:"400"})}),"\n",(0,c.jsxs)(s.p,{children:["Zooming in on the beginning shows ",(0,c.jsx)(s.strong,{children:"good overlap"}),"."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSE_traces_10_8M_zoom_begin",src:n(52515).A+"",width:"1677",height:"400"})}),"\n",(0,c.jsxs)(s.p,{children:["Zooming in on the end shows ",(0,c.jsx)(s.strong,{children:"good overlap"}),"."]}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSE_traces_10_8M_zoom_end",src:n(39119).A+"",width:"1677",height:"400"})}),"\n",(0,c.jsx)(s.p,{children:"CPA analysis on the first round S-box output of 1000 traces is shown below."}),"\n",(0,c.jsx)(s.p,{children:(0,c.jsx)(s.img,{alt:"HSE_traces_1000_8M_cpa",src:n(83468).A+"",width:"1621",height:"360"})}),"\n",(0,c.jsx)(s.p,{children:"Two key usage patterns appear, maximum correlation exceeding 0.8."}),"\n",(0,c.jsx)(s.h2,{id:"comparison-of-side-channel-analysis-effects-under-different-modes",children:"Comparison of Side-Channel Analysis Effects under Different Modes"}),"\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n",(0,c.jsxs)(s.table,{children:[(0,c.jsx)(s.thead,{children:(0,c.jsxs)(s.tr,{children:[(0,c.jsx)(s.th,{children:"Mode"}),(0,c.jsx)(s.th,{children:"Analysis Result"})]})}),(0,c.jsxs)(s.tbody,{children:[(0,c.jsxs)(s.tr,{children:[(0,c.jsx)(s.td,{children:"HSI + 48M Async Sampling"}),(0,c.jsx)(s.td,{children:(0,c.jsx)(s.img,{alt:"HSI_traces_1000_cpa",src:n(89850).A+"",width:"1617",height:"360"})})]}),(0,c.jsxs)(s.tr,{children:[(0,c.jsx)(s.td,{children:"HSI + PLL + 48M Async Sampling"}),(0,c.jsx)(s.td,{children:(0,c.jsx)(s.img,{alt:"HSI_PLL_traces_1000_cpa",src:n(86111).A+"",width:"1608",height:"357"})})]}),(0,c.jsxs)(s.tr,{children:[(0,c.jsx)(s.td,{children:"HSE + 48M Sync Sampling"}),(0,c.jsx)(s.td,{children:(0,c.jsx)(s.img,{alt:"image-20250325230813935",src:n(79662).A+"",width:"1605",height:"347"})})]}),(0,c.jsxs)(s.tr,{children:[(0,c.jsx)(s.td,{children:"HSE + PLL + 48M Sync Sampling"}),(0,c.jsx)(s.td,{children:(0,c.jsx)(s.img,{alt:"HSE_PLL_traces_1000_cpa",src:n(57819).A+"",width:"1605",height:"346"})})]}),(0,c.jsxs)(s.tr,{children:[(0,c.jsx)(s.td,{children:"HSE + 65M Async Sampling"}),(0,c.jsx)(s.td,{children:(0,c.jsx)(s.img,{alt:"HSE_traces_1000_65M_cpa",src:n(23023).A+"",width:"1616",height:"354"})})]}),(0,c.jsxs)(s.tr,{children:[(0,c.jsx)(s.td,{children:"HSE + 8M Sync Sampling"}),(0,c.jsx)(s.td,{children:(0,c.jsx)(s.img,{alt:"HSE_traces_1000_8M_cpa",src:n(83468).A+"",width:"1621",height:"360"})})]})]})]}),"\n",(0,c.jsxs)(s.p,{children:["Analysis results show that ",(0,c.jsx)(s.strong,{children:"external clock + synchronous sampling"})," performs best. To save computation time, using chip clock ",(0,c.jsx)(s.strong,{children:"at the same frequency with synchronous sampling"})," is also recommended."]}),"\n",(0,c.jsxs)(s.p,{children:["Related scripts and data files can be downloaded at ",(0,c.jsx)(s.a,{href:"https://pan.baidu.com/s/1jLVV_ViPUspbqgIOSOFyOQ?pwd=utyy",children:"https://pan.baidu.com/s/1jLVV_ViPUspbqgIOSOFyOQ?pwd=utyy"}),"."]})]})}function h(e={}){const{wrapper:s}={...(0,t.R)(),...e.components};return s?(0,c.jsx)(s,{...e,children:(0,c.jsx)(d,{...e})}):d(e)}},15290:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/STM32CubeIDE_HSI_Config-8c15aa32f6c4aebdf60aea898e1d48fb.png"},15518:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_PLL_traces_10_zoom_end-73f5be3f281ab9bda11aa1d47c279608.png"},20674:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSI_PLL_traces_10_zoom_end-2d5ce99bf0d02024f2c9592f7000dcd1.png"},23023:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_traces_1000_65M_cpa-6d86dee015d449d7c99279cf69c9c85a.png"},27341:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSI_traces_10_zoom_begin-38c59dc92e8049f0510c7fd7589c87d8.png"},32778:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSI_PLL_traces_10_zoom_begin-f70e653a7b391f7277f59a3e50edd131.png"},38394:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_traces_10_65M_zoom_end-92b988b4c1db48711103aef8066cfb08.png"},39119:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_traces_10_8M_zoom_end-90dc4a17284f4878dd214386d3381c3e.png"},52515:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_traces_10_8M_zoom_begin-85aa6c4e6570a559386462b56da96147.png"},52698:(e,s,n)=>{n.d(s,{A:()=>i});const i="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAZ8AAABHCAIAAABXmt01AAAAAXNSR0IArs4c6QAAD7pJREFUeJzt3X9Qk2eeAPBvAmhIJGAcA9owhkUdIQ1y7l0QpGIrlsHOuOzSNV3vsJ5jr8M63O02vdKZVcZ2vRnDLLv2HDfDwXi0nDuFbWY9zqLWOFfnKIrWHvCWH6OevjYUIYyBEl9MlYT746GvMUBIwvvmTcL381fy8vK+3+R9831+vM/7vKKpqSmYw/79+0+dOjXXXxFCKJyJhQ4AIYR4gdkNIRSdMLshhKITZjeEUHTC7IYQik6Y3RBC0QmzG0IoOmF2QwhFJ8xuCKHohNkNIRSdMLsJg6KojIyMtLS0s2fPei63WCxqtdpkMgGAzWbLy8vT6/UMw7AreC40GAzq2ZB/R2iRixU6gEVtamqquro6OztbpVIF8e86nW7JkiUA8PXXX1MU9cILL5DtZGRk8BAsQhEGs5uQFArF/fv3jx8/fuzYsdjYgI+FXq/X6/UAYDKZKIp6/fXXCwsL+YkUociDLVMhbdu2rayszGw2nz9/XuhYEIo2PNbd/r1ngL+Nh5u/1wTTtBSJRAcPHmxra1tI+5QTi+pgoUUC624CW7FixeHDhwcGBk6ePDk5OSl0OAhFDx7rbsFVZxah/Pz8ffv2NTQ0bN26NS4ujl0eGxsrk8ncbncIYsCDhaIP1t2ER9qna9eura6utlqt7PKlS5cqFAqaph88eMAuvH//vt1uV6lUMplMoHgRigyY3cICaZ/eu3fvgw8+YBdKpdLU1NSRkZHW1lYyQbzL5Tp//rzT6czKyhI0XoQiAI4ICRekfer5IAuRSFRWVvbZZ58dO3aspaXl+eef7+jouHfvXnp6+ssvvyxosAhFAKy7hQvSPl2/fr3nwo0bN5rNZp1O19/f39zcPDIy8tprr3388cerVq0SLlKEIoMIn4mFEIpKWHdDCEUnzG4IoeiE2Q0hFJ3wminyG9UFNzpg1C50HCi8rVTCCy/CmjSh48DshvxU/Vs4+Xuhg0CR43cn4ed7hA0BW6bID//7JaY2FJjfvAXD94UNAetuyA9dX02/SEuHn7wqcDAozLWY4c5t+P57+PwS6P9OwEAwuyE/sH1tP3kVfv2uwMGg8HfcCAAwKPC0WtgyRQhFJ8xuCKHohNkNIRSdMLvNLiRTRiKEeIRXFZ4x6QanCx67YNINrjmnFwgvq3AWS4Rmg9ntqcduePgYvncJHQdCiAuY3aZNuoF5DN+7oJWC8z0w9gi6w/spUTlq+N1LNwHAwelmRSKRTCZTKBQSiYTTDYcvh8MxPj7ucrmcTqfQsfArLi7uyZMn3G5TIpHExMQkJCTI5XJut7xwmN2mOV3gdEErBf/ZBdvXwz+9KHRA80l+FyTKNM5bpm63++HDh1arNTU1dTEkuPHxcYfDER8fr1AohI6Fdzdv3vSaHpUTo6OjDodDJBIlJCRwvvGFwKsKAABTU/DYBQBw7uvISG38EYvFcrlcoVDY7YvibnmHwyGVShdDauPP8uXL4+Pjx8fHhQ7EG791t65v4cincO0eTM7RmRUbA7o1cOQV2Pgcr4HMj3S3ffdoUac21rJlyxZJdnO5XMuXLxc6ioinUCi++eYboaPwxmN26/oWdv5xzrxGTLqg/Q7s/CO0/lLIBCcSTb/o/lawGMKKWCz2MSW9DxFUnhFR39cWMsF9k06n0263Mwwz1/m2kI5gHlumRz6dJ7WxJl1w5NP5VzMYDCaTiWEYvV5vsVjYhexrLzabTa/X22y2QKJGwSPlWfsdX8edLc+6sCBZ9JxOp9VqlUql6enp6+eQnp4ulUqtVmsQ2ZPH7HbtHpcrUxTV29tbWlq6wKgQfzgvz2ZlsVj0ej3DMOStV2lHYMEWEex2+8qVK5OSksTiORORWCxOSkpauXJlEF0lPGY3P090f1ZmGObo0aMGg8FoNGo0mo6OjgMHDqjVarVabTabyWuLxUJRVEZGhvoHOp2uo6NDp9OxS/Ly8oI+400mE7udmbVFm82Wl5dH/ur52xPWpUuX9uzZ4xVMbW3tO++8w8fuuCrPLBaL2oPJZPKxnTt37sjl8tzc3IBC9YfnMZ01BnK+zfwTSbjhcxr4gzSMPJeYTCaDwcDrThmG8XMciVwu9/1lzozWYrEIec30re1ges2vNT/66COr1ZqVlVVTU9PT05OTk1NfX0/TNE3TpaWl5HVhYSEAqNXqa9eukT9du3YtJyfH821qampwoTIMwzBMT08PTdP19fVVVVVeWbK7u/v999+nabqnp4cEHNyOuKXVagcGBq5evcouYRjm8uXLRUVFfOyOw/IsJyeHfNu+a+uk2Lt48aJGo5m11AkawzAVFRVlZWXkzGlsbJx142vWrGlpafE6Ga5cudLR0cFVJJ6GhoZmbaA5nc6hoSE+9sirqakpH7U2T8F1BIdovFuMGFzP3rn51nao3AEA8D//B3+67ut/LRaL0WhcvXo1zzH6IpPJ3n77bfI6KysrMTFxeHhYqVSyK5DcStbctm3b7du3BYr0GUqlcvPmzRcuXNi+fTtZcvfuXYfDodVqBYnnre2wbiWUfxzYfw0NDeXl5Q0ODnou1Gg0OTk5ZWVlKpWqqamJLCSVqUePHpG3Op0OAOLj45ubmwP9yAzDjI+P5+fnk68xNzf31q1b7FFmkWEQ3d3d7J8YhqmrqystLR0Y4H44uNPp7Ozs3Lx5s9fy/v7+pKQkzncX6UJRd8v7EfzHPojx2BWb2n5tnie1AUBXV9fZs2f9rHbRNM02Rb1apjqdzmq1LuyjAACYzebMzMy5fi02m62lpWXfvn0L3xEnioqKrl69ylYuvvjii4yMDM+8zJOYGWcWOeg/y4Y9fxPYplJSUtrb2+kf1NfXk5pdU1PT9evXr1y5wnY7DA8P5+fn9/T0sNX2np4ekqECpVQqMzMzGxoayDHt7e2ddTuJiYkHDx6sq6tj202kpbx169YgdjqvlJQUiURC07TnQvJWrVbzsceZHQUR1OLmPbutU8LxV+Gl9U8TXECpjfQIkF9jd3d3RkbGXP1uer3+0aNHPLVM2XoBOYdqampmjVOtVpeUlHz44YdCVY5mIpFQFEV+padPn+apWeppgeUZAHR0dJDGptls9tEH9N577128eJH0VLS3tycnJ3P4KchRVqvVBQUF1dXVcx3TLVu2kNYoedvQ0LBp0yaZjJe5DSQSyYYNG2iaHhsbI0vGxsZomt6wYcPCN240Gj2zmNFoJMsLCwvZX1BGRsahQ4d4+nSc4z273bLB3zbAPft0gnu7MLCz3FNWVlZfXx89h6ampvj4eJ4+BUkTZO8AMOvViZqaGpqmz5w5U1JS4rsjPJTYxinJcSqVama7hlsLL89m9rvt3bt3YGCAw261eZErA8XFxTRNf/nll0ePHp3rmEql0m3btp07dy40V/ZJguvv7ycdcP39/dnZ2ZzcM1dZWen5g6qsrPRawWg07tq1K3xK7nmFomXqmeD+uRCCS22eLBYLKckpinrjjTc868khaJmWl5fn5uaSOsVMSqWytrZ2Zk+zgPbu3dvX12ez2S5cuFBQUMB3wcthecaSyWQnTpyoq6vz+lYNBoNnXf7ChQttbW0ajYY99BqNpq2tLYg9kroYuRQrk8kOHTr01VdfzdUiKy0t7e3tpSiqra0tMzOT74Z/SkpKSkpKf39/Z2dnUlJSaHrcSHIvLy8Pwb64EqJrprds8JsWmHQDADTdWFBqoyiqqqqquLiYYRitVrtp06YdO3awJ72PlilN0+3t7Wazme/r3OEmLS0tISHh0qVLfX19pBnFN87LM1JsNDU1eSUOr2voRUVFXPW7BRrbrl27Pvnkk5B1uaakpJCLDJy0SedFUVRLS8vM2lz4WLdu3cDAgGfxc+vWLR6zW2zMM28v9sO+j6DpBvzjn+dfeS4Wi2X37t21tbWFhYWkDlJeXl5WVlZSUmKz2bRa7blz53yXnLdv3167dm2AHwUoijp9+jQbQ2trK/nNGAwGkitrampIhiVjFEJQgPtPJpMVFBQcPnw4ISEhLS1ETwhfYHnm1e/mJ61WW1dX51k5lclkdXV1QTSmsrKyrFYrqcGRY+q7Ny0/P7+5udnH5SZukfZpdnZ2CPZls9nefPNNtvs7PJHjxY7EoiiqsbGRx+ymW+O95GL/7Klt1pVnstlsdXV1ly9f9jqBSIJjO0FZSqVSpVJ5juZVq9VXrlwJolskOTn55MmTZAsVFRUzRxhIpVKyI41Go1KpZr3sIKAtW7bEx8fz3SzlsDzzc7wbi2EYg8HAYW+AUqk8c+ZMVVUVe0x9N8q0Wu3OnTuLi4u5CmBeEokkNFNUGY3GwcFB9jreQobEexGJRG7/5vh3u90i9m7w2ZDj1djYSIIkdSCRjzFy+/fvP3XqVFBhg5930ROxMQLfRQ8A9xkAgOzfwvAxIcPwX/K7cP3dJ/zNPH737t2nc4H94dj0Eyp/VenjeaY//Tdov+Pv9vN+BH/5hwDisVgsBw4cIK8rKyvZXENR1O7duwHAs8ix2WwVFRUnTpyYt7rB05Rn4YnXD/t04/6dLQAwODgolUr96TccGxubmJgIdNArj6N5Nz4Hrb+MsBkj0EIceSWA8uzIK4FtnIxLmLmcXMv2Wkg66QLbAQo5hUJBLvTJ5fK5blpwu93j4+MjIyNBDOfi916Fjc8FVj6jiIblGQqIRCJJTU212+0jIyO+Z0AKbqZonHkcyNy8hFYlcCRhYt5ujrlEXHm2GGZXD43gvkmJRMLfTZY48/i0pTEAAEkS+OC/hQ4lDDx8+DBSxqMvUExMzCKZhZhXo6Ojft4PH0phF5AgRCJYEgMAUPw8XLoJ//q50AEJh3Rz2O32RfKoAblcPjExMTo6KnQgEcxutzscjjAsDrFlOk0SA09iYKcWyLNj/osK91nIc9TgtN0FgLucbnYh3RyRKCEhYWpqyuFwOByOqJ+FPC4u7ubNm9xuUyKRiMVifOJfWIsVg2wJTD2GndrpHBcJ1uOz6BdOLpeH4S+TD5w/zNRTGLZMMbs9tUQM8iXgdMFjF0y6wRXMU1MQWnTEYrFYLA7uMhSvMLs9I1YMy8QAcULHgRAP4uIW15kddpVJhBDiBGY3hFB0wpYp8kPSD09r/zx080eiSMWeJClCPgsFsxvyT/aPp1903oDOGwIHgyLC0qXw0g5hQ8CWKfLDX/01lP9K6CBQRPmX30PyKmFDwLpb9HA6nQ8ePJiYmAjiyY/z+9kvJNpN8T2d4vFx7jfOkbi4OKlUGhsbYWf15OTkxMQEr4PRQsmlWMH8OOfJqufAv5HDIpFIKpWuWLGC8wHkEXYeoLk4nU6r1ZqYmLh69Wq+Rh6pVPDidl62zIWpqSmGYYa/+y6ybrRgD5xMJgvDIWPBWRbIyuTAWa1Wzg/c/wM/5DL+0R5/IwAAAABJRU5ErkJggg=="},57819:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_PLL_traces_1000_cpa-06e4d487f8dbc3456e5226b16620fb45.png"},59027:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/STM32CubeIDE_Default_HSI_PLL_Config-c1d22ffd084d9ea9bce5b871da40823c.png"},67116:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_traces_10_65M-d168eb1d89ae22bc3d77f512de3c5508.png"},68651:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_traces_10_8M-9cdfb4d6b13489c57cd040bbfea28b2b.png"},75513:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSI_traces_10_zoom_end-3220ef65665524425d0b4e64ddd5c10a.png"},79662:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_traces_1000_cpa-9ea20c04ad8c32a03a30448bd4d6e8cb.png"},80525:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_traces_10_zoom_end-d562c6eb992ade756d80044581d3df52.png"},83468:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_traces_1000_8M_cpa-e69492ce46779ba786b665fe9d122f73.png"},85942:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_PLL_traces_10_zoom_begin-519ab2f04880b00feb9a305e76ae7951.png"},86111:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSI_PLL_traces_1000_cpa-90111c841baf6fa38ccfde031efbdcce.png"},87082:(e,s,n)=>{n.d(s,{R:()=>r,x:()=>o});var i=n(30758);const c={},t=i.createContext(c);function r(e){const s=i.useContext(t);return i.useMemo((function(){return"function"==typeof e?e(s):{...s,...e}}),[s,e])}function o(e){let s;return s=e.disableParentContext?"function"==typeof e.components?e.components(c):e.components||c:r(e.components),i.createElement(t.Provider,{value:s},e.children)}},89850:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSI_traces_1000_cpa-e24300b7120935e403ea678a2147c67f.png"},90072:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/STM32CubeIDE_HSE_8M_Config-0bddb203d85cd99c85c5384fa5435aa8.png"},92008:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_PLL_traces_10-125fb1b027e3385ccec998af7b0f021e.png"},92973:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_traces_10-047015a14f64042219dd801727b6fb2c.png"},93332:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSI_PLL_traces_10-4da4733d43278c0ed5851ca35219239a.png"},97970:(e,s,n)=>{n.d(s,{A:()=>i});const i=n.p+"assets/images/HSE_traces_10_65M_zoom_begin-67265d96664de7242e000433297c8d4c.png"}}]);