{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711507477303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507477303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 09:44:36 2024 " "Processing started: Wed Mar 27 09:44:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711507477303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507477303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm_pattern -c fsm_pattern " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm_pattern -c fsm_pattern" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507477303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711507477660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711507477660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_pattern.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_pattern " "Found entity 1: fsm_pattern" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711507486448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507486448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711507486450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507486450 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "shift_reg,v.v " "Can't analyze file -- file shift_reg,v.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711507486455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711507486457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507486457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_pattern " "Elaborating entity \"fsm_pattern\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711507486507 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate fsm_pattern.v(19) " "Verilog HDL Always Construct warning at fsm_pattern.v(19): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711507486508 "|fsm_pattern"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y fsm_pattern.v(19) " "Verilog HDL Always Construct warning at fsm_pattern.v(19): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711507486509 "|fsm_pattern"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y fsm_pattern.v(40) " "Verilog HDL Always Construct warning at fsm_pattern.v(40): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711507486509 "|fsm_pattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y fsm_pattern.v(40) " "Inferred latch for \"y\" at fsm_pattern.v(40)" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507486509 "|fsm_pattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y fsm_pattern.v(19) " "Inferred latch for \"y\" at fsm_pattern.v(19)" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507486509 "|fsm_pattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.wait_2nd_1 fsm_pattern.v(19) " "Inferred latch for \"nextstate.wait_2nd_1\" at fsm_pattern.v(19)" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507486509 "|fsm_pattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.wait_0 fsm_pattern.v(19) " "Inferred latch for \"nextstate.wait_0\" at fsm_pattern.v(19)" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507486509 "|fsm_pattern"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.wait_1st_1 fsm_pattern.v(19) " "Inferred latch for \"nextstate.wait_1st_1\" at fsm_pattern.v(19)" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507486510 "|fsm_pattern"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "y fsm_pattern.v(40) " "Can't resolve multiple constant drivers for net \"y\" at fsm_pattern.v(40)" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507486510 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "fsm_pattern.v(19) " "Constant driver at fsm_pattern.v(19)" {  } { { "fsm_pattern.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/buoi4_example/fsm_pattern.v" 19 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507486510 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711507486510 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711507486592 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 27 09:44:46 2024 " "Processing ended: Wed Mar 27 09:44:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711507486592 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711507486592 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711507486592 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507486592 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507487215 ""}
