{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480427766603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480427766604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 14:56:06 2016 " "Processing started: Tue Nov 29 14:56:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480427766604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1480427766604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PA_processor -c cpu --analyze_file=/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/exec2.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off PA_processor -c cpu --analyze_file=/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/exec2.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1480427766604 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1480427766758 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "aluresult exec2.v(13) " "Verilog HDL Module Declaration error at exec2.v(13): port \"aluresult\" is declared more than once" {  } { { "stages/exec/exec2.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/exec2.v" 13 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Design Software" 0 -1 1480427778004 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "zero exec2.v(14) " "Verilog HDL Module Declaration error at exec2.v(14): port \"zero\" is declared more than once" {  } { { "stages/exec/exec2.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/exec2.v" 14 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Design Software" 0 -1 1480427778004 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "overflow exec2.v(15) " "Verilog HDL Module Declaration error at exec2.v(15): port \"overflow\" is declared more than once" {  } { { "stages/exec/exec2.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/exec2.v" 15 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Design Software" 0 -1 1480427778004 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "new_pc exec2.v(16) " "Verilog HDL Module Declaration error at exec2.v(16): port \"new_pc\" is declared more than once" {  } { { "stages/exec/exec2.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/exec2.v" 16 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Design Software" 0 -1 1480427778004 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "dst exec2.v(18) " "Verilog HDL Module Declaration error at exec2.v(18): port \"dst\" is declared more than once" {  } { { "stages/exec/exec2.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/exec2.v" 18 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Design Software" 0 -1 1480427778004 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "exec2 exec2.v(6) " "Ignored design unit \"exec2\" at exec2.v(6) due to previous errors" {  } { { "stages/exec/exec2.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/exec2.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1480427778004 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 6 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1530 " "Peak virtual memory: 1530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480427778007 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 29 14:56:18 2016 " "Processing ended: Tue Nov 29 14:56:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480427778007 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480427778007 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480427778007 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1480427778007 ""}
