// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// assign in to out

// Design a module that outputs the sum of the input values
module sum( input [5:0] in, output [5:0] out );
// sum the 5 bits of the input
// sum the 5 bits of the output

// Design a module that outputs the sum of the input values
module sum( input [5:0] in, output [5:0] out );
// sum the 5 bits of the input
// sum the 5 bits of the output

// Design a module that outputs the sum of the input values
module sum( input [5:0] in, output [5:0] out );
// sum the 5 bits of the input
// sum the 5 bits of the output

// Design a module that outputs the sum of the input values
module sum( input [5:0] in, output [5:0] out );
// sum the 5endmodule
