============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     24448
   Run Date =   Thu Apr 11 16:22:05 2024

   Run on =     CHOCODESKTOP
============================================================
RUN-1002 : start command "open_project SOC_2_times.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(57)
HDL-1007 : analyze verilog file ../../src/soc_top.v
HDL-1007 : analyze verilog file ../../src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in ../../src/soc_cm0.v(64)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in ../../src/soc_cm0.v(135)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in ../../src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in ../../src/soc_cm0.v(166)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in ../../src/soc_cm0.v(413)
HDL-5007 WARNING: block identifier is required on this block in ../../src/soc_cm0.v(418)
HDL-5007 WARNING: identifier 'btn_interrupt' is used before its declaration in ../../src/soc_cm0.v(80)
HDL-1007 : analyze verilog file ../../al_ip/dtcm.v
HDL-1007 : analyze verilog file ../../al_ip/itcm.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_arb.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_decS0.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_default_slave.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_i.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../src/bus/cm0_mtx_i.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../src/bus/cm0_mtx_i.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../src/bus/cm0_mtx_i.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../src/bus/cm0_mtx_i.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../src/bus/cm0_mtx_i.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../src/bus/cm0_mtx_i.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../src/bus/cm0_mtx_i.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../src/bus/cm0_mtx_i.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../src/bus/cm0_mtx_i.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../src/bus/cm0_mtx_i.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_lite.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_o.v
HDL-1007 : analyze verilog file ../../src/core/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file ../../src/core/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/tcm/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_subsystem.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../src/btn_interupt_generator.v
RUN-1001 : Project manager successfully analyzed 23 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SOC_2_times_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model soc_top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net soc_cm0_u0/cm0_u0/u_logic/SCLK is clkc0 of pll pll_u0/pll_inst.
SYN-4019 : Net clk_dup_1 is refclk of pll pll_u0/pll_inst.
SYN-4024 : Net "swclk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net soc_cm0_u0/cm0_u0/u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net swclk_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net swclk_dup_1 to drive 107 clock pins.
PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 7966 instances
RUN-0007 : 5911 luts, 1866 seqs, 59 mslices, 43 lslices, 31 pads, 48 brams, 3 dsps
RUN-1001 : There are total 8391 nets
RUN-1001 : 4565 nets have 2 pins
RUN-1001 : 2785 nets have [3 - 5] pins
RUN-1001 : 559 nets have [6 - 10] pins
RUN-1001 : 253 nets have [11 - 20] pins
RUN-1001 : 224 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     207     
RUN-1001 :   No   |  No   |  Yes  |     554     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     835     
RUN-1001 :   Yes  |  No   |  Yes  |     270     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  55   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 60
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7964 instances, 5911 luts, 1866 seqs, 102 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-0007 : Cell area utilization is 31%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.07255e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7964.
PHY-3001 : Level 1 #clusters 1016.
PHY-3001 : End clustering;  0.082510s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (56.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 579951, overlap = 324.938
PHY-3002 : Step(2): len = 505939, overlap = 363.812
PHY-3002 : Step(3): len = 352094, overlap = 449.875
PHY-3002 : Step(4): len = 299761, overlap = 510.156
PHY-3002 : Step(5): len = 243692, overlap = 574.688
PHY-3002 : Step(6): len = 207363, overlap = 614.938
PHY-3002 : Step(7): len = 175115, overlap = 642.875
PHY-3002 : Step(8): len = 148392, overlap = 671.5
PHY-3002 : Step(9): len = 128880, overlap = 709.094
PHY-3002 : Step(10): len = 113164, overlap = 719.688
PHY-3002 : Step(11): len = 98889.3, overlap = 741.031
PHY-3002 : Step(12): len = 87433.8, overlap = 758.125
PHY-3002 : Step(13): len = 76532.6, overlap = 770.062
PHY-3002 : Step(14): len = 70570.9, overlap = 776.812
PHY-3002 : Step(15): len = 62927.9, overlap = 780.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.83824e-07
PHY-3002 : Step(16): len = 70016.2, overlap = 776.25
PHY-3002 : Step(17): len = 93827, overlap = 753.531
PHY-3002 : Step(18): len = 99334.4, overlap = 719.656
PHY-3002 : Step(19): len = 104753, overlap = 700.469
PHY-3002 : Step(20): len = 103643, overlap = 682.188
PHY-3002 : Step(21): len = 106019, overlap = 667.844
PHY-3002 : Step(22): len = 104113, overlap = 667.969
PHY-3002 : Step(23): len = 107100, overlap = 665.125
PHY-3002 : Step(24): len = 108414, overlap = 656.906
PHY-3002 : Step(25): len = 111148, overlap = 650.625
PHY-3002 : Step(26): len = 108815, overlap = 659.906
PHY-3002 : Step(27): len = 108572, overlap = 657.25
PHY-3002 : Step(28): len = 106518, overlap = 653.5
PHY-3002 : Step(29): len = 105933, overlap = 651.875
PHY-3002 : Step(30): len = 104287, overlap = 656.281
PHY-3002 : Step(31): len = 103165, overlap = 662.719
PHY-3002 : Step(32): len = 101411, overlap = 661.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.67648e-07
PHY-3002 : Step(33): len = 116028, overlap = 601.438
PHY-3002 : Step(34): len = 123771, overlap = 593.375
PHY-3002 : Step(35): len = 125282, overlap = 581.688
PHY-3002 : Step(36): len = 125452, overlap = 570.875
PHY-3002 : Step(37): len = 124289, overlap = 571.875
PHY-3002 : Step(38): len = 124157, overlap = 574.438
PHY-3002 : Step(39): len = 123047, overlap = 584.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.9353e-06
PHY-3002 : Step(40): len = 138348, overlap = 556.594
PHY-3002 : Step(41): len = 145055, overlap = 551.469
PHY-3002 : Step(42): len = 147448, overlap = 548.219
PHY-3002 : Step(43): len = 147419, overlap = 523.531
PHY-3002 : Step(44): len = 146716, overlap = 543.25
PHY-3002 : Step(45): len = 146510, overlap = 554.344
PHY-3002 : Step(46): len = 144547, overlap = 545.312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.87059e-06
PHY-3002 : Step(47): len = 161456, overlap = 498.969
PHY-3002 : Step(48): len = 171238, overlap = 469.969
PHY-3002 : Step(49): len = 175480, overlap = 433.062
PHY-3002 : Step(50): len = 176798, overlap = 424.531
PHY-3002 : Step(51): len = 176756, overlap = 428.469
PHY-3002 : Step(52): len = 176111, overlap = 435.812
PHY-3002 : Step(53): len = 174417, overlap = 439.188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.74118e-06
PHY-3002 : Step(54): len = 194430, overlap = 390.125
PHY-3002 : Step(55): len = 209178, overlap = 330.531
PHY-3002 : Step(56): len = 214466, overlap = 313.625
PHY-3002 : Step(57): len = 215897, overlap = 315.781
PHY-3002 : Step(58): len = 215399, overlap = 316.688
PHY-3002 : Step(59): len = 214724, overlap = 321.312
PHY-3002 : Step(60): len = 213018, overlap = 327.781
PHY-3002 : Step(61): len = 211857, overlap = 334.188
PHY-3002 : Step(62): len = 210898, overlap = 339.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.54824e-05
PHY-3002 : Step(63): len = 231312, overlap = 287.406
PHY-3002 : Step(64): len = 246016, overlap = 240.094
PHY-3002 : Step(65): len = 253498, overlap = 234.25
PHY-3002 : Step(66): len = 254559, overlap = 242.344
PHY-3002 : Step(67): len = 253031, overlap = 238.688
PHY-3002 : Step(68): len = 252331, overlap = 238.219
PHY-3002 : Step(69): len = 251352, overlap = 225.938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.01542e-05
PHY-3002 : Step(70): len = 269432, overlap = 208.875
PHY-3002 : Step(71): len = 287266, overlap = 193.969
PHY-3002 : Step(72): len = 296554, overlap = 176.281
PHY-3002 : Step(73): len = 297253, overlap = 172.969
PHY-3002 : Step(74): len = 294500, overlap = 171.281
PHY-3002 : Step(75): len = 292398, overlap = 171.125
PHY-3002 : Step(76): len = 291023, overlap = 177.906
PHY-3002 : Step(77): len = 290968, overlap = 182.156
PHY-3002 : Step(78): len = 291238, overlap = 177.281
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 5.90149e-05
PHY-3002 : Step(79): len = 304188, overlap = 166.031
PHY-3002 : Step(80): len = 323059, overlap = 147.625
PHY-3002 : Step(81): len = 331841, overlap = 130.75
PHY-3002 : Step(82): len = 334146, overlap = 122.906
PHY-3002 : Step(83): len = 333994, overlap = 118.062
PHY-3002 : Step(84): len = 333565, overlap = 127.688
PHY-3002 : Step(85): len = 333593, overlap = 128.469
PHY-3002 : Step(86): len = 332961, overlap = 122.781
PHY-3002 : Step(87): len = 332569, overlap = 125.594
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000110674
PHY-3002 : Step(88): len = 339854, overlap = 125.562
PHY-3002 : Step(89): len = 354063, overlap = 106.594
PHY-3002 : Step(90): len = 358968, overlap = 120.062
PHY-3002 : Step(91): len = 359013, overlap = 118.906
PHY-3002 : Step(92): len = 359168, overlap = 117.281
PHY-3002 : Step(93): len = 360358, overlap = 115.594
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000180058
PHY-3002 : Step(94): len = 365114, overlap = 113.281
PHY-3002 : Step(95): len = 375806, overlap = 111.406
PHY-3002 : Step(96): len = 379282, overlap = 109.781
PHY-3002 : Step(97): len = 378846, overlap = 112.031
PHY-3002 : Step(98): len = 378592, overlap = 111.094
PHY-3002 : Step(99): len = 379259, overlap = 108.844
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014264s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8391.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 525472, over cnt = 1053(2%), over = 5713, worst = 35
PHY-1001 : End global iterations;  0.361106s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (17.3%)

PHY-1001 : Congestion index: top1 = 78.51, top5 = 59.74, top10 = 49.57, top15 = 43.05.
PHY-3001 : End congestion estimation;  0.464058s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (26.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.38405e-05
PHY-3002 : Step(100): len = 454532, overlap = 0.9375
PHY-3002 : Step(101): len = 458816, overlap = 1.875
PHY-3002 : Step(102): len = 432654, overlap = 2.625
PHY-3002 : Step(103): len = 422840, overlap = 1.125
PHY-3002 : Step(104): len = 412297, overlap = 0.4375
PHY-3002 : Step(105): len = 407703, overlap = 0.6875
PHY-3002 : Step(106): len = 402378, overlap = 1.34375
PHY-3002 : Step(107): len = 396091, overlap = 1.3125
PHY-3002 : Step(108): len = 394755, overlap = 0.8125
PHY-3002 : Step(109): len = 394847, overlap = 0.4375
PHY-3002 : Step(110): len = 394236, overlap = 1.125
PHY-3002 : Step(111): len = 393137, overlap = 1.9375
PHY-3002 : Step(112): len = 392780, overlap = 2.1875
PHY-3002 : Step(113): len = 390297, overlap = 3.4375
PHY-3002 : Step(114): len = 390390, overlap = 4.25
PHY-3002 : Step(115): len = 389615, overlap = 6.53125
PHY-3002 : Step(116): len = 389875, overlap = 6.53125
PHY-3002 : Step(117): len = 388660, overlap = 7.28125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000127681
PHY-3002 : Step(118): len = 402839, overlap = 3.9375
PHY-3002 : Step(119): len = 409606, overlap = 3.1875
PHY-3002 : Step(120): len = 418744, overlap = 4
PHY-3002 : Step(121): len = 417037, overlap = 2.28125
PHY-3002 : Step(122): len = 415837, overlap = 1.46875
PHY-3002 : Step(123): len = 415253, overlap = 2.96875
PHY-3002 : Step(124): len = 416016, overlap = 2.90625
PHY-3002 : Step(125): len = 417085, overlap = 3.28125
PHY-3002 : Step(126): len = 418911, overlap = 3.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000255362
PHY-3002 : Step(127): len = 427364, overlap = 3.9375
PHY-3002 : Step(128): len = 431211, overlap = 4.40625
PHY-3002 : Step(129): len = 434694, overlap = 4.46875
PHY-3002 : Step(130): len = 435981, overlap = 3.21875
PHY-3002 : Step(131): len = 438257, overlap = 1.96875
PHY-3002 : Step(132): len = 439789, overlap = 3.65625
PHY-3002 : Step(133): len = 440869, overlap = 3.5
PHY-3002 : Step(134): len = 441387, overlap = 4.15625
PHY-3002 : Step(135): len = 438304, overlap = 3.375
PHY-3002 : Step(136): len = 437511, overlap = 3.25
PHY-3002 : Step(137): len = 436540, overlap = 3.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000456029
PHY-3002 : Step(138): len = 440833, overlap = 3.03125
PHY-3002 : Step(139): len = 443860, overlap = 3.15625
PHY-3002 : Step(140): len = 447074, overlap = 3.03125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11/8391.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 547608, over cnt = 1397(3%), over = 5249, worst = 76
PHY-1001 : End global iterations;  0.426155s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (29.3%)

PHY-1001 : Congestion index: top1 = 70.99, top5 = 49.71, top10 = 43.06, top15 = 39.03.
PHY-3001 : End congestion estimation;  0.539508s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (31.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000119503
PHY-3002 : Step(141): len = 442996, overlap = 19.9688
PHY-3002 : Step(142): len = 440032, overlap = 16.875
PHY-3002 : Step(143): len = 427970, overlap = 17.625
PHY-3002 : Step(144): len = 417690, overlap = 15.25
PHY-3002 : Step(145): len = 408336, overlap = 16.7188
PHY-3002 : Step(146): len = 399855, overlap = 17.8125
PHY-3002 : Step(147): len = 394300, overlap = 18.6562
PHY-3002 : Step(148): len = 391631, overlap = 21
PHY-3002 : Step(149): len = 386825, overlap = 18.9062
PHY-3002 : Step(150): len = 382400, overlap = 18.1562
PHY-3002 : Step(151): len = 380464, overlap = 17.8438
PHY-3002 : Step(152): len = 376707, overlap = 20.7188
PHY-3002 : Step(153): len = 376432, overlap = 21.5312
PHY-3002 : Step(154): len = 374613, overlap = 20.1875
PHY-3002 : Step(155): len = 374322, overlap = 20.3125
PHY-3002 : Step(156): len = 374114, overlap = 19.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000239007
PHY-3002 : Step(157): len = 379138, overlap = 16.5312
PHY-3002 : Step(158): len = 383441, overlap = 18.6562
PHY-3002 : Step(159): len = 391885, overlap = 17.9062
PHY-3002 : Step(160): len = 389698, overlap = 17.2188
PHY-3002 : Step(161): len = 389395, overlap = 16.8438
PHY-3002 : Step(162): len = 388860, overlap = 15.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000388042
PHY-3002 : Step(163): len = 392734, overlap = 15.1875
PHY-3002 : Step(164): len = 395636, overlap = 14.5
PHY-3002 : Step(165): len = 400021, overlap = 14.75
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 135.34 peak overflow 1.66
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 92/8391.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 514504, over cnt = 1588(4%), over = 5126, worst = 28
PHY-1001 : End global iterations;  0.466962s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (30.1%)

PHY-1001 : Congestion index: top1 = 58.17, top5 = 46.56, top10 = 41.39, top15 = 38.19.
PHY-1001 : End incremental global routing;  0.589275s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (34.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 37641, tnet num: 8389, tinst num: 7964, tnode num: 43623, tedge num: 60662.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.412184s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (15.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.153254s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (25.7%)

OPT-1001 : Current memory(MB): used = 374, reserve = 351, peak = 374.
OPT-1001 : End physical optimization;  1.219020s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (24.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5911 LUT to BLE ...
SYN-4008 : Packed 5911 LUT and 946 SEQ to BLE.
SYN-4003 : Packing 920 remaining SEQ's ...
SYN-4005 : Packed 892 SEQ with LUT/SLICE
SYN-4006 : 4078 single LUT's are left
SYN-4006 : 28 single SEQ's are left
SYN-4011 : Packing model "soc_top" (AL_USER_NORMAL) with 5939/6128 primitive instances ...
PHY-3001 : End packing;  0.397673s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (3.9%)

PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 3492 instances
RUN-1001 : 1702 mslices, 1703 lslices, 31 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7656 nets
RUN-1001 : 3507 nets have 2 pins
RUN-1001 : 2954 nets have [3 - 5] pins
RUN-1001 : 678 nets have [6 - 10] pins
RUN-1001 : 286 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3490 instances, 3405 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : After packing: Len = 415086, Over = 55.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4090/7656.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 533992, over cnt = 1367(3%), over = 3187, worst = 18
PHY-1002 : len = 545680, over cnt = 801(2%), over = 1490, worst = 11
PHY-1002 : len = 557312, over cnt = 220(0%), over = 374, worst = 6
PHY-1002 : len = 559720, over cnt = 76(0%), over = 117, worst = 6
PHY-1002 : len = 560792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.829618s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (37.7%)

PHY-1001 : Congestion index: top1 = 49.76, top5 = 42.77, top10 = 38.71, top15 = 36.11.
PHY-3001 : End congestion estimation;  0.987123s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (36.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.89322e-05
PHY-3002 : Step(166): len = 399162, overlap = 55.5
PHY-3002 : Step(167): len = 386959, overlap = 76
PHY-3002 : Step(168): len = 379354, overlap = 83.75
PHY-3002 : Step(169): len = 375514, overlap = 81
PHY-3002 : Step(170): len = 373222, overlap = 85.75
PHY-3002 : Step(171): len = 370127, overlap = 85.25
PHY-3002 : Step(172): len = 368182, overlap = 94.25
PHY-3002 : Step(173): len = 365649, overlap = 94
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.78644e-05
PHY-3002 : Step(174): len = 377864, overlap = 74.25
PHY-3002 : Step(175): len = 389709, overlap = 57.25
PHY-3002 : Step(176): len = 391710, overlap = 56.75
PHY-3002 : Step(177): len = 390033, overlap = 60.5
PHY-3002 : Step(178): len = 390039, overlap = 61.5
PHY-3002 : Step(179): len = 390869, overlap = 62
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000110116
PHY-3002 : Step(180): len = 404200, overlap = 42.25
PHY-3002 : Step(181): len = 415534, overlap = 37.5
PHY-3002 : Step(182): len = 420632, overlap = 28.5
PHY-3002 : Step(183): len = 424003, overlap = 24.5
PHY-3002 : Step(184): len = 427126, overlap = 23.25
PHY-3002 : Step(185): len = 428904, overlap = 25.25
PHY-3002 : Step(186): len = 428359, overlap = 24.75
PHY-3002 : Step(187): len = 428005, overlap = 25.75
PHY-3002 : Step(188): len = 429048, overlap = 27.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000203325
PHY-3002 : Step(189): len = 437433, overlap = 24.25
PHY-3002 : Step(190): len = 447652, overlap = 22.75
PHY-3002 : Step(191): len = 454105, overlap = 16.75
PHY-3002 : Step(192): len = 452343, overlap = 17.5
PHY-3002 : Step(193): len = 451696, overlap = 18.75
PHY-3002 : Step(194): len = 454271, overlap = 17
PHY-3002 : Step(195): len = 457898, overlap = 17
PHY-3002 : Step(196): len = 460050, overlap = 18
PHY-3002 : Step(197): len = 458884, overlap = 17.5
PHY-3002 : Step(198): len = 458262, overlap = 17.25
PHY-3002 : Step(199): len = 458362, overlap = 18.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00037164
PHY-3002 : Step(200): len = 463835, overlap = 15.5
PHY-3002 : Step(201): len = 467421, overlap = 14
PHY-3002 : Step(202): len = 471159, overlap = 11.5
PHY-3002 : Step(203): len = 474158, overlap = 13.25
PHY-3002 : Step(204): len = 475411, overlap = 13.75
PHY-3002 : Step(205): len = 475015, overlap = 13
PHY-3002 : Step(206): len = 474973, overlap = 12.75
PHY-3002 : Step(207): len = 475160, overlap = 13.75
PHY-3002 : Step(208): len = 474679, overlap = 14.5
PHY-3002 : Step(209): len = 475006, overlap = 13.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000675634
PHY-3002 : Step(210): len = 477910, overlap = 12.75
PHY-3002 : Step(211): len = 481388, overlap = 10.5
PHY-3002 : Step(212): len = 483737, overlap = 9.75
PHY-3002 : Step(213): len = 483621, overlap = 9.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00130284
PHY-3002 : Step(214): len = 485947, overlap = 9.75
PHY-3002 : Step(215): len = 491792, overlap = 9
PHY-3002 : Step(216): len = 496592, overlap = 8.25
PHY-3002 : Step(217): len = 496421, overlap = 9
PHY-3002 : Step(218): len = 495816, overlap = 8.75
PHY-3002 : Step(219): len = 495622, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.172970s wall, 0.062500s user + 0.390625s system = 0.453125s CPU (38.6%)

PHY-3001 : Trial Legalized: Len = 512053
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 39/7656.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 628712, over cnt = 1001(2%), over = 1662, worst = 7
PHY-1002 : len = 633960, over cnt = 533(1%), over = 784, worst = 6
PHY-1002 : len = 638608, over cnt = 161(0%), over = 238, worst = 4
PHY-1002 : len = 640944, over cnt = 17(0%), over = 24, worst = 3
PHY-1002 : len = 641176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.885594s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (24.7%)

PHY-1001 : Congestion index: top1 = 51.49, top5 = 43.95, top10 = 39.53, top15 = 36.74.
PHY-3001 : End congestion estimation;  1.057358s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (23.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000113058
PHY-3002 : Step(220): len = 478359, overlap = 9.5
PHY-3002 : Step(221): len = 465548, overlap = 16.25
PHY-3002 : Step(222): len = 458696, overlap = 19.5
PHY-3002 : Step(223): len = 453940, overlap = 17.25
PHY-3002 : Step(224): len = 450260, overlap = 17
PHY-3002 : Step(225): len = 447980, overlap = 17.75
PHY-3002 : Step(226): len = 445950, overlap = 17.5
PHY-3002 : Step(227): len = 445593, overlap = 19.5
PHY-3002 : Step(228): len = 444980, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000226115
PHY-3002 : Step(229): len = 454317, overlap = 17
PHY-3002 : Step(230): len = 461183, overlap = 12.75
PHY-3002 : Step(231): len = 461350, overlap = 11.75
PHY-3002 : Step(232): len = 460658, overlap = 12
PHY-3002 : Step(233): len = 461022, overlap = 12.75
PHY-3002 : Step(234): len = 461881, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00044691
PHY-3002 : Step(235): len = 468315, overlap = 12.5
PHY-3002 : Step(236): len = 472834, overlap = 11.5
PHY-3002 : Step(237): len = 473896, overlap = 12
PHY-3002 : Step(238): len = 475700, overlap = 10.5
PHY-3002 : Step(239): len = 478153, overlap = 11
PHY-3002 : Step(240): len = 478841, overlap = 11.75
PHY-3002 : Step(241): len = 477619, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010193s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 486952, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017520s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.2%)

PHY-3001 : 11 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 487036, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 949/7656.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 611440, over cnt = 925(2%), over = 1500, worst = 9
PHY-1002 : len = 616296, over cnt = 522(1%), over = 754, worst = 5
PHY-1002 : len = 620408, over cnt = 269(0%), over = 382, worst = 5
PHY-1002 : len = 621944, over cnt = 144(0%), over = 209, worst = 5
PHY-1002 : len = 624216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.915919s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (25.6%)

PHY-1001 : Congestion index: top1 = 48.10, top5 = 40.37, top10 = 36.81, top15 = 34.52.
PHY-1001 : End incremental global routing;  1.067395s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (27.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 36857, tnet num: 7654, tinst num: 3490, tnode num: 41884, tedge num: 61804.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.583764s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (32.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.820265s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (27.5%)

OPT-1001 : Current memory(MB): used = 408, reserve = 385, peak = 408.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.011044s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7214/7656.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 624216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.060948s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 48.10, top5 = 40.37, top10 = 36.81, top15 = 34.52.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.012429s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 47.689655
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.108788s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (26.7%)

RUN-1003 : finish command "place" in  12.890410s wall, 3.375000s user + 0.734375s system = 4.109375s CPU (31.9%)

RUN-1004 : used memory is 358 MB, reserved memory is 345 MB, peak memory is 414 MB
RUN-1002 : start command "export_db SOC_2_times_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_place.db" in  1.052467s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (49.0%)

RUN-1004 : used memory is 369 MB, reserved memory is 348 MB, peak memory is 422 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 3492 instances
RUN-1001 : 1702 mslices, 1703 lslices, 31 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7656 nets
RUN-1001 : 3507 nets have 2 pins
RUN-1001 : 2954 nets have [3 - 5] pins
RUN-1001 : 678 nets have [6 - 10] pins
RUN-1001 : 286 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 36857, tnet num: 7654, tinst num: 3490, tnode num: 41884, tedge num: 61804.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1702 mslices, 1703 lslices, 31 pads, 48 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 2964 clock pins, and constraint 4993 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 603840, over cnt = 914(2%), over = 1529, worst = 9
PHY-1002 : len = 609096, over cnt = 521(1%), over = 776, worst = 6
PHY-1002 : len = 614160, over cnt = 210(0%), over = 296, worst = 5
PHY-1002 : len = 616984, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 617032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.823727s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (30.3%)

PHY-1001 : Congestion index: top1 = 47.89, top5 = 39.98, top10 = 36.42, top15 = 34.15.
PHY-1001 : End global routing;  1.014188s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (32.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 461, reserve = 441, peak = 461.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 719, reserve = 703, peak = 719.
PHY-1001 : End build detailed router design. 3.054448s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (18.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 91752, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.599267s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (23.5%)

PHY-1001 : Current memory(MB): used = 754, reserve = 739, peak = 754.
PHY-1001 : End phase 1; 0.604480s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (23.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 1.92386e+06, over cnt = 295(0%), over = 298, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 760, reserve = 744, peak = 760.
PHY-1001 : End initial routed; 24.729177s wall, 9.671875s user + 0.078125s system = 9.750000s CPU (39.4%)

PHY-1001 : Current memory(MB): used = 760, reserve = 744, peak = 760.
PHY-1001 : End phase 2; 24.729231s wall, 9.671875s user + 0.078125s system = 9.750000s CPU (39.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.91871e+06, over cnt = 58(0%), over = 58, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.404739s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (30.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.91755e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.173782s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (36.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.91717e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.088620s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (35.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.91698e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.094196s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 57 feed throughs used by 46 nets
PHY-1001 : End commit to database; 1.169665s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (24.0%)

PHY-1001 : Current memory(MB): used = 818, reserve = 804, peak = 818.
PHY-1001 : End phase 3; 2.105086s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (24.5%)

PHY-1003 : Routed, final wirelength = 1.91698e+06
PHY-1001 : Current memory(MB): used = 820, reserve = 807, peak = 820.
PHY-1001 : End export database. 0.027372s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  30.743920s wall, 10.968750s user + 0.093750s system = 11.062500s CPU (36.0%)

RUN-1003 : finish command "route" in  32.729195s wall, 11.453125s user + 0.109375s system = 11.562500s CPU (35.3%)

RUN-1004 : used memory is 729 MB, reserved memory is 715 MB, peak memory is 820 MB
RUN-1002 : start command "report_area -io_info -file SOC_2_times_phy.area"
RUN-1001 : standard
***Report Model: soc_top Device: EG4S20BG256***

IO Statistics
#IO                        31
  #input                    8
  #output                   6
  #inout                   17

Utilization Statistics
#lut                     6578   out of  19600   33.56%
#reg                     1866   out of  19600    9.52%
#le                      6606
  #lut only              4740   out of   6606   71.75%
  #reg only                28   out of   6606    0.42%
  #lut&reg               1838   out of   6606   27.82%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       31   out of    188   16.49%
  #ireg                     6
  #oreg                    18
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                          Type               DriverType         Driver                   Fanout
#1        soc_cm0_u0/cm0_u0/u_logic/SCLK    GCLK               pll                pll_u0/pll_inst.clkc0    1406
#2        swclk_dup_1                       GCLK               io                 swclk_syn_2.di           76
#3        clk_dup_1                         GeneralRouting     io                 clk_syn_2.di             1


Detailed IO Report

           Name             Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
          btn[3]              INPUT        J13        LVCMOS33          N/A          PULLUP      IREG    
          btn[2]              INPUT        G12        LVCMOS33          N/A          PULLUP      IREG    
          btn[1]              INPUT        H14        LVCMOS33          N/A          PULLUP      IREG    
          btn[0]              INPUT        L12        LVCMOS33          N/A          PULLUP      IREG    
           clk                INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
          rst_n               INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
          swclk               INPUT         A8        LVCMOS33          N/A          PULLUP      NONE    
        uart0_rxd             INPUT        F16        LVCMOS33          N/A          PULLUP      IREG    
  btn_interrupt_debug[3]     OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[2]     OUTPUT         C6        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[1]     OUTPUT        L13        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[0]     OUTPUT         R5        LVCMOS33           8            N/A        NONE    
          led_1s             OUTPUT        T13        LVCMOS33           8            NONE       OREG    
        uart0_txd            OUTPUT        E16        LVCMOS33           8            NONE       OREG    
        gpio0[15]             INOUT        M16        LVCMOS33           8            N/A        OREG    
        gpio0[14]             INOUT         F4        LVCMOS33           8            N/A        OREG    
        gpio0[13]             INOUT         J1        LVCMOS33           8            N/A        OREG    
        gpio0[12]             INOUT         H4        LVCMOS33           8            N/A        OREG    
        gpio0[11]             INOUT        A12        LVCMOS33           8            N/A        OREG    
        gpio0[10]             INOUT         N3        LVCMOS33           8           PULLUP      OREG    
         gpio0[9]             INOUT         M4        LVCMOS33           8           PULLUP      OREG    
         gpio0[8]             INOUT         M3        LVCMOS33           8           PULLUP      OREG    
         gpio0[7]             INOUT        C13        LVCMOS33           8           PULLUP      OREG    
         gpio0[6]             INOUT         C8        LVCMOS33           8           PULLUP      OREG    
         gpio0[5]             INOUT         C5        LVCMOS33           8           PULLUP      OREG    
         gpio0[4]             INOUT         C7        LVCMOS33           8           PULLUP      OREG    
         gpio0[3]             INOUT         C9        LVCMOS33           8           PULLUP      OREG    
         gpio0[2]             INOUT        A11        LVCMOS33           8           PULLUP      OREG    
         gpio0[1]             INOUT        C11        LVCMOS33           8           PULLUP      OREG    
         gpio0[0]             INOUT        B15        LVCMOS33           8           PULLUP      OREG    
          swdio               INOUT         A7        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------+
|top                               |soc_top                |6606   |6476    |102     |1890    |48      |3       |
|  pll_u0                          |pll                    |0      |0       |0       |0       |0       |0       |
|  soc_cm0_u0                      |soc_cm0                |6554   |6440    |93      |1833    |48      |3       |
|    ahb_dtcm                      |cmsdk_ahb_to_sram      |43     |43      |0       |27      |0       |0       |
|    ahb_itcm                      |cmsdk_ahb_to_sram      |113    |113     |0       |40      |0       |0       |
|    btn_interupt_generator_inst   |btn_interupt_generator |48     |25      |9       |32      |0       |0       |
|    cm0_u0                        |CORTEXM0INTEGRATION    |5583   |5511    |65      |1383    |0       |3       |
|      u_logic                     |cortexm0ds_logic       |5583   |5511    |65      |1383    |0       |3       |
|    cmsdk_ahb_gpio_u0             |cmsdk_ahb_gpio         |209    |209     |0       |144     |0       |0       |
|      u_ahb_to_gpio               |cmsdk_ahb_to_iop       |14     |14      |0       |14      |0       |0       |
|      u_iop_gpio                  |cmsdk_iop_gpio         |195    |195     |0       |130     |0       |0       |
|    cmsdk_apb_subsystem_u0        |cmsdk_apb_subsystem    |242    |230     |12      |140     |0       |0       |
|      gen_apb_uart_0$u_apb_uart_0 |cmsdk_apb_uart         |203    |191     |12      |106     |0       |0       |
|      u_ahb_to_apb                |cmsdk_ahb_to_apb       |38     |38      |0       |34      |0       |0       |
|      u_apb_slave_mux             |cmsdk_apb_slave_mux    |1      |1       |0       |0       |0       |0       |
|    dtcm_u0                       |dtcm                   |49     |49      |0       |10      |32      |0       |
|    itcm_u0                       |itcm                   |62     |62      |0       |7       |16      |0       |
|    mtx_lite_u0                   |cm0_mtx_lite           |197    |190     |7       |48      |0       |0       |
|      ucm0_mtx                    |cm0_mtx                |197    |190     |7       |48      |0       |0       |
|        u_cm0_mtx_decs0           |cm0_mtx_decS0          |29     |22      |7       |8       |0       |0       |
|          u_cm0_mtx_default_slave |cm0_mtx_default_slave  |2      |2       |0       |2       |0       |0       |
|        u_cm0_mtx_i_0             |cm0_mtx_i              |166    |166     |0       |38      |0       |0       |
|        u_cm0_mtx_o_4             |cm0_mtx_o              |2      |2       |0       |2       |0       |0       |
+---------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3475  
    #2         2       1838  
    #3         3       602   
    #4         4       514   
    #5        5-10     723   
    #6       11-50     439   
    #7       51-100     28   
    #8        >500      1    
  Average     3.63           

RUN-1002 : start command "export_db SOC_2_times_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_pr.db" in  1.287156s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (41.3%)

RUN-1004 : used memory is 730 MB, reserved memory is 716 MB, peak memory is 820 MB
RUN-1002 : start command "export_bid SOC_2_times_inst.bid"
PRG-1000 : <!-- HMAC is: ea76553325dc059ef5462b3e373b83d4acf2b60063771cdb83e2bd6220d7b312 -->
RUN-1002 : start command "bitgen -bit SOC_2_times.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 3490
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 7656, pip num: 106437
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 57
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3113 valid insts, and 277681 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000000000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file SOC_2_times.bit.
RUN-1003 : finish command "bitgen -bit SOC_2_times.bit" in  9.706117s wall, 64.734375s user + 0.750000s system = 65.484375s CPU (674.7%)

RUN-1004 : used memory is 753 MB, reserved memory is 743 MB, peak memory is 912 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240411_162205.log"
