\hypertarget{struct_a_x_b_s___type}{}\section{A\+X\+B\+S\+\_\+\+Type Struct Reference}
\label{struct_a_x_b_s___type}\index{A\+X\+B\+S\+\_\+\+Type@{A\+X\+B\+S\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8d30f22766bc0456616fa4f22e3620e1}{PRS}}\\
\>uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga144e7a888c9f93089fd78220bc77af8b}{RESERVED\_0}} \mbox{[}12\mbox{]}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga95ba78b551cc36ed4649ad3693aa9978}{CRS}}\\
\>uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabc2dc38106b6ab2d3320e9269cd05504}{RESERVED\_1}} \mbox{[}236\mbox{]}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga289303c4d837180d3b16b684f80f0ba0}{SLAVE}} \mbox{[}5\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga95040200b47ad000d4d10a0a3cc26328}{M\+G\+P\+C\+R0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27bab6401c5712f0f544475a30c7f228}{M\+G\+P\+C\+R1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6f91643603313549f066d2f445fbe58b}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}} \mbox{[}252\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7565ef72e26c5097db4bea3ec5fa9e14}{M\+G\+P\+C\+R2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae6f7bcb4c19541862a0ea955208a38f2}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}} \mbox{[}252\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf1901496c3e52eee108a21efaa7a4e17}{M\+G\+P\+C\+R3}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga269f43b5f47b1d3dadb76a9bb547eb2c}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}} \mbox{[}252\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga30337708f5ac98f037caf0dbc449801b}{M\+G\+P\+C\+R4}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac434c3049fc8beb09dd04d55973be5a5}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}} \mbox{[}252\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gade0f01dbebdaf29c21c507b7acf1ae33}{M\+G\+P\+C\+R5}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+X\+BS -\/ Register Layout Typedef 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
S\+D\+K/\+C\+M\+S\+I\+S/\mbox{\hyperlink{_m_k64_f12_8h}{M\+K64\+F12.\+h}}\end{DoxyCompactItemize}
