#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jan 23 07:03:28 2026
# Process ID         : 20856
# Current directory  : C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent21388 C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.xpr
# Log file           : C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/vivado.log
# Journal file       : C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1\vivado.jou
# Running On         : C27-5CG3121G96
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 PRO 6850U with Radeon Graphics     
# CPU Frequency      : 2695 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16442 MB
# Swap memory        : 7247 MB
# Total Virtual      : 23690 MB
# Available Virtual  : 13136 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1127.418 ; gain = 81.355
update_compile_order -fileset sources_1
file mkdir C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/new/vga_signal_generator_tb.vhd w ]
add_files -fileset sim_1 C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/new/vga_signal_generator_tb.vhd
update_compile_order -fileset sim_1
set_property top vga_signal_generator_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property file_type {VHDL 2008} [get_files  C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/new/vga_signal_generator_tb.vhd]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vga_signal_generator_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_signal_generator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_signal_generator_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj vga_signal_generator_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sources_1/imports/Lab1_Cadet_Code_2026/ece383_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sources_1/imports/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sources_1/imports/Lab1_Cadet_Code_2026/vga_signal_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_signal_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/new/vga_signal_generator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_signal_generator_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1184.715 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_signal_generator_tb_behav xil_defaultlib.vga_signal_generator_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_signal_generator_tb_behav xil_defaultlib.vga_signal_generator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ece383_pkg
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=7...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=5...]
Compiling architecture vga_signal_generator_arch of entity xil_defaultlib.vga_signal_generator [vga_signal_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_signal_generator_tb
Built simulation snapshot vga_signal_generator_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1184.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_signal_generator_tb_behav -key {Behavioral:sim_1:Functional:vga_signal_generator_tb} -tclbatch {vga_signal_generator_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vga_signal_generator_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_signal_generator_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1206.926 ; gain = 28.367
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/new/vga_signal_generator_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/new/vga_signal_generator_tb.vhd
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/C27Soren.Herzog/Downloads/instructor_tb.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
move_files [get_files  C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
move_files -fileset sim_1 [get_files  C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top instructor_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'instructor_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'instructor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instructor_tb_vlog.prj"
"xvhdl --incr --relax -prj instructor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instructor_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1240.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ece383_pkg
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=7...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=5...]
Compiling architecture vga_signal_generator_arch of entity xil_defaultlib.vga_signal_generator [vga_signal_generator_default]
Compiling architecture behavior of entity xil_defaultlib.instructor_tb
Built simulation snapshot instructor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instructor_tb_behav -key {Behavioral:sim_1:Functional:instructor_tb} -tclbatch {instructor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source instructor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Testing h_sync
Time: 100 ns  Iteration: 0  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instructor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1240.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'instructor_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'instructor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instructor_tb_vlog.prj"
"xvhdl --incr --relax -prj instructor_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2262.434 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instructor_tb_behav -key {Behavioral:sim_1:Functional:instructor_tb} -tclbatch {instructor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source instructor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Testing h_sync
Time: 100 ns  Iteration: 0  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instructor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2262.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property file_type {VHDL 2008} [get_files  C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sources_1/imports/Lab1_Cadet_Code_2026/vga_signal_generator.vhd]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'instructor_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'instructor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instructor_tb_vlog.prj"
"xvhdl --incr --relax -prj instructor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sources_1/imports/Lab1_Cadet_Code_2026/vga_signal_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_signal_generator'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2262.434 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ece383_pkg
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=7...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=5...]
Compiling architecture vga_signal_generator_arch of entity xil_defaultlib.vga_signal_generator [vga_signal_generator_default]
Compiling architecture behavior of entity xil_defaultlib.instructor_tb
Built simulation snapshot instructor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2262.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instructor_tb_behav -key {Behavioral:sim_1:Functional:instructor_tb} -tclbatch {instructor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source instructor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Testing h_sync
Time: 100 ns  Iteration: 0  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instructor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2262.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'instructor_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'instructor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instructor_tb_vlog.prj"
"xvhdl --incr --relax -prj instructor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sources_1/imports/Lab1_Cadet_Code_2026/vga_signal_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_signal_generator'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2267.105 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ece383_pkg
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=7...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=5...]
Compiling architecture vga_signal_generator_arch of entity xil_defaultlib.vga_signal_generator [vga_signal_generator_default]
Compiling architecture behavior of entity xil_defaultlib.instructor_tb
Built simulation snapshot instructor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instructor_tb_behav -key {Behavioral:sim_1:Functional:instructor_tb} -tclbatch {instructor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source instructor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Testing h_sync
Time: 100 ns  Iteration: 0  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instructor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2267.105 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {40ms} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'instructor_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'instructor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instructor_tb_vlog.prj"
"xvhdl --incr --relax -prj instructor_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2267.105 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instructor_tb_behav -key {Behavioral:sim_1:Functional:instructor_tb} -tclbatch {instructor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source instructor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40ms
Note: Testing h_sync
Time: 100 ns  Iteration: 0  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: h_sync should be LOW at column 656
Time: 26280 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: h_sync should be HIGH at column 752
Time: 30120 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Note: Testing v_sync
Time: 64 us  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: v_sync should be LOW at row 490
Time: 15680040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: v_sync should be HIGH at row 492
Time: 15744040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Note: Testing blank
Time: 33600040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: blank should be LOW at row 0, col 0
Time: 33664040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: blank should be HIGH at row 0, col 640
Time: 33689640 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: blank should be LOW at row 1, col 0
Time: 33696040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.105 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instructor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2267.105 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'instructor_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'instructor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instructor_tb_vlog.prj"
"xvhdl --incr --relax -prj instructor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sources_1/imports/Lab1_Cadet_Code_2026/vga_signal_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_signal_generator'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2267.105 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ece383_pkg
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=7...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=5...]
Compiling architecture vga_signal_generator_arch of entity xil_defaultlib.vga_signal_generator [vga_signal_generator_default]
Compiling architecture behavior of entity xil_defaultlib.instructor_tb
Built simulation snapshot instructor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instructor_tb_behav -key {Behavioral:sim_1:Functional:instructor_tb} -tclbatch {instructor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source instructor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40ms
Note: Testing h_sync
Time: 100 ns  Iteration: 0  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: h_sync should be LOW at column 656
Time: 26280 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: h_sync should be HIGH at column 752
Time: 30120 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Note: Testing v_sync
Time: 64 us  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Note: Testing blank
Time: 33600040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: blank should be LOW at row 0, col 0
Time: 33664040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: blank should be HIGH at row 0, col 640
Time: 33689640 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: blank should be LOW at row 1, col 0
Time: 33696040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.105 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instructor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2267.105 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'instructor_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'instructor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instructor_tb_vlog.prj"
"xvhdl --incr --relax -prj instructor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sources_1/imports/Lab1_Cadet_Code_2026/vga_signal_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_signal_generator'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2280.953 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ece383_pkg
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=7...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=5...]
Compiling architecture vga_signal_generator_arch of entity xil_defaultlib.vga_signal_generator [vga_signal_generator_default]
Compiling architecture behavior of entity xil_defaultlib.instructor_tb
Built simulation snapshot instructor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instructor_tb_behav -key {Behavioral:sim_1:Functional:instructor_tb} -tclbatch {instructor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source instructor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40ms
Note: Testing h_sync
Time: 100 ns  Iteration: 0  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: h_sync should be LOW at column 656
Time: 26280 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: h_sync should be HIGH at column 752
Time: 30120 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: h_sync should be HIGH at column 0
Time: 32040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Note: Testing v_sync
Time: 64 us  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: v_sync should be LOW at row 490
Time: 15680040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: v_sync should be HIGH at row 492
Time: 15744040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Note: Testing blank
Time: 33600040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: blank should be LOW at row 0, col 0
Time: 33664040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: blank should be HIGH at row 0, col 640
Time: 33689640 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: blank should be LOW at row 1, col 0
Time: 33696040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2280.953 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instructor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2280.953 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'instructor_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'instructor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instructor_tb_vlog.prj"
"xvhdl --incr --relax -prj instructor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sources_1/imports/Lab1_Cadet_Code_2026/vga_signal_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_signal_generator'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2280.953 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ece383_pkg
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=7...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=5...]
Compiling architecture vga_signal_generator_arch of entity xil_defaultlib.vga_signal_generator [vga_signal_generator_default]
Compiling architecture behavior of entity xil_defaultlib.instructor_tb
Built simulation snapshot instructor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instructor_tb_behav -key {Behavioral:sim_1:Functional:instructor_tb} -tclbatch {instructor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source instructor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40ms
Note: Testing h_sync
Time: 100 ns  Iteration: 0  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: h_sync should be LOW at column 656
Time: 26280 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: h_sync should be HIGH at column 752
Time: 30120 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: h_sync should be HIGH at column 0
Time: 32040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Note: Testing v_sync
Time: 64 us  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: v_sync should be HIGH at row 0
Time: 16832040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Note: Testing blank
Time: 33600040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: blank should be LOW at row 0, col 0
Time: 33664040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: blank should be HIGH at row 0, col 640
Time: 33689640 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: blank should be LOW at row 1, col 0
Time: 33696040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2280.953 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instructor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2280.953 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'instructor_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'instructor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instructor_tb_vlog.prj"
"xvhdl --incr --relax -prj instructor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sources_1/imports/Lab1_Cadet_Code_2026/vga_signal_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_signal_generator'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2280.953 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ece383_pkg
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=7...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=5...]
Compiling architecture vga_signal_generator_arch of entity xil_defaultlib.vga_signal_generator [vga_signal_generator_default]
Compiling architecture behavior of entity xil_defaultlib.instructor_tb
Built simulation snapshot instructor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2280.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instructor_tb_behav -key {Behavioral:sim_1:Functional:instructor_tb} -tclbatch {instructor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source instructor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40ms
Note: Testing h_sync
Time: 100 ns  Iteration: 0  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Note: Testing v_sync
Time: 64 us  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: v_sync should be HIGH at row 489
Time: 15648040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Warning: v_sync should be LOW at row 491
Time: 15712040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Note: Testing blank
Time: 33600040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2280.953 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instructor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2280.953 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'instructor_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'instructor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instructor_tb_vlog.prj"
"xvhdl --incr --relax -prj instructor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sources_1/imports/Lab1_Cadet_Code_2026/vga_signal_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_signal_generator'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2280.953 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ece383_pkg
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=7...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(num_bits=10,max_value=5...]
Compiling architecture vga_signal_generator_arch of entity xil_defaultlib.vga_signal_generator [vga_signal_generator_default]
Compiling architecture behavior of entity xil_defaultlib.instructor_tb
Built simulation snapshot instructor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instructor_tb_behav -key {Behavioral:sim_1:Functional:instructor_tb} -tclbatch {instructor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source instructor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40ms
Note: Testing h_sync
Time: 100 ns  Iteration: 0  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Note: Testing v_sync
Time: 64 us  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Note: Testing blank
Time: 33600040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2280.953 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instructor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 2280.953 ; gain = 0.000
save_wave_config {C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/instructor_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/instructor_tb_behav.wcfg
set_property xsim.view C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/instructor_tb_behav.wcfg [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_files -from_files C:/Users/C27Soren.Herzog/Downloads/Lab1.xdc -to_files C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/constrs_1/imports/Lab01_cadet_code/Lab1.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/constrs_1/imports/Lab01_cadet_code/Lab1.xdc' with file 'C:/Users/C27Soren.Herzog/Downloads/Lab1.xdc'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/C27Soren.Herzog/Downloads/Lab1.xdc' to 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/constrs_1/imports/Lab01_cadet_code/Lab1.xdc'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\instructor_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\new\vga_signal_generator_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\vga_signal_generator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\ece383_pkg.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 23 09:21:00 2026...
