

================================================================
== Vitis HLS Report for 'mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s'
================================================================
* Date:           Sun Feb  9 19:42:03 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.279 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%padding_mask_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_7_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 7 'read' 'padding_mask_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%padding_mask_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_6_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 8 'read' 'padding_mask_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%padding_mask_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_5_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 9 'read' 'padding_mask_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%padding_mask_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_4_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 10 'read' 'padding_mask_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%padding_mask_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_3_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 11 'read' 'padding_mask_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%padding_mask_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_2_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 12 'read' 'padding_mask_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%padding_mask_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_1_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 13 'read' 'padding_mask_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%padding_mask_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_0_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 14 'read' 'padding_mask_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_31_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 15 'read' 'kernel_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_30_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 16 'read' 'kernel_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_29_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 17 'read' 'kernel_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_28_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 18 'read' 'kernel_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_27_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 19 'read' 'kernel_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_26_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 20 'read' 'kernel_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_25_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 21 'read' 'kernel_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_24_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 22 'read' 'kernel_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_23_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 23 'read' 'kernel_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_22_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 24 'read' 'kernel_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_21_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 25 'read' 'kernel_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_20_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 26 'read' 'kernel_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_19_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 27 'read' 'kernel_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_18_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 28 'read' 'kernel_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_17_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 29 'read' 'kernel_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_16_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 30 'read' 'kernel_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_15_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 31 'read' 'kernel_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_14_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 32 'read' 'kernel_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_13_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 33 'read' 'kernel_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_12_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 34 'read' 'kernel_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_11_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 35 'read' 'kernel_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_10_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 36 'read' 'kernel_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_9_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 37 'read' 'kernel_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_8_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 38 'read' 'kernel_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_7_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 39 'read' 'kernel_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_6_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 40 'read' 'kernel_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_5_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 41 'read' 'kernel_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_4_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 42 'read' 'kernel_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_3_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 43 'read' 'kernel_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_2_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 44 'read' 'kernel_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_1_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 45 'read' 'kernel_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_0_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 46 'read' 'kernel_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln189 = sext i13 %kernel_0_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 47 'sext' 'sext_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln189_1 = sext i13 %padding_mask_0_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 48 'sext' 'sext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.89ns)   --->   "%mul_ln189 = mul i26 %sext_ln189_1, i26 %sext_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 49 'mul' 'mul_ln189' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln189_2 = sext i13 %kernel_1_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 50 'sext' 'sext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.89ns)   --->   "%mul_ln189_1 = mul i26 %sext_ln189_1, i26 %sext_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 51 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln189_3 = sext i13 %kernel_2_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 52 'sext' 'sext_ln189_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.89ns)   --->   "%mul_ln189_2 = mul i26 %sext_ln189_1, i26 %sext_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 53 'mul' 'mul_ln189_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln189_4 = sext i13 %kernel_3_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 54 'sext' 'sext_ln189_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.89ns)   --->   "%mul_ln189_3 = mul i26 %sext_ln189_1, i26 %sext_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 55 'mul' 'mul_ln189_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln189_5 = sext i13 %kernel_4_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 56 'sext' 'sext_ln189_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln189_6 = sext i13 %padding_mask_1_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 57 'sext' 'sext_ln189_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.89ns)   --->   "%mul_ln189_4 = mul i26 %sext_ln189_6, i26 %sext_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 58 'mul' 'mul_ln189_4' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln189_7 = sext i13 %kernel_5_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 59 'sext' 'sext_ln189_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.89ns)   --->   "%mul_ln189_5 = mul i26 %sext_ln189_6, i26 %sext_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 60 'mul' 'mul_ln189_5' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln189_8 = sext i13 %kernel_6_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 61 'sext' 'sext_ln189_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.89ns)   --->   "%mul_ln189_6 = mul i26 %sext_ln189_6, i26 %sext_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 62 'mul' 'mul_ln189_6' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln189_9 = sext i13 %kernel_7_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 63 'sext' 'sext_ln189_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.89ns)   --->   "%mul_ln189_7 = mul i26 %sext_ln189_6, i26 %sext_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 64 'mul' 'mul_ln189_7' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln189_10 = sext i13 %kernel_8_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 65 'sext' 'sext_ln189_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln189_11 = sext i13 %padding_mask_2_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 66 'sext' 'sext_ln189_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.89ns)   --->   "%mul_ln189_8 = mul i26 %sext_ln189_11, i26 %sext_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 67 'mul' 'mul_ln189_8' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln189_12 = sext i13 %kernel_9_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 68 'sext' 'sext_ln189_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.89ns)   --->   "%mul_ln189_9 = mul i26 %sext_ln189_11, i26 %sext_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 69 'mul' 'mul_ln189_9' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln189_13 = sext i13 %kernel_10_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 70 'sext' 'sext_ln189_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.89ns)   --->   "%mul_ln189_10 = mul i26 %sext_ln189_11, i26 %sext_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 71 'mul' 'mul_ln189_10' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln189_14 = sext i13 %kernel_11_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 72 'sext' 'sext_ln189_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.89ns)   --->   "%mul_ln189_11 = mul i26 %sext_ln189_11, i26 %sext_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 73 'mul' 'mul_ln189_11' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln189_15 = sext i13 %kernel_12_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 74 'sext' 'sext_ln189_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln189_16 = sext i13 %padding_mask_3_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 75 'sext' 'sext_ln189_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.89ns)   --->   "%mul_ln189_12 = mul i26 %sext_ln189_16, i26 %sext_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 76 'mul' 'mul_ln189_12' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln189_17 = sext i13 %kernel_13_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 77 'sext' 'sext_ln189_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.89ns)   --->   "%mul_ln189_13 = mul i26 %sext_ln189_16, i26 %sext_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 78 'mul' 'mul_ln189_13' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln189_18 = sext i13 %kernel_14_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 79 'sext' 'sext_ln189_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.89ns)   --->   "%mul_ln189_14 = mul i26 %sext_ln189_16, i26 %sext_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 80 'mul' 'mul_ln189_14' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln189_19 = sext i13 %kernel_15_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 81 'sext' 'sext_ln189_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.89ns)   --->   "%mul_ln189_15 = mul i26 %sext_ln189_16, i26 %sext_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 82 'mul' 'mul_ln189_15' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln189_20 = sext i13 %kernel_16_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 83 'sext' 'sext_ln189_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln189_21 = sext i13 %padding_mask_4_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 84 'sext' 'sext_ln189_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.89ns)   --->   "%mul_ln189_16 = mul i26 %sext_ln189_21, i26 %sext_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 85 'mul' 'mul_ln189_16' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln189_22 = sext i13 %kernel_17_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 86 'sext' 'sext_ln189_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.89ns)   --->   "%mul_ln189_17 = mul i26 %sext_ln189_21, i26 %sext_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 87 'mul' 'mul_ln189_17' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln189_23 = sext i13 %kernel_18_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 88 'sext' 'sext_ln189_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.89ns)   --->   "%mul_ln189_18 = mul i26 %sext_ln189_21, i26 %sext_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 89 'mul' 'mul_ln189_18' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln189_24 = sext i13 %kernel_19_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 90 'sext' 'sext_ln189_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.89ns)   --->   "%mul_ln189_19 = mul i26 %sext_ln189_21, i26 %sext_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 91 'mul' 'mul_ln189_19' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln189_25 = sext i13 %kernel_20_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 92 'sext' 'sext_ln189_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln189_26 = sext i13 %padding_mask_5_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 93 'sext' 'sext_ln189_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.89ns)   --->   "%mul_ln189_20 = mul i26 %sext_ln189_26, i26 %sext_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 94 'mul' 'mul_ln189_20' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln189_27 = sext i13 %kernel_21_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 95 'sext' 'sext_ln189_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.89ns)   --->   "%mul_ln189_21 = mul i26 %sext_ln189_26, i26 %sext_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 96 'mul' 'mul_ln189_21' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln189_28 = sext i13 %kernel_22_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 97 'sext' 'sext_ln189_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.89ns)   --->   "%mul_ln189_22 = mul i26 %sext_ln189_26, i26 %sext_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 98 'mul' 'mul_ln189_22' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln189_29 = sext i13 %kernel_23_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 99 'sext' 'sext_ln189_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.89ns)   --->   "%mul_ln189_23 = mul i26 %sext_ln189_26, i26 %sext_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 100 'mul' 'mul_ln189_23' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln189_30 = sext i13 %kernel_24_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 101 'sext' 'sext_ln189_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln189_31 = sext i13 %padding_mask_6_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 102 'sext' 'sext_ln189_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.89ns)   --->   "%mul_ln189_24 = mul i26 %sext_ln189_31, i26 %sext_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 103 'mul' 'mul_ln189_24' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln189_32 = sext i13 %kernel_25_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 104 'sext' 'sext_ln189_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.89ns)   --->   "%mul_ln189_25 = mul i26 %sext_ln189_31, i26 %sext_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 105 'mul' 'mul_ln189_25' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln189_33 = sext i13 %kernel_26_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 106 'sext' 'sext_ln189_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.89ns)   --->   "%mul_ln189_26 = mul i26 %sext_ln189_31, i26 %sext_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 107 'mul' 'mul_ln189_26' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln189_34 = sext i13 %kernel_27_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 108 'sext' 'sext_ln189_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.89ns)   --->   "%mul_ln189_27 = mul i26 %sext_ln189_31, i26 %sext_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 109 'mul' 'mul_ln189_27' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln189_35 = sext i13 %kernel_28_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 110 'sext' 'sext_ln189_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln189_36 = sext i13 %padding_mask_7_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 111 'sext' 'sext_ln189_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.89ns)   --->   "%mul_ln189_28 = mul i26 %sext_ln189_36, i26 %sext_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 112 'mul' 'mul_ln189_28' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln189_37 = sext i13 %kernel_29_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 113 'sext' 'sext_ln189_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.89ns)   --->   "%mul_ln189_29 = mul i26 %sext_ln189_36, i26 %sext_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 114 'mul' 'mul_ln189_29' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln189_38 = sext i13 %kernel_30_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 115 'sext' 'sext_ln189_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.89ns)   --->   "%mul_ln189_30 = mul i26 %sext_ln189_36, i26 %sext_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 116 'mul' 'mul_ln189_30' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln189_39 = sext i13 %kernel_31_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 117 'sext' 'sext_ln189_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.89ns)   --->   "%mul_ln189_31 = mul i26 %sext_ln189_36, i26 %sext_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 118 'mul' 'mul_ln189_31' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.27>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln190 = sext i26 %mul_ln189" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 119 'sext' 'sext_ln190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln190_1 = sext i13 %padding_mask_0_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 120 'sext' 'sext_ln190_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (2.73ns)   --->   "%mul_ln190 = mul i39 %sext_ln190, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 121 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 122 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 123 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%tmp_2784 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 124 'bitselect' 'tmp_2784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%tmp_2785 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 125 'bitselect' 'tmp_2785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i39 %mul_ln190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 126 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.79ns)   --->   "%icmp_ln189 = icmp_ne  i17 %trunc_ln189, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 127 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%or_ln189 = or i1 %tmp_2784, i1 %icmp_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 128 'or' 'or_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%and_ln189 = and i1 %or_ln189, i1 %tmp_2785" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 129 'and' 'and_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%zext_ln189 = zext i1 %and_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 130 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189 = add i13 %trunc_ln, i13 %zext_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 131 'add' 'add_ln189' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_2787 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 132 'bitselect' 'tmp_2787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 133 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.70ns)   --->   "%icmp_ln189_1 = icmp_eq  i7 %tmp_8, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 134 'icmp' 'icmp_ln189_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 135 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.70ns)   --->   "%icmp_ln189_2 = icmp_eq  i8 %tmp_s, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 136 'icmp' 'icmp_ln189_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.70ns)   --->   "%icmp_ln189_3 = icmp_eq  i8 %tmp_s, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 137 'icmp' 'icmp_ln189_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln190_2 = sext i26 %mul_ln189_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 138 'sext' 'sext_ln190_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln190_3 = sext i13 %padding_mask_1_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 139 'sext' 'sext_ln190_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (2.73ns)   --->   "%mul_ln190_1 = mul i39 %sext_ln190_2, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 140 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_2789 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 141 'bitselect' 'tmp_2789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%trunc_ln189_1 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_1, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 142 'partselect' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%tmp_2790 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 143 'bitselect' 'tmp_2790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%tmp_2791 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 144 'bitselect' 'tmp_2791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln189_32 = trunc i39 %mul_ln190_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 145 'trunc' 'trunc_ln189_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.79ns)   --->   "%icmp_ln189_4 = icmp_ne  i17 %trunc_ln189_32, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 146 'icmp' 'icmp_ln189_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%or_ln189_3 = or i1 %tmp_2790, i1 %icmp_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 147 'or' 'or_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%and_ln189_7 = and i1 %or_ln189_3, i1 %tmp_2791" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 148 'and' 'and_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%zext_ln189_1 = zext i1 %and_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 149 'zext' 'zext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_1 = add i13 %trunc_ln189_1, i13 %zext_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 150 'add' 'add_ln189_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_2793 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_1, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 151 'bitselect' 'tmp_2793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_1083 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_1, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 152 'partselect' 'tmp_1083' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.70ns)   --->   "%icmp_ln189_5 = icmp_eq  i7 %tmp_1083, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 153 'icmp' 'icmp_ln189_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_1084 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_1, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 154 'partselect' 'tmp_1084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.70ns)   --->   "%icmp_ln189_6 = icmp_eq  i8 %tmp_1084, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 155 'icmp' 'icmp_ln189_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.70ns)   --->   "%icmp_ln189_7 = icmp_eq  i8 %tmp_1084, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 156 'icmp' 'icmp_ln189_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln190_4 = sext i26 %mul_ln189_2" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 157 'sext' 'sext_ln190_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln190_5 = sext i13 %padding_mask_2_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 158 'sext' 'sext_ln190_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (2.73ns)   --->   "%mul_ln190_2 = mul i39 %sext_ln190_4, i39 %sext_ln190_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 159 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_2797 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 160 'bitselect' 'tmp_2797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%trunc_ln189_2 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_2, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 161 'partselect' 'trunc_ln189_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%tmp_2798 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 162 'bitselect' 'tmp_2798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%tmp_2799 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 163 'bitselect' 'tmp_2799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln189_33 = trunc i39 %mul_ln190_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 164 'trunc' 'trunc_ln189_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.79ns)   --->   "%icmp_ln189_8 = icmp_ne  i17 %trunc_ln189_33, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 165 'icmp' 'icmp_ln189_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%or_ln189_6 = or i1 %tmp_2798, i1 %icmp_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 166 'or' 'or_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%and_ln189_14 = and i1 %or_ln189_6, i1 %tmp_2799" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 167 'and' 'and_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%zext_ln189_2 = zext i1 %and_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 168 'zext' 'zext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_2 = add i13 %trunc_ln189_2, i13 %zext_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 169 'add' 'add_ln189_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_2801 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_2, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 170 'bitselect' 'tmp_2801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_1085 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_2, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 171 'partselect' 'tmp_1085' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.70ns)   --->   "%icmp_ln189_9 = icmp_eq  i7 %tmp_1085, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 172 'icmp' 'icmp_ln189_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_1087 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_2, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 173 'partselect' 'tmp_1087' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.70ns)   --->   "%icmp_ln189_10 = icmp_eq  i8 %tmp_1087, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 174 'icmp' 'icmp_ln189_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.70ns)   --->   "%icmp_ln189_11 = icmp_eq  i8 %tmp_1087, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 175 'icmp' 'icmp_ln189_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln190_6 = sext i26 %mul_ln189_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 176 'sext' 'sext_ln190_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln190_7 = sext i13 %padding_mask_3_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 177 'sext' 'sext_ln190_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (2.73ns)   --->   "%mul_ln190_3 = mul i39 %sext_ln190_6, i39 %sext_ln190_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 178 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_2805 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 179 'bitselect' 'tmp_2805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%trunc_ln189_3 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_3, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 180 'partselect' 'trunc_ln189_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%tmp_2806 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 181 'bitselect' 'tmp_2806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%tmp_2807 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 182 'bitselect' 'tmp_2807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln189_34 = trunc i39 %mul_ln190_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 183 'trunc' 'trunc_ln189_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.79ns)   --->   "%icmp_ln189_12 = icmp_ne  i17 %trunc_ln189_34, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 184 'icmp' 'icmp_ln189_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%or_ln189_9 = or i1 %tmp_2806, i1 %icmp_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 185 'or' 'or_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%and_ln189_21 = and i1 %or_ln189_9, i1 %tmp_2807" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 186 'and' 'and_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%zext_ln189_3 = zext i1 %and_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 187 'zext' 'zext_ln189_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_3 = add i13 %trunc_ln189_3, i13 %zext_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 188 'add' 'add_ln189_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_2809 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_3, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 189 'bitselect' 'tmp_2809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_1088 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_3, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 190 'partselect' 'tmp_1088' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.70ns)   --->   "%icmp_ln189_13 = icmp_eq  i7 %tmp_1088, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 191 'icmp' 'icmp_ln189_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_1089 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_3, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 192 'partselect' 'tmp_1089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.70ns)   --->   "%icmp_ln189_14 = icmp_eq  i8 %tmp_1089, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 193 'icmp' 'icmp_ln189_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.70ns)   --->   "%icmp_ln189_15 = icmp_eq  i8 %tmp_1089, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 194 'icmp' 'icmp_ln189_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln190_8 = sext i26 %mul_ln189_4" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 195 'sext' 'sext_ln190_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (2.73ns)   --->   "%mul_ln190_4 = mul i39 %sext_ln190_8, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 196 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_2840 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 197 'bitselect' 'tmp_2840' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%trunc_ln189_4 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_4, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 198 'partselect' 'trunc_ln189_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%tmp_2841 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 199 'bitselect' 'tmp_2841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%tmp_2842 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 200 'bitselect' 'tmp_2842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln189_35 = trunc i39 %mul_ln190_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 201 'trunc' 'trunc_ln189_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.79ns)   --->   "%icmp_ln189_16 = icmp_ne  i17 %trunc_ln189_35, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 202 'icmp' 'icmp_ln189_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%or_ln189_12 = or i1 %tmp_2841, i1 %icmp_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 203 'or' 'or_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%and_ln189_28 = and i1 %or_ln189_12, i1 %tmp_2842" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 204 'and' 'and_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%zext_ln189_4 = zext i1 %and_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 205 'zext' 'zext_ln189_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_4 = add i13 %trunc_ln189_4, i13 %zext_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 206 'add' 'add_ln189_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_2844 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_4, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 207 'bitselect' 'tmp_2844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_1098 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_4, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 208 'partselect' 'tmp_1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.70ns)   --->   "%icmp_ln189_17 = icmp_eq  i7 %tmp_1098, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 209 'icmp' 'icmp_ln189_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_1099 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_4, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 210 'partselect' 'tmp_1099' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.70ns)   --->   "%icmp_ln189_18 = icmp_eq  i8 %tmp_1099, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 211 'icmp' 'icmp_ln189_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.70ns)   --->   "%icmp_ln189_19 = icmp_eq  i8 %tmp_1099, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 212 'icmp' 'icmp_ln189_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln190_9 = sext i26 %mul_ln189_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 213 'sext' 'sext_ln190_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (2.73ns)   --->   "%mul_ln190_5 = mul i39 %sext_ln190_9, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 214 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_2846 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 215 'bitselect' 'tmp_2846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%trunc_ln189_5 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_5, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 216 'partselect' 'trunc_ln189_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%tmp_2847 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 217 'bitselect' 'tmp_2847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%tmp_2848 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 218 'bitselect' 'tmp_2848' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln189_36 = trunc i39 %mul_ln190_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 219 'trunc' 'trunc_ln189_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.79ns)   --->   "%icmp_ln189_20 = icmp_ne  i17 %trunc_ln189_36, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 220 'icmp' 'icmp_ln189_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%or_ln189_15 = or i1 %tmp_2847, i1 %icmp_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 221 'or' 'or_ln189_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%and_ln189_35 = and i1 %or_ln189_15, i1 %tmp_2848" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 222 'and' 'and_ln189_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%zext_ln189_5 = zext i1 %and_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 223 'zext' 'zext_ln189_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_5 = add i13 %trunc_ln189_5, i13 %zext_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 224 'add' 'add_ln189_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_2850 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_5, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 225 'bitselect' 'tmp_2850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_1100 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_5, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 226 'partselect' 'tmp_1100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.70ns)   --->   "%icmp_ln189_21 = icmp_eq  i7 %tmp_1100, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 227 'icmp' 'icmp_ln189_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_1101 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_5, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 228 'partselect' 'tmp_1101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.70ns)   --->   "%icmp_ln189_22 = icmp_eq  i8 %tmp_1101, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 229 'icmp' 'icmp_ln189_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.70ns)   --->   "%icmp_ln189_23 = icmp_eq  i8 %tmp_1101, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 230 'icmp' 'icmp_ln189_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln190_10 = sext i26 %mul_ln189_6" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 231 'sext' 'sext_ln190_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (2.73ns)   --->   "%mul_ln190_6 = mul i39 %sext_ln190_10, i39 %sext_ln190_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 232 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_2854 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 233 'bitselect' 'tmp_2854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%trunc_ln189_6 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_6, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 234 'partselect' 'trunc_ln189_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%tmp_2855 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 235 'bitselect' 'tmp_2855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%tmp_2856 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 236 'bitselect' 'tmp_2856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln189_37 = trunc i39 %mul_ln190_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 237 'trunc' 'trunc_ln189_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.79ns)   --->   "%icmp_ln189_24 = icmp_ne  i17 %trunc_ln189_37, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 238 'icmp' 'icmp_ln189_24' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%or_ln189_18 = or i1 %tmp_2855, i1 %icmp_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 239 'or' 'or_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%and_ln189_42 = and i1 %or_ln189_18, i1 %tmp_2856" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 240 'and' 'and_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%zext_ln189_6 = zext i1 %and_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 241 'zext' 'zext_ln189_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_6 = add i13 %trunc_ln189_6, i13 %zext_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 242 'add' 'add_ln189_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_2858 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_6, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 243 'bitselect' 'tmp_2858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_1102 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_6, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 244 'partselect' 'tmp_1102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.70ns)   --->   "%icmp_ln189_25 = icmp_eq  i7 %tmp_1102, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 245 'icmp' 'icmp_ln189_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_1103 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_6, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 246 'partselect' 'tmp_1103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.70ns)   --->   "%icmp_ln189_26 = icmp_eq  i8 %tmp_1103, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 247 'icmp' 'icmp_ln189_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.70ns)   --->   "%icmp_ln189_27 = icmp_eq  i8 %tmp_1103, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 248 'icmp' 'icmp_ln189_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln190_11 = sext i26 %mul_ln189_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 249 'sext' 'sext_ln190_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (2.73ns)   --->   "%mul_ln190_7 = mul i39 %sext_ln190_11, i39 %sext_ln190_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 250 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_2862 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 251 'bitselect' 'tmp_2862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%trunc_ln189_7 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_7, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 252 'partselect' 'trunc_ln189_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%tmp_2863 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 253 'bitselect' 'tmp_2863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%tmp_2864 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 254 'bitselect' 'tmp_2864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln189_38 = trunc i39 %mul_ln190_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 255 'trunc' 'trunc_ln189_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.79ns)   --->   "%icmp_ln189_28 = icmp_ne  i17 %trunc_ln189_38, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 256 'icmp' 'icmp_ln189_28' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%or_ln189_21 = or i1 %tmp_2863, i1 %icmp_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 257 'or' 'or_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%and_ln189_49 = and i1 %or_ln189_21, i1 %tmp_2864" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 258 'and' 'and_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%zext_ln189_7 = zext i1 %and_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 259 'zext' 'zext_ln189_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_7 = add i13 %trunc_ln189_7, i13 %zext_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 260 'add' 'add_ln189_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_2866 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_7, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 261 'bitselect' 'tmp_2866' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_1104 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_7, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 262 'partselect' 'tmp_1104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.70ns)   --->   "%icmp_ln189_29 = icmp_eq  i7 %tmp_1104, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 263 'icmp' 'icmp_ln189_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_1105 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_7, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 264 'partselect' 'tmp_1105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.70ns)   --->   "%icmp_ln189_30 = icmp_eq  i8 %tmp_1105, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 265 'icmp' 'icmp_ln189_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.70ns)   --->   "%icmp_ln189_31 = icmp_eq  i8 %tmp_1105, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 266 'icmp' 'icmp_ln189_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln190_12 = sext i26 %mul_ln189_8" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 267 'sext' 'sext_ln190_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (2.73ns)   --->   "%mul_ln190_8 = mul i39 %sext_ln190_12, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 268 'mul' 'mul_ln190_8' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_2897 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 269 'bitselect' 'tmp_2897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%trunc_ln189_8 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_8, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 270 'partselect' 'trunc_ln189_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%tmp_2898 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 271 'bitselect' 'tmp_2898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%tmp_2899 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 272 'bitselect' 'tmp_2899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln189_39 = trunc i39 %mul_ln190_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 273 'trunc' 'trunc_ln189_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.79ns)   --->   "%icmp_ln189_32 = icmp_ne  i17 %trunc_ln189_39, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 274 'icmp' 'icmp_ln189_32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%or_ln189_24 = or i1 %tmp_2898, i1 %icmp_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 275 'or' 'or_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%and_ln189_56 = and i1 %or_ln189_24, i1 %tmp_2899" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 276 'and' 'and_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%zext_ln189_8 = zext i1 %and_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 277 'zext' 'zext_ln189_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_8 = add i13 %trunc_ln189_8, i13 %zext_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 278 'add' 'add_ln189_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_2901 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_8, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 279 'bitselect' 'tmp_2901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_1115 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_8, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 280 'partselect' 'tmp_1115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.70ns)   --->   "%icmp_ln189_33 = icmp_eq  i7 %tmp_1115, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 281 'icmp' 'icmp_ln189_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_1116 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_8, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 282 'partselect' 'tmp_1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.70ns)   --->   "%icmp_ln189_34 = icmp_eq  i8 %tmp_1116, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 283 'icmp' 'icmp_ln189_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.70ns)   --->   "%icmp_ln189_35 = icmp_eq  i8 %tmp_1116, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 284 'icmp' 'icmp_ln189_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln190_13 = sext i26 %mul_ln189_9" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 285 'sext' 'sext_ln190_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (2.73ns)   --->   "%mul_ln190_9 = mul i39 %sext_ln190_13, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 286 'mul' 'mul_ln190_9' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_2903 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 287 'bitselect' 'tmp_2903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%trunc_ln189_9 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_9, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 288 'partselect' 'trunc_ln189_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%tmp_2904 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 289 'bitselect' 'tmp_2904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%tmp_2905 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 290 'bitselect' 'tmp_2905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln189_40 = trunc i39 %mul_ln190_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 291 'trunc' 'trunc_ln189_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.79ns)   --->   "%icmp_ln189_36 = icmp_ne  i17 %trunc_ln189_40, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 292 'icmp' 'icmp_ln189_36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%or_ln189_27 = or i1 %tmp_2904, i1 %icmp_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 293 'or' 'or_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%and_ln189_63 = and i1 %or_ln189_27, i1 %tmp_2905" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 294 'and' 'and_ln189_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%zext_ln189_9 = zext i1 %and_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 295 'zext' 'zext_ln189_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_9 = add i13 %trunc_ln189_9, i13 %zext_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 296 'add' 'add_ln189_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_2907 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_9, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 297 'bitselect' 'tmp_2907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_1117 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_9, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 298 'partselect' 'tmp_1117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.70ns)   --->   "%icmp_ln189_37 = icmp_eq  i7 %tmp_1117, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 299 'icmp' 'icmp_ln189_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_1118 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_9, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 300 'partselect' 'tmp_1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.70ns)   --->   "%icmp_ln189_38 = icmp_eq  i8 %tmp_1118, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 301 'icmp' 'icmp_ln189_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.70ns)   --->   "%icmp_ln189_39 = icmp_eq  i8 %tmp_1118, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 302 'icmp' 'icmp_ln189_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln190_14 = sext i26 %mul_ln189_10" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 303 'sext' 'sext_ln190_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (2.73ns)   --->   "%mul_ln190_10 = mul i39 %sext_ln190_14, i39 %sext_ln190_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 304 'mul' 'mul_ln190_10' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_2911 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 305 'bitselect' 'tmp_2911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%trunc_ln189_s = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_10, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 306 'partselect' 'trunc_ln189_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%tmp_2912 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 307 'bitselect' 'tmp_2912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%tmp_2913 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 308 'bitselect' 'tmp_2913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln189_41 = trunc i39 %mul_ln190_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 309 'trunc' 'trunc_ln189_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.79ns)   --->   "%icmp_ln189_40 = icmp_ne  i17 %trunc_ln189_41, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 310 'icmp' 'icmp_ln189_40' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%or_ln189_30 = or i1 %tmp_2912, i1 %icmp_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 311 'or' 'or_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%and_ln189_70 = and i1 %or_ln189_30, i1 %tmp_2913" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 312 'and' 'and_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%zext_ln189_10 = zext i1 %and_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 313 'zext' 'zext_ln189_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_10 = add i13 %trunc_ln189_s, i13 %zext_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 314 'add' 'add_ln189_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_2915 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_10, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 315 'bitselect' 'tmp_2915' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_1119 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_10, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 316 'partselect' 'tmp_1119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.70ns)   --->   "%icmp_ln189_41 = icmp_eq  i7 %tmp_1119, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 317 'icmp' 'icmp_ln189_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_1120 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_10, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 318 'partselect' 'tmp_1120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.70ns)   --->   "%icmp_ln189_42 = icmp_eq  i8 %tmp_1120, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 319 'icmp' 'icmp_ln189_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.70ns)   --->   "%icmp_ln189_43 = icmp_eq  i8 %tmp_1120, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 320 'icmp' 'icmp_ln189_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln190_15 = sext i26 %mul_ln189_11" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 321 'sext' 'sext_ln190_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (2.73ns)   --->   "%mul_ln190_11 = mul i39 %sext_ln190_15, i39 %sext_ln190_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 322 'mul' 'mul_ln190_11' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_2919 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 323 'bitselect' 'tmp_2919' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%trunc_ln189_10 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_11, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 324 'partselect' 'trunc_ln189_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%tmp_2920 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 325 'bitselect' 'tmp_2920' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%tmp_2921 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 326 'bitselect' 'tmp_2921' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln189_42 = trunc i39 %mul_ln190_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 327 'trunc' 'trunc_ln189_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.79ns)   --->   "%icmp_ln189_44 = icmp_ne  i17 %trunc_ln189_42, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 328 'icmp' 'icmp_ln189_44' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%or_ln189_33 = or i1 %tmp_2920, i1 %icmp_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 329 'or' 'or_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%and_ln189_77 = and i1 %or_ln189_33, i1 %tmp_2921" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 330 'and' 'and_ln189_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%zext_ln189_11 = zext i1 %and_ln189_77" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 331 'zext' 'zext_ln189_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_11 = add i13 %trunc_ln189_10, i13 %zext_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 332 'add' 'add_ln189_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_2923 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_11, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 333 'bitselect' 'tmp_2923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_1121 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_11, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 334 'partselect' 'tmp_1121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.70ns)   --->   "%icmp_ln189_45 = icmp_eq  i7 %tmp_1121, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 335 'icmp' 'icmp_ln189_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_1122 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_11, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 336 'partselect' 'tmp_1122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.70ns)   --->   "%icmp_ln189_46 = icmp_eq  i8 %tmp_1122, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 337 'icmp' 'icmp_ln189_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.70ns)   --->   "%icmp_ln189_47 = icmp_eq  i8 %tmp_1122, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 338 'icmp' 'icmp_ln189_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln190_16 = sext i26 %mul_ln189_12" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 339 'sext' 'sext_ln190_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (2.73ns)   --->   "%mul_ln190_12 = mul i39 %sext_ln190_16, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 340 'mul' 'mul_ln190_12' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_2954 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 341 'bitselect' 'tmp_2954' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%trunc_ln189_11 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_12, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 342 'partselect' 'trunc_ln189_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%tmp_2955 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 343 'bitselect' 'tmp_2955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%tmp_2956 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 344 'bitselect' 'tmp_2956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln189_43 = trunc i39 %mul_ln190_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 345 'trunc' 'trunc_ln189_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.79ns)   --->   "%icmp_ln189_48 = icmp_ne  i17 %trunc_ln189_43, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 346 'icmp' 'icmp_ln189_48' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%or_ln189_36 = or i1 %tmp_2955, i1 %icmp_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 347 'or' 'or_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%and_ln189_84 = and i1 %or_ln189_36, i1 %tmp_2956" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 348 'and' 'and_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%zext_ln189_12 = zext i1 %and_ln189_84" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 349 'zext' 'zext_ln189_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_12 = add i13 %trunc_ln189_11, i13 %zext_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 350 'add' 'add_ln189_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_2958 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_12, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 351 'bitselect' 'tmp_2958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_1132 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_12, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 352 'partselect' 'tmp_1132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.70ns)   --->   "%icmp_ln189_49 = icmp_eq  i7 %tmp_1132, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 353 'icmp' 'icmp_ln189_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_1133 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_12, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 354 'partselect' 'tmp_1133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.70ns)   --->   "%icmp_ln189_50 = icmp_eq  i8 %tmp_1133, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 355 'icmp' 'icmp_ln189_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.70ns)   --->   "%icmp_ln189_51 = icmp_eq  i8 %tmp_1133, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 356 'icmp' 'icmp_ln189_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln190_17 = sext i26 %mul_ln189_13" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 357 'sext' 'sext_ln190_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (2.73ns)   --->   "%mul_ln190_13 = mul i39 %sext_ln190_17, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 358 'mul' 'mul_ln190_13' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_2960 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 359 'bitselect' 'tmp_2960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%trunc_ln189_12 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_13, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 360 'partselect' 'trunc_ln189_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%tmp_2961 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 361 'bitselect' 'tmp_2961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%tmp_2962 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 362 'bitselect' 'tmp_2962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln189_44 = trunc i39 %mul_ln190_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 363 'trunc' 'trunc_ln189_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.79ns)   --->   "%icmp_ln189_52 = icmp_ne  i17 %trunc_ln189_44, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 364 'icmp' 'icmp_ln189_52' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%or_ln189_39 = or i1 %tmp_2961, i1 %icmp_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 365 'or' 'or_ln189_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%and_ln189_91 = and i1 %or_ln189_39, i1 %tmp_2962" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 366 'and' 'and_ln189_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%zext_ln189_13 = zext i1 %and_ln189_91" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 367 'zext' 'zext_ln189_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_13 = add i13 %trunc_ln189_12, i13 %zext_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 368 'add' 'add_ln189_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_2964 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_13, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 369 'bitselect' 'tmp_2964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_1134 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_13, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 370 'partselect' 'tmp_1134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.70ns)   --->   "%icmp_ln189_53 = icmp_eq  i7 %tmp_1134, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 371 'icmp' 'icmp_ln189_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_1135 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_13, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 372 'partselect' 'tmp_1135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.70ns)   --->   "%icmp_ln189_54 = icmp_eq  i8 %tmp_1135, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 373 'icmp' 'icmp_ln189_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.70ns)   --->   "%icmp_ln189_55 = icmp_eq  i8 %tmp_1135, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 374 'icmp' 'icmp_ln189_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln190_18 = sext i26 %mul_ln189_14" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 375 'sext' 'sext_ln190_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (2.73ns)   --->   "%mul_ln190_14 = mul i39 %sext_ln190_18, i39 %sext_ln190_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 376 'mul' 'mul_ln190_14' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_2968 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 377 'bitselect' 'tmp_2968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%trunc_ln189_13 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_14, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 378 'partselect' 'trunc_ln189_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%tmp_2969 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 379 'bitselect' 'tmp_2969' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%tmp_2970 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 380 'bitselect' 'tmp_2970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln189_45 = trunc i39 %mul_ln190_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 381 'trunc' 'trunc_ln189_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.79ns)   --->   "%icmp_ln189_56 = icmp_ne  i17 %trunc_ln189_45, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 382 'icmp' 'icmp_ln189_56' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%or_ln189_42 = or i1 %tmp_2969, i1 %icmp_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 383 'or' 'or_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%and_ln189_98 = and i1 %or_ln189_42, i1 %tmp_2970" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 384 'and' 'and_ln189_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%zext_ln189_14 = zext i1 %and_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 385 'zext' 'zext_ln189_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_14 = add i13 %trunc_ln189_13, i13 %zext_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 386 'add' 'add_ln189_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_2972 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_14, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 387 'bitselect' 'tmp_2972' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_1136 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_14, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 388 'partselect' 'tmp_1136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.70ns)   --->   "%icmp_ln189_57 = icmp_eq  i7 %tmp_1136, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 389 'icmp' 'icmp_ln189_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_1137 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_14, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 390 'partselect' 'tmp_1137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.70ns)   --->   "%icmp_ln189_58 = icmp_eq  i8 %tmp_1137, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 391 'icmp' 'icmp_ln189_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.70ns)   --->   "%icmp_ln189_59 = icmp_eq  i8 %tmp_1137, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 392 'icmp' 'icmp_ln189_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln190_19 = sext i26 %mul_ln189_15" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 393 'sext' 'sext_ln190_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (2.73ns)   --->   "%mul_ln190_15 = mul i39 %sext_ln190_19, i39 %sext_ln190_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 394 'mul' 'mul_ln190_15' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_2976 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 395 'bitselect' 'tmp_2976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%trunc_ln189_14 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_15, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 396 'partselect' 'trunc_ln189_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%tmp_2977 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 397 'bitselect' 'tmp_2977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%tmp_2978 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 398 'bitselect' 'tmp_2978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln189_46 = trunc i39 %mul_ln190_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 399 'trunc' 'trunc_ln189_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.79ns)   --->   "%icmp_ln189_60 = icmp_ne  i17 %trunc_ln189_46, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 400 'icmp' 'icmp_ln189_60' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%or_ln189_45 = or i1 %tmp_2977, i1 %icmp_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 401 'or' 'or_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%and_ln189_105 = and i1 %or_ln189_45, i1 %tmp_2978" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 402 'and' 'and_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%zext_ln189_15 = zext i1 %and_ln189_105" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 403 'zext' 'zext_ln189_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_15 = add i13 %trunc_ln189_14, i13 %zext_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 404 'add' 'add_ln189_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_2980 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_15, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 405 'bitselect' 'tmp_2980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_1138 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_15, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 406 'partselect' 'tmp_1138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.70ns)   --->   "%icmp_ln189_61 = icmp_eq  i7 %tmp_1138, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 407 'icmp' 'icmp_ln189_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_1139 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_15, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 408 'partselect' 'tmp_1139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.70ns)   --->   "%icmp_ln189_62 = icmp_eq  i8 %tmp_1139, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 409 'icmp' 'icmp_ln189_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.70ns)   --->   "%icmp_ln189_63 = icmp_eq  i8 %tmp_1139, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 410 'icmp' 'icmp_ln189_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln190_20 = sext i26 %mul_ln189_16" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 411 'sext' 'sext_ln190_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln190_21 = sext i13 %padding_mask_4_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 412 'sext' 'sext_ln190_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (2.73ns)   --->   "%mul_ln190_16 = mul i39 %sext_ln190_20, i39 %sext_ln190_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 413 'mul' 'mul_ln190_16' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_3011 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_16, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 414 'bitselect' 'tmp_3011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%trunc_ln189_15 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_16, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 415 'partselect' 'trunc_ln189_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%tmp_3012 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_16, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 416 'bitselect' 'tmp_3012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%tmp_3013 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_16, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 417 'bitselect' 'tmp_3013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln189_47 = trunc i39 %mul_ln190_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 418 'trunc' 'trunc_ln189_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.79ns)   --->   "%icmp_ln189_64 = icmp_ne  i17 %trunc_ln189_47, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 419 'icmp' 'icmp_ln189_64' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%or_ln189_48 = or i1 %tmp_3012, i1 %icmp_ln189_64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 420 'or' 'or_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%and_ln189_112 = and i1 %or_ln189_48, i1 %tmp_3013" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 421 'and' 'and_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%zext_ln189_16 = zext i1 %and_ln189_112" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 422 'zext' 'zext_ln189_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_16 = add i13 %trunc_ln189_15, i13 %zext_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 423 'add' 'add_ln189_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_3015 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_16, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 424 'bitselect' 'tmp_3015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_1149 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_16, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 425 'partselect' 'tmp_1149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.70ns)   --->   "%icmp_ln189_65 = icmp_eq  i7 %tmp_1149, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 426 'icmp' 'icmp_ln189_65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_1150 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_16, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 427 'partselect' 'tmp_1150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.70ns)   --->   "%icmp_ln189_66 = icmp_eq  i8 %tmp_1150, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 428 'icmp' 'icmp_ln189_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.70ns)   --->   "%icmp_ln189_67 = icmp_eq  i8 %tmp_1150, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 429 'icmp' 'icmp_ln189_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln190_22 = sext i26 %mul_ln189_17" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 430 'sext' 'sext_ln190_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln190_23 = sext i13 %padding_mask_5_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 431 'sext' 'sext_ln190_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (2.73ns)   --->   "%mul_ln190_17 = mul i39 %sext_ln190_22, i39 %sext_ln190_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 432 'mul' 'mul_ln190_17' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_3017 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_17, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 433 'bitselect' 'tmp_3017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%trunc_ln189_16 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_17, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 434 'partselect' 'trunc_ln189_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%tmp_3018 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_17, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 435 'bitselect' 'tmp_3018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%tmp_3019 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_17, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 436 'bitselect' 'tmp_3019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln189_48 = trunc i39 %mul_ln190_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 437 'trunc' 'trunc_ln189_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.79ns)   --->   "%icmp_ln189_68 = icmp_ne  i17 %trunc_ln189_48, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 438 'icmp' 'icmp_ln189_68' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%or_ln189_51 = or i1 %tmp_3018, i1 %icmp_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 439 'or' 'or_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%and_ln189_119 = and i1 %or_ln189_51, i1 %tmp_3019" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 440 'and' 'and_ln189_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%zext_ln189_17 = zext i1 %and_ln189_119" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 441 'zext' 'zext_ln189_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_17 = add i13 %trunc_ln189_16, i13 %zext_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 442 'add' 'add_ln189_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_3021 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_17, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 443 'bitselect' 'tmp_3021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_1151 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_17, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 444 'partselect' 'tmp_1151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.70ns)   --->   "%icmp_ln189_69 = icmp_eq  i7 %tmp_1151, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 445 'icmp' 'icmp_ln189_69' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_1152 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_17, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 446 'partselect' 'tmp_1152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.70ns)   --->   "%icmp_ln189_70 = icmp_eq  i8 %tmp_1152, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 447 'icmp' 'icmp_ln189_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.70ns)   --->   "%icmp_ln189_71 = icmp_eq  i8 %tmp_1152, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 448 'icmp' 'icmp_ln189_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln190_24 = sext i26 %mul_ln189_18" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 449 'sext' 'sext_ln190_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln190_25 = sext i13 %padding_mask_6_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 450 'sext' 'sext_ln190_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (2.73ns)   --->   "%mul_ln190_18 = mul i39 %sext_ln190_24, i39 %sext_ln190_25" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 451 'mul' 'mul_ln190_18' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_3025 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_18, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 452 'bitselect' 'tmp_3025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%trunc_ln189_17 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_18, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 453 'partselect' 'trunc_ln189_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%tmp_3026 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_18, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 454 'bitselect' 'tmp_3026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%tmp_3027 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_18, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 455 'bitselect' 'tmp_3027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln189_49 = trunc i39 %mul_ln190_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 456 'trunc' 'trunc_ln189_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.79ns)   --->   "%icmp_ln189_72 = icmp_ne  i17 %trunc_ln189_49, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 457 'icmp' 'icmp_ln189_72' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%or_ln189_54 = or i1 %tmp_3026, i1 %icmp_ln189_72" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 458 'or' 'or_ln189_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%and_ln189_126 = and i1 %or_ln189_54, i1 %tmp_3027" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 459 'and' 'and_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%zext_ln189_18 = zext i1 %and_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 460 'zext' 'zext_ln189_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_18 = add i13 %trunc_ln189_17, i13 %zext_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 461 'add' 'add_ln189_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_3029 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_18, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 462 'bitselect' 'tmp_3029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_1153 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_18, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 463 'partselect' 'tmp_1153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.70ns)   --->   "%icmp_ln189_73 = icmp_eq  i7 %tmp_1153, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 464 'icmp' 'icmp_ln189_73' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_1154 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_18, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 465 'partselect' 'tmp_1154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.70ns)   --->   "%icmp_ln189_74 = icmp_eq  i8 %tmp_1154, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 466 'icmp' 'icmp_ln189_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.70ns)   --->   "%icmp_ln189_75 = icmp_eq  i8 %tmp_1154, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 467 'icmp' 'icmp_ln189_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln190_26 = sext i26 %mul_ln189_19" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 468 'sext' 'sext_ln190_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln190_27 = sext i13 %padding_mask_7_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 469 'sext' 'sext_ln190_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (2.73ns)   --->   "%mul_ln190_19 = mul i39 %sext_ln190_26, i39 %sext_ln190_27" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 470 'mul' 'mul_ln190_19' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_3033 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_19, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 471 'bitselect' 'tmp_3033' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%trunc_ln189_18 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_19, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 472 'partselect' 'trunc_ln189_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%tmp_3034 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_19, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 473 'bitselect' 'tmp_3034' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%tmp_3035 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_19, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 474 'bitselect' 'tmp_3035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln189_50 = trunc i39 %mul_ln190_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 475 'trunc' 'trunc_ln189_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.79ns)   --->   "%icmp_ln189_76 = icmp_ne  i17 %trunc_ln189_50, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 476 'icmp' 'icmp_ln189_76' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%or_ln189_57 = or i1 %tmp_3034, i1 %icmp_ln189_76" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 477 'or' 'or_ln189_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%and_ln189_133 = and i1 %or_ln189_57, i1 %tmp_3035" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 478 'and' 'and_ln189_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%zext_ln189_19 = zext i1 %and_ln189_133" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 479 'zext' 'zext_ln189_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_19 = add i13 %trunc_ln189_18, i13 %zext_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 480 'add' 'add_ln189_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_3037 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_19, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 481 'bitselect' 'tmp_3037' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_1155 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_19, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 482 'partselect' 'tmp_1155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.70ns)   --->   "%icmp_ln189_77 = icmp_eq  i7 %tmp_1155, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 483 'icmp' 'icmp_ln189_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_1156 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_19, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 484 'partselect' 'tmp_1156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.70ns)   --->   "%icmp_ln189_78 = icmp_eq  i8 %tmp_1156, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 485 'icmp' 'icmp_ln189_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.70ns)   --->   "%icmp_ln189_79 = icmp_eq  i8 %tmp_1156, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 486 'icmp' 'icmp_ln189_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln190_28 = sext i26 %mul_ln189_20" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 487 'sext' 'sext_ln190_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (2.73ns)   --->   "%mul_ln190_20 = mul i39 %sext_ln190_28, i39 %sext_ln190_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 488 'mul' 'mul_ln190_20' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_3068 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_20, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 489 'bitselect' 'tmp_3068' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%trunc_ln189_19 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_20, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 490 'partselect' 'trunc_ln189_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%tmp_3069 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_20, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 491 'bitselect' 'tmp_3069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%tmp_3070 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_20, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 492 'bitselect' 'tmp_3070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln189_51 = trunc i39 %mul_ln190_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 493 'trunc' 'trunc_ln189_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.79ns)   --->   "%icmp_ln189_80 = icmp_ne  i17 %trunc_ln189_51, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 494 'icmp' 'icmp_ln189_80' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%or_ln189_60 = or i1 %tmp_3069, i1 %icmp_ln189_80" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 495 'or' 'or_ln189_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%and_ln189_140 = and i1 %or_ln189_60, i1 %tmp_3070" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 496 'and' 'and_ln189_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%zext_ln189_20 = zext i1 %and_ln189_140" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 497 'zext' 'zext_ln189_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_20 = add i13 %trunc_ln189_19, i13 %zext_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 498 'add' 'add_ln189_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_3072 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_20, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 499 'bitselect' 'tmp_3072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_1166 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_20, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 500 'partselect' 'tmp_1166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.70ns)   --->   "%icmp_ln189_81 = icmp_eq  i7 %tmp_1166, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 501 'icmp' 'icmp_ln189_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_1167 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_20, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 502 'partselect' 'tmp_1167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.70ns)   --->   "%icmp_ln189_82 = icmp_eq  i8 %tmp_1167, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 503 'icmp' 'icmp_ln189_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.70ns)   --->   "%icmp_ln189_83 = icmp_eq  i8 %tmp_1167, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 504 'icmp' 'icmp_ln189_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln190_29 = sext i26 %mul_ln189_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 505 'sext' 'sext_ln190_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (2.73ns)   --->   "%mul_ln190_21 = mul i39 %sext_ln190_29, i39 %sext_ln190_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 506 'mul' 'mul_ln190_21' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_3074 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_21, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 507 'bitselect' 'tmp_3074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%trunc_ln189_20 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_21, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 508 'partselect' 'trunc_ln189_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%tmp_3075 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_21, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 509 'bitselect' 'tmp_3075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%tmp_3076 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_21, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 510 'bitselect' 'tmp_3076' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln189_52 = trunc i39 %mul_ln190_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 511 'trunc' 'trunc_ln189_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.79ns)   --->   "%icmp_ln189_84 = icmp_ne  i17 %trunc_ln189_52, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 512 'icmp' 'icmp_ln189_84' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%or_ln189_63 = or i1 %tmp_3075, i1 %icmp_ln189_84" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 513 'or' 'or_ln189_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%and_ln189_147 = and i1 %or_ln189_63, i1 %tmp_3076" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 514 'and' 'and_ln189_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%zext_ln189_21 = zext i1 %and_ln189_147" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 515 'zext' 'zext_ln189_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_21 = add i13 %trunc_ln189_20, i13 %zext_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 516 'add' 'add_ln189_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_3078 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_21, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 517 'bitselect' 'tmp_3078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_1168 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_21, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 518 'partselect' 'tmp_1168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.70ns)   --->   "%icmp_ln189_85 = icmp_eq  i7 %tmp_1168, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 519 'icmp' 'icmp_ln189_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_1169 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_21, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 520 'partselect' 'tmp_1169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.70ns)   --->   "%icmp_ln189_86 = icmp_eq  i8 %tmp_1169, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 521 'icmp' 'icmp_ln189_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.70ns)   --->   "%icmp_ln189_87 = icmp_eq  i8 %tmp_1169, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 522 'icmp' 'icmp_ln189_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln190_30 = sext i26 %mul_ln189_22" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 523 'sext' 'sext_ln190_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (2.73ns)   --->   "%mul_ln190_22 = mul i39 %sext_ln190_30, i39 %sext_ln190_25" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 524 'mul' 'mul_ln190_22' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_3082 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_22, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 525 'bitselect' 'tmp_3082' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%trunc_ln189_21 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_22, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 526 'partselect' 'trunc_ln189_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%tmp_3083 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_22, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 527 'bitselect' 'tmp_3083' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%tmp_3084 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_22, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 528 'bitselect' 'tmp_3084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln189_53 = trunc i39 %mul_ln190_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 529 'trunc' 'trunc_ln189_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.79ns)   --->   "%icmp_ln189_88 = icmp_ne  i17 %trunc_ln189_53, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 530 'icmp' 'icmp_ln189_88' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%or_ln189_66 = or i1 %tmp_3083, i1 %icmp_ln189_88" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 531 'or' 'or_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%and_ln189_154 = and i1 %or_ln189_66, i1 %tmp_3084" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 532 'and' 'and_ln189_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%zext_ln189_22 = zext i1 %and_ln189_154" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 533 'zext' 'zext_ln189_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_22 = add i13 %trunc_ln189_21, i13 %zext_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 534 'add' 'add_ln189_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_3086 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_22, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 535 'bitselect' 'tmp_3086' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_1170 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_22, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 536 'partselect' 'tmp_1170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.70ns)   --->   "%icmp_ln189_89 = icmp_eq  i7 %tmp_1170, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 537 'icmp' 'icmp_ln189_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_1171 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_22, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 538 'partselect' 'tmp_1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.70ns)   --->   "%icmp_ln189_90 = icmp_eq  i8 %tmp_1171, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 539 'icmp' 'icmp_ln189_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.70ns)   --->   "%icmp_ln189_91 = icmp_eq  i8 %tmp_1171, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 540 'icmp' 'icmp_ln189_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln190_31 = sext i26 %mul_ln189_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 541 'sext' 'sext_ln190_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (2.73ns)   --->   "%mul_ln190_23 = mul i39 %sext_ln190_31, i39 %sext_ln190_27" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 542 'mul' 'mul_ln190_23' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_3090 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_23, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 543 'bitselect' 'tmp_3090' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%trunc_ln189_22 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_23, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 544 'partselect' 'trunc_ln189_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%tmp_3091 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_23, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 545 'bitselect' 'tmp_3091' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%tmp_3092 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_23, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 546 'bitselect' 'tmp_3092' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln189_54 = trunc i39 %mul_ln190_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 547 'trunc' 'trunc_ln189_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.79ns)   --->   "%icmp_ln189_92 = icmp_ne  i17 %trunc_ln189_54, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 548 'icmp' 'icmp_ln189_92' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%or_ln189_69 = or i1 %tmp_3091, i1 %icmp_ln189_92" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 549 'or' 'or_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%and_ln189_161 = and i1 %or_ln189_69, i1 %tmp_3092" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 550 'and' 'and_ln189_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%zext_ln189_23 = zext i1 %and_ln189_161" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 551 'zext' 'zext_ln189_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_23 = add i13 %trunc_ln189_22, i13 %zext_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 552 'add' 'add_ln189_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_3094 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_23, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 553 'bitselect' 'tmp_3094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_1172 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_23, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 554 'partselect' 'tmp_1172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.70ns)   --->   "%icmp_ln189_93 = icmp_eq  i7 %tmp_1172, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 555 'icmp' 'icmp_ln189_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_1173 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_23, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 556 'partselect' 'tmp_1173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.70ns)   --->   "%icmp_ln189_94 = icmp_eq  i8 %tmp_1173, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 557 'icmp' 'icmp_ln189_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.70ns)   --->   "%icmp_ln189_95 = icmp_eq  i8 %tmp_1173, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 558 'icmp' 'icmp_ln189_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln190_32 = sext i26 %mul_ln189_24" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 559 'sext' 'sext_ln190_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (2.73ns)   --->   "%mul_ln190_24 = mul i39 %sext_ln190_32, i39 %sext_ln190_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 560 'mul' 'mul_ln190_24' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_3125 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_24, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 561 'bitselect' 'tmp_3125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%trunc_ln189_23 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_24, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 562 'partselect' 'trunc_ln189_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%tmp_3126 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_24, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 563 'bitselect' 'tmp_3126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%tmp_3127 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_24, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 564 'bitselect' 'tmp_3127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln189_55 = trunc i39 %mul_ln190_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 565 'trunc' 'trunc_ln189_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.79ns)   --->   "%icmp_ln189_96 = icmp_ne  i17 %trunc_ln189_55, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 566 'icmp' 'icmp_ln189_96' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%or_ln189_72 = or i1 %tmp_3126, i1 %icmp_ln189_96" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 567 'or' 'or_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%and_ln189_168 = and i1 %or_ln189_72, i1 %tmp_3127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 568 'and' 'and_ln189_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%zext_ln189_24 = zext i1 %and_ln189_168" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 569 'zext' 'zext_ln189_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_24 = add i13 %trunc_ln189_23, i13 %zext_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 570 'add' 'add_ln189_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_3129 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_24, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 571 'bitselect' 'tmp_3129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_1183 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_24, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 572 'partselect' 'tmp_1183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.70ns)   --->   "%icmp_ln189_97 = icmp_eq  i7 %tmp_1183, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 573 'icmp' 'icmp_ln189_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_1184 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_24, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 574 'partselect' 'tmp_1184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.70ns)   --->   "%icmp_ln189_98 = icmp_eq  i8 %tmp_1184, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 575 'icmp' 'icmp_ln189_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.70ns)   --->   "%icmp_ln189_99 = icmp_eq  i8 %tmp_1184, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 576 'icmp' 'icmp_ln189_99' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln190_33 = sext i26 %mul_ln189_25" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 577 'sext' 'sext_ln190_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (2.73ns)   --->   "%mul_ln190_25 = mul i39 %sext_ln190_33, i39 %sext_ln190_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 578 'mul' 'mul_ln190_25' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_3131 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_25, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 579 'bitselect' 'tmp_3131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%trunc_ln189_24 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_25, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 580 'partselect' 'trunc_ln189_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%tmp_3132 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_25, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 581 'bitselect' 'tmp_3132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%tmp_3133 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_25, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 582 'bitselect' 'tmp_3133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln189_56 = trunc i39 %mul_ln190_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 583 'trunc' 'trunc_ln189_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.79ns)   --->   "%icmp_ln189_100 = icmp_ne  i17 %trunc_ln189_56, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 584 'icmp' 'icmp_ln189_100' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%or_ln189_75 = or i1 %tmp_3132, i1 %icmp_ln189_100" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 585 'or' 'or_ln189_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%and_ln189_175 = and i1 %or_ln189_75, i1 %tmp_3133" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 586 'and' 'and_ln189_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%zext_ln189_25 = zext i1 %and_ln189_175" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 587 'zext' 'zext_ln189_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_25 = add i13 %trunc_ln189_24, i13 %zext_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 588 'add' 'add_ln189_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_3135 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_25, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 589 'bitselect' 'tmp_3135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_1185 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_25, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 590 'partselect' 'tmp_1185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.70ns)   --->   "%icmp_ln189_101 = icmp_eq  i7 %tmp_1185, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 591 'icmp' 'icmp_ln189_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_1186 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_25, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 592 'partselect' 'tmp_1186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.70ns)   --->   "%icmp_ln189_102 = icmp_eq  i8 %tmp_1186, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 593 'icmp' 'icmp_ln189_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.70ns)   --->   "%icmp_ln189_103 = icmp_eq  i8 %tmp_1186, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 594 'icmp' 'icmp_ln189_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln190_34 = sext i26 %mul_ln189_26" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 595 'sext' 'sext_ln190_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (2.73ns)   --->   "%mul_ln190_26 = mul i39 %sext_ln190_34, i39 %sext_ln190_25" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 596 'mul' 'mul_ln190_26' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_3139 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_26, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 597 'bitselect' 'tmp_3139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%trunc_ln189_25 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_26, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 598 'partselect' 'trunc_ln189_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%tmp_3140 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_26, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 599 'bitselect' 'tmp_3140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%tmp_3141 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_26, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 600 'bitselect' 'tmp_3141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln189_57 = trunc i39 %mul_ln190_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 601 'trunc' 'trunc_ln189_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.79ns)   --->   "%icmp_ln189_104 = icmp_ne  i17 %trunc_ln189_57, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 602 'icmp' 'icmp_ln189_104' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%or_ln189_78 = or i1 %tmp_3140, i1 %icmp_ln189_104" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 603 'or' 'or_ln189_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%and_ln189_182 = and i1 %or_ln189_78, i1 %tmp_3141" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 604 'and' 'and_ln189_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%zext_ln189_26 = zext i1 %and_ln189_182" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 605 'zext' 'zext_ln189_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_26 = add i13 %trunc_ln189_25, i13 %zext_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 606 'add' 'add_ln189_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_3143 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_26, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 607 'bitselect' 'tmp_3143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_1187 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_26, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 608 'partselect' 'tmp_1187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.70ns)   --->   "%icmp_ln189_105 = icmp_eq  i7 %tmp_1187, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 609 'icmp' 'icmp_ln189_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_1188 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_26, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 610 'partselect' 'tmp_1188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.70ns)   --->   "%icmp_ln189_106 = icmp_eq  i8 %tmp_1188, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 611 'icmp' 'icmp_ln189_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.70ns)   --->   "%icmp_ln189_107 = icmp_eq  i8 %tmp_1188, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 612 'icmp' 'icmp_ln189_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln190_35 = sext i26 %mul_ln189_27" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 613 'sext' 'sext_ln190_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (2.73ns)   --->   "%mul_ln190_27 = mul i39 %sext_ln190_35, i39 %sext_ln190_27" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 614 'mul' 'mul_ln190_27' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_3147 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_27, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 615 'bitselect' 'tmp_3147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%trunc_ln189_26 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_27, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 616 'partselect' 'trunc_ln189_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%tmp_3148 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_27, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 617 'bitselect' 'tmp_3148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%tmp_3149 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_27, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 618 'bitselect' 'tmp_3149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln189_58 = trunc i39 %mul_ln190_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 619 'trunc' 'trunc_ln189_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.79ns)   --->   "%icmp_ln189_108 = icmp_ne  i17 %trunc_ln189_58, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 620 'icmp' 'icmp_ln189_108' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%or_ln189_81 = or i1 %tmp_3148, i1 %icmp_ln189_108" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 621 'or' 'or_ln189_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%and_ln189_189 = and i1 %or_ln189_81, i1 %tmp_3149" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 622 'and' 'and_ln189_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%zext_ln189_27 = zext i1 %and_ln189_189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 623 'zext' 'zext_ln189_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_27 = add i13 %trunc_ln189_26, i13 %zext_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 624 'add' 'add_ln189_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_3151 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_27, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 625 'bitselect' 'tmp_3151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_1189 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_27, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 626 'partselect' 'tmp_1189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.70ns)   --->   "%icmp_ln189_109 = icmp_eq  i7 %tmp_1189, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 627 'icmp' 'icmp_ln189_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_1190 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_27, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 628 'partselect' 'tmp_1190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.70ns)   --->   "%icmp_ln189_110 = icmp_eq  i8 %tmp_1190, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 629 'icmp' 'icmp_ln189_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.70ns)   --->   "%icmp_ln189_111 = icmp_eq  i8 %tmp_1190, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 630 'icmp' 'icmp_ln189_111' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln190_36 = sext i26 %mul_ln189_28" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 631 'sext' 'sext_ln190_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (2.73ns)   --->   "%mul_ln190_28 = mul i39 %sext_ln190_36, i39 %sext_ln190_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 632 'mul' 'mul_ln190_28' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_3182 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_28, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 633 'bitselect' 'tmp_3182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%trunc_ln189_27 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_28, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 634 'partselect' 'trunc_ln189_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%tmp_3183 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_28, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 635 'bitselect' 'tmp_3183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%tmp_3184 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_28, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 636 'bitselect' 'tmp_3184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln189_59 = trunc i39 %mul_ln190_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 637 'trunc' 'trunc_ln189_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.79ns)   --->   "%icmp_ln189_112 = icmp_ne  i17 %trunc_ln189_59, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 638 'icmp' 'icmp_ln189_112' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%or_ln189_84 = or i1 %tmp_3183, i1 %icmp_ln189_112" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 639 'or' 'or_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%and_ln189_196 = and i1 %or_ln189_84, i1 %tmp_3184" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 640 'and' 'and_ln189_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%zext_ln189_28 = zext i1 %and_ln189_196" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 641 'zext' 'zext_ln189_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_28 = add i13 %trunc_ln189_27, i13 %zext_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 642 'add' 'add_ln189_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_3186 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_28, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 643 'bitselect' 'tmp_3186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_1200 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_28, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 644 'partselect' 'tmp_1200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.70ns)   --->   "%icmp_ln189_113 = icmp_eq  i7 %tmp_1200, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 645 'icmp' 'icmp_ln189_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_1201 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_28, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 646 'partselect' 'tmp_1201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.70ns)   --->   "%icmp_ln189_114 = icmp_eq  i8 %tmp_1201, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 647 'icmp' 'icmp_ln189_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.70ns)   --->   "%icmp_ln189_115 = icmp_eq  i8 %tmp_1201, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 648 'icmp' 'icmp_ln189_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln190_37 = sext i26 %mul_ln189_29" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 649 'sext' 'sext_ln190_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (2.73ns)   --->   "%mul_ln190_29 = mul i39 %sext_ln190_37, i39 %sext_ln190_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 650 'mul' 'mul_ln190_29' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_3188 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_29, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 651 'bitselect' 'tmp_3188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%trunc_ln189_28 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_29, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 652 'partselect' 'trunc_ln189_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%tmp_3189 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_29, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 653 'bitselect' 'tmp_3189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%tmp_3190 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_29, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 654 'bitselect' 'tmp_3190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln189_60 = trunc i39 %mul_ln190_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 655 'trunc' 'trunc_ln189_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.79ns)   --->   "%icmp_ln189_116 = icmp_ne  i17 %trunc_ln189_60, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 656 'icmp' 'icmp_ln189_116' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%or_ln189_87 = or i1 %tmp_3189, i1 %icmp_ln189_116" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 657 'or' 'or_ln189_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%and_ln189_203 = and i1 %or_ln189_87, i1 %tmp_3190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 658 'and' 'and_ln189_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%zext_ln189_29 = zext i1 %and_ln189_203" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 659 'zext' 'zext_ln189_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_29 = add i13 %trunc_ln189_28, i13 %zext_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 660 'add' 'add_ln189_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_3192 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_29, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 661 'bitselect' 'tmp_3192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_1202 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_29, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 662 'partselect' 'tmp_1202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.70ns)   --->   "%icmp_ln189_117 = icmp_eq  i7 %tmp_1202, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 663 'icmp' 'icmp_ln189_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_1203 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_29, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 664 'partselect' 'tmp_1203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.70ns)   --->   "%icmp_ln189_118 = icmp_eq  i8 %tmp_1203, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 665 'icmp' 'icmp_ln189_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.70ns)   --->   "%icmp_ln189_119 = icmp_eq  i8 %tmp_1203, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 666 'icmp' 'icmp_ln189_119' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln190_38 = sext i26 %mul_ln189_30" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 667 'sext' 'sext_ln190_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (2.73ns)   --->   "%mul_ln190_30 = mul i39 %sext_ln190_38, i39 %sext_ln190_25" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 668 'mul' 'mul_ln190_30' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_3196 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_30, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 669 'bitselect' 'tmp_3196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%trunc_ln189_29 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_30, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 670 'partselect' 'trunc_ln189_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%tmp_3197 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_30, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 671 'bitselect' 'tmp_3197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%tmp_3198 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_30, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 672 'bitselect' 'tmp_3198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln189_61 = trunc i39 %mul_ln190_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 673 'trunc' 'trunc_ln189_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.79ns)   --->   "%icmp_ln189_120 = icmp_ne  i17 %trunc_ln189_61, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 674 'icmp' 'icmp_ln189_120' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%or_ln189_90 = or i1 %tmp_3197, i1 %icmp_ln189_120" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 675 'or' 'or_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%and_ln189_210 = and i1 %or_ln189_90, i1 %tmp_3198" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 676 'and' 'and_ln189_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%zext_ln189_30 = zext i1 %and_ln189_210" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 677 'zext' 'zext_ln189_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_30 = add i13 %trunc_ln189_29, i13 %zext_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 678 'add' 'add_ln189_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_3200 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_30, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 679 'bitselect' 'tmp_3200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_1204 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_30, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 680 'partselect' 'tmp_1204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.70ns)   --->   "%icmp_ln189_121 = icmp_eq  i7 %tmp_1204, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 681 'icmp' 'icmp_ln189_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_1205 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_30, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 682 'partselect' 'tmp_1205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.70ns)   --->   "%icmp_ln189_122 = icmp_eq  i8 %tmp_1205, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 683 'icmp' 'icmp_ln189_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.70ns)   --->   "%icmp_ln189_123 = icmp_eq  i8 %tmp_1205, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 684 'icmp' 'icmp_ln189_123' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln190_39 = sext i26 %mul_ln189_31" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 685 'sext' 'sext_ln190_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (2.73ns)   --->   "%mul_ln190_31 = mul i39 %sext_ln190_39, i39 %sext_ln190_27" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 686 'mul' 'mul_ln190_31' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_3204 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 687 'bitselect' 'tmp_3204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%trunc_ln189_30 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_31, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 688 'partselect' 'trunc_ln189_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%tmp_3205 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_31, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 689 'bitselect' 'tmp_3205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%tmp_3206 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_31, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 690 'bitselect' 'tmp_3206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln189_62 = trunc i39 %mul_ln190_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 691 'trunc' 'trunc_ln189_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.79ns)   --->   "%icmp_ln189_124 = icmp_ne  i17 %trunc_ln189_62, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 692 'icmp' 'icmp_ln189_124' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%or_ln189_93 = or i1 %tmp_3205, i1 %icmp_ln189_124" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 693 'or' 'or_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%and_ln189_217 = and i1 %or_ln189_93, i1 %tmp_3206" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 694 'and' 'and_ln189_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%zext_ln189_31 = zext i1 %and_ln189_217" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 695 'zext' 'zext_ln189_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_31 = add i13 %trunc_ln189_30, i13 %zext_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 696 'add' 'add_ln189_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_3208 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_31, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 697 'bitselect' 'tmp_3208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_1206 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_31, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 698 'partselect' 'tmp_1206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.70ns)   --->   "%icmp_ln189_125 = icmp_eq  i7 %tmp_1206, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 699 'icmp' 'icmp_ln189_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_1207 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_31, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 700 'partselect' 'tmp_1207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.70ns)   --->   "%icmp_ln189_126 = icmp_eq  i8 %tmp_1207, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 701 'icmp' 'icmp_ln189_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.70ns)   --->   "%icmp_ln189_127 = icmp_eq  i8 %tmp_1207, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 702 'icmp' 'icmp_ln189_127' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%tmp_2786 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 703 'bitselect' 'tmp_2786' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%xor_ln189 = xor i1 %tmp_2787, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 704 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 705 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_1 = and i1 %tmp_2786, i1 %xor_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 705 'and' 'and_ln189_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%select_ln189 = select i1 %and_ln189_1, i1 %icmp_ln189_2, i1 %icmp_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 706 'select' 'select_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%tmp_2788 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 707 'bitselect' 'tmp_2788' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%xor_ln189_128 = xor i1 %tmp_2788, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 708 'xor' 'xor_ln189_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%and_ln189_2 = and i1 %icmp_ln189_1, i1 %xor_ln189_128" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 709 'and' 'and_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%select_ln189_1 = select i1 %and_ln189_1, i1 %and_ln189_2, i1 %icmp_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 710 'select' 'select_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%and_ln189_3 = and i1 %and_ln189_1, i1 %icmp_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 711 'and' 'and_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%xor_ln189_1 = xor i1 %select_ln189, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 712 'xor' 'xor_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%or_ln189_1 = or i1 %tmp_2787, i1 %xor_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 713 'or' 'or_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%xor_ln189_2 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 714 'xor' 'xor_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 715 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_4 = and i1 %or_ln189_1, i1 %xor_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 715 'and' 'and_ln189_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 716 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_5 = and i1 %tmp_2787, i1 %select_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 716 'and' 'and_ln189_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%or_ln189_96 = or i1 %and_ln189_3, i1 %and_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 717 'or' 'or_ln189_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%xor_ln189_3 = xor i1 %or_ln189_96, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 718 'xor' 'xor_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%and_ln189_6 = and i1 %tmp, i1 %xor_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 719 'and' 'and_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_32)   --->   "%select_ln189_2 = select i1 %and_ln189_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 720 'select' 'select_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_2 = or i1 %and_ln189_4, i1 %and_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 721 'or' 'or_ln189_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 722 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_32 = select i1 %or_ln189_2, i13 %select_ln189_2, i13 %add_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 722 'select' 'masked_kernel_32' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%tmp_2792 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 723 'bitselect' 'tmp_2792' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%xor_ln189_4 = xor i1 %tmp_2793, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 724 'xor' 'xor_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 725 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_8 = and i1 %tmp_2792, i1 %xor_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 725 'and' 'and_ln189_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%select_ln189_4 = select i1 %and_ln189_8, i1 %icmp_ln189_6, i1 %icmp_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 726 'select' 'select_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%tmp_2794 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 727 'bitselect' 'tmp_2794' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%xor_ln189_129 = xor i1 %tmp_2794, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 728 'xor' 'xor_ln189_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%and_ln189_9 = and i1 %icmp_ln189_5, i1 %xor_ln189_129" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 729 'and' 'and_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%select_ln189_5 = select i1 %and_ln189_8, i1 %and_ln189_9, i1 %icmp_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 730 'select' 'select_ln189_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%and_ln189_10 = and i1 %and_ln189_8, i1 %icmp_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 731 'and' 'and_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%xor_ln189_5 = xor i1 %select_ln189_4, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 732 'xor' 'xor_ln189_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%or_ln189_4 = or i1 %tmp_2793, i1 %xor_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 733 'or' 'or_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%xor_ln189_6 = xor i1 %tmp_2789, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 734 'xor' 'xor_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 735 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_11 = and i1 %or_ln189_4, i1 %xor_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 735 'and' 'and_ln189_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 736 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_12 = and i1 %tmp_2793, i1 %select_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 736 'and' 'and_ln189_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%or_ln189_97 = or i1 %and_ln189_10, i1 %and_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 737 'or' 'or_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%xor_ln189_7 = xor i1 %or_ln189_97, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 738 'xor' 'xor_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%and_ln189_13 = and i1 %tmp_2789, i1 %xor_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 739 'and' 'and_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel)   --->   "%select_ln189_6 = select i1 %and_ln189_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 740 'select' 'select_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 741 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_5 = or i1 %and_ln189_11, i1 %and_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 741 'or' 'or_ln189_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 742 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel = select i1 %or_ln189_5, i13 %select_ln189_6, i13 %add_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 742 'select' 'masked_kernel' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i13 %masked_kernel_32" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 743 'sext' 'sext_ln191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln191_1 = sext i13 %masked_kernel" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 744 'sext' 'sext_ln191_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 745 [1/1] (0.75ns)   --->   "%sum_704 = add i13 %masked_kernel, i13 %masked_kernel_32" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 745 'add' 'sum_704' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 746 [1/1] (0.75ns)   --->   "%add_ln191 = add i14 %sext_ln191_1, i14 %sext_ln191" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 746 'add' 'add_ln191' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_2795 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 747 'bitselect' 'tmp_2795' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_2796 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_704, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 748 'bitselect' 'tmp_2796' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node sum_705)   --->   "%xor_ln191 = xor i1 %tmp_2795, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 749 'xor' 'xor_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node sum_705)   --->   "%and_ln191 = and i1 %tmp_2796, i1 %xor_ln191" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 750 'and' 'and_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node sum_705)   --->   "%xor_ln191_1 = xor i1 %tmp_2795, i1 %tmp_2796" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 751 'xor' 'xor_ln191_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node sum_705)   --->   "%select_ln191 = select i1 %and_ln191, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 752 'select' 'select_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 753 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_705 = select i1 %xor_ln191_1, i13 %select_ln191, i13 %sum_704" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 753 'select' 'sum_705' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_15)   --->   "%tmp_2800 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 754 'bitselect' 'tmp_2800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_15)   --->   "%xor_ln189_8 = xor i1 %tmp_2801, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 755 'xor' 'xor_ln189_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_15 = and i1 %tmp_2800, i1 %xor_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 756 'and' 'and_ln189_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%select_ln189_8 = select i1 %and_ln189_15, i1 %icmp_ln189_10, i1 %icmp_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 757 'select' 'select_ln189_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%tmp_2802 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 758 'bitselect' 'tmp_2802' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%xor_ln189_130 = xor i1 %tmp_2802, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 759 'xor' 'xor_ln189_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%and_ln189_16 = and i1 %icmp_ln189_9, i1 %xor_ln189_130" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 760 'and' 'and_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%select_ln189_9 = select i1 %and_ln189_15, i1 %and_ln189_16, i1 %icmp_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 761 'select' 'select_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%and_ln189_17 = and i1 %and_ln189_15, i1 %icmp_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 762 'and' 'and_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%xor_ln189_9 = xor i1 %select_ln189_8, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 763 'xor' 'xor_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%or_ln189_7 = or i1 %tmp_2801, i1 %xor_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 764 'or' 'or_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%xor_ln189_10 = xor i1 %tmp_2797, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 765 'xor' 'xor_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 766 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_18 = and i1 %or_ln189_7, i1 %xor_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 766 'and' 'and_ln189_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 767 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_19 = and i1 %tmp_2801, i1 %select_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 767 'and' 'and_ln189_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%or_ln189_98 = or i1 %and_ln189_17, i1 %and_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 768 'or' 'or_ln189_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%xor_ln189_11 = xor i1 %or_ln189_98, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 769 'xor' 'xor_ln189_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%and_ln189_20 = and i1 %tmp_2797, i1 %xor_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 770 'and' 'and_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_2)   --->   "%select_ln189_10 = select i1 %and_ln189_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 771 'select' 'select_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_8 = or i1 %and_ln189_18, i1 %and_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 772 'or' 'or_ln189_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 773 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_2 = select i1 %or_ln189_8, i13 %select_ln189_10, i13 %add_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 773 'select' 'masked_kernel_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln191_2 = sext i13 %sum_705" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 774 'sext' 'sext_ln191_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln191_3 = sext i13 %masked_kernel_2" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 775 'sext' 'sext_ln191_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 776 [1/1] (0.75ns)   --->   "%sum_706 = add i13 %masked_kernel_2, i13 %sum_705" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 776 'add' 'sum_706' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 777 [1/1] (0.75ns)   --->   "%add_ln191_1 = add i14 %sext_ln191_3, i14 %sext_ln191_2" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 777 'add' 'add_ln191_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_2803 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_1, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 778 'bitselect' 'tmp_2803' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_2804 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_706, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 779 'bitselect' 'tmp_2804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node sum_707)   --->   "%xor_ln191_2 = xor i1 %tmp_2803, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 780 'xor' 'xor_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node sum_707)   --->   "%and_ln191_1 = and i1 %tmp_2804, i1 %xor_ln191_2" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 781 'and' 'and_ln191_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node sum_707)   --->   "%xor_ln191_3 = xor i1 %tmp_2803, i1 %tmp_2804" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 782 'xor' 'xor_ln191_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node sum_707)   --->   "%select_ln191_2 = select i1 %and_ln191_1, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 783 'select' 'select_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 784 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_707 = select i1 %xor_ln191_3, i13 %select_ln191_2, i13 %sum_706" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 784 'select' 'sum_707' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_22)   --->   "%tmp_2808 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 785 'bitselect' 'tmp_2808' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_22)   --->   "%xor_ln189_12 = xor i1 %tmp_2809, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 786 'xor' 'xor_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 787 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_22 = and i1 %tmp_2808, i1 %xor_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 787 'and' 'and_ln189_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%select_ln189_12 = select i1 %and_ln189_22, i1 %icmp_ln189_14, i1 %icmp_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 788 'select' 'select_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%tmp_2810 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 789 'bitselect' 'tmp_2810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%xor_ln189_131 = xor i1 %tmp_2810, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 790 'xor' 'xor_ln189_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%and_ln189_23 = and i1 %icmp_ln189_13, i1 %xor_ln189_131" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 791 'and' 'and_ln189_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%select_ln189_13 = select i1 %and_ln189_22, i1 %and_ln189_23, i1 %icmp_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 792 'select' 'select_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_24 = and i1 %and_ln189_22, i1 %icmp_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 793 'and' 'and_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%xor_ln189_13 = xor i1 %select_ln189_12, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 794 'xor' 'xor_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%or_ln189_10 = or i1 %tmp_2809, i1 %xor_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 795 'or' 'or_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%xor_ln189_14 = xor i1 %tmp_2805, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 796 'xor' 'xor_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 797 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_25 = and i1 %or_ln189_10, i1 %xor_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 797 'and' 'and_ln189_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 798 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_26 = and i1 %tmp_2809, i1 %select_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 798 'and' 'and_ln189_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%or_ln189_99 = or i1 %and_ln189_24, i1 %and_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 799 'or' 'or_ln189_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%xor_ln189_15 = xor i1 %or_ln189_99, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 800 'xor' 'xor_ln189_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_27 = and i1 %tmp_2805, i1 %xor_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 801 'and' 'and_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_3)   --->   "%select_ln189_14 = select i1 %and_ln189_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 802 'select' 'select_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 803 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_11 = or i1 %and_ln189_25, i1 %and_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 803 'or' 'or_ln189_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 804 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_3 = select i1 %or_ln189_11, i13 %select_ln189_14, i13 %add_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 804 'select' 'masked_kernel_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_29)   --->   "%tmp_2843 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 805 'bitselect' 'tmp_2843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_29)   --->   "%xor_ln189_16 = xor i1 %tmp_2844, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 806 'xor' 'xor_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 807 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_29 = and i1 %tmp_2843, i1 %xor_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 807 'and' 'and_ln189_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%select_ln189_16 = select i1 %and_ln189_29, i1 %icmp_ln189_18, i1 %icmp_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 808 'select' 'select_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%tmp_2845 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 809 'bitselect' 'tmp_2845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%xor_ln189_132 = xor i1 %tmp_2845, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 810 'xor' 'xor_ln189_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%and_ln189_30 = and i1 %icmp_ln189_17, i1 %xor_ln189_132" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 811 'and' 'and_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%select_ln189_17 = select i1 %and_ln189_29, i1 %and_ln189_30, i1 %icmp_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 812 'select' 'select_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%and_ln189_31 = and i1 %and_ln189_29, i1 %icmp_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 813 'and' 'and_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%xor_ln189_17 = xor i1 %select_ln189_16, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 814 'xor' 'xor_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%or_ln189_13 = or i1 %tmp_2844, i1 %xor_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 815 'or' 'or_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%xor_ln189_18 = xor i1 %tmp_2840, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 816 'xor' 'xor_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 817 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_32 = and i1 %or_ln189_13, i1 %xor_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 817 'and' 'and_ln189_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 818 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_33 = and i1 %tmp_2844, i1 %select_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 818 'and' 'and_ln189_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%or_ln189_100 = or i1 %and_ln189_31, i1 %and_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 819 'or' 'or_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%xor_ln189_19 = xor i1 %or_ln189_100, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 820 'xor' 'xor_ln189_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%and_ln189_34 = and i1 %tmp_2840, i1 %xor_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 821 'and' 'and_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_33)   --->   "%select_ln189_18 = select i1 %and_ln189_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 822 'select' 'select_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 823 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_14 = or i1 %and_ln189_32, i1 %and_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 823 'or' 'or_ln189_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 824 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_33 = select i1 %or_ln189_14, i13 %select_ln189_18, i13 %add_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 824 'select' 'masked_kernel_33' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_36)   --->   "%tmp_2849 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 825 'bitselect' 'tmp_2849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_36)   --->   "%xor_ln189_20 = xor i1 %tmp_2850, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 826 'xor' 'xor_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 827 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_36 = and i1 %tmp_2849, i1 %xor_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 827 'and' 'and_ln189_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%select_ln189_20 = select i1 %and_ln189_36, i1 %icmp_ln189_22, i1 %icmp_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 828 'select' 'select_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%tmp_2851 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 829 'bitselect' 'tmp_2851' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%xor_ln189_133 = xor i1 %tmp_2851, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 830 'xor' 'xor_ln189_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%and_ln189_37 = and i1 %icmp_ln189_21, i1 %xor_ln189_133" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 831 'and' 'and_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%select_ln189_21 = select i1 %and_ln189_36, i1 %and_ln189_37, i1 %icmp_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 832 'select' 'select_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%and_ln189_38 = and i1 %and_ln189_36, i1 %icmp_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 833 'and' 'and_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%xor_ln189_21 = xor i1 %select_ln189_20, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 834 'xor' 'xor_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%or_ln189_16 = or i1 %tmp_2850, i1 %xor_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 835 'or' 'or_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%xor_ln189_22 = xor i1 %tmp_2846, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 836 'xor' 'xor_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 837 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_39 = and i1 %or_ln189_16, i1 %xor_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 837 'and' 'and_ln189_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 838 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_40 = and i1 %tmp_2850, i1 %select_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 838 'and' 'and_ln189_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%or_ln189_101 = or i1 %and_ln189_38, i1 %and_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 839 'or' 'or_ln189_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%xor_ln189_23 = xor i1 %or_ln189_101, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 840 'xor' 'xor_ln189_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%and_ln189_41 = and i1 %tmp_2846, i1 %xor_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 841 'and' 'and_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_5)   --->   "%select_ln189_22 = select i1 %and_ln189_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 842 'select' 'select_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 843 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_17 = or i1 %and_ln189_39, i1 %and_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 843 'or' 'or_ln189_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_5 = select i1 %or_ln189_17, i13 %select_ln189_22, i13 %add_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 844 'select' 'masked_kernel_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln191_6 = sext i13 %masked_kernel_33" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 845 'sext' 'sext_ln191_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln191_7 = sext i13 %masked_kernel_5" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 846 'sext' 'sext_ln191_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 847 [1/1] (0.75ns)   --->   "%sum_711 = add i13 %masked_kernel_5, i13 %masked_kernel_33" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 847 'add' 'sum_711' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 848 [1/1] (0.75ns)   --->   "%add_ln191_3 = add i14 %sext_ln191_7, i14 %sext_ln191_6" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 848 'add' 'add_ln191_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_2852 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_3, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 849 'bitselect' 'tmp_2852' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_2853 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_711, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 850 'bitselect' 'tmp_2853' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node sum_712)   --->   "%xor_ln191_6 = xor i1 %tmp_2852, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 851 'xor' 'xor_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node sum_712)   --->   "%and_ln191_3 = and i1 %tmp_2853, i1 %xor_ln191_6" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 852 'and' 'and_ln191_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node sum_712)   --->   "%xor_ln191_7 = xor i1 %tmp_2852, i1 %tmp_2853" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 853 'xor' 'xor_ln191_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node sum_712)   --->   "%select_ln191_6 = select i1 %and_ln191_3, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 854 'select' 'select_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 855 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_712 = select i1 %xor_ln191_7, i13 %select_ln191_6, i13 %sum_711" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 855 'select' 'sum_712' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_43)   --->   "%tmp_2857 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 856 'bitselect' 'tmp_2857' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_43)   --->   "%xor_ln189_24 = xor i1 %tmp_2858, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 857 'xor' 'xor_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 858 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_43 = and i1 %tmp_2857, i1 %xor_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 858 'and' 'and_ln189_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%select_ln189_24 = select i1 %and_ln189_43, i1 %icmp_ln189_26, i1 %icmp_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 859 'select' 'select_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%tmp_2859 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 860 'bitselect' 'tmp_2859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%xor_ln189_134 = xor i1 %tmp_2859, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 861 'xor' 'xor_ln189_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%and_ln189_44 = and i1 %icmp_ln189_25, i1 %xor_ln189_134" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 862 'and' 'and_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%select_ln189_25 = select i1 %and_ln189_43, i1 %and_ln189_44, i1 %icmp_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 863 'select' 'select_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%and_ln189_45 = and i1 %and_ln189_43, i1 %icmp_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 864 'and' 'and_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%xor_ln189_25 = xor i1 %select_ln189_24, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 865 'xor' 'xor_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%or_ln189_19 = or i1 %tmp_2858, i1 %xor_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 866 'or' 'or_ln189_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%xor_ln189_26 = xor i1 %tmp_2854, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 867 'xor' 'xor_ln189_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 868 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_46 = and i1 %or_ln189_19, i1 %xor_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 868 'and' 'and_ln189_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 869 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_47 = and i1 %tmp_2858, i1 %select_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 869 'and' 'and_ln189_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%or_ln189_102 = or i1 %and_ln189_45, i1 %and_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 870 'or' 'or_ln189_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%xor_ln189_27 = xor i1 %or_ln189_102, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 871 'xor' 'xor_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%and_ln189_48 = and i1 %tmp_2854, i1 %xor_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 872 'and' 'and_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_6)   --->   "%select_ln189_26 = select i1 %and_ln189_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 873 'select' 'select_ln189_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 874 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_20 = or i1 %and_ln189_46, i1 %and_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 874 'or' 'or_ln189_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 875 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_6 = select i1 %or_ln189_20, i13 %select_ln189_26, i13 %add_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 875 'select' 'masked_kernel_6' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln191_8 = sext i13 %sum_712" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 876 'sext' 'sext_ln191_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln191_9 = sext i13 %masked_kernel_6" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 877 'sext' 'sext_ln191_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 878 [1/1] (0.75ns)   --->   "%sum_713 = add i13 %masked_kernel_6, i13 %sum_712" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 878 'add' 'sum_713' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 879 [1/1] (0.75ns)   --->   "%add_ln191_4 = add i14 %sext_ln191_9, i14 %sext_ln191_8" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 879 'add' 'add_ln191_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_2860 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_4, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 880 'bitselect' 'tmp_2860' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_2861 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_713, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 881 'bitselect' 'tmp_2861' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node sum_714)   --->   "%xor_ln191_8 = xor i1 %tmp_2860, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 882 'xor' 'xor_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node sum_714)   --->   "%and_ln191_4 = and i1 %tmp_2861, i1 %xor_ln191_8" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 883 'and' 'and_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node sum_714)   --->   "%xor_ln191_9 = xor i1 %tmp_2860, i1 %tmp_2861" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 884 'xor' 'xor_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node sum_714)   --->   "%select_ln191_8 = select i1 %and_ln191_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 885 'select' 'select_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 886 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_714 = select i1 %xor_ln191_9, i13 %select_ln191_8, i13 %sum_713" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 886 'select' 'sum_714' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_50)   --->   "%tmp_2865 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 887 'bitselect' 'tmp_2865' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_50)   --->   "%xor_ln189_28 = xor i1 %tmp_2866, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 888 'xor' 'xor_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 889 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_50 = and i1 %tmp_2865, i1 %xor_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 889 'and' 'and_ln189_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%select_ln189_28 = select i1 %and_ln189_50, i1 %icmp_ln189_30, i1 %icmp_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 890 'select' 'select_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%tmp_2867 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 891 'bitselect' 'tmp_2867' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%xor_ln189_135 = xor i1 %tmp_2867, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 892 'xor' 'xor_ln189_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%and_ln189_51 = and i1 %icmp_ln189_29, i1 %xor_ln189_135" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 893 'and' 'and_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%select_ln189_29 = select i1 %and_ln189_50, i1 %and_ln189_51, i1 %icmp_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 894 'select' 'select_ln189_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%and_ln189_52 = and i1 %and_ln189_50, i1 %icmp_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 895 'and' 'and_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%xor_ln189_29 = xor i1 %select_ln189_28, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 896 'xor' 'xor_ln189_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%or_ln189_22 = or i1 %tmp_2866, i1 %xor_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 897 'or' 'or_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%xor_ln189_30 = xor i1 %tmp_2862, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 898 'xor' 'xor_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 899 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_53 = and i1 %or_ln189_22, i1 %xor_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 899 'and' 'and_ln189_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 900 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_54 = and i1 %tmp_2866, i1 %select_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 900 'and' 'and_ln189_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%or_ln189_103 = or i1 %and_ln189_52, i1 %and_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 901 'or' 'or_ln189_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%xor_ln189_31 = xor i1 %or_ln189_103, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 902 'xor' 'xor_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%and_ln189_55 = and i1 %tmp_2862, i1 %xor_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 903 'and' 'and_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_7)   --->   "%select_ln189_30 = select i1 %and_ln189_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 904 'select' 'select_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 905 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_23 = or i1 %and_ln189_53, i1 %and_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 905 'or' 'or_ln189_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 906 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_7 = select i1 %or_ln189_23, i13 %select_ln189_30, i13 %add_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 906 'select' 'masked_kernel_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_57)   --->   "%tmp_2900 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 907 'bitselect' 'tmp_2900' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_57)   --->   "%xor_ln189_32 = xor i1 %tmp_2901, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 908 'xor' 'xor_ln189_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 909 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_57 = and i1 %tmp_2900, i1 %xor_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 909 'and' 'and_ln189_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%select_ln189_32 = select i1 %and_ln189_57, i1 %icmp_ln189_34, i1 %icmp_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 910 'select' 'select_ln189_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%tmp_2902 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 911 'bitselect' 'tmp_2902' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%xor_ln189_136 = xor i1 %tmp_2902, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 912 'xor' 'xor_ln189_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%and_ln189_58 = and i1 %icmp_ln189_33, i1 %xor_ln189_136" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 913 'and' 'and_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%select_ln189_33 = select i1 %and_ln189_57, i1 %and_ln189_58, i1 %icmp_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 914 'select' 'select_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%and_ln189_59 = and i1 %and_ln189_57, i1 %icmp_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 915 'and' 'and_ln189_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%xor_ln189_33 = xor i1 %select_ln189_32, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 916 'xor' 'xor_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%or_ln189_25 = or i1 %tmp_2901, i1 %xor_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 917 'or' 'or_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%xor_ln189_34 = xor i1 %tmp_2897, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 918 'xor' 'xor_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 919 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_60 = and i1 %or_ln189_25, i1 %xor_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 919 'and' 'and_ln189_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 920 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_61 = and i1 %tmp_2901, i1 %select_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 920 'and' 'and_ln189_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%or_ln189_104 = or i1 %and_ln189_59, i1 %and_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 921 'or' 'or_ln189_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%xor_ln189_35 = xor i1 %or_ln189_104, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 922 'xor' 'xor_ln189_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%and_ln189_62 = and i1 %tmp_2897, i1 %xor_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 923 'and' 'and_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_34)   --->   "%select_ln189_34 = select i1 %and_ln189_60, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 924 'select' 'select_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 925 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_26 = or i1 %and_ln189_60, i1 %and_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 925 'or' 'or_ln189_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 926 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_34 = select i1 %or_ln189_26, i13 %select_ln189_34, i13 %add_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 926 'select' 'masked_kernel_34' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_64)   --->   "%tmp_2906 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 927 'bitselect' 'tmp_2906' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_64)   --->   "%xor_ln189_36 = xor i1 %tmp_2907, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 928 'xor' 'xor_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 929 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_64 = and i1 %tmp_2906, i1 %xor_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 929 'and' 'and_ln189_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%select_ln189_36 = select i1 %and_ln189_64, i1 %icmp_ln189_38, i1 %icmp_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 930 'select' 'select_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%tmp_2908 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 931 'bitselect' 'tmp_2908' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%xor_ln189_137 = xor i1 %tmp_2908, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 932 'xor' 'xor_ln189_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%and_ln189_65 = and i1 %icmp_ln189_37, i1 %xor_ln189_137" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 933 'and' 'and_ln189_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%select_ln189_37 = select i1 %and_ln189_64, i1 %and_ln189_65, i1 %icmp_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 934 'select' 'select_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%and_ln189_66 = and i1 %and_ln189_64, i1 %icmp_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 935 'and' 'and_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%xor_ln189_37 = xor i1 %select_ln189_36, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 936 'xor' 'xor_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%or_ln189_28 = or i1 %tmp_2907, i1 %xor_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 937 'or' 'or_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%xor_ln189_38 = xor i1 %tmp_2903, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 938 'xor' 'xor_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 939 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_67 = and i1 %or_ln189_28, i1 %xor_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 939 'and' 'and_ln189_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 940 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_68 = and i1 %tmp_2907, i1 %select_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 940 'and' 'and_ln189_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%or_ln189_105 = or i1 %and_ln189_66, i1 %and_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 941 'or' 'or_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%xor_ln189_39 = xor i1 %or_ln189_105, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 942 'xor' 'xor_ln189_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%and_ln189_69 = and i1 %tmp_2903, i1 %xor_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 943 'and' 'and_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_9)   --->   "%select_ln189_38 = select i1 %and_ln189_67, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 944 'select' 'select_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 945 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_29 = or i1 %and_ln189_67, i1 %and_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 945 'or' 'or_ln189_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 946 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_9 = select i1 %or_ln189_29, i13 %select_ln189_38, i13 %add_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 946 'select' 'masked_kernel_9' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln191_12 = sext i13 %masked_kernel_34" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 947 'sext' 'sext_ln191_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln191_13 = sext i13 %masked_kernel_9" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 948 'sext' 'sext_ln191_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 949 [1/1] (0.75ns)   --->   "%sum_718 = add i13 %masked_kernel_9, i13 %masked_kernel_34" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 949 'add' 'sum_718' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 950 [1/1] (0.75ns)   --->   "%add_ln191_6 = add i14 %sext_ln191_13, i14 %sext_ln191_12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 950 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_2909 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_6, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 951 'bitselect' 'tmp_2909' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_2910 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_718, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 952 'bitselect' 'tmp_2910' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node sum_719)   --->   "%xor_ln191_12 = xor i1 %tmp_2909, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 953 'xor' 'xor_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node sum_719)   --->   "%and_ln191_6 = and i1 %tmp_2910, i1 %xor_ln191_12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 954 'and' 'and_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node sum_719)   --->   "%xor_ln191_13 = xor i1 %tmp_2909, i1 %tmp_2910" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 955 'xor' 'xor_ln191_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node sum_719)   --->   "%select_ln191_12 = select i1 %and_ln191_6, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 956 'select' 'select_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 957 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_719 = select i1 %xor_ln191_13, i13 %select_ln191_12, i13 %sum_718" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 957 'select' 'sum_719' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_71)   --->   "%tmp_2914 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 958 'bitselect' 'tmp_2914' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_71)   --->   "%xor_ln189_40 = xor i1 %tmp_2915, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 959 'xor' 'xor_ln189_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 960 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_71 = and i1 %tmp_2914, i1 %xor_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 960 'and' 'and_ln189_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%select_ln189_40 = select i1 %and_ln189_71, i1 %icmp_ln189_42, i1 %icmp_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 961 'select' 'select_ln189_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%tmp_2916 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 962 'bitselect' 'tmp_2916' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%xor_ln189_138 = xor i1 %tmp_2916, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 963 'xor' 'xor_ln189_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%and_ln189_72 = and i1 %icmp_ln189_41, i1 %xor_ln189_138" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 964 'and' 'and_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%select_ln189_41 = select i1 %and_ln189_71, i1 %and_ln189_72, i1 %icmp_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 965 'select' 'select_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%and_ln189_73 = and i1 %and_ln189_71, i1 %icmp_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 966 'and' 'and_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%xor_ln189_41 = xor i1 %select_ln189_40, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 967 'xor' 'xor_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%or_ln189_31 = or i1 %tmp_2915, i1 %xor_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 968 'or' 'or_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%xor_ln189_42 = xor i1 %tmp_2911, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 969 'xor' 'xor_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 970 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_74 = and i1 %or_ln189_31, i1 %xor_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 970 'and' 'and_ln189_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 971 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_75 = and i1 %tmp_2915, i1 %select_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 971 'and' 'and_ln189_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%or_ln189_106 = or i1 %and_ln189_73, i1 %and_ln189_75" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 972 'or' 'or_ln189_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%xor_ln189_43 = xor i1 %or_ln189_106, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 973 'xor' 'xor_ln189_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%and_ln189_76 = and i1 %tmp_2911, i1 %xor_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 974 'and' 'and_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_10)   --->   "%select_ln189_42 = select i1 %and_ln189_74, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 975 'select' 'select_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 976 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_32 = or i1 %and_ln189_74, i1 %and_ln189_76" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 976 'or' 'or_ln189_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 977 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_10 = select i1 %or_ln189_32, i13 %select_ln189_42, i13 %add_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 977 'select' 'masked_kernel_10' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln191_14 = sext i13 %sum_719" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 978 'sext' 'sext_ln191_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln191_15 = sext i13 %masked_kernel_10" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 979 'sext' 'sext_ln191_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 980 [1/1] (0.75ns)   --->   "%sum_720 = add i13 %masked_kernel_10, i13 %sum_719" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 980 'add' 'sum_720' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 981 [1/1] (0.75ns)   --->   "%add_ln191_7 = add i14 %sext_ln191_15, i14 %sext_ln191_14" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 981 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_2917 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_7, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 982 'bitselect' 'tmp_2917' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_2918 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_720, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 983 'bitselect' 'tmp_2918' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node sum_721)   --->   "%xor_ln191_14 = xor i1 %tmp_2917, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 984 'xor' 'xor_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node sum_721)   --->   "%and_ln191_7 = and i1 %tmp_2918, i1 %xor_ln191_14" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 985 'and' 'and_ln191_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node sum_721)   --->   "%xor_ln191_15 = xor i1 %tmp_2917, i1 %tmp_2918" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 986 'xor' 'xor_ln191_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node sum_721)   --->   "%select_ln191_14 = select i1 %and_ln191_7, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 987 'select' 'select_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 988 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_721 = select i1 %xor_ln191_15, i13 %select_ln191_14, i13 %sum_720" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 988 'select' 'sum_721' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_78)   --->   "%tmp_2922 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 989 'bitselect' 'tmp_2922' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_78)   --->   "%xor_ln189_44 = xor i1 %tmp_2923, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 990 'xor' 'xor_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 991 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_78 = and i1 %tmp_2922, i1 %xor_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 991 'and' 'and_ln189_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%select_ln189_44 = select i1 %and_ln189_78, i1 %icmp_ln189_46, i1 %icmp_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 992 'select' 'select_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%tmp_2924 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 993 'bitselect' 'tmp_2924' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%xor_ln189_139 = xor i1 %tmp_2924, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 994 'xor' 'xor_ln189_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%and_ln189_79 = and i1 %icmp_ln189_45, i1 %xor_ln189_139" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 995 'and' 'and_ln189_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%select_ln189_45 = select i1 %and_ln189_78, i1 %and_ln189_79, i1 %icmp_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 996 'select' 'select_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%and_ln189_80 = and i1 %and_ln189_78, i1 %icmp_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 997 'and' 'and_ln189_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%xor_ln189_45 = xor i1 %select_ln189_44, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 998 'xor' 'xor_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%or_ln189_34 = or i1 %tmp_2923, i1 %xor_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 999 'or' 'or_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%xor_ln189_46 = xor i1 %tmp_2919, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1000 'xor' 'xor_ln189_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1001 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_81 = and i1 %or_ln189_34, i1 %xor_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1001 'and' 'and_ln189_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1002 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_82 = and i1 %tmp_2923, i1 %select_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1002 'and' 'and_ln189_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%or_ln189_107 = or i1 %and_ln189_80, i1 %and_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1003 'or' 'or_ln189_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%xor_ln189_47 = xor i1 %or_ln189_107, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1004 'xor' 'xor_ln189_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%and_ln189_83 = and i1 %tmp_2919, i1 %xor_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1005 'and' 'and_ln189_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_11)   --->   "%select_ln189_46 = select i1 %and_ln189_81, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1006 'select' 'select_ln189_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1007 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_35 = or i1 %and_ln189_81, i1 %and_ln189_83" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1007 'or' 'or_ln189_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1008 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_11 = select i1 %or_ln189_35, i13 %select_ln189_46, i13 %add_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1008 'select' 'masked_kernel_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_85)   --->   "%tmp_2957 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1009 'bitselect' 'tmp_2957' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_85)   --->   "%xor_ln189_48 = xor i1 %tmp_2958, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1010 'xor' 'xor_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1011 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_85 = and i1 %tmp_2957, i1 %xor_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1011 'and' 'and_ln189_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%select_ln189_48 = select i1 %and_ln189_85, i1 %icmp_ln189_50, i1 %icmp_ln189_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1012 'select' 'select_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%tmp_2959 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1013 'bitselect' 'tmp_2959' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%xor_ln189_140 = xor i1 %tmp_2959, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1014 'xor' 'xor_ln189_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%and_ln189_86 = and i1 %icmp_ln189_49, i1 %xor_ln189_140" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1015 'and' 'and_ln189_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%select_ln189_49 = select i1 %and_ln189_85, i1 %and_ln189_86, i1 %icmp_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1016 'select' 'select_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%and_ln189_87 = and i1 %and_ln189_85, i1 %icmp_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1017 'and' 'and_ln189_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%xor_ln189_49 = xor i1 %select_ln189_48, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1018 'xor' 'xor_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%or_ln189_37 = or i1 %tmp_2958, i1 %xor_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1019 'or' 'or_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%xor_ln189_50 = xor i1 %tmp_2954, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1020 'xor' 'xor_ln189_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1021 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_88 = and i1 %or_ln189_37, i1 %xor_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1021 'and' 'and_ln189_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1022 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_89 = and i1 %tmp_2958, i1 %select_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1022 'and' 'and_ln189_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%or_ln189_108 = or i1 %and_ln189_87, i1 %and_ln189_89" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1023 'or' 'or_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%xor_ln189_51 = xor i1 %or_ln189_108, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1024 'xor' 'xor_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%and_ln189_90 = and i1 %tmp_2954, i1 %xor_ln189_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1025 'and' 'and_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_35)   --->   "%select_ln189_50 = select i1 %and_ln189_88, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1026 'select' 'select_ln189_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1027 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_38 = or i1 %and_ln189_88, i1 %and_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1027 'or' 'or_ln189_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1028 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_35 = select i1 %or_ln189_38, i13 %select_ln189_50, i13 %add_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1028 'select' 'masked_kernel_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_92)   --->   "%tmp_2963 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1029 'bitselect' 'tmp_2963' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_92)   --->   "%xor_ln189_52 = xor i1 %tmp_2964, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1030 'xor' 'xor_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1031 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_92 = and i1 %tmp_2963, i1 %xor_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1031 'and' 'and_ln189_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%select_ln189_52 = select i1 %and_ln189_92, i1 %icmp_ln189_54, i1 %icmp_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1032 'select' 'select_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%tmp_2965 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1033 'bitselect' 'tmp_2965' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%xor_ln189_141 = xor i1 %tmp_2965, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1034 'xor' 'xor_ln189_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%and_ln189_93 = and i1 %icmp_ln189_53, i1 %xor_ln189_141" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1035 'and' 'and_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%select_ln189_53 = select i1 %and_ln189_92, i1 %and_ln189_93, i1 %icmp_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1036 'select' 'select_ln189_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%and_ln189_94 = and i1 %and_ln189_92, i1 %icmp_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1037 'and' 'and_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%xor_ln189_53 = xor i1 %select_ln189_52, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1038 'xor' 'xor_ln189_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%or_ln189_40 = or i1 %tmp_2964, i1 %xor_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1039 'or' 'or_ln189_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%xor_ln189_54 = xor i1 %tmp_2960, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1040 'xor' 'xor_ln189_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1041 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_95 = and i1 %or_ln189_40, i1 %xor_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1041 'and' 'and_ln189_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1042 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_96 = and i1 %tmp_2964, i1 %select_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1042 'and' 'and_ln189_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%or_ln189_109 = or i1 %and_ln189_94, i1 %and_ln189_96" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1043 'or' 'or_ln189_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%xor_ln189_55 = xor i1 %or_ln189_109, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1044 'xor' 'xor_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%and_ln189_97 = and i1 %tmp_2960, i1 %xor_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1045 'and' 'and_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_13)   --->   "%select_ln189_54 = select i1 %and_ln189_95, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1046 'select' 'select_ln189_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1047 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_41 = or i1 %and_ln189_95, i1 %and_ln189_97" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1047 'or' 'or_ln189_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1048 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_13 = select i1 %or_ln189_41, i13 %select_ln189_54, i13 %add_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1048 'select' 'masked_kernel_13' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln191_18 = sext i13 %masked_kernel_35" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1049 'sext' 'sext_ln191_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln191_19 = sext i13 %masked_kernel_13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1050 'sext' 'sext_ln191_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1051 [1/1] (0.75ns)   --->   "%sum_725 = add i13 %masked_kernel_13, i13 %masked_kernel_35" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1051 'add' 'sum_725' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1052 [1/1] (0.75ns)   --->   "%add_ln191_9 = add i14 %sext_ln191_19, i14 %sext_ln191_18" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1052 'add' 'add_ln191_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_2966 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_9, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1053 'bitselect' 'tmp_2966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_2967 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_725, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1054 'bitselect' 'tmp_2967' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node sum_726)   --->   "%xor_ln191_18 = xor i1 %tmp_2966, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1055 'xor' 'xor_ln191_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node sum_726)   --->   "%and_ln191_9 = and i1 %tmp_2967, i1 %xor_ln191_18" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1056 'and' 'and_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node sum_726)   --->   "%xor_ln191_19 = xor i1 %tmp_2966, i1 %tmp_2967" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1057 'xor' 'xor_ln191_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node sum_726)   --->   "%select_ln191_18 = select i1 %and_ln191_9, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1058 'select' 'select_ln191_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1059 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_726 = select i1 %xor_ln191_19, i13 %select_ln191_18, i13 %sum_725" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1059 'select' 'sum_726' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_99)   --->   "%tmp_2971 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1060 'bitselect' 'tmp_2971' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_99)   --->   "%xor_ln189_56 = xor i1 %tmp_2972, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1061 'xor' 'xor_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1062 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_99 = and i1 %tmp_2971, i1 %xor_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1062 'and' 'and_ln189_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%select_ln189_56 = select i1 %and_ln189_99, i1 %icmp_ln189_58, i1 %icmp_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1063 'select' 'select_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%tmp_2973 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1064 'bitselect' 'tmp_2973' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%xor_ln189_142 = xor i1 %tmp_2973, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1065 'xor' 'xor_ln189_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%and_ln189_100 = and i1 %icmp_ln189_57, i1 %xor_ln189_142" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1066 'and' 'and_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%select_ln189_57 = select i1 %and_ln189_99, i1 %and_ln189_100, i1 %icmp_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1067 'select' 'select_ln189_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%and_ln189_101 = and i1 %and_ln189_99, i1 %icmp_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1068 'and' 'and_ln189_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%xor_ln189_57 = xor i1 %select_ln189_56, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1069 'xor' 'xor_ln189_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%or_ln189_43 = or i1 %tmp_2972, i1 %xor_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1070 'or' 'or_ln189_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%xor_ln189_58 = xor i1 %tmp_2968, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1071 'xor' 'xor_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1072 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_102 = and i1 %or_ln189_43, i1 %xor_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1072 'and' 'and_ln189_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1073 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_103 = and i1 %tmp_2972, i1 %select_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1073 'and' 'and_ln189_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%or_ln189_110 = or i1 %and_ln189_101, i1 %and_ln189_103" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1074 'or' 'or_ln189_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%xor_ln189_59 = xor i1 %or_ln189_110, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1075 'xor' 'xor_ln189_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%and_ln189_104 = and i1 %tmp_2968, i1 %xor_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1076 'and' 'and_ln189_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_14)   --->   "%select_ln189_58 = select i1 %and_ln189_102, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1077 'select' 'select_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1078 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_44 = or i1 %and_ln189_102, i1 %and_ln189_104" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1078 'or' 'or_ln189_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1079 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_14 = select i1 %or_ln189_44, i13 %select_ln189_58, i13 %add_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1079 'select' 'masked_kernel_14' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln191_20 = sext i13 %sum_726" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1080 'sext' 'sext_ln191_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln191_21 = sext i13 %masked_kernel_14" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1081 'sext' 'sext_ln191_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1082 [1/1] (0.75ns)   --->   "%sum_727 = add i13 %masked_kernel_14, i13 %sum_726" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1082 'add' 'sum_727' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1083 [1/1] (0.75ns)   --->   "%add_ln191_10 = add i14 %sext_ln191_21, i14 %sext_ln191_20" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1083 'add' 'add_ln191_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_2974 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_10, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1084 'bitselect' 'tmp_2974' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1085 [1/1] (0.00ns)   --->   "%tmp_2975 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_727, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1085 'bitselect' 'tmp_2975' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node sum_728)   --->   "%xor_ln191_20 = xor i1 %tmp_2974, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1086 'xor' 'xor_ln191_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node sum_728)   --->   "%and_ln191_10 = and i1 %tmp_2975, i1 %xor_ln191_20" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1087 'and' 'and_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node sum_728)   --->   "%xor_ln191_21 = xor i1 %tmp_2974, i1 %tmp_2975" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1088 'xor' 'xor_ln191_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node sum_728)   --->   "%select_ln191_20 = select i1 %and_ln191_10, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1089 'select' 'select_ln191_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1090 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_728 = select i1 %xor_ln191_21, i13 %select_ln191_20, i13 %sum_727" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1090 'select' 'sum_728' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_106)   --->   "%tmp_2979 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1091 'bitselect' 'tmp_2979' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_106)   --->   "%xor_ln189_60 = xor i1 %tmp_2980, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1092 'xor' 'xor_ln189_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1093 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_106 = and i1 %tmp_2979, i1 %xor_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1093 'and' 'and_ln189_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%select_ln189_60 = select i1 %and_ln189_106, i1 %icmp_ln189_62, i1 %icmp_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1094 'select' 'select_ln189_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%tmp_2981 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1095 'bitselect' 'tmp_2981' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%xor_ln189_143 = xor i1 %tmp_2981, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1096 'xor' 'xor_ln189_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%and_ln189_107 = and i1 %icmp_ln189_61, i1 %xor_ln189_143" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1097 'and' 'and_ln189_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%select_ln189_61 = select i1 %and_ln189_106, i1 %and_ln189_107, i1 %icmp_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1098 'select' 'select_ln189_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%and_ln189_108 = and i1 %and_ln189_106, i1 %icmp_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1099 'and' 'and_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%xor_ln189_61 = xor i1 %select_ln189_60, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1100 'xor' 'xor_ln189_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%or_ln189_46 = or i1 %tmp_2980, i1 %xor_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1101 'or' 'or_ln189_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%xor_ln189_62 = xor i1 %tmp_2976, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1102 'xor' 'xor_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1103 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_109 = and i1 %or_ln189_46, i1 %xor_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1103 'and' 'and_ln189_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1104 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_110 = and i1 %tmp_2980, i1 %select_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1104 'and' 'and_ln189_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%or_ln189_111 = or i1 %and_ln189_108, i1 %and_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1105 'or' 'or_ln189_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%xor_ln189_63 = xor i1 %or_ln189_111, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1106 'xor' 'xor_ln189_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%and_ln189_111 = and i1 %tmp_2976, i1 %xor_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1107 'and' 'and_ln189_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_15)   --->   "%select_ln189_62 = select i1 %and_ln189_109, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1108 'select' 'select_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1109 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_47 = or i1 %and_ln189_109, i1 %and_ln189_111" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1109 'or' 'or_ln189_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1110 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_15 = select i1 %or_ln189_47, i13 %select_ln189_62, i13 %add_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1110 'select' 'masked_kernel_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_113)   --->   "%tmp_3014 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_16, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1111 'bitselect' 'tmp_3014' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_113)   --->   "%xor_ln189_64 = xor i1 %tmp_3015, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1112 'xor' 'xor_ln189_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1113 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_113 = and i1 %tmp_3014, i1 %xor_ln189_64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1113 'and' 'and_ln189_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%select_ln189_64 = select i1 %and_ln189_113, i1 %icmp_ln189_66, i1 %icmp_ln189_67" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1114 'select' 'select_ln189_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%tmp_3016 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_16, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1115 'bitselect' 'tmp_3016' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%xor_ln189_144 = xor i1 %tmp_3016, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1116 'xor' 'xor_ln189_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%and_ln189_114 = and i1 %icmp_ln189_65, i1 %xor_ln189_144" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1117 'and' 'and_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%select_ln189_65 = select i1 %and_ln189_113, i1 %and_ln189_114, i1 %icmp_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1118 'select' 'select_ln189_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%and_ln189_115 = and i1 %and_ln189_113, i1 %icmp_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1119 'and' 'and_ln189_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%xor_ln189_65 = xor i1 %select_ln189_64, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1120 'xor' 'xor_ln189_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%or_ln189_49 = or i1 %tmp_3015, i1 %xor_ln189_65" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1121 'or' 'or_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%xor_ln189_66 = xor i1 %tmp_3011, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1122 'xor' 'xor_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1123 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_116 = and i1 %or_ln189_49, i1 %xor_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1123 'and' 'and_ln189_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1124 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_117 = and i1 %tmp_3015, i1 %select_ln189_65" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1124 'and' 'and_ln189_117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%or_ln189_112 = or i1 %and_ln189_115, i1 %and_ln189_117" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1125 'or' 'or_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%xor_ln189_67 = xor i1 %or_ln189_112, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1126 'xor' 'xor_ln189_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%and_ln189_118 = and i1 %tmp_3011, i1 %xor_ln189_67" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1127 'and' 'and_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_36)   --->   "%select_ln189_66 = select i1 %and_ln189_116, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1128 'select' 'select_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1129 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_50 = or i1 %and_ln189_116, i1 %and_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1129 'or' 'or_ln189_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1130 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_36 = select i1 %or_ln189_50, i13 %select_ln189_66, i13 %add_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1130 'select' 'masked_kernel_36' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_120)   --->   "%tmp_3020 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_17, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1131 'bitselect' 'tmp_3020' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_120)   --->   "%xor_ln189_68 = xor i1 %tmp_3021, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1132 'xor' 'xor_ln189_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1133 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_120 = and i1 %tmp_3020, i1 %xor_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1133 'and' 'and_ln189_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%select_ln189_68 = select i1 %and_ln189_120, i1 %icmp_ln189_70, i1 %icmp_ln189_71" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1134 'select' 'select_ln189_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%tmp_3022 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_17, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1135 'bitselect' 'tmp_3022' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%xor_ln189_145 = xor i1 %tmp_3022, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1136 'xor' 'xor_ln189_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%and_ln189_121 = and i1 %icmp_ln189_69, i1 %xor_ln189_145" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1137 'and' 'and_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%select_ln189_69 = select i1 %and_ln189_120, i1 %and_ln189_121, i1 %icmp_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1138 'select' 'select_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%and_ln189_122 = and i1 %and_ln189_120, i1 %icmp_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1139 'and' 'and_ln189_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%xor_ln189_69 = xor i1 %select_ln189_68, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1140 'xor' 'xor_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%or_ln189_52 = or i1 %tmp_3021, i1 %xor_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1141 'or' 'or_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%xor_ln189_70 = xor i1 %tmp_3017, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1142 'xor' 'xor_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1143 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_123 = and i1 %or_ln189_52, i1 %xor_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1143 'and' 'and_ln189_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1144 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_124 = and i1 %tmp_3021, i1 %select_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1144 'and' 'and_ln189_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%or_ln189_113 = or i1 %and_ln189_122, i1 %and_ln189_124" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1145 'or' 'or_ln189_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%xor_ln189_71 = xor i1 %or_ln189_113, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1146 'xor' 'xor_ln189_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%and_ln189_125 = and i1 %tmp_3017, i1 %xor_ln189_71" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1147 'and' 'and_ln189_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_17)   --->   "%select_ln189_70 = select i1 %and_ln189_123, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1148 'select' 'select_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1149 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_53 = or i1 %and_ln189_123, i1 %and_ln189_125" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1149 'or' 'or_ln189_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1150 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_17 = select i1 %or_ln189_53, i13 %select_ln189_70, i13 %add_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1150 'select' 'masked_kernel_17' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln191_24 = sext i13 %masked_kernel_36" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1151 'sext' 'sext_ln191_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln191_25 = sext i13 %masked_kernel_17" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1152 'sext' 'sext_ln191_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1153 [1/1] (0.75ns)   --->   "%sum_732 = add i13 %masked_kernel_17, i13 %masked_kernel_36" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1153 'add' 'sum_732' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1154 [1/1] (0.75ns)   --->   "%add_ln191_12 = add i14 %sext_ln191_25, i14 %sext_ln191_24" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1154 'add' 'add_ln191_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_3023 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_12, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1155 'bitselect' 'tmp_3023' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_3024 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_732, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1156 'bitselect' 'tmp_3024' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node sum_733)   --->   "%xor_ln191_24 = xor i1 %tmp_3023, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1157 'xor' 'xor_ln191_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node sum_733)   --->   "%and_ln191_12 = and i1 %tmp_3024, i1 %xor_ln191_24" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1158 'and' 'and_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node sum_733)   --->   "%xor_ln191_25 = xor i1 %tmp_3023, i1 %tmp_3024" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1159 'xor' 'xor_ln191_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node sum_733)   --->   "%select_ln191_24 = select i1 %and_ln191_12, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1160 'select' 'select_ln191_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1161 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_733 = select i1 %xor_ln191_25, i13 %select_ln191_24, i13 %sum_732" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1161 'select' 'sum_733' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_127)   --->   "%tmp_3028 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1162 'bitselect' 'tmp_3028' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_127)   --->   "%xor_ln189_72 = xor i1 %tmp_3029, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1163 'xor' 'xor_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1164 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_127 = and i1 %tmp_3028, i1 %xor_ln189_72" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1164 'and' 'and_ln189_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%select_ln189_72 = select i1 %and_ln189_127, i1 %icmp_ln189_74, i1 %icmp_ln189_75" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1165 'select' 'select_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%tmp_3030 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_18, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1166 'bitselect' 'tmp_3030' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%xor_ln189_146 = xor i1 %tmp_3030, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1167 'xor' 'xor_ln189_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%and_ln189_128 = and i1 %icmp_ln189_73, i1 %xor_ln189_146" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1168 'and' 'and_ln189_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%select_ln189_73 = select i1 %and_ln189_127, i1 %and_ln189_128, i1 %icmp_ln189_74" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1169 'select' 'select_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%and_ln189_129 = and i1 %and_ln189_127, i1 %icmp_ln189_74" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1170 'and' 'and_ln189_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%xor_ln189_73 = xor i1 %select_ln189_72, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1171 'xor' 'xor_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%or_ln189_55 = or i1 %tmp_3029, i1 %xor_ln189_73" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1172 'or' 'or_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%xor_ln189_74 = xor i1 %tmp_3025, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1173 'xor' 'xor_ln189_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1174 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_130 = and i1 %or_ln189_55, i1 %xor_ln189_74" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1174 'and' 'and_ln189_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1175 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_131 = and i1 %tmp_3029, i1 %select_ln189_73" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1175 'and' 'and_ln189_131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%or_ln189_114 = or i1 %and_ln189_129, i1 %and_ln189_131" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1176 'or' 'or_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%xor_ln189_75 = xor i1 %or_ln189_114, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1177 'xor' 'xor_ln189_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%and_ln189_132 = and i1 %tmp_3025, i1 %xor_ln189_75" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1178 'and' 'and_ln189_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_18)   --->   "%select_ln189_74 = select i1 %and_ln189_130, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1179 'select' 'select_ln189_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1180 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_56 = or i1 %and_ln189_130, i1 %and_ln189_132" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1180 'or' 'or_ln189_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1181 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_18 = select i1 %or_ln189_56, i13 %select_ln189_74, i13 %add_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1181 'select' 'masked_kernel_18' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln191_26 = sext i13 %sum_733" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1182 'sext' 'sext_ln191_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln191_27 = sext i13 %masked_kernel_18" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1183 'sext' 'sext_ln191_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1184 [1/1] (0.75ns)   --->   "%sum_734 = add i13 %masked_kernel_18, i13 %sum_733" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1184 'add' 'sum_734' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1185 [1/1] (0.75ns)   --->   "%add_ln191_13 = add i14 %sext_ln191_27, i14 %sext_ln191_26" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1185 'add' 'add_ln191_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_3031 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_13, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1186 'bitselect' 'tmp_3031' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_3032 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_734, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1187 'bitselect' 'tmp_3032' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node sum_735)   --->   "%xor_ln191_26 = xor i1 %tmp_3031, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1188 'xor' 'xor_ln191_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node sum_735)   --->   "%and_ln191_13 = and i1 %tmp_3032, i1 %xor_ln191_26" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1189 'and' 'and_ln191_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node sum_735)   --->   "%xor_ln191_27 = xor i1 %tmp_3031, i1 %tmp_3032" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1190 'xor' 'xor_ln191_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node sum_735)   --->   "%select_ln191_26 = select i1 %and_ln191_13, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1191 'select' 'select_ln191_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1192 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_735 = select i1 %xor_ln191_27, i13 %select_ln191_26, i13 %sum_734" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1192 'select' 'sum_735' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_134)   --->   "%tmp_3036 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_19, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1193 'bitselect' 'tmp_3036' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_134)   --->   "%xor_ln189_76 = xor i1 %tmp_3037, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1194 'xor' 'xor_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1195 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_134 = and i1 %tmp_3036, i1 %xor_ln189_76" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1195 'and' 'and_ln189_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%select_ln189_76 = select i1 %and_ln189_134, i1 %icmp_ln189_78, i1 %icmp_ln189_79" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1196 'select' 'select_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%tmp_3038 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_19, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1197 'bitselect' 'tmp_3038' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%xor_ln189_147 = xor i1 %tmp_3038, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1198 'xor' 'xor_ln189_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%and_ln189_135 = and i1 %icmp_ln189_77, i1 %xor_ln189_147" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1199 'and' 'and_ln189_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%select_ln189_77 = select i1 %and_ln189_134, i1 %and_ln189_135, i1 %icmp_ln189_78" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1200 'select' 'select_ln189_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%and_ln189_136 = and i1 %and_ln189_134, i1 %icmp_ln189_78" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1201 'and' 'and_ln189_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%xor_ln189_77 = xor i1 %select_ln189_76, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1202 'xor' 'xor_ln189_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%or_ln189_58 = or i1 %tmp_3037, i1 %xor_ln189_77" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1203 'or' 'or_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%xor_ln189_78 = xor i1 %tmp_3033, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1204 'xor' 'xor_ln189_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1205 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_137 = and i1 %or_ln189_58, i1 %xor_ln189_78" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1205 'and' 'and_ln189_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1206 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_138 = and i1 %tmp_3037, i1 %select_ln189_77" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1206 'and' 'and_ln189_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%or_ln189_115 = or i1 %and_ln189_136, i1 %and_ln189_138" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1207 'or' 'or_ln189_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%xor_ln189_79 = xor i1 %or_ln189_115, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1208 'xor' 'xor_ln189_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%and_ln189_139 = and i1 %tmp_3033, i1 %xor_ln189_79" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1209 'and' 'and_ln189_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_19)   --->   "%select_ln189_78 = select i1 %and_ln189_137, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1210 'select' 'select_ln189_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1211 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_59 = or i1 %and_ln189_137, i1 %and_ln189_139" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1211 'or' 'or_ln189_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1212 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_19 = select i1 %or_ln189_59, i13 %select_ln189_78, i13 %add_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1212 'select' 'masked_kernel_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_141)   --->   "%tmp_3071 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_20, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1213 'bitselect' 'tmp_3071' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_141)   --->   "%xor_ln189_80 = xor i1 %tmp_3072, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1214 'xor' 'xor_ln189_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1215 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_141 = and i1 %tmp_3071, i1 %xor_ln189_80" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1215 'and' 'and_ln189_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%select_ln189_80 = select i1 %and_ln189_141, i1 %icmp_ln189_82, i1 %icmp_ln189_83" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1216 'select' 'select_ln189_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%tmp_3073 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_20, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1217 'bitselect' 'tmp_3073' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%xor_ln189_148 = xor i1 %tmp_3073, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1218 'xor' 'xor_ln189_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%and_ln189_142 = and i1 %icmp_ln189_81, i1 %xor_ln189_148" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1219 'and' 'and_ln189_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%select_ln189_81 = select i1 %and_ln189_141, i1 %and_ln189_142, i1 %icmp_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1220 'select' 'select_ln189_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%and_ln189_143 = and i1 %and_ln189_141, i1 %icmp_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1221 'and' 'and_ln189_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%xor_ln189_81 = xor i1 %select_ln189_80, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1222 'xor' 'xor_ln189_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%or_ln189_61 = or i1 %tmp_3072, i1 %xor_ln189_81" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1223 'or' 'or_ln189_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%xor_ln189_82 = xor i1 %tmp_3068, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1224 'xor' 'xor_ln189_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1225 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_144 = and i1 %or_ln189_61, i1 %xor_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1225 'and' 'and_ln189_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1226 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_145 = and i1 %tmp_3072, i1 %select_ln189_81" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1226 'and' 'and_ln189_145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%or_ln189_116 = or i1 %and_ln189_143, i1 %and_ln189_145" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1227 'or' 'or_ln189_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%xor_ln189_83 = xor i1 %or_ln189_116, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1228 'xor' 'xor_ln189_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%and_ln189_146 = and i1 %tmp_3068, i1 %xor_ln189_83" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1229 'and' 'and_ln189_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_37)   --->   "%select_ln189_82 = select i1 %and_ln189_144, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1230 'select' 'select_ln189_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1231 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_62 = or i1 %and_ln189_144, i1 %and_ln189_146" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1231 'or' 'or_ln189_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1232 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_37 = select i1 %or_ln189_62, i13 %select_ln189_82, i13 %add_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1232 'select' 'masked_kernel_37' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_148)   --->   "%tmp_3077 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_21, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1233 'bitselect' 'tmp_3077' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_148)   --->   "%xor_ln189_84 = xor i1 %tmp_3078, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1234 'xor' 'xor_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1235 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_148 = and i1 %tmp_3077, i1 %xor_ln189_84" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1235 'and' 'and_ln189_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%select_ln189_84 = select i1 %and_ln189_148, i1 %icmp_ln189_86, i1 %icmp_ln189_87" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1236 'select' 'select_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%tmp_3079 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_21, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1237 'bitselect' 'tmp_3079' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%xor_ln189_149 = xor i1 %tmp_3079, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1238 'xor' 'xor_ln189_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%and_ln189_149 = and i1 %icmp_ln189_85, i1 %xor_ln189_149" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1239 'and' 'and_ln189_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%select_ln189_85 = select i1 %and_ln189_148, i1 %and_ln189_149, i1 %icmp_ln189_86" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1240 'select' 'select_ln189_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%and_ln189_150 = and i1 %and_ln189_148, i1 %icmp_ln189_86" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1241 'and' 'and_ln189_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%xor_ln189_85 = xor i1 %select_ln189_84, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1242 'xor' 'xor_ln189_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%or_ln189_64 = or i1 %tmp_3078, i1 %xor_ln189_85" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1243 'or' 'or_ln189_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%xor_ln189_86 = xor i1 %tmp_3074, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1244 'xor' 'xor_ln189_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1245 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_151 = and i1 %or_ln189_64, i1 %xor_ln189_86" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1245 'and' 'and_ln189_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1246 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_152 = and i1 %tmp_3078, i1 %select_ln189_85" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1246 'and' 'and_ln189_152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%or_ln189_117 = or i1 %and_ln189_150, i1 %and_ln189_152" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1247 'or' 'or_ln189_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%xor_ln189_87 = xor i1 %or_ln189_117, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1248 'xor' 'xor_ln189_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%and_ln189_153 = and i1 %tmp_3074, i1 %xor_ln189_87" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1249 'and' 'and_ln189_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_21)   --->   "%select_ln189_86 = select i1 %and_ln189_151, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1250 'select' 'select_ln189_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1251 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_65 = or i1 %and_ln189_151, i1 %and_ln189_153" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1251 'or' 'or_ln189_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1252 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_21 = select i1 %or_ln189_65, i13 %select_ln189_86, i13 %add_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1252 'select' 'masked_kernel_21' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln191_30 = sext i13 %masked_kernel_37" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1253 'sext' 'sext_ln191_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln191_31 = sext i13 %masked_kernel_21" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1254 'sext' 'sext_ln191_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1255 [1/1] (0.75ns)   --->   "%sum_739 = add i13 %masked_kernel_21, i13 %masked_kernel_37" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1255 'add' 'sum_739' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1256 [1/1] (0.75ns)   --->   "%add_ln191_15 = add i14 %sext_ln191_31, i14 %sext_ln191_30" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1256 'add' 'add_ln191_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_3080 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_15, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1257 'bitselect' 'tmp_3080' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp_3081 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_739, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1258 'bitselect' 'tmp_3081' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node sum_740)   --->   "%xor_ln191_30 = xor i1 %tmp_3080, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1259 'xor' 'xor_ln191_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node sum_740)   --->   "%and_ln191_15 = and i1 %tmp_3081, i1 %xor_ln191_30" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1260 'and' 'and_ln191_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node sum_740)   --->   "%xor_ln191_31 = xor i1 %tmp_3080, i1 %tmp_3081" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1261 'xor' 'xor_ln191_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node sum_740)   --->   "%select_ln191_30 = select i1 %and_ln191_15, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1262 'select' 'select_ln191_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1263 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_740 = select i1 %xor_ln191_31, i13 %select_ln191_30, i13 %sum_739" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1263 'select' 'sum_740' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_155)   --->   "%tmp_3085 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_22, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1264 'bitselect' 'tmp_3085' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_155)   --->   "%xor_ln189_88 = xor i1 %tmp_3086, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1265 'xor' 'xor_ln189_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1266 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_155 = and i1 %tmp_3085, i1 %xor_ln189_88" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1266 'and' 'and_ln189_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%select_ln189_88 = select i1 %and_ln189_155, i1 %icmp_ln189_90, i1 %icmp_ln189_91" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1267 'select' 'select_ln189_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%tmp_3087 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_22, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1268 'bitselect' 'tmp_3087' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%xor_ln189_150 = xor i1 %tmp_3087, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1269 'xor' 'xor_ln189_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%and_ln189_156 = and i1 %icmp_ln189_89, i1 %xor_ln189_150" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1270 'and' 'and_ln189_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%select_ln189_89 = select i1 %and_ln189_155, i1 %and_ln189_156, i1 %icmp_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1271 'select' 'select_ln189_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%and_ln189_157 = and i1 %and_ln189_155, i1 %icmp_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1272 'and' 'and_ln189_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%xor_ln189_89 = xor i1 %select_ln189_88, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1273 'xor' 'xor_ln189_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%or_ln189_67 = or i1 %tmp_3086, i1 %xor_ln189_89" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1274 'or' 'or_ln189_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%xor_ln189_90 = xor i1 %tmp_3082, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1275 'xor' 'xor_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1276 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_158 = and i1 %or_ln189_67, i1 %xor_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1276 'and' 'and_ln189_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1277 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_159 = and i1 %tmp_3086, i1 %select_ln189_89" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1277 'and' 'and_ln189_159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%or_ln189_118 = or i1 %and_ln189_157, i1 %and_ln189_159" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1278 'or' 'or_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%xor_ln189_91 = xor i1 %or_ln189_118, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1279 'xor' 'xor_ln189_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%and_ln189_160 = and i1 %tmp_3082, i1 %xor_ln189_91" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1280 'and' 'and_ln189_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_22)   --->   "%select_ln189_90 = select i1 %and_ln189_158, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1281 'select' 'select_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1282 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_68 = or i1 %and_ln189_158, i1 %and_ln189_160" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1282 'or' 'or_ln189_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1283 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_22 = select i1 %or_ln189_68, i13 %select_ln189_90, i13 %add_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1283 'select' 'masked_kernel_22' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln191_32 = sext i13 %sum_740" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1284 'sext' 'sext_ln191_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln191_33 = sext i13 %masked_kernel_22" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1285 'sext' 'sext_ln191_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1286 [1/1] (0.75ns)   --->   "%sum_741 = add i13 %masked_kernel_22, i13 %sum_740" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1286 'add' 'sum_741' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1287 [1/1] (0.75ns)   --->   "%add_ln191_16 = add i14 %sext_ln191_33, i14 %sext_ln191_32" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1287 'add' 'add_ln191_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_3088 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_16, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1288 'bitselect' 'tmp_3088' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_3089 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_741, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1289 'bitselect' 'tmp_3089' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node sum_742)   --->   "%xor_ln191_32 = xor i1 %tmp_3088, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1290 'xor' 'xor_ln191_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node sum_742)   --->   "%and_ln191_16 = and i1 %tmp_3089, i1 %xor_ln191_32" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1291 'and' 'and_ln191_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node sum_742)   --->   "%xor_ln191_33 = xor i1 %tmp_3088, i1 %tmp_3089" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1292 'xor' 'xor_ln191_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node sum_742)   --->   "%select_ln191_32 = select i1 %and_ln191_16, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1293 'select' 'select_ln191_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1294 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_742 = select i1 %xor_ln191_33, i13 %select_ln191_32, i13 %sum_741" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1294 'select' 'sum_742' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_162)   --->   "%tmp_3093 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_23, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1295 'bitselect' 'tmp_3093' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_162)   --->   "%xor_ln189_92 = xor i1 %tmp_3094, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1296 'xor' 'xor_ln189_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1297 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_162 = and i1 %tmp_3093, i1 %xor_ln189_92" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1297 'and' 'and_ln189_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%select_ln189_92 = select i1 %and_ln189_162, i1 %icmp_ln189_94, i1 %icmp_ln189_95" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1298 'select' 'select_ln189_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%tmp_3095 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_23, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1299 'bitselect' 'tmp_3095' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%xor_ln189_151 = xor i1 %tmp_3095, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1300 'xor' 'xor_ln189_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%and_ln189_163 = and i1 %icmp_ln189_93, i1 %xor_ln189_151" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1301 'and' 'and_ln189_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%select_ln189_93 = select i1 %and_ln189_162, i1 %and_ln189_163, i1 %icmp_ln189_94" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1302 'select' 'select_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%and_ln189_164 = and i1 %and_ln189_162, i1 %icmp_ln189_94" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1303 'and' 'and_ln189_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%xor_ln189_93 = xor i1 %select_ln189_92, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1304 'xor' 'xor_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%or_ln189_70 = or i1 %tmp_3094, i1 %xor_ln189_93" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1305 'or' 'or_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%xor_ln189_94 = xor i1 %tmp_3090, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1306 'xor' 'xor_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1307 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_165 = and i1 %or_ln189_70, i1 %xor_ln189_94" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1307 'and' 'and_ln189_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1308 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_166 = and i1 %tmp_3094, i1 %select_ln189_93" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1308 'and' 'and_ln189_166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%or_ln189_119 = or i1 %and_ln189_164, i1 %and_ln189_166" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1309 'or' 'or_ln189_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%xor_ln189_95 = xor i1 %or_ln189_119, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1310 'xor' 'xor_ln189_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%and_ln189_167 = and i1 %tmp_3090, i1 %xor_ln189_95" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1311 'and' 'and_ln189_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_23)   --->   "%select_ln189_94 = select i1 %and_ln189_165, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1312 'select' 'select_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1313 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_71 = or i1 %and_ln189_165, i1 %and_ln189_167" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1313 'or' 'or_ln189_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1314 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_23 = select i1 %or_ln189_71, i13 %select_ln189_94, i13 %add_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1314 'select' 'masked_kernel_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_169)   --->   "%tmp_3128 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_24, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1315 'bitselect' 'tmp_3128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_169)   --->   "%xor_ln189_96 = xor i1 %tmp_3129, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1316 'xor' 'xor_ln189_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1317 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_169 = and i1 %tmp_3128, i1 %xor_ln189_96" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1317 'and' 'and_ln189_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%select_ln189_96 = select i1 %and_ln189_169, i1 %icmp_ln189_98, i1 %icmp_ln189_99" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1318 'select' 'select_ln189_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%tmp_3130 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_24, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1319 'bitselect' 'tmp_3130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%xor_ln189_152 = xor i1 %tmp_3130, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1320 'xor' 'xor_ln189_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%and_ln189_170 = and i1 %icmp_ln189_97, i1 %xor_ln189_152" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1321 'and' 'and_ln189_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%select_ln189_97 = select i1 %and_ln189_169, i1 %and_ln189_170, i1 %icmp_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1322 'select' 'select_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%and_ln189_171 = and i1 %and_ln189_169, i1 %icmp_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1323 'and' 'and_ln189_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%xor_ln189_97 = xor i1 %select_ln189_96, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1324 'xor' 'xor_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%or_ln189_73 = or i1 %tmp_3129, i1 %xor_ln189_97" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1325 'or' 'or_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%xor_ln189_98 = xor i1 %tmp_3125, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1326 'xor' 'xor_ln189_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1327 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_172 = and i1 %or_ln189_73, i1 %xor_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1327 'and' 'and_ln189_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1328 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_173 = and i1 %tmp_3129, i1 %select_ln189_97" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1328 'and' 'and_ln189_173' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%or_ln189_120 = or i1 %and_ln189_171, i1 %and_ln189_173" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1329 'or' 'or_ln189_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%xor_ln189_99 = xor i1 %or_ln189_120, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1330 'xor' 'xor_ln189_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%and_ln189_174 = and i1 %tmp_3125, i1 %xor_ln189_99" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1331 'and' 'and_ln189_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_38)   --->   "%select_ln189_98 = select i1 %and_ln189_172, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1332 'select' 'select_ln189_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1333 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_74 = or i1 %and_ln189_172, i1 %and_ln189_174" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1333 'or' 'or_ln189_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1334 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_38 = select i1 %or_ln189_74, i13 %select_ln189_98, i13 %add_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1334 'select' 'masked_kernel_38' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_176)   --->   "%tmp_3134 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_25, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1335 'bitselect' 'tmp_3134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_176)   --->   "%xor_ln189_100 = xor i1 %tmp_3135, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1336 'xor' 'xor_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1337 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_176 = and i1 %tmp_3134, i1 %xor_ln189_100" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1337 'and' 'and_ln189_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%select_ln189_100 = select i1 %and_ln189_176, i1 %icmp_ln189_102, i1 %icmp_ln189_103" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1338 'select' 'select_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%tmp_3136 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_25, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1339 'bitselect' 'tmp_3136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%xor_ln189_153 = xor i1 %tmp_3136, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1340 'xor' 'xor_ln189_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%and_ln189_177 = and i1 %icmp_ln189_101, i1 %xor_ln189_153" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1341 'and' 'and_ln189_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%select_ln189_101 = select i1 %and_ln189_176, i1 %and_ln189_177, i1 %icmp_ln189_102" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1342 'select' 'select_ln189_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%and_ln189_178 = and i1 %and_ln189_176, i1 %icmp_ln189_102" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1343 'and' 'and_ln189_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%xor_ln189_101 = xor i1 %select_ln189_100, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1344 'xor' 'xor_ln189_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%or_ln189_76 = or i1 %tmp_3135, i1 %xor_ln189_101" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1345 'or' 'or_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%xor_ln189_102 = xor i1 %tmp_3131, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1346 'xor' 'xor_ln189_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1347 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_179 = and i1 %or_ln189_76, i1 %xor_ln189_102" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1347 'and' 'and_ln189_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1348 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_180 = and i1 %tmp_3135, i1 %select_ln189_101" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1348 'and' 'and_ln189_180' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%or_ln189_121 = or i1 %and_ln189_178, i1 %and_ln189_180" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1349 'or' 'or_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%xor_ln189_103 = xor i1 %or_ln189_121, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1350 'xor' 'xor_ln189_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%and_ln189_181 = and i1 %tmp_3131, i1 %xor_ln189_103" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1351 'and' 'and_ln189_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_25)   --->   "%select_ln189_102 = select i1 %and_ln189_179, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1352 'select' 'select_ln189_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1353 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_77 = or i1 %and_ln189_179, i1 %and_ln189_181" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1353 'or' 'or_ln189_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1354 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_25 = select i1 %or_ln189_77, i13 %select_ln189_102, i13 %add_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1354 'select' 'masked_kernel_25' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1355 [1/1] (0.00ns)   --->   "%sext_ln191_36 = sext i13 %masked_kernel_38" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1355 'sext' 'sext_ln191_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln191_37 = sext i13 %masked_kernel_25" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1356 'sext' 'sext_ln191_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1357 [1/1] (0.75ns)   --->   "%sum_746 = add i13 %masked_kernel_25, i13 %masked_kernel_38" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1357 'add' 'sum_746' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1358 [1/1] (0.75ns)   --->   "%add_ln191_18 = add i14 %sext_ln191_37, i14 %sext_ln191_36" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1358 'add' 'add_ln191_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1359 [1/1] (0.00ns)   --->   "%tmp_3137 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_18, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1359 'bitselect' 'tmp_3137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1360 [1/1] (0.00ns)   --->   "%tmp_3138 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_746, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1360 'bitselect' 'tmp_3138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node sum_747)   --->   "%xor_ln191_36 = xor i1 %tmp_3137, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1361 'xor' 'xor_ln191_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node sum_747)   --->   "%and_ln191_18 = and i1 %tmp_3138, i1 %xor_ln191_36" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1362 'and' 'and_ln191_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node sum_747)   --->   "%xor_ln191_37 = xor i1 %tmp_3137, i1 %tmp_3138" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1363 'xor' 'xor_ln191_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node sum_747)   --->   "%select_ln191_36 = select i1 %and_ln191_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1364 'select' 'select_ln191_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1365 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_747 = select i1 %xor_ln191_37, i13 %select_ln191_36, i13 %sum_746" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1365 'select' 'sum_747' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_183)   --->   "%tmp_3142 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_26, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1366 'bitselect' 'tmp_3142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_183)   --->   "%xor_ln189_104 = xor i1 %tmp_3143, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1367 'xor' 'xor_ln189_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1368 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_183 = and i1 %tmp_3142, i1 %xor_ln189_104" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1368 'and' 'and_ln189_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%select_ln189_104 = select i1 %and_ln189_183, i1 %icmp_ln189_106, i1 %icmp_ln189_107" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1369 'select' 'select_ln189_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%tmp_3144 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_26, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1370 'bitselect' 'tmp_3144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%xor_ln189_154 = xor i1 %tmp_3144, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1371 'xor' 'xor_ln189_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%and_ln189_184 = and i1 %icmp_ln189_105, i1 %xor_ln189_154" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1372 'and' 'and_ln189_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%select_ln189_105 = select i1 %and_ln189_183, i1 %and_ln189_184, i1 %icmp_ln189_106" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1373 'select' 'select_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%and_ln189_185 = and i1 %and_ln189_183, i1 %icmp_ln189_106" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1374 'and' 'and_ln189_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%xor_ln189_105 = xor i1 %select_ln189_104, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1375 'xor' 'xor_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%or_ln189_79 = or i1 %tmp_3143, i1 %xor_ln189_105" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1376 'or' 'or_ln189_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%xor_ln189_106 = xor i1 %tmp_3139, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1377 'xor' 'xor_ln189_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1378 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_186 = and i1 %or_ln189_79, i1 %xor_ln189_106" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1378 'and' 'and_ln189_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1379 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_187 = and i1 %tmp_3143, i1 %select_ln189_105" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1379 'and' 'and_ln189_187' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%or_ln189_122 = or i1 %and_ln189_185, i1 %and_ln189_187" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1380 'or' 'or_ln189_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%xor_ln189_107 = xor i1 %or_ln189_122, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1381 'xor' 'xor_ln189_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%and_ln189_188 = and i1 %tmp_3139, i1 %xor_ln189_107" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1382 'and' 'and_ln189_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_26)   --->   "%select_ln189_106 = select i1 %and_ln189_186, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1383 'select' 'select_ln189_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1384 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_80 = or i1 %and_ln189_186, i1 %and_ln189_188" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1384 'or' 'or_ln189_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1385 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_26 = select i1 %or_ln189_80, i13 %select_ln189_106, i13 %add_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1385 'select' 'masked_kernel_26' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln191_38 = sext i13 %sum_747" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1386 'sext' 'sext_ln191_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln191_39 = sext i13 %masked_kernel_26" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1387 'sext' 'sext_ln191_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1388 [1/1] (0.75ns)   --->   "%sum_748 = add i13 %masked_kernel_26, i13 %sum_747" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1388 'add' 'sum_748' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1389 [1/1] (0.75ns)   --->   "%add_ln191_19 = add i14 %sext_ln191_39, i14 %sext_ln191_38" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1389 'add' 'add_ln191_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1390 [1/1] (0.00ns)   --->   "%tmp_3145 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_19, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1390 'bitselect' 'tmp_3145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1391 [1/1] (0.00ns)   --->   "%tmp_3146 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_748, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1391 'bitselect' 'tmp_3146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node sum_749)   --->   "%xor_ln191_38 = xor i1 %tmp_3145, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1392 'xor' 'xor_ln191_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node sum_749)   --->   "%and_ln191_19 = and i1 %tmp_3146, i1 %xor_ln191_38" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1393 'and' 'and_ln191_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node sum_749)   --->   "%xor_ln191_39 = xor i1 %tmp_3145, i1 %tmp_3146" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1394 'xor' 'xor_ln191_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node sum_749)   --->   "%select_ln191_38 = select i1 %and_ln191_19, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1395 'select' 'select_ln191_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1396 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_749 = select i1 %xor_ln191_39, i13 %select_ln191_38, i13 %sum_748" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1396 'select' 'sum_749' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_190)   --->   "%tmp_3150 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_27, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1397 'bitselect' 'tmp_3150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_190)   --->   "%xor_ln189_108 = xor i1 %tmp_3151, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1398 'xor' 'xor_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1399 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_190 = and i1 %tmp_3150, i1 %xor_ln189_108" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1399 'and' 'and_ln189_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%select_ln189_108 = select i1 %and_ln189_190, i1 %icmp_ln189_110, i1 %icmp_ln189_111" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1400 'select' 'select_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%tmp_3152 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_27, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1401 'bitselect' 'tmp_3152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%xor_ln189_155 = xor i1 %tmp_3152, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1402 'xor' 'xor_ln189_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%and_ln189_191 = and i1 %icmp_ln189_109, i1 %xor_ln189_155" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1403 'and' 'and_ln189_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%select_ln189_109 = select i1 %and_ln189_190, i1 %and_ln189_191, i1 %icmp_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1404 'select' 'select_ln189_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%and_ln189_192 = and i1 %and_ln189_190, i1 %icmp_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1405 'and' 'and_ln189_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%xor_ln189_109 = xor i1 %select_ln189_108, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1406 'xor' 'xor_ln189_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%or_ln189_82 = or i1 %tmp_3151, i1 %xor_ln189_109" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1407 'or' 'or_ln189_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%xor_ln189_110 = xor i1 %tmp_3147, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1408 'xor' 'xor_ln189_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1409 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_193 = and i1 %or_ln189_82, i1 %xor_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1409 'and' 'and_ln189_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1410 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_194 = and i1 %tmp_3151, i1 %select_ln189_109" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1410 'and' 'and_ln189_194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%or_ln189_123 = or i1 %and_ln189_192, i1 %and_ln189_194" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1411 'or' 'or_ln189_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%xor_ln189_111 = xor i1 %or_ln189_123, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1412 'xor' 'xor_ln189_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%and_ln189_195 = and i1 %tmp_3147, i1 %xor_ln189_111" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1413 'and' 'and_ln189_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_27)   --->   "%select_ln189_110 = select i1 %and_ln189_193, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1414 'select' 'select_ln189_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1415 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_83 = or i1 %and_ln189_193, i1 %and_ln189_195" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1415 'or' 'or_ln189_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1416 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_27 = select i1 %or_ln189_83, i13 %select_ln189_110, i13 %add_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1416 'select' 'masked_kernel_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_197)   --->   "%tmp_3185 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_28, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1417 'bitselect' 'tmp_3185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_197)   --->   "%xor_ln189_112 = xor i1 %tmp_3186, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1418 'xor' 'xor_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1419 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_197 = and i1 %tmp_3185, i1 %xor_ln189_112" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1419 'and' 'and_ln189_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%select_ln189_112 = select i1 %and_ln189_197, i1 %icmp_ln189_114, i1 %icmp_ln189_115" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1420 'select' 'select_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%tmp_3187 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_28, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1421 'bitselect' 'tmp_3187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%xor_ln189_156 = xor i1 %tmp_3187, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1422 'xor' 'xor_ln189_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%and_ln189_198 = and i1 %icmp_ln189_113, i1 %xor_ln189_156" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1423 'and' 'and_ln189_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%select_ln189_113 = select i1 %and_ln189_197, i1 %and_ln189_198, i1 %icmp_ln189_114" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1424 'select' 'select_ln189_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%and_ln189_199 = and i1 %and_ln189_197, i1 %icmp_ln189_114" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1425 'and' 'and_ln189_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%xor_ln189_113 = xor i1 %select_ln189_112, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1426 'xor' 'xor_ln189_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%or_ln189_85 = or i1 %tmp_3186, i1 %xor_ln189_113" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1427 'or' 'or_ln189_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%xor_ln189_114 = xor i1 %tmp_3182, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1428 'xor' 'xor_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1429 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_200 = and i1 %or_ln189_85, i1 %xor_ln189_114" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1429 'and' 'and_ln189_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1430 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_201 = and i1 %tmp_3186, i1 %select_ln189_113" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1430 'and' 'and_ln189_201' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%or_ln189_124 = or i1 %and_ln189_199, i1 %and_ln189_201" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1431 'or' 'or_ln189_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%xor_ln189_115 = xor i1 %or_ln189_124, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1432 'xor' 'xor_ln189_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%and_ln189_202 = and i1 %tmp_3182, i1 %xor_ln189_115" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1433 'and' 'and_ln189_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_39)   --->   "%select_ln189_114 = select i1 %and_ln189_200, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1434 'select' 'select_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1435 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_86 = or i1 %and_ln189_200, i1 %and_ln189_202" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1435 'or' 'or_ln189_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1436 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_39 = select i1 %or_ln189_86, i13 %select_ln189_114, i13 %add_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1436 'select' 'masked_kernel_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_204)   --->   "%tmp_3191 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_29, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1437 'bitselect' 'tmp_3191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_204)   --->   "%xor_ln189_116 = xor i1 %tmp_3192, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1438 'xor' 'xor_ln189_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1439 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_204 = and i1 %tmp_3191, i1 %xor_ln189_116" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1439 'and' 'and_ln189_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%select_ln189_116 = select i1 %and_ln189_204, i1 %icmp_ln189_118, i1 %icmp_ln189_119" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1440 'select' 'select_ln189_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%tmp_3193 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_29, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1441 'bitselect' 'tmp_3193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%xor_ln189_157 = xor i1 %tmp_3193, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1442 'xor' 'xor_ln189_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%and_ln189_205 = and i1 %icmp_ln189_117, i1 %xor_ln189_157" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1443 'and' 'and_ln189_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%select_ln189_117 = select i1 %and_ln189_204, i1 %and_ln189_205, i1 %icmp_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1444 'select' 'select_ln189_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%and_ln189_206 = and i1 %and_ln189_204, i1 %icmp_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1445 'and' 'and_ln189_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%xor_ln189_117 = xor i1 %select_ln189_116, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1446 'xor' 'xor_ln189_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%or_ln189_88 = or i1 %tmp_3192, i1 %xor_ln189_117" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1447 'or' 'or_ln189_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%xor_ln189_118 = xor i1 %tmp_3188, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1448 'xor' 'xor_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1449 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_207 = and i1 %or_ln189_88, i1 %xor_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1449 'and' 'and_ln189_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1450 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_208 = and i1 %tmp_3192, i1 %select_ln189_117" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1450 'and' 'and_ln189_208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%or_ln189_125 = or i1 %and_ln189_206, i1 %and_ln189_208" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1451 'or' 'or_ln189_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%xor_ln189_119 = xor i1 %or_ln189_125, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1452 'xor' 'xor_ln189_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%and_ln189_209 = and i1 %tmp_3188, i1 %xor_ln189_119" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1453 'and' 'and_ln189_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_29)   --->   "%select_ln189_118 = select i1 %and_ln189_207, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1454 'select' 'select_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1455 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_89 = or i1 %and_ln189_207, i1 %and_ln189_209" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1455 'or' 'or_ln189_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1456 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_29 = select i1 %or_ln189_89, i13 %select_ln189_118, i13 %add_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1456 'select' 'masked_kernel_29' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1457 [1/1] (0.00ns)   --->   "%sext_ln191_42 = sext i13 %masked_kernel_39" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1457 'sext' 'sext_ln191_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln191_43 = sext i13 %masked_kernel_29" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1458 'sext' 'sext_ln191_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1459 [1/1] (0.75ns)   --->   "%sum_753 = add i13 %masked_kernel_29, i13 %masked_kernel_39" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1459 'add' 'sum_753' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1460 [1/1] (0.75ns)   --->   "%add_ln191_21 = add i14 %sext_ln191_43, i14 %sext_ln191_42" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1460 'add' 'add_ln191_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1461 [1/1] (0.00ns)   --->   "%tmp_3194 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_21, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1461 'bitselect' 'tmp_3194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_3195 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_753, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1462 'bitselect' 'tmp_3195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node sum_754)   --->   "%xor_ln191_42 = xor i1 %tmp_3194, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1463 'xor' 'xor_ln191_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node sum_754)   --->   "%and_ln191_21 = and i1 %tmp_3195, i1 %xor_ln191_42" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1464 'and' 'and_ln191_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node sum_754)   --->   "%xor_ln191_43 = xor i1 %tmp_3194, i1 %tmp_3195" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1465 'xor' 'xor_ln191_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node sum_754)   --->   "%select_ln191_42 = select i1 %and_ln191_21, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1466 'select' 'select_ln191_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1467 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_754 = select i1 %xor_ln191_43, i13 %select_ln191_42, i13 %sum_753" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1467 'select' 'sum_754' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_211)   --->   "%tmp_3199 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_30, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1468 'bitselect' 'tmp_3199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_211)   --->   "%xor_ln189_120 = xor i1 %tmp_3200, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1469 'xor' 'xor_ln189_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1470 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_211 = and i1 %tmp_3199, i1 %xor_ln189_120" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1470 'and' 'and_ln189_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%select_ln189_120 = select i1 %and_ln189_211, i1 %icmp_ln189_122, i1 %icmp_ln189_123" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1471 'select' 'select_ln189_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%tmp_3201 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_30, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1472 'bitselect' 'tmp_3201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%xor_ln189_158 = xor i1 %tmp_3201, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1473 'xor' 'xor_ln189_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%and_ln189_212 = and i1 %icmp_ln189_121, i1 %xor_ln189_158" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1474 'and' 'and_ln189_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%select_ln189_121 = select i1 %and_ln189_211, i1 %and_ln189_212, i1 %icmp_ln189_122" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1475 'select' 'select_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%and_ln189_213 = and i1 %and_ln189_211, i1 %icmp_ln189_122" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1476 'and' 'and_ln189_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%xor_ln189_121 = xor i1 %select_ln189_120, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1477 'xor' 'xor_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%or_ln189_91 = or i1 %tmp_3200, i1 %xor_ln189_121" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1478 'or' 'or_ln189_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%xor_ln189_122 = xor i1 %tmp_3196, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1479 'xor' 'xor_ln189_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1480 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_214 = and i1 %or_ln189_91, i1 %xor_ln189_122" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1480 'and' 'and_ln189_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1481 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_215 = and i1 %tmp_3200, i1 %select_ln189_121" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1481 'and' 'and_ln189_215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%or_ln189_126 = or i1 %and_ln189_213, i1 %and_ln189_215" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1482 'or' 'or_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%xor_ln189_123 = xor i1 %or_ln189_126, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1483 'xor' 'xor_ln189_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%and_ln189_216 = and i1 %tmp_3196, i1 %xor_ln189_123" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1484 'and' 'and_ln189_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_30)   --->   "%select_ln189_122 = select i1 %and_ln189_214, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1485 'select' 'select_ln189_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1486 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_92 = or i1 %and_ln189_214, i1 %and_ln189_216" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1486 'or' 'or_ln189_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1487 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_30 = select i1 %or_ln189_92, i13 %select_ln189_122, i13 %add_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1487 'select' 'masked_kernel_30' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln191_44 = sext i13 %sum_754" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1488 'sext' 'sext_ln191_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln191_45 = sext i13 %masked_kernel_30" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1489 'sext' 'sext_ln191_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1490 [1/1] (0.75ns)   --->   "%sum_755 = add i13 %masked_kernel_30, i13 %sum_754" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1490 'add' 'sum_755' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1491 [1/1] (0.75ns)   --->   "%add_ln191_22 = add i14 %sext_ln191_45, i14 %sext_ln191_44" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1491 'add' 'add_ln191_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1492 [1/1] (0.00ns)   --->   "%tmp_3202 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_22, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1492 'bitselect' 'tmp_3202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_3203 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_755, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1493 'bitselect' 'tmp_3203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node sum_756)   --->   "%xor_ln191_44 = xor i1 %tmp_3202, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1494 'xor' 'xor_ln191_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node sum_756)   --->   "%and_ln191_22 = and i1 %tmp_3203, i1 %xor_ln191_44" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1495 'and' 'and_ln191_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node sum_756)   --->   "%xor_ln191_45 = xor i1 %tmp_3202, i1 %tmp_3203" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1496 'xor' 'xor_ln191_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node sum_756)   --->   "%select_ln191_44 = select i1 %and_ln191_22, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1497 'select' 'select_ln191_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1498 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_756 = select i1 %xor_ln191_45, i13 %select_ln191_44, i13 %sum_755" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1498 'select' 'sum_756' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_218)   --->   "%tmp_3207 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_31, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1499 'bitselect' 'tmp_3207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_218)   --->   "%xor_ln189_124 = xor i1 %tmp_3208, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1500 'xor' 'xor_ln189_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1501 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_218 = and i1 %tmp_3207, i1 %xor_ln189_124" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1501 'and' 'and_ln189_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%select_ln189_124 = select i1 %and_ln189_218, i1 %icmp_ln189_126, i1 %icmp_ln189_127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1502 'select' 'select_ln189_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%tmp_3209 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_31, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1503 'bitselect' 'tmp_3209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%xor_ln189_159 = xor i1 %tmp_3209, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1504 'xor' 'xor_ln189_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%and_ln189_219 = and i1 %icmp_ln189_125, i1 %xor_ln189_159" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1505 'and' 'and_ln189_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%select_ln189_125 = select i1 %and_ln189_218, i1 %and_ln189_219, i1 %icmp_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1506 'select' 'select_ln189_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%and_ln189_220 = and i1 %and_ln189_218, i1 %icmp_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1507 'and' 'and_ln189_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%xor_ln189_125 = xor i1 %select_ln189_124, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1508 'xor' 'xor_ln189_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%or_ln189_94 = or i1 %tmp_3208, i1 %xor_ln189_125" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1509 'or' 'or_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%xor_ln189_126 = xor i1 %tmp_3204, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1510 'xor' 'xor_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1511 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_221 = and i1 %or_ln189_94, i1 %xor_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1511 'and' 'and_ln189_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1512 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_222 = and i1 %tmp_3208, i1 %select_ln189_125" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1512 'and' 'and_ln189_222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%or_ln189_127 = or i1 %and_ln189_220, i1 %and_ln189_222" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1513 'or' 'or_ln189_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%xor_ln189_127 = xor i1 %or_ln189_127, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1514 'xor' 'xor_ln189_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%and_ln189_223 = and i1 %tmp_3204, i1 %xor_ln189_127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1515 'and' 'and_ln189_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_31)   --->   "%select_ln189_126 = select i1 %and_ln189_221, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1516 'select' 'select_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1517 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_95 = or i1 %and_ln189_221, i1 %and_ln189_223" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1517 'or' 'or_ln189_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1518 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_31 = select i1 %or_ln189_95, i13 %select_ln189_126, i13 %add_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1518 'select' 'masked_kernel_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln191_4 = sext i13 %sum_707" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1519 'sext' 'sext_ln191_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln191_5 = sext i13 %masked_kernel_3" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1520 'sext' 'sext_ln191_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1521 [1/1] (0.75ns)   --->   "%sum_708 = add i13 %masked_kernel_3, i13 %sum_707" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1521 'add' 'sum_708' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1522 [1/1] (0.75ns)   --->   "%add_ln191_2 = add i14 %sext_ln191_5, i14 %sext_ln191_4" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1522 'add' 'add_ln191_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1523 [1/1] (0.00ns)   --->   "%tmp_2811 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_2, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1523 'bitselect' 'tmp_2811' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1524 [1/1] (0.00ns)   --->   "%tmp_2812 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_708, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1524 'bitselect' 'tmp_2812' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node sum_709)   --->   "%xor_ln191_4 = xor i1 %tmp_2811, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1525 'xor' 'xor_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node sum_709)   --->   "%and_ln191_2 = and i1 %tmp_2812, i1 %xor_ln191_4" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1526 'and' 'and_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node sum_709)   --->   "%xor_ln191_5 = xor i1 %tmp_2811, i1 %tmp_2812" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1527 'xor' 'xor_ln191_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node sum_709)   --->   "%select_ln191_4 = select i1 %and_ln191_2, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1528 'select' 'select_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1529 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_709 = select i1 %xor_ln191_5, i13 %select_ln191_4, i13 %sum_708" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1529 'select' 'sum_709' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1530 [1/1] (0.00ns)   --->   "%tmp_1056 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_709, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1530 'partselect' 'tmp_1056' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln193 = sext i11 %tmp_1056" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1531 'sext' 'sext_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_2813 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_709, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1532 'bitselect' 'tmp_2813' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1533 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i13 %sum_709" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1533 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1534 [1/1] (0.00ns)   --->   "%tmp_1090 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1534 'bitconcatenate' 'tmp_1090' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1535 [1/1] (0.71ns)   --->   "%icmp_ln193 = icmp_eq  i9 %tmp_1090, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1535 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1536 [1/1] (0.73ns)   --->   "%add_ln193 = add i12 %sext_ln193, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1536 'add' 'add_ln193' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln193 = select i1 %icmp_ln193, i12 %sext_ln193, i12 %add_ln193" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1537 'select' 'select_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1538 [1/1] (0.29ns) (out node of the LUT)   --->   "%index = select i1 %tmp_2813, i12 %select_ln193, i12 %sext_ln193" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1538 'select' 'index' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1539 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i12 %index" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1539 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1540 [1/1] (0.00ns)   --->   "%tmp_2814 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1540 'bitselect' 'tmp_2814' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1541 [1/1] (0.30ns)   --->   "%index_32 = select i1 %tmp_2814, i11 0, i11 %trunc_ln193_1" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1541 'select' 'index_32' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1542 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i11 %index_32" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1542 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_2815 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_32, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1543 'bitselect' 'tmp_2815' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1544 [1/1] (0.30ns)   --->   "%index_33 = select i1 %tmp_2815, i10 1023, i10 %trunc_ln193_2" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1544 'select' 'index_33' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %index_33" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1545 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1546 [1/1] (0.00ns)   --->   "%inv_table_addr = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1546 'getelementptr' 'inv_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1547 [2/2] (1.17ns)   --->   "%denom = load i10 %inv_table_addr" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1547 'load' 'denom' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln191_10 = sext i13 %sum_714" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1548 'sext' 'sext_ln191_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln191_11 = sext i13 %masked_kernel_7" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1549 'sext' 'sext_ln191_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1550 [1/1] (0.75ns)   --->   "%sum_715 = add i13 %masked_kernel_7, i13 %sum_714" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1550 'add' 'sum_715' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1551 [1/1] (0.75ns)   --->   "%add_ln191_5 = add i14 %sext_ln191_11, i14 %sext_ln191_10" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1551 'add' 'add_ln191_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1552 [1/1] (0.00ns)   --->   "%tmp_2868 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_5, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1552 'bitselect' 'tmp_2868' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_2869 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_715, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1553 'bitselect' 'tmp_2869' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node sum_716)   --->   "%xor_ln191_10 = xor i1 %tmp_2868, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1554 'xor' 'xor_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node sum_716)   --->   "%and_ln191_5 = and i1 %tmp_2869, i1 %xor_ln191_10" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1555 'and' 'and_ln191_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node sum_716)   --->   "%xor_ln191_11 = xor i1 %tmp_2868, i1 %tmp_2869" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1556 'xor' 'xor_ln191_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node sum_716)   --->   "%select_ln191_10 = select i1 %and_ln191_5, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1557 'select' 'select_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1558 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_716 = select i1 %xor_ln191_11, i13 %select_ln191_10, i13 %sum_715" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1558 'select' 'sum_716' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_1058 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_716, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1559 'partselect' 'tmp_1058' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1560 [1/1] (0.00ns)   --->   "%sext_ln193_1 = sext i11 %tmp_1058" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1560 'sext' 'sext_ln193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node index_34)   --->   "%tmp_2870 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_716, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1561 'bitselect' 'tmp_2870' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1562 [1/1] (0.00ns)   --->   "%trunc_ln193_3 = trunc i13 %sum_716" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1562 'trunc' 'trunc_ln193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_1106 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_3, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1563 'bitconcatenate' 'tmp_1106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1564 [1/1] (0.71ns)   --->   "%icmp_ln193_1 = icmp_eq  i9 %tmp_1106, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1564 'icmp' 'icmp_ln193_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1565 [1/1] (0.73ns)   --->   "%add_ln193_1 = add i12 %sext_ln193_1, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1565 'add' 'add_ln193_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node index_34)   --->   "%select_ln193_1 = select i1 %icmp_ln193_1, i12 %sext_ln193_1, i12 %add_ln193_1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1566 'select' 'select_ln193_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1567 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_34 = select i1 %tmp_2870, i12 %select_ln193_1, i12 %sext_ln193_1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1567 'select' 'index_34' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1568 [1/1] (0.00ns)   --->   "%trunc_ln193_4 = trunc i12 %index_34" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1568 'trunc' 'trunc_ln193_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1569 [1/1] (0.00ns)   --->   "%tmp_2871 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_34, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1569 'bitselect' 'tmp_2871' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1570 [1/1] (0.30ns)   --->   "%index_35 = select i1 %tmp_2871, i11 0, i11 %trunc_ln193_4" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1570 'select' 'index_35' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln193_5 = trunc i11 %index_35" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1571 'trunc' 'trunc_ln193_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1572 [1/1] (0.00ns)   --->   "%tmp_2872 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_35, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1572 'bitselect' 'tmp_2872' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1573 [1/1] (0.30ns)   --->   "%index_36 = select i1 %tmp_2872, i10 1023, i10 %trunc_ln193_5" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1573 'select' 'index_36' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1574 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i10 %index_36" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1574 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1575 [1/1] (0.00ns)   --->   "%inv_table_addr_1 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1575 'getelementptr' 'inv_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1576 [2/2] (1.17ns)   --->   "%denom_1 = load i10 %inv_table_addr_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1576 'load' 'denom_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln191_16 = sext i13 %sum_721" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1577 'sext' 'sext_ln191_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln191_17 = sext i13 %masked_kernel_11" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1578 'sext' 'sext_ln191_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1579 [1/1] (0.75ns)   --->   "%sum_722 = add i13 %masked_kernel_11, i13 %sum_721" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1579 'add' 'sum_722' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1580 [1/1] (0.75ns)   --->   "%add_ln191_8 = add i14 %sext_ln191_17, i14 %sext_ln191_16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1580 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1581 [1/1] (0.00ns)   --->   "%tmp_2925 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_8, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1581 'bitselect' 'tmp_2925' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1582 [1/1] (0.00ns)   --->   "%tmp_2926 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_722, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1582 'bitselect' 'tmp_2926' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node sum_723)   --->   "%xor_ln191_16 = xor i1 %tmp_2925, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1583 'xor' 'xor_ln191_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node sum_723)   --->   "%and_ln191_8 = and i1 %tmp_2926, i1 %xor_ln191_16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1584 'and' 'and_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node sum_723)   --->   "%xor_ln191_17 = xor i1 %tmp_2925, i1 %tmp_2926" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1585 'xor' 'xor_ln191_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node sum_723)   --->   "%select_ln191_16 = select i1 %and_ln191_8, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1586 'select' 'select_ln191_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1587 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_723 = select i1 %xor_ln191_17, i13 %select_ln191_16, i13 %sum_722" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1587 'select' 'sum_723' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1588 [1/1] (0.00ns)   --->   "%tmp_1060 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_723, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1588 'partselect' 'tmp_1060' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1589 [1/1] (0.00ns)   --->   "%sext_ln193_2 = sext i11 %tmp_1060" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1589 'sext' 'sext_ln193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node index_37)   --->   "%tmp_2927 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_723, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1590 'bitselect' 'tmp_2927' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1591 [1/1] (0.00ns)   --->   "%trunc_ln193_6 = trunc i13 %sum_723" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1591 'trunc' 'trunc_ln193_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1592 [1/1] (0.00ns)   --->   "%tmp_1123 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_6, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1592 'bitconcatenate' 'tmp_1123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1593 [1/1] (0.71ns)   --->   "%icmp_ln193_2 = icmp_eq  i9 %tmp_1123, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1593 'icmp' 'icmp_ln193_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1594 [1/1] (0.73ns)   --->   "%add_ln193_2 = add i12 %sext_ln193_2, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1594 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node index_37)   --->   "%select_ln193_2 = select i1 %icmp_ln193_2, i12 %sext_ln193_2, i12 %add_ln193_2" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1595 'select' 'select_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1596 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_37 = select i1 %tmp_2927, i12 %select_ln193_2, i12 %sext_ln193_2" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1596 'select' 'index_37' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1597 [1/1] (0.00ns)   --->   "%trunc_ln193_7 = trunc i12 %index_37" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1597 'trunc' 'trunc_ln193_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1598 [1/1] (0.00ns)   --->   "%tmp_2928 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_37, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1598 'bitselect' 'tmp_2928' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1599 [1/1] (0.30ns)   --->   "%index_38 = select i1 %tmp_2928, i11 0, i11 %trunc_ln193_7" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1599 'select' 'index_38' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1600 [1/1] (0.00ns)   --->   "%trunc_ln193_8 = trunc i11 %index_38" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1600 'trunc' 'trunc_ln193_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1601 [1/1] (0.00ns)   --->   "%tmp_2929 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_38, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1601 'bitselect' 'tmp_2929' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1602 [1/1] (0.30ns)   --->   "%index_39 = select i1 %tmp_2929, i10 1023, i10 %trunc_ln193_8" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1602 'select' 'index_39' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1603 [1/1] (0.00ns)   --->   "%zext_ln196_2 = zext i10 %index_39" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1603 'zext' 'zext_ln196_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1604 [1/1] (0.00ns)   --->   "%inv_table_addr_2 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1604 'getelementptr' 'inv_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1605 [2/2] (1.17ns)   --->   "%denom_2 = load i10 %inv_table_addr_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1605 'load' 'denom_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln191_22 = sext i13 %sum_728" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1606 'sext' 'sext_ln191_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1607 [1/1] (0.00ns)   --->   "%sext_ln191_23 = sext i13 %masked_kernel_15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1607 'sext' 'sext_ln191_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1608 [1/1] (0.75ns)   --->   "%sum_729 = add i13 %masked_kernel_15, i13 %sum_728" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1608 'add' 'sum_729' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1609 [1/1] (0.75ns)   --->   "%add_ln191_11 = add i14 %sext_ln191_23, i14 %sext_ln191_22" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1609 'add' 'add_ln191_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1610 [1/1] (0.00ns)   --->   "%tmp_2982 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_11, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1610 'bitselect' 'tmp_2982' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_2983 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_729, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1611 'bitselect' 'tmp_2983' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node sum_730)   --->   "%xor_ln191_22 = xor i1 %tmp_2982, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1612 'xor' 'xor_ln191_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node sum_730)   --->   "%and_ln191_11 = and i1 %tmp_2983, i1 %xor_ln191_22" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1613 'and' 'and_ln191_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node sum_730)   --->   "%xor_ln191_23 = xor i1 %tmp_2982, i1 %tmp_2983" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1614 'xor' 'xor_ln191_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node sum_730)   --->   "%select_ln191_22 = select i1 %and_ln191_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1615 'select' 'select_ln191_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1616 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_730 = select i1 %xor_ln191_23, i13 %select_ln191_22, i13 %sum_729" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1616 'select' 'sum_730' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1617 [1/1] (0.00ns)   --->   "%tmp_1062 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_730, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1617 'partselect' 'tmp_1062' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1618 [1/1] (0.00ns)   --->   "%sext_ln193_3 = sext i11 %tmp_1062" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1618 'sext' 'sext_ln193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node index_40)   --->   "%tmp_2984 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_730, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1619 'bitselect' 'tmp_2984' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1620 [1/1] (0.00ns)   --->   "%trunc_ln193_9 = trunc i13 %sum_730" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1620 'trunc' 'trunc_ln193_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1621 [1/1] (0.00ns)   --->   "%tmp_1140 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_9, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1621 'bitconcatenate' 'tmp_1140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1622 [1/1] (0.71ns)   --->   "%icmp_ln193_3 = icmp_eq  i9 %tmp_1140, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1622 'icmp' 'icmp_ln193_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1623 [1/1] (0.73ns)   --->   "%add_ln193_3 = add i12 %sext_ln193_3, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1623 'add' 'add_ln193_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node index_40)   --->   "%select_ln193_3 = select i1 %icmp_ln193_3, i12 %sext_ln193_3, i12 %add_ln193_3" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1624 'select' 'select_ln193_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1625 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_40 = select i1 %tmp_2984, i12 %select_ln193_3, i12 %sext_ln193_3" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1625 'select' 'index_40' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1626 [1/1] (0.00ns)   --->   "%trunc_ln193_10 = trunc i12 %index_40" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1626 'trunc' 'trunc_ln193_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1627 [1/1] (0.00ns)   --->   "%tmp_2985 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_40, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1627 'bitselect' 'tmp_2985' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1628 [1/1] (0.30ns)   --->   "%index_41 = select i1 %tmp_2985, i11 0, i11 %trunc_ln193_10" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1628 'select' 'index_41' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1629 [1/1] (0.00ns)   --->   "%trunc_ln193_11 = trunc i11 %index_41" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1629 'trunc' 'trunc_ln193_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1630 [1/1] (0.00ns)   --->   "%tmp_2986 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_41, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1630 'bitselect' 'tmp_2986' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1631 [1/1] (0.30ns)   --->   "%index_42 = select i1 %tmp_2986, i10 1023, i10 %trunc_ln193_11" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1631 'select' 'index_42' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1632 [1/1] (0.00ns)   --->   "%zext_ln196_3 = zext i10 %index_42" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1632 'zext' 'zext_ln196_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1633 [1/1] (0.00ns)   --->   "%inv_table_addr_3 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1633 'getelementptr' 'inv_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1634 [2/2] (1.17ns)   --->   "%denom_3 = load i10 %inv_table_addr_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1634 'load' 'denom_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 1635 [1/1] (0.00ns)   --->   "%sext_ln191_28 = sext i13 %sum_735" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1635 'sext' 'sext_ln191_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln191_29 = sext i13 %masked_kernel_19" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1636 'sext' 'sext_ln191_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1637 [1/1] (0.75ns)   --->   "%sum_736 = add i13 %masked_kernel_19, i13 %sum_735" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1637 'add' 'sum_736' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1638 [1/1] (0.75ns)   --->   "%add_ln191_14 = add i14 %sext_ln191_29, i14 %sext_ln191_28" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1638 'add' 'add_ln191_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1639 [1/1] (0.00ns)   --->   "%tmp_3039 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_14, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1639 'bitselect' 'tmp_3039' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1640 [1/1] (0.00ns)   --->   "%tmp_3040 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_736, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1640 'bitselect' 'tmp_3040' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node sum_737)   --->   "%xor_ln191_28 = xor i1 %tmp_3039, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1641 'xor' 'xor_ln191_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node sum_737)   --->   "%and_ln191_14 = and i1 %tmp_3040, i1 %xor_ln191_28" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1642 'and' 'and_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node sum_737)   --->   "%xor_ln191_29 = xor i1 %tmp_3039, i1 %tmp_3040" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1643 'xor' 'xor_ln191_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node sum_737)   --->   "%select_ln191_28 = select i1 %and_ln191_14, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1644 'select' 'select_ln191_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1645 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_737 = select i1 %xor_ln191_29, i13 %select_ln191_28, i13 %sum_736" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1645 'select' 'sum_737' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1646 [1/1] (0.00ns)   --->   "%tmp_1064 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_737, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1646 'partselect' 'tmp_1064' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1647 [1/1] (0.00ns)   --->   "%sext_ln193_4 = sext i11 %tmp_1064" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1647 'sext' 'sext_ln193_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node index_43)   --->   "%tmp_3041 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_737, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1648 'bitselect' 'tmp_3041' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1649 [1/1] (0.00ns)   --->   "%trunc_ln193_12 = trunc i13 %sum_737" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1649 'trunc' 'trunc_ln193_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1650 [1/1] (0.00ns)   --->   "%tmp_1157 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_12, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1650 'bitconcatenate' 'tmp_1157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1651 [1/1] (0.71ns)   --->   "%icmp_ln193_4 = icmp_eq  i9 %tmp_1157, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1651 'icmp' 'icmp_ln193_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1652 [1/1] (0.73ns)   --->   "%add_ln193_4 = add i12 %sext_ln193_4, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1652 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node index_43)   --->   "%select_ln193_4 = select i1 %icmp_ln193_4, i12 %sext_ln193_4, i12 %add_ln193_4" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1653 'select' 'select_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1654 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_43 = select i1 %tmp_3041, i12 %select_ln193_4, i12 %sext_ln193_4" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1654 'select' 'index_43' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1655 [1/1] (0.00ns)   --->   "%trunc_ln193_13 = trunc i12 %index_43" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1655 'trunc' 'trunc_ln193_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1656 [1/1] (0.00ns)   --->   "%tmp_3042 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_43, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1656 'bitselect' 'tmp_3042' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1657 [1/1] (0.30ns)   --->   "%index_44 = select i1 %tmp_3042, i11 0, i11 %trunc_ln193_13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1657 'select' 'index_44' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1658 [1/1] (0.00ns)   --->   "%trunc_ln193_14 = trunc i11 %index_44" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1658 'trunc' 'trunc_ln193_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1659 [1/1] (0.00ns)   --->   "%tmp_3043 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_44, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1659 'bitselect' 'tmp_3043' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1660 [1/1] (0.30ns)   --->   "%index_45 = select i1 %tmp_3043, i10 1023, i10 %trunc_ln193_14" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1660 'select' 'index_45' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1661 [1/1] (0.00ns)   --->   "%zext_ln196_4 = zext i10 %index_45" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1661 'zext' 'zext_ln196_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1662 [1/1] (0.00ns)   --->   "%inv_table_addr_4 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1662 'getelementptr' 'inv_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1663 [2/2] (1.17ns)   --->   "%denom_4 = load i10 %inv_table_addr_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1663 'load' 'denom_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln191_34 = sext i13 %sum_742" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1664 'sext' 'sext_ln191_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln191_35 = sext i13 %masked_kernel_23" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1665 'sext' 'sext_ln191_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1666 [1/1] (0.75ns)   --->   "%sum_743 = add i13 %masked_kernel_23, i13 %sum_742" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1666 'add' 'sum_743' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1667 [1/1] (0.75ns)   --->   "%add_ln191_17 = add i14 %sext_ln191_35, i14 %sext_ln191_34" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1667 'add' 'add_ln191_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1668 [1/1] (0.00ns)   --->   "%tmp_3096 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_17, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1668 'bitselect' 'tmp_3096' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1669 [1/1] (0.00ns)   --->   "%tmp_3097 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_743, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1669 'bitselect' 'tmp_3097' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node sum_744)   --->   "%xor_ln191_34 = xor i1 %tmp_3096, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1670 'xor' 'xor_ln191_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node sum_744)   --->   "%and_ln191_17 = and i1 %tmp_3097, i1 %xor_ln191_34" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1671 'and' 'and_ln191_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node sum_744)   --->   "%xor_ln191_35 = xor i1 %tmp_3096, i1 %tmp_3097" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1672 'xor' 'xor_ln191_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node sum_744)   --->   "%select_ln191_34 = select i1 %and_ln191_17, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1673 'select' 'select_ln191_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1674 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_744 = select i1 %xor_ln191_35, i13 %select_ln191_34, i13 %sum_743" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1674 'select' 'sum_744' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_1066 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_744, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1675 'partselect' 'tmp_1066' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1676 [1/1] (0.00ns)   --->   "%sext_ln193_5 = sext i11 %tmp_1066" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1676 'sext' 'sext_ln193_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node index_46)   --->   "%tmp_3098 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_744, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1677 'bitselect' 'tmp_3098' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1678 [1/1] (0.00ns)   --->   "%trunc_ln193_15 = trunc i13 %sum_744" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1678 'trunc' 'trunc_ln193_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1679 [1/1] (0.00ns)   --->   "%tmp_1174 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_15, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1679 'bitconcatenate' 'tmp_1174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1680 [1/1] (0.71ns)   --->   "%icmp_ln193_5 = icmp_eq  i9 %tmp_1174, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1680 'icmp' 'icmp_ln193_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1681 [1/1] (0.73ns)   --->   "%add_ln193_5 = add i12 %sext_ln193_5, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1681 'add' 'add_ln193_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node index_46)   --->   "%select_ln193_5 = select i1 %icmp_ln193_5, i12 %sext_ln193_5, i12 %add_ln193_5" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1682 'select' 'select_ln193_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1683 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_46 = select i1 %tmp_3098, i12 %select_ln193_5, i12 %sext_ln193_5" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1683 'select' 'index_46' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1684 [1/1] (0.00ns)   --->   "%trunc_ln193_16 = trunc i12 %index_46" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1684 'trunc' 'trunc_ln193_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1685 [1/1] (0.00ns)   --->   "%tmp_3099 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_46, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1685 'bitselect' 'tmp_3099' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1686 [1/1] (0.30ns)   --->   "%index_47 = select i1 %tmp_3099, i11 0, i11 %trunc_ln193_16" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1686 'select' 'index_47' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1687 [1/1] (0.00ns)   --->   "%trunc_ln193_17 = trunc i11 %index_47" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1687 'trunc' 'trunc_ln193_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1688 [1/1] (0.00ns)   --->   "%tmp_3100 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_47, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1688 'bitselect' 'tmp_3100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1689 [1/1] (0.30ns)   --->   "%index_48 = select i1 %tmp_3100, i10 1023, i10 %trunc_ln193_17" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1689 'select' 'index_48' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1690 [1/1] (0.00ns)   --->   "%zext_ln196_5 = zext i10 %index_48" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1690 'zext' 'zext_ln196_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1691 [1/1] (0.00ns)   --->   "%inv_table_addr_5 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1691 'getelementptr' 'inv_table_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1692 [2/2] (1.17ns)   --->   "%denom_5 = load i10 %inv_table_addr_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1692 'load' 'denom_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln191_40 = sext i13 %sum_749" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1693 'sext' 'sext_ln191_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1694 [1/1] (0.00ns)   --->   "%sext_ln191_41 = sext i13 %masked_kernel_27" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1694 'sext' 'sext_ln191_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1695 [1/1] (0.75ns)   --->   "%sum_750 = add i13 %masked_kernel_27, i13 %sum_749" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1695 'add' 'sum_750' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1696 [1/1] (0.75ns)   --->   "%add_ln191_20 = add i14 %sext_ln191_41, i14 %sext_ln191_40" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1696 'add' 'add_ln191_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1697 [1/1] (0.00ns)   --->   "%tmp_3153 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_20, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1697 'bitselect' 'tmp_3153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_3154 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_750, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1698 'bitselect' 'tmp_3154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node sum_751)   --->   "%xor_ln191_40 = xor i1 %tmp_3153, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1699 'xor' 'xor_ln191_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node sum_751)   --->   "%and_ln191_20 = and i1 %tmp_3154, i1 %xor_ln191_40" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1700 'and' 'and_ln191_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node sum_751)   --->   "%xor_ln191_41 = xor i1 %tmp_3153, i1 %tmp_3154" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1701 'xor' 'xor_ln191_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node sum_751)   --->   "%select_ln191_40 = select i1 %and_ln191_20, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1702 'select' 'select_ln191_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1703 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_751 = select i1 %xor_ln191_41, i13 %select_ln191_40, i13 %sum_750" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1703 'select' 'sum_751' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1704 [1/1] (0.00ns)   --->   "%tmp_1068 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_751, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1704 'partselect' 'tmp_1068' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln193_6 = sext i11 %tmp_1068" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1705 'sext' 'sext_ln193_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node index_49)   --->   "%tmp_3155 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_751, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1706 'bitselect' 'tmp_3155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1707 [1/1] (0.00ns)   --->   "%trunc_ln193_18 = trunc i13 %sum_751" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1707 'trunc' 'trunc_ln193_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1708 [1/1] (0.00ns)   --->   "%tmp_1191 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_18, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1708 'bitconcatenate' 'tmp_1191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1709 [1/1] (0.71ns)   --->   "%icmp_ln193_6 = icmp_eq  i9 %tmp_1191, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1709 'icmp' 'icmp_ln193_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1710 [1/1] (0.73ns)   --->   "%add_ln193_6 = add i12 %sext_ln193_6, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1710 'add' 'add_ln193_6' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node index_49)   --->   "%select_ln193_6 = select i1 %icmp_ln193_6, i12 %sext_ln193_6, i12 %add_ln193_6" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1711 'select' 'select_ln193_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1712 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_49 = select i1 %tmp_3155, i12 %select_ln193_6, i12 %sext_ln193_6" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1712 'select' 'index_49' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1713 [1/1] (0.00ns)   --->   "%trunc_ln193_19 = trunc i12 %index_49" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1713 'trunc' 'trunc_ln193_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1714 [1/1] (0.00ns)   --->   "%tmp_3156 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_49, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1714 'bitselect' 'tmp_3156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1715 [1/1] (0.30ns)   --->   "%index_50 = select i1 %tmp_3156, i11 0, i11 %trunc_ln193_19" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1715 'select' 'index_50' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1716 [1/1] (0.00ns)   --->   "%trunc_ln193_20 = trunc i11 %index_50" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1716 'trunc' 'trunc_ln193_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1717 [1/1] (0.00ns)   --->   "%tmp_3157 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_50, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1717 'bitselect' 'tmp_3157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1718 [1/1] (0.30ns)   --->   "%index_51 = select i1 %tmp_3157, i10 1023, i10 %trunc_ln193_20" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1718 'select' 'index_51' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1719 [1/1] (0.00ns)   --->   "%zext_ln196_6 = zext i10 %index_51" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1719 'zext' 'zext_ln196_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1720 [1/1] (0.00ns)   --->   "%inv_table_addr_6 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1720 'getelementptr' 'inv_table_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1721 [2/2] (1.17ns)   --->   "%denom_6 = load i10 %inv_table_addr_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1721 'load' 'denom_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 1722 [1/1] (0.00ns)   --->   "%sext_ln191_46 = sext i13 %sum_756" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1722 'sext' 'sext_ln191_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln191_47 = sext i13 %masked_kernel_31" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1723 'sext' 'sext_ln191_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1724 [1/1] (0.75ns)   --->   "%sum_757 = add i13 %masked_kernel_31, i13 %sum_756" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1724 'add' 'sum_757' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1725 [1/1] (0.75ns)   --->   "%add_ln191_23 = add i14 %sext_ln191_47, i14 %sext_ln191_46" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1725 'add' 'add_ln191_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp_3210 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_23, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1726 'bitselect' 'tmp_3210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1727 [1/1] (0.00ns)   --->   "%tmp_3211 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_757, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1727 'bitselect' 'tmp_3211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node sum_758)   --->   "%xor_ln191_46 = xor i1 %tmp_3210, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1728 'xor' 'xor_ln191_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node sum_758)   --->   "%and_ln191_23 = and i1 %tmp_3211, i1 %xor_ln191_46" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1729 'and' 'and_ln191_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node sum_758)   --->   "%xor_ln191_47 = xor i1 %tmp_3210, i1 %tmp_3211" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1730 'xor' 'xor_ln191_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node sum_758)   --->   "%select_ln191_46 = select i1 %and_ln191_23, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1731 'select' 'select_ln191_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1732 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_758 = select i1 %xor_ln191_47, i13 %select_ln191_46, i13 %sum_757" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1732 'select' 'sum_758' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1733 [1/1] (0.00ns)   --->   "%tmp_1070 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_758, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1733 'partselect' 'tmp_1070' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln193_7 = sext i11 %tmp_1070" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1734 'sext' 'sext_ln193_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node index_52)   --->   "%tmp_3212 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_758, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1735 'bitselect' 'tmp_3212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln193_21 = trunc i13 %sum_758" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1736 'trunc' 'trunc_ln193_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1737 [1/1] (0.00ns)   --->   "%tmp_1208 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_21, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1737 'bitconcatenate' 'tmp_1208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1738 [1/1] (0.71ns)   --->   "%icmp_ln193_7 = icmp_eq  i9 %tmp_1208, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1738 'icmp' 'icmp_ln193_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1739 [1/1] (0.73ns)   --->   "%add_ln193_7 = add i12 %sext_ln193_7, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1739 'add' 'add_ln193_7' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node index_52)   --->   "%select_ln193_7 = select i1 %icmp_ln193_7, i12 %sext_ln193_7, i12 %add_ln193_7" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1740 'select' 'select_ln193_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1741 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_52 = select i1 %tmp_3212, i12 %select_ln193_7, i12 %sext_ln193_7" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1741 'select' 'index_52' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1742 [1/1] (0.00ns)   --->   "%trunc_ln193_22 = trunc i12 %index_52" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1742 'trunc' 'trunc_ln193_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1743 [1/1] (0.00ns)   --->   "%tmp_3213 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_52, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1743 'bitselect' 'tmp_3213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1744 [1/1] (0.30ns)   --->   "%index_53 = select i1 %tmp_3213, i11 0, i11 %trunc_ln193_22" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1744 'select' 'index_53' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1745 [1/1] (0.00ns)   --->   "%trunc_ln193_23 = trunc i11 %index_53" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1745 'trunc' 'trunc_ln193_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_3214 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_53, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1746 'bitselect' 'tmp_3214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1747 [1/1] (0.30ns)   --->   "%index_54 = select i1 %tmp_3214, i10 1023, i10 %trunc_ln193_23" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1747 'select' 'index_54' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1748 [1/1] (0.00ns)   --->   "%zext_ln196_7 = zext i10 %index_54" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1748 'zext' 'zext_ln196_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1749 [1/1] (0.00ns)   --->   "%inv_table_addr_7 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1749 'getelementptr' 'inv_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1750 [2/2] (1.17ns)   --->   "%denom_7 = load i10 %inv_table_addr_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1750 'load' 'denom_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 1.17>
ST_5 : Operation 1751 [1/2] (1.17ns)   --->   "%denom = load i10 %inv_table_addr" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1751 'load' 'denom' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 1752 [1/2] (1.17ns)   --->   "%denom_1 = load i10 %inv_table_addr_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1752 'load' 'denom_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 1753 [1/2] (1.17ns)   --->   "%denom_2 = load i10 %inv_table_addr_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1753 'load' 'denom_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 1754 [1/2] (1.17ns)   --->   "%denom_3 = load i10 %inv_table_addr_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1754 'load' 'denom_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 1755 [1/2] (1.17ns)   --->   "%denom_4 = load i10 %inv_table_addr_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1755 'load' 'denom_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 1756 [1/2] (1.17ns)   --->   "%denom_5 = load i10 %inv_table_addr_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1756 'load' 'denom_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 1757 [1/2] (1.17ns)   --->   "%denom_6 = load i10 %inv_table_addr_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1757 'load' 'denom_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 1758 [1/2] (1.17ns)   --->   "%denom_7 = load i10 %inv_table_addr_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1758 'load' 'denom_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 4.19>
ST_6 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i13 %masked_kernel_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1759 'sext' 'sext_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i11 %denom" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1760 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1761 [1/1] (1.89ns)   --->   "%mul_ln199 = mul i24 %zext_ln199, i24 %sext_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1761 'mul' 'mul_ln199' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1762 [1/1] (0.00ns)   --->   "%tmp_2816 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1762 'bitselect' 'tmp_2816' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%trunc_ln5 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1763 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%tmp_2817 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1764 'bitselect' 'tmp_2817' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%tmp_2818 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1765 'bitselect' 'tmp_2818' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1766 [1/1] (0.00ns)   --->   "%trunc_ln199 = trunc i24 %mul_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1766 'trunc' 'trunc_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1767 [1/1] (0.70ns)   --->   "%icmp_ln199 = icmp_ne  i5 %trunc_ln199, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1767 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_1)   --->   "%tmp_2819 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1768 'bitselect' 'tmp_2819' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%or_ln199 = or i1 %tmp_2817, i1 %icmp_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1769 'or' 'or_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%and_ln199 = and i1 %or_ln199, i1 %tmp_2818" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1770 'and' 'and_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%zext_ln199_1 = zext i1 %and_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1771 'zext' 'zext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1772 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199 = add i13 %trunc_ln5, i13 %zext_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1772 'add' 'add_ln199' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1773 [1/1] (0.00ns)   --->   "%tmp_2820 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1773 'bitselect' 'tmp_2820' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_1)   --->   "%xor_ln199 = xor i1 %tmp_2820, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1774 'xor' 'xor_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1775 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_1 = and i1 %tmp_2819, i1 %xor_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1775 'and' 'and_ln199_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1776 [1/1] (0.00ns)   --->   "%tmp_1086 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1776 'partselect' 'tmp_1086' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1777 [1/1] (0.70ns)   --->   "%icmp_ln199_1 = icmp_eq  i4 %tmp_1086, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1777 'icmp' 'icmp_ln199_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1778 [1/1] (0.00ns)   --->   "%tmp_1091 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1778 'partselect' 'tmp_1091' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1779 [1/1] (0.70ns)   --->   "%icmp_ln199_2 = icmp_eq  i5 %tmp_1091, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1779 'icmp' 'icmp_ln199_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1780 [1/1] (0.70ns)   --->   "%icmp_ln199_3 = icmp_eq  i5 %tmp_1091, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1780 'icmp' 'icmp_ln199_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%select_ln199 = select i1 %and_ln199_1, i1 %icmp_ln199_2, i1 %icmp_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1781 'select' 'select_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%tmp_2821 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1782 'bitselect' 'tmp_2821' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%xor_ln199_128 = xor i1 %tmp_2821, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1783 'xor' 'xor_ln199_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%and_ln199_2 = and i1 %icmp_ln199_1, i1 %xor_ln199_128" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1784 'and' 'and_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%select_ln199_1 = select i1 %and_ln199_1, i1 %and_ln199_2, i1 %icmp_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1785 'select' 'select_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%and_ln199_3 = and i1 %and_ln199_1, i1 %icmp_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1786 'and' 'and_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%xor_ln199_1 = xor i1 %select_ln199, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1787 'xor' 'xor_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%or_ln199_1 = or i1 %tmp_2820, i1 %xor_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1788 'or' 'or_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%xor_ln199_2 = xor i1 %tmp_2816, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1789 'xor' 'xor_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1790 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_4 = and i1 %or_ln199_1, i1 %xor_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1790 'and' 'and_ln199_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1791 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_5 = and i1 %tmp_2820, i1 %select_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1791 'and' 'and_ln199_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%or_ln199_96 = or i1 %and_ln199_3, i1 %and_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1792 'or' 'or_ln199_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%xor_ln199_3 = xor i1 %or_ln199_96, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1793 'xor' 'xor_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%and_ln199_6 = and i1 %tmp_2816, i1 %xor_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1794 'and' 'and_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_3)   --->   "%select_ln199_2 = select i1 %and_ln199_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1795 'select' 'select_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1796 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_2 = or i1 %and_ln199_4, i1 %and_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1796 'or' 'or_ln199_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1797 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_3 = select i1 %or_ln199_2, i13 %select_ln199_2, i13 %add_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1797 'select' 'select_ln199_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln199_1 = sext i13 %masked_kernel" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1798 'sext' 'sext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1799 [1/1] (1.89ns)   --->   "%mul_ln199_1 = mul i24 %zext_ln199, i24 %sext_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1799 'mul' 'mul_ln199_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1800 [1/1] (0.00ns)   --->   "%tmp_2822 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1800 'bitselect' 'tmp_2822' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%trunc_ln199_1 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_1, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1801 'partselect' 'trunc_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%tmp_2823 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1802 'bitselect' 'tmp_2823' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%tmp_2824 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1803 'bitselect' 'tmp_2824' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1804 [1/1] (0.00ns)   --->   "%trunc_ln199_32 = trunc i24 %mul_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1804 'trunc' 'trunc_ln199_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1805 [1/1] (0.70ns)   --->   "%icmp_ln199_4 = icmp_ne  i5 %trunc_ln199_32, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1805 'icmp' 'icmp_ln199_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_8)   --->   "%tmp_2825 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1806 'bitselect' 'tmp_2825' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%or_ln199_3 = or i1 %tmp_2823, i1 %icmp_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1807 'or' 'or_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%and_ln199_7 = and i1 %or_ln199_3, i1 %tmp_2824" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1808 'and' 'and_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%zext_ln199_2 = zext i1 %and_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1809 'zext' 'zext_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1810 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_1 = add i13 %trunc_ln199_1, i13 %zext_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1810 'add' 'add_ln199_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1811 [1/1] (0.00ns)   --->   "%tmp_2826 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_1, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1811 'bitselect' 'tmp_2826' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_8)   --->   "%xor_ln199_4 = xor i1 %tmp_2826, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1812 'xor' 'xor_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1813 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_8 = and i1 %tmp_2825, i1 %xor_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1813 'and' 'and_ln199_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1814 [1/1] (0.00ns)   --->   "%tmp_1092 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_1, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1814 'partselect' 'tmp_1092' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1815 [1/1] (0.70ns)   --->   "%icmp_ln199_5 = icmp_eq  i4 %tmp_1092, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1815 'icmp' 'icmp_ln199_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_1093 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_1, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1816 'partselect' 'tmp_1093' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1817 [1/1] (0.70ns)   --->   "%icmp_ln199_6 = icmp_eq  i5 %tmp_1093, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1817 'icmp' 'icmp_ln199_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1818 [1/1] (0.70ns)   --->   "%icmp_ln199_7 = icmp_eq  i5 %tmp_1093, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1818 'icmp' 'icmp_ln199_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%select_ln199_4 = select i1 %and_ln199_8, i1 %icmp_ln199_6, i1 %icmp_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1819 'select' 'select_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%tmp_2827 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1820 'bitselect' 'tmp_2827' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%xor_ln199_129 = xor i1 %tmp_2827, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1821 'xor' 'xor_ln199_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%and_ln199_9 = and i1 %icmp_ln199_5, i1 %xor_ln199_129" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1822 'and' 'and_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%select_ln199_5 = select i1 %and_ln199_8, i1 %and_ln199_9, i1 %icmp_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1823 'select' 'select_ln199_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%and_ln199_10 = and i1 %and_ln199_8, i1 %icmp_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1824 'and' 'and_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%xor_ln199_5 = xor i1 %select_ln199_4, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1825 'xor' 'xor_ln199_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%or_ln199_4 = or i1 %tmp_2826, i1 %xor_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1826 'or' 'or_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%xor_ln199_6 = xor i1 %tmp_2822, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1827 'xor' 'xor_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1828 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_11 = and i1 %or_ln199_4, i1 %xor_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1828 'and' 'and_ln199_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1829 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_12 = and i1 %tmp_2826, i1 %select_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1829 'and' 'and_ln199_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%or_ln199_97 = or i1 %and_ln199_10, i1 %and_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1830 'or' 'or_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%xor_ln199_7 = xor i1 %or_ln199_97, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1831 'xor' 'xor_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%and_ln199_13 = and i1 %tmp_2822, i1 %xor_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1832 'and' 'and_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_7)   --->   "%select_ln199_6 = select i1 %and_ln199_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1833 'select' 'select_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1834 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_5 = or i1 %and_ln199_11, i1 %and_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1834 'or' 'or_ln199_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1835 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_7 = select i1 %or_ln199_5, i13 %select_ln199_6, i13 %add_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1835 'select' 'select_ln199_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln199_2 = sext i13 %masked_kernel_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1836 'sext' 'sext_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1837 [1/1] (1.89ns)   --->   "%mul_ln199_2 = mul i24 %zext_ln199, i24 %sext_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1837 'mul' 'mul_ln199_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1838 [1/1] (0.00ns)   --->   "%tmp_2828 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1838 'bitselect' 'tmp_2828' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%trunc_ln199_2 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_2, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1839 'partselect' 'trunc_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%tmp_2829 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1840 'bitselect' 'tmp_2829' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%tmp_2830 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1841 'bitselect' 'tmp_2830' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1842 [1/1] (0.00ns)   --->   "%trunc_ln199_33 = trunc i24 %mul_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1842 'trunc' 'trunc_ln199_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1843 [1/1] (0.70ns)   --->   "%icmp_ln199_8 = icmp_ne  i5 %trunc_ln199_33, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1843 'icmp' 'icmp_ln199_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_15)   --->   "%tmp_2831 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1844 'bitselect' 'tmp_2831' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%or_ln199_6 = or i1 %tmp_2829, i1 %icmp_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1845 'or' 'or_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%and_ln199_14 = and i1 %or_ln199_6, i1 %tmp_2830" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1846 'and' 'and_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%zext_ln199_3 = zext i1 %and_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1847 'zext' 'zext_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1848 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_2 = add i13 %trunc_ln199_2, i13 %zext_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1848 'add' 'add_ln199_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1849 [1/1] (0.00ns)   --->   "%tmp_2832 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_2, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1849 'bitselect' 'tmp_2832' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_15)   --->   "%xor_ln199_8 = xor i1 %tmp_2832, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1850 'xor' 'xor_ln199_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1851 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_15 = and i1 %tmp_2831, i1 %xor_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1851 'and' 'and_ln199_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1852 [1/1] (0.00ns)   --->   "%tmp_1094 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_2, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1852 'partselect' 'tmp_1094' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1853 [1/1] (0.70ns)   --->   "%icmp_ln199_9 = icmp_eq  i4 %tmp_1094, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1853 'icmp' 'icmp_ln199_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1854 [1/1] (0.00ns)   --->   "%tmp_1095 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_2, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1854 'partselect' 'tmp_1095' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1855 [1/1] (0.70ns)   --->   "%icmp_ln199_10 = icmp_eq  i5 %tmp_1095, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1855 'icmp' 'icmp_ln199_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1856 [1/1] (0.70ns)   --->   "%icmp_ln199_11 = icmp_eq  i5 %tmp_1095, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1856 'icmp' 'icmp_ln199_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%select_ln199_8 = select i1 %and_ln199_15, i1 %icmp_ln199_10, i1 %icmp_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1857 'select' 'select_ln199_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%tmp_2833 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1858 'bitselect' 'tmp_2833' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%xor_ln199_130 = xor i1 %tmp_2833, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1859 'xor' 'xor_ln199_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%and_ln199_16 = and i1 %icmp_ln199_9, i1 %xor_ln199_130" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1860 'and' 'and_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%select_ln199_9 = select i1 %and_ln199_15, i1 %and_ln199_16, i1 %icmp_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1861 'select' 'select_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%and_ln199_17 = and i1 %and_ln199_15, i1 %icmp_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1862 'and' 'and_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%xor_ln199_9 = xor i1 %select_ln199_8, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1863 'xor' 'xor_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%or_ln199_7 = or i1 %tmp_2832, i1 %xor_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1864 'or' 'or_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%xor_ln199_10 = xor i1 %tmp_2828, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1865 'xor' 'xor_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1866 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_18 = and i1 %or_ln199_7, i1 %xor_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1866 'and' 'and_ln199_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1867 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_19 = and i1 %tmp_2832, i1 %select_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1867 'and' 'and_ln199_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%or_ln199_98 = or i1 %and_ln199_17, i1 %and_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1868 'or' 'or_ln199_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%xor_ln199_11 = xor i1 %or_ln199_98, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1869 'xor' 'xor_ln199_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%and_ln199_20 = and i1 %tmp_2828, i1 %xor_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1870 'and' 'and_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_11)   --->   "%select_ln199_10 = select i1 %and_ln199_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1871 'select' 'select_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1872 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_8 = or i1 %and_ln199_18, i1 %and_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1872 'or' 'or_ln199_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1873 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_11 = select i1 %or_ln199_8, i13 %select_ln199_10, i13 %add_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1873 'select' 'select_ln199_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1874 [1/1] (0.00ns)   --->   "%sext_ln199_3 = sext i13 %masked_kernel_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1874 'sext' 'sext_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1875 [1/1] (1.89ns)   --->   "%mul_ln199_3 = mul i24 %zext_ln199, i24 %sext_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1875 'mul' 'mul_ln199_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1876 [1/1] (0.00ns)   --->   "%tmp_2834 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1876 'bitselect' 'tmp_2834' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%trunc_ln199_3 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_3, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1877 'partselect' 'trunc_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%tmp_2835 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1878 'bitselect' 'tmp_2835' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%tmp_2836 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1879 'bitselect' 'tmp_2836' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1880 [1/1] (0.00ns)   --->   "%trunc_ln199_34 = trunc i24 %mul_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1880 'trunc' 'trunc_ln199_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1881 [1/1] (0.70ns)   --->   "%icmp_ln199_12 = icmp_ne  i5 %trunc_ln199_34, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1881 'icmp' 'icmp_ln199_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_22)   --->   "%tmp_2837 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1882 'bitselect' 'tmp_2837' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%or_ln199_9 = or i1 %tmp_2835, i1 %icmp_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1883 'or' 'or_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%and_ln199_21 = and i1 %or_ln199_9, i1 %tmp_2836" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1884 'and' 'and_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%zext_ln199_4 = zext i1 %and_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1885 'zext' 'zext_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1886 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_3 = add i13 %trunc_ln199_3, i13 %zext_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1886 'add' 'add_ln199_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1887 [1/1] (0.00ns)   --->   "%tmp_2838 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_3, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1887 'bitselect' 'tmp_2838' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_22)   --->   "%xor_ln199_12 = xor i1 %tmp_2838, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1888 'xor' 'xor_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1889 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_22 = and i1 %tmp_2837, i1 %xor_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1889 'and' 'and_ln199_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp_1096 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_3, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1890 'partselect' 'tmp_1096' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1891 [1/1] (0.70ns)   --->   "%icmp_ln199_13 = icmp_eq  i4 %tmp_1096, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1891 'icmp' 'icmp_ln199_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1892 [1/1] (0.00ns)   --->   "%tmp_1097 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_3, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1892 'partselect' 'tmp_1097' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1893 [1/1] (0.70ns)   --->   "%icmp_ln199_14 = icmp_eq  i5 %tmp_1097, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1893 'icmp' 'icmp_ln199_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1894 [1/1] (0.70ns)   --->   "%icmp_ln199_15 = icmp_eq  i5 %tmp_1097, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1894 'icmp' 'icmp_ln199_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%select_ln199_12 = select i1 %and_ln199_22, i1 %icmp_ln199_14, i1 %icmp_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1895 'select' 'select_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%tmp_2839 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1896 'bitselect' 'tmp_2839' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%xor_ln199_131 = xor i1 %tmp_2839, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1897 'xor' 'xor_ln199_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%and_ln199_23 = and i1 %icmp_ln199_13, i1 %xor_ln199_131" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1898 'and' 'and_ln199_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%select_ln199_13 = select i1 %and_ln199_22, i1 %and_ln199_23, i1 %icmp_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1899 'select' 'select_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%and_ln199_24 = and i1 %and_ln199_22, i1 %icmp_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1900 'and' 'and_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%xor_ln199_13 = xor i1 %select_ln199_12, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1901 'xor' 'xor_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%or_ln199_10 = or i1 %tmp_2838, i1 %xor_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1902 'or' 'or_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%xor_ln199_14 = xor i1 %tmp_2834, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1903 'xor' 'xor_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1904 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_25 = and i1 %or_ln199_10, i1 %xor_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1904 'and' 'and_ln199_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1905 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_26 = and i1 %tmp_2838, i1 %select_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1905 'and' 'and_ln199_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%or_ln199_99 = or i1 %and_ln199_24, i1 %and_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1906 'or' 'or_ln199_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%xor_ln199_15 = xor i1 %or_ln199_99, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1907 'xor' 'xor_ln199_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%and_ln199_27 = and i1 %tmp_2834, i1 %xor_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1908 'and' 'and_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_15)   --->   "%select_ln199_14 = select i1 %and_ln199_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1909 'select' 'select_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1910 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_11 = or i1 %and_ln199_25, i1 %and_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1910 'or' 'or_ln199_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1911 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_15 = select i1 %or_ln199_11, i13 %select_ln199_14, i13 %add_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1911 'select' 'select_ln199_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1912 [1/1] (0.00ns)   --->   "%sext_ln199_4 = sext i13 %masked_kernel_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1912 'sext' 'sext_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1913 [1/1] (0.00ns)   --->   "%zext_ln199_5 = zext i11 %denom_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1913 'zext' 'zext_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1914 [1/1] (1.89ns)   --->   "%mul_ln199_4 = mul i24 %zext_ln199_5, i24 %sext_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1914 'mul' 'mul_ln199_4' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1915 [1/1] (0.00ns)   --->   "%tmp_2873 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1915 'bitselect' 'tmp_2873' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%trunc_ln199_4 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_4, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1916 'partselect' 'trunc_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%tmp_2874 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1917 'bitselect' 'tmp_2874' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%tmp_2875 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1918 'bitselect' 'tmp_2875' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1919 [1/1] (0.00ns)   --->   "%trunc_ln199_35 = trunc i24 %mul_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1919 'trunc' 'trunc_ln199_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1920 [1/1] (0.70ns)   --->   "%icmp_ln199_16 = icmp_ne  i5 %trunc_ln199_35, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1920 'icmp' 'icmp_ln199_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_29)   --->   "%tmp_2876 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1921 'bitselect' 'tmp_2876' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%or_ln199_12 = or i1 %tmp_2874, i1 %icmp_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1922 'or' 'or_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%and_ln199_28 = and i1 %or_ln199_12, i1 %tmp_2875" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1923 'and' 'and_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%zext_ln199_6 = zext i1 %and_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1924 'zext' 'zext_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1925 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_4 = add i13 %trunc_ln199_4, i13 %zext_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1925 'add' 'add_ln199_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1926 [1/1] (0.00ns)   --->   "%tmp_2877 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_4, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1926 'bitselect' 'tmp_2877' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_29)   --->   "%xor_ln199_16 = xor i1 %tmp_2877, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1927 'xor' 'xor_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1928 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_29 = and i1 %tmp_2876, i1 %xor_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1928 'and' 'and_ln199_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1929 [1/1] (0.00ns)   --->   "%tmp_1107 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_4, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1929 'partselect' 'tmp_1107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1930 [1/1] (0.70ns)   --->   "%icmp_ln199_17 = icmp_eq  i4 %tmp_1107, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1930 'icmp' 'icmp_ln199_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1931 [1/1] (0.00ns)   --->   "%tmp_1108 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_4, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1931 'partselect' 'tmp_1108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1932 [1/1] (0.70ns)   --->   "%icmp_ln199_18 = icmp_eq  i5 %tmp_1108, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1932 'icmp' 'icmp_ln199_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1933 [1/1] (0.70ns)   --->   "%icmp_ln199_19 = icmp_eq  i5 %tmp_1108, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1933 'icmp' 'icmp_ln199_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%select_ln199_16 = select i1 %and_ln199_29, i1 %icmp_ln199_18, i1 %icmp_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1934 'select' 'select_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%tmp_2878 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1935 'bitselect' 'tmp_2878' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%xor_ln199_132 = xor i1 %tmp_2878, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1936 'xor' 'xor_ln199_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%and_ln199_30 = and i1 %icmp_ln199_17, i1 %xor_ln199_132" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1937 'and' 'and_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%select_ln199_17 = select i1 %and_ln199_29, i1 %and_ln199_30, i1 %icmp_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1938 'select' 'select_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%and_ln199_31 = and i1 %and_ln199_29, i1 %icmp_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1939 'and' 'and_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%xor_ln199_17 = xor i1 %select_ln199_16, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1940 'xor' 'xor_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%or_ln199_13 = or i1 %tmp_2877, i1 %xor_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1941 'or' 'or_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%xor_ln199_18 = xor i1 %tmp_2873, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1942 'xor' 'xor_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1943 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_32 = and i1 %or_ln199_13, i1 %xor_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1943 'and' 'and_ln199_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1944 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_33 = and i1 %tmp_2877, i1 %select_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1944 'and' 'and_ln199_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%or_ln199_100 = or i1 %and_ln199_31, i1 %and_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1945 'or' 'or_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%xor_ln199_19 = xor i1 %or_ln199_100, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1946 'xor' 'xor_ln199_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%and_ln199_34 = and i1 %tmp_2873, i1 %xor_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1947 'and' 'and_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_19)   --->   "%select_ln199_18 = select i1 %and_ln199_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1948 'select' 'select_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1949 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_14 = or i1 %and_ln199_32, i1 %and_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1949 'or' 'or_ln199_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1950 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_19 = select i1 %or_ln199_14, i13 %select_ln199_18, i13 %add_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1950 'select' 'select_ln199_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln199_5 = sext i13 %masked_kernel_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1951 'sext' 'sext_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1952 [1/1] (1.89ns)   --->   "%mul_ln199_5 = mul i24 %zext_ln199_5, i24 %sext_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1952 'mul' 'mul_ln199_5' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1953 [1/1] (0.00ns)   --->   "%tmp_2879 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1953 'bitselect' 'tmp_2879' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%trunc_ln199_5 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_5, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1954 'partselect' 'trunc_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%tmp_2880 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1955 'bitselect' 'tmp_2880' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%tmp_2881 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1956 'bitselect' 'tmp_2881' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1957 [1/1] (0.00ns)   --->   "%trunc_ln199_36 = trunc i24 %mul_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1957 'trunc' 'trunc_ln199_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1958 [1/1] (0.70ns)   --->   "%icmp_ln199_20 = icmp_ne  i5 %trunc_ln199_36, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1958 'icmp' 'icmp_ln199_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_36)   --->   "%tmp_2882 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1959 'bitselect' 'tmp_2882' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%or_ln199_15 = or i1 %tmp_2880, i1 %icmp_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1960 'or' 'or_ln199_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%and_ln199_35 = and i1 %or_ln199_15, i1 %tmp_2881" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1961 'and' 'and_ln199_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%zext_ln199_7 = zext i1 %and_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1962 'zext' 'zext_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1963 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_5 = add i13 %trunc_ln199_5, i13 %zext_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1963 'add' 'add_ln199_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1964 [1/1] (0.00ns)   --->   "%tmp_2883 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_5, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1964 'bitselect' 'tmp_2883' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_36)   --->   "%xor_ln199_20 = xor i1 %tmp_2883, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1965 'xor' 'xor_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1966 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_36 = and i1 %tmp_2882, i1 %xor_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1966 'and' 'and_ln199_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1967 [1/1] (0.00ns)   --->   "%tmp_1109 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_5, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1967 'partselect' 'tmp_1109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1968 [1/1] (0.70ns)   --->   "%icmp_ln199_21 = icmp_eq  i4 %tmp_1109, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1968 'icmp' 'icmp_ln199_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1969 [1/1] (0.00ns)   --->   "%tmp_1110 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_5, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1969 'partselect' 'tmp_1110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1970 [1/1] (0.70ns)   --->   "%icmp_ln199_22 = icmp_eq  i5 %tmp_1110, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1970 'icmp' 'icmp_ln199_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1971 [1/1] (0.70ns)   --->   "%icmp_ln199_23 = icmp_eq  i5 %tmp_1110, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1971 'icmp' 'icmp_ln199_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%select_ln199_20 = select i1 %and_ln199_36, i1 %icmp_ln199_22, i1 %icmp_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1972 'select' 'select_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%tmp_2884 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1973 'bitselect' 'tmp_2884' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%xor_ln199_133 = xor i1 %tmp_2884, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1974 'xor' 'xor_ln199_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%and_ln199_37 = and i1 %icmp_ln199_21, i1 %xor_ln199_133" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1975 'and' 'and_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%select_ln199_21 = select i1 %and_ln199_36, i1 %and_ln199_37, i1 %icmp_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1976 'select' 'select_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%and_ln199_38 = and i1 %and_ln199_36, i1 %icmp_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1977 'and' 'and_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%xor_ln199_21 = xor i1 %select_ln199_20, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1978 'xor' 'xor_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%or_ln199_16 = or i1 %tmp_2883, i1 %xor_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1979 'or' 'or_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%xor_ln199_22 = xor i1 %tmp_2879, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1980 'xor' 'xor_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1981 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_39 = and i1 %or_ln199_16, i1 %xor_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1981 'and' 'and_ln199_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1982 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_40 = and i1 %tmp_2883, i1 %select_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1982 'and' 'and_ln199_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%or_ln199_101 = or i1 %and_ln199_38, i1 %and_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1983 'or' 'or_ln199_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%xor_ln199_23 = xor i1 %or_ln199_101, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1984 'xor' 'xor_ln199_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%and_ln199_41 = and i1 %tmp_2879, i1 %xor_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1985 'and' 'and_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_23)   --->   "%select_ln199_22 = select i1 %and_ln199_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1986 'select' 'select_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1987 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_17 = or i1 %and_ln199_39, i1 %and_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1987 'or' 'or_ln199_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1988 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_23 = select i1 %or_ln199_17, i13 %select_ln199_22, i13 %add_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1988 'select' 'select_ln199_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1989 [1/1] (0.00ns)   --->   "%sext_ln199_6 = sext i13 %masked_kernel_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1989 'sext' 'sext_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1990 [1/1] (1.89ns)   --->   "%mul_ln199_6 = mul i24 %zext_ln199_5, i24 %sext_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1990 'mul' 'mul_ln199_6' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1991 [1/1] (0.00ns)   --->   "%tmp_2885 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1991 'bitselect' 'tmp_2885' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%trunc_ln199_6 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_6, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1992 'partselect' 'trunc_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%tmp_2886 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1993 'bitselect' 'tmp_2886' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%tmp_2887 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1994 'bitselect' 'tmp_2887' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1995 [1/1] (0.00ns)   --->   "%trunc_ln199_37 = trunc i24 %mul_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1995 'trunc' 'trunc_ln199_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1996 [1/1] (0.70ns)   --->   "%icmp_ln199_24 = icmp_ne  i5 %trunc_ln199_37, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1996 'icmp' 'icmp_ln199_24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_43)   --->   "%tmp_2888 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1997 'bitselect' 'tmp_2888' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%or_ln199_18 = or i1 %tmp_2886, i1 %icmp_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1998 'or' 'or_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%and_ln199_42 = and i1 %or_ln199_18, i1 %tmp_2887" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1999 'and' 'and_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%zext_ln199_8 = zext i1 %and_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2000 'zext' 'zext_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2001 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_6 = add i13 %trunc_ln199_6, i13 %zext_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2001 'add' 'add_ln199_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2002 [1/1] (0.00ns)   --->   "%tmp_2889 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_6, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2002 'bitselect' 'tmp_2889' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_43)   --->   "%xor_ln199_24 = xor i1 %tmp_2889, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2003 'xor' 'xor_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2004 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_43 = and i1 %tmp_2888, i1 %xor_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2004 'and' 'and_ln199_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2005 [1/1] (0.00ns)   --->   "%tmp_1111 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_6, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2005 'partselect' 'tmp_1111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2006 [1/1] (0.70ns)   --->   "%icmp_ln199_25 = icmp_eq  i4 %tmp_1111, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2006 'icmp' 'icmp_ln199_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2007 [1/1] (0.00ns)   --->   "%tmp_1112 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_6, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2007 'partselect' 'tmp_1112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2008 [1/1] (0.70ns)   --->   "%icmp_ln199_26 = icmp_eq  i5 %tmp_1112, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2008 'icmp' 'icmp_ln199_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2009 [1/1] (0.70ns)   --->   "%icmp_ln199_27 = icmp_eq  i5 %tmp_1112, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2009 'icmp' 'icmp_ln199_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%select_ln199_24 = select i1 %and_ln199_43, i1 %icmp_ln199_26, i1 %icmp_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2010 'select' 'select_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%tmp_2890 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2011 'bitselect' 'tmp_2890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%xor_ln199_134 = xor i1 %tmp_2890, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2012 'xor' 'xor_ln199_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%and_ln199_44 = and i1 %icmp_ln199_25, i1 %xor_ln199_134" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2013 'and' 'and_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%select_ln199_25 = select i1 %and_ln199_43, i1 %and_ln199_44, i1 %icmp_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2014 'select' 'select_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%and_ln199_45 = and i1 %and_ln199_43, i1 %icmp_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2015 'and' 'and_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%xor_ln199_25 = xor i1 %select_ln199_24, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2016 'xor' 'xor_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%or_ln199_19 = or i1 %tmp_2889, i1 %xor_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2017 'or' 'or_ln199_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%xor_ln199_26 = xor i1 %tmp_2885, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2018 'xor' 'xor_ln199_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2019 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_46 = and i1 %or_ln199_19, i1 %xor_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2019 'and' 'and_ln199_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2020 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_47 = and i1 %tmp_2889, i1 %select_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2020 'and' 'and_ln199_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%or_ln199_102 = or i1 %and_ln199_45, i1 %and_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2021 'or' 'or_ln199_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%xor_ln199_27 = xor i1 %or_ln199_102, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2022 'xor' 'xor_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%and_ln199_48 = and i1 %tmp_2885, i1 %xor_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2023 'and' 'and_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_27)   --->   "%select_ln199_26 = select i1 %and_ln199_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2024 'select' 'select_ln199_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2025 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_20 = or i1 %and_ln199_46, i1 %and_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2025 'or' 'or_ln199_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2026 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_27 = select i1 %or_ln199_20, i13 %select_ln199_26, i13 %add_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2026 'select' 'select_ln199_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2027 [1/1] (0.00ns)   --->   "%sext_ln199_7 = sext i13 %masked_kernel_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2027 'sext' 'sext_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2028 [1/1] (1.89ns)   --->   "%mul_ln199_7 = mul i24 %zext_ln199_5, i24 %sext_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2028 'mul' 'mul_ln199_7' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2029 [1/1] (0.00ns)   --->   "%tmp_2891 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2029 'bitselect' 'tmp_2891' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%trunc_ln199_7 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_7, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2030 'partselect' 'trunc_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%tmp_2892 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2031 'bitselect' 'tmp_2892' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%tmp_2893 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2032 'bitselect' 'tmp_2893' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2033 [1/1] (0.00ns)   --->   "%trunc_ln199_38 = trunc i24 %mul_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2033 'trunc' 'trunc_ln199_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2034 [1/1] (0.70ns)   --->   "%icmp_ln199_28 = icmp_ne  i5 %trunc_ln199_38, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2034 'icmp' 'icmp_ln199_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_50)   --->   "%tmp_2894 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2035 'bitselect' 'tmp_2894' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%or_ln199_21 = or i1 %tmp_2892, i1 %icmp_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2036 'or' 'or_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%and_ln199_49 = and i1 %or_ln199_21, i1 %tmp_2893" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2037 'and' 'and_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%zext_ln199_9 = zext i1 %and_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2038 'zext' 'zext_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2039 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_7 = add i13 %trunc_ln199_7, i13 %zext_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2039 'add' 'add_ln199_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2040 [1/1] (0.00ns)   --->   "%tmp_2895 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_7, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2040 'bitselect' 'tmp_2895' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_50)   --->   "%xor_ln199_28 = xor i1 %tmp_2895, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2041 'xor' 'xor_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2042 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_50 = and i1 %tmp_2894, i1 %xor_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2042 'and' 'and_ln199_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp_1113 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_7, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2043 'partselect' 'tmp_1113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2044 [1/1] (0.70ns)   --->   "%icmp_ln199_29 = icmp_eq  i4 %tmp_1113, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2044 'icmp' 'icmp_ln199_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2045 [1/1] (0.00ns)   --->   "%tmp_1114 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_7, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2045 'partselect' 'tmp_1114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2046 [1/1] (0.70ns)   --->   "%icmp_ln199_30 = icmp_eq  i5 %tmp_1114, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2046 'icmp' 'icmp_ln199_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2047 [1/1] (0.70ns)   --->   "%icmp_ln199_31 = icmp_eq  i5 %tmp_1114, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2047 'icmp' 'icmp_ln199_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%select_ln199_28 = select i1 %and_ln199_50, i1 %icmp_ln199_30, i1 %icmp_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2048 'select' 'select_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%tmp_2896 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2049 'bitselect' 'tmp_2896' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%xor_ln199_135 = xor i1 %tmp_2896, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2050 'xor' 'xor_ln199_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%and_ln199_51 = and i1 %icmp_ln199_29, i1 %xor_ln199_135" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2051 'and' 'and_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%select_ln199_29 = select i1 %and_ln199_50, i1 %and_ln199_51, i1 %icmp_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2052 'select' 'select_ln199_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%and_ln199_52 = and i1 %and_ln199_50, i1 %icmp_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2053 'and' 'and_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%xor_ln199_29 = xor i1 %select_ln199_28, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2054 'xor' 'xor_ln199_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%or_ln199_22 = or i1 %tmp_2895, i1 %xor_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2055 'or' 'or_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%xor_ln199_30 = xor i1 %tmp_2891, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2056 'xor' 'xor_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2057 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_53 = and i1 %or_ln199_22, i1 %xor_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2057 'and' 'and_ln199_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2058 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_54 = and i1 %tmp_2895, i1 %select_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2058 'and' 'and_ln199_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%or_ln199_103 = or i1 %and_ln199_52, i1 %and_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2059 'or' 'or_ln199_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%xor_ln199_31 = xor i1 %or_ln199_103, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2060 'xor' 'xor_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%and_ln199_55 = and i1 %tmp_2891, i1 %xor_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2061 'and' 'and_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_31)   --->   "%select_ln199_30 = select i1 %and_ln199_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2062 'select' 'select_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2063 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_23 = or i1 %and_ln199_53, i1 %and_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2063 'or' 'or_ln199_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2064 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_31 = select i1 %or_ln199_23, i13 %select_ln199_30, i13 %add_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2064 'select' 'select_ln199_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln199_8 = sext i13 %masked_kernel_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2065 'sext' 'sext_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2066 [1/1] (0.00ns)   --->   "%zext_ln199_10 = zext i11 %denom_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2066 'zext' 'zext_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2067 [1/1] (1.89ns)   --->   "%mul_ln199_8 = mul i24 %zext_ln199_10, i24 %sext_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2067 'mul' 'mul_ln199_8' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2068 [1/1] (0.00ns)   --->   "%tmp_2930 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2068 'bitselect' 'tmp_2930' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%trunc_ln199_8 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_8, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2069 'partselect' 'trunc_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%tmp_2931 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2070 'bitselect' 'tmp_2931' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%tmp_2932 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2071 'bitselect' 'tmp_2932' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2072 [1/1] (0.00ns)   --->   "%trunc_ln199_39 = trunc i24 %mul_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2072 'trunc' 'trunc_ln199_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2073 [1/1] (0.70ns)   --->   "%icmp_ln199_32 = icmp_ne  i5 %trunc_ln199_39, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2073 'icmp' 'icmp_ln199_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_57)   --->   "%tmp_2933 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2074 'bitselect' 'tmp_2933' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%or_ln199_24 = or i1 %tmp_2931, i1 %icmp_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2075 'or' 'or_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%and_ln199_56 = and i1 %or_ln199_24, i1 %tmp_2932" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2076 'and' 'and_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%zext_ln199_11 = zext i1 %and_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2077 'zext' 'zext_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2078 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_8 = add i13 %trunc_ln199_8, i13 %zext_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2078 'add' 'add_ln199_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2079 [1/1] (0.00ns)   --->   "%tmp_2934 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_8, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2079 'bitselect' 'tmp_2934' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_57)   --->   "%xor_ln199_32 = xor i1 %tmp_2934, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2080 'xor' 'xor_ln199_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2081 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_57 = and i1 %tmp_2933, i1 %xor_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2081 'and' 'and_ln199_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2082 [1/1] (0.00ns)   --->   "%tmp_1124 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_8, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2082 'partselect' 'tmp_1124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2083 [1/1] (0.70ns)   --->   "%icmp_ln199_33 = icmp_eq  i4 %tmp_1124, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2083 'icmp' 'icmp_ln199_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_1125 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_8, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2084 'partselect' 'tmp_1125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2085 [1/1] (0.70ns)   --->   "%icmp_ln199_34 = icmp_eq  i5 %tmp_1125, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2085 'icmp' 'icmp_ln199_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2086 [1/1] (0.70ns)   --->   "%icmp_ln199_35 = icmp_eq  i5 %tmp_1125, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2086 'icmp' 'icmp_ln199_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%select_ln199_32 = select i1 %and_ln199_57, i1 %icmp_ln199_34, i1 %icmp_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2087 'select' 'select_ln199_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%tmp_2935 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2088 'bitselect' 'tmp_2935' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%xor_ln199_136 = xor i1 %tmp_2935, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2089 'xor' 'xor_ln199_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%and_ln199_58 = and i1 %icmp_ln199_33, i1 %xor_ln199_136" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2090 'and' 'and_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%select_ln199_33 = select i1 %and_ln199_57, i1 %and_ln199_58, i1 %icmp_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2091 'select' 'select_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%and_ln199_59 = and i1 %and_ln199_57, i1 %icmp_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2092 'and' 'and_ln199_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%xor_ln199_33 = xor i1 %select_ln199_32, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2093 'xor' 'xor_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%or_ln199_25 = or i1 %tmp_2934, i1 %xor_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2094 'or' 'or_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%xor_ln199_34 = xor i1 %tmp_2930, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2095 'xor' 'xor_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2096 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_60 = and i1 %or_ln199_25, i1 %xor_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2096 'and' 'and_ln199_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2097 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_61 = and i1 %tmp_2934, i1 %select_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2097 'and' 'and_ln199_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%or_ln199_104 = or i1 %and_ln199_59, i1 %and_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2098 'or' 'or_ln199_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%xor_ln199_35 = xor i1 %or_ln199_104, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2099 'xor' 'xor_ln199_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%and_ln199_62 = and i1 %tmp_2930, i1 %xor_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2100 'and' 'and_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_35)   --->   "%select_ln199_34 = select i1 %and_ln199_60, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2101 'select' 'select_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2102 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_26 = or i1 %and_ln199_60, i1 %and_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2102 'or' 'or_ln199_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2103 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_35 = select i1 %or_ln199_26, i13 %select_ln199_34, i13 %add_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2103 'select' 'select_ln199_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln199_9 = sext i13 %masked_kernel_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2104 'sext' 'sext_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2105 [1/1] (1.89ns)   --->   "%mul_ln199_9 = mul i24 %zext_ln199_10, i24 %sext_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2105 'mul' 'mul_ln199_9' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2106 [1/1] (0.00ns)   --->   "%tmp_2936 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2106 'bitselect' 'tmp_2936' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%trunc_ln199_9 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_9, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2107 'partselect' 'trunc_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%tmp_2937 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2108 'bitselect' 'tmp_2937' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%tmp_2938 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2109 'bitselect' 'tmp_2938' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2110 [1/1] (0.00ns)   --->   "%trunc_ln199_40 = trunc i24 %mul_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2110 'trunc' 'trunc_ln199_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2111 [1/1] (0.70ns)   --->   "%icmp_ln199_36 = icmp_ne  i5 %trunc_ln199_40, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2111 'icmp' 'icmp_ln199_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_64)   --->   "%tmp_2939 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2112 'bitselect' 'tmp_2939' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%or_ln199_27 = or i1 %tmp_2937, i1 %icmp_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2113 'or' 'or_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%and_ln199_63 = and i1 %or_ln199_27, i1 %tmp_2938" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2114 'and' 'and_ln199_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%zext_ln199_12 = zext i1 %and_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2115 'zext' 'zext_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2116 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_9 = add i13 %trunc_ln199_9, i13 %zext_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2116 'add' 'add_ln199_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2117 [1/1] (0.00ns)   --->   "%tmp_2940 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_9, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2117 'bitselect' 'tmp_2940' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_64)   --->   "%xor_ln199_36 = xor i1 %tmp_2940, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2118 'xor' 'xor_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2119 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_64 = and i1 %tmp_2939, i1 %xor_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2119 'and' 'and_ln199_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2120 [1/1] (0.00ns)   --->   "%tmp_1126 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_9, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2120 'partselect' 'tmp_1126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2121 [1/1] (0.70ns)   --->   "%icmp_ln199_37 = icmp_eq  i4 %tmp_1126, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2121 'icmp' 'icmp_ln199_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2122 [1/1] (0.00ns)   --->   "%tmp_1127 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_9, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2122 'partselect' 'tmp_1127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2123 [1/1] (0.70ns)   --->   "%icmp_ln199_38 = icmp_eq  i5 %tmp_1127, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2123 'icmp' 'icmp_ln199_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2124 [1/1] (0.70ns)   --->   "%icmp_ln199_39 = icmp_eq  i5 %tmp_1127, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2124 'icmp' 'icmp_ln199_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%select_ln199_36 = select i1 %and_ln199_64, i1 %icmp_ln199_38, i1 %icmp_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2125 'select' 'select_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%tmp_2941 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2126 'bitselect' 'tmp_2941' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%xor_ln199_137 = xor i1 %tmp_2941, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2127 'xor' 'xor_ln199_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%and_ln199_65 = and i1 %icmp_ln199_37, i1 %xor_ln199_137" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2128 'and' 'and_ln199_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%select_ln199_37 = select i1 %and_ln199_64, i1 %and_ln199_65, i1 %icmp_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2129 'select' 'select_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%and_ln199_66 = and i1 %and_ln199_64, i1 %icmp_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2130 'and' 'and_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%xor_ln199_37 = xor i1 %select_ln199_36, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2131 'xor' 'xor_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%or_ln199_28 = or i1 %tmp_2940, i1 %xor_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2132 'or' 'or_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%xor_ln199_38 = xor i1 %tmp_2936, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2133 'xor' 'xor_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2134 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_67 = and i1 %or_ln199_28, i1 %xor_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2134 'and' 'and_ln199_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2135 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_68 = and i1 %tmp_2940, i1 %select_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2135 'and' 'and_ln199_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%or_ln199_105 = or i1 %and_ln199_66, i1 %and_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2136 'or' 'or_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%xor_ln199_39 = xor i1 %or_ln199_105, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2137 'xor' 'xor_ln199_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%and_ln199_69 = and i1 %tmp_2936, i1 %xor_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2138 'and' 'and_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_39)   --->   "%select_ln199_38 = select i1 %and_ln199_67, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2139 'select' 'select_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2140 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_29 = or i1 %and_ln199_67, i1 %and_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2140 'or' 'or_ln199_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2141 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_39 = select i1 %or_ln199_29, i13 %select_ln199_38, i13 %add_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2141 'select' 'select_ln199_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln199_10 = sext i13 %masked_kernel_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2142 'sext' 'sext_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2143 [1/1] (1.89ns)   --->   "%mul_ln199_10 = mul i24 %zext_ln199_10, i24 %sext_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2143 'mul' 'mul_ln199_10' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2144 [1/1] (0.00ns)   --->   "%tmp_2942 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2144 'bitselect' 'tmp_2942' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%trunc_ln199_s = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_10, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2145 'partselect' 'trunc_ln199_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%tmp_2943 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2146 'bitselect' 'tmp_2943' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%tmp_2944 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2147 'bitselect' 'tmp_2944' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2148 [1/1] (0.00ns)   --->   "%trunc_ln199_41 = trunc i24 %mul_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2148 'trunc' 'trunc_ln199_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2149 [1/1] (0.70ns)   --->   "%icmp_ln199_40 = icmp_ne  i5 %trunc_ln199_41, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2149 'icmp' 'icmp_ln199_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_71)   --->   "%tmp_2945 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2150 'bitselect' 'tmp_2945' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%or_ln199_30 = or i1 %tmp_2943, i1 %icmp_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2151 'or' 'or_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%and_ln199_70 = and i1 %or_ln199_30, i1 %tmp_2944" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2152 'and' 'and_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%zext_ln199_13 = zext i1 %and_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2153 'zext' 'zext_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2154 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_10 = add i13 %trunc_ln199_s, i13 %zext_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2154 'add' 'add_ln199_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2155 [1/1] (0.00ns)   --->   "%tmp_2946 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_10, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2155 'bitselect' 'tmp_2946' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_71)   --->   "%xor_ln199_40 = xor i1 %tmp_2946, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2156 'xor' 'xor_ln199_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2157 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_71 = and i1 %tmp_2945, i1 %xor_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2157 'and' 'and_ln199_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2158 [1/1] (0.00ns)   --->   "%tmp_1128 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_10, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2158 'partselect' 'tmp_1128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2159 [1/1] (0.70ns)   --->   "%icmp_ln199_41 = icmp_eq  i4 %tmp_1128, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2159 'icmp' 'icmp_ln199_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2160 [1/1] (0.00ns)   --->   "%tmp_1129 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_10, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2160 'partselect' 'tmp_1129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2161 [1/1] (0.70ns)   --->   "%icmp_ln199_42 = icmp_eq  i5 %tmp_1129, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2161 'icmp' 'icmp_ln199_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2162 [1/1] (0.70ns)   --->   "%icmp_ln199_43 = icmp_eq  i5 %tmp_1129, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2162 'icmp' 'icmp_ln199_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%select_ln199_40 = select i1 %and_ln199_71, i1 %icmp_ln199_42, i1 %icmp_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2163 'select' 'select_ln199_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%tmp_2947 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2164 'bitselect' 'tmp_2947' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%xor_ln199_138 = xor i1 %tmp_2947, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2165 'xor' 'xor_ln199_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%and_ln199_72 = and i1 %icmp_ln199_41, i1 %xor_ln199_138" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2166 'and' 'and_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%select_ln199_41 = select i1 %and_ln199_71, i1 %and_ln199_72, i1 %icmp_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2167 'select' 'select_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%and_ln199_73 = and i1 %and_ln199_71, i1 %icmp_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2168 'and' 'and_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%xor_ln199_41 = xor i1 %select_ln199_40, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2169 'xor' 'xor_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%or_ln199_31 = or i1 %tmp_2946, i1 %xor_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2170 'or' 'or_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%xor_ln199_42 = xor i1 %tmp_2942, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2171 'xor' 'xor_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2172 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_74 = and i1 %or_ln199_31, i1 %xor_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2172 'and' 'and_ln199_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2173 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_75 = and i1 %tmp_2946, i1 %select_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2173 'and' 'and_ln199_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%or_ln199_106 = or i1 %and_ln199_73, i1 %and_ln199_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2174 'or' 'or_ln199_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%xor_ln199_43 = xor i1 %or_ln199_106, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2175 'xor' 'xor_ln199_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%and_ln199_76 = and i1 %tmp_2942, i1 %xor_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2176 'and' 'and_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_43)   --->   "%select_ln199_42 = select i1 %and_ln199_74, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2177 'select' 'select_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2178 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_32 = or i1 %and_ln199_74, i1 %and_ln199_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2178 'or' 'or_ln199_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2179 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_43 = select i1 %or_ln199_32, i13 %select_ln199_42, i13 %add_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2179 'select' 'select_ln199_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2180 [1/1] (0.00ns)   --->   "%sext_ln199_11 = sext i13 %masked_kernel_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2180 'sext' 'sext_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2181 [1/1] (1.89ns)   --->   "%mul_ln199_11 = mul i24 %zext_ln199_10, i24 %sext_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2181 'mul' 'mul_ln199_11' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2182 [1/1] (0.00ns)   --->   "%tmp_2948 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2182 'bitselect' 'tmp_2948' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%trunc_ln199_10 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_11, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2183 'partselect' 'trunc_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%tmp_2949 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2184 'bitselect' 'tmp_2949' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%tmp_2950 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2185 'bitselect' 'tmp_2950' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2186 [1/1] (0.00ns)   --->   "%trunc_ln199_42 = trunc i24 %mul_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2186 'trunc' 'trunc_ln199_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2187 [1/1] (0.70ns)   --->   "%icmp_ln199_44 = icmp_ne  i5 %trunc_ln199_42, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2187 'icmp' 'icmp_ln199_44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_78)   --->   "%tmp_2951 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2188 'bitselect' 'tmp_2951' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%or_ln199_33 = or i1 %tmp_2949, i1 %icmp_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2189 'or' 'or_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%and_ln199_77 = and i1 %or_ln199_33, i1 %tmp_2950" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2190 'and' 'and_ln199_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%zext_ln199_14 = zext i1 %and_ln199_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2191 'zext' 'zext_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2192 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_11 = add i13 %trunc_ln199_10, i13 %zext_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2192 'add' 'add_ln199_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2193 [1/1] (0.00ns)   --->   "%tmp_2952 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_11, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2193 'bitselect' 'tmp_2952' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_78)   --->   "%xor_ln199_44 = xor i1 %tmp_2952, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2194 'xor' 'xor_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2195 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_78 = and i1 %tmp_2951, i1 %xor_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2195 'and' 'and_ln199_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2196 [1/1] (0.00ns)   --->   "%tmp_1130 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_11, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2196 'partselect' 'tmp_1130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2197 [1/1] (0.70ns)   --->   "%icmp_ln199_45 = icmp_eq  i4 %tmp_1130, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2197 'icmp' 'icmp_ln199_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2198 [1/1] (0.00ns)   --->   "%tmp_1131 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_11, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2198 'partselect' 'tmp_1131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2199 [1/1] (0.70ns)   --->   "%icmp_ln199_46 = icmp_eq  i5 %tmp_1131, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2199 'icmp' 'icmp_ln199_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2200 [1/1] (0.70ns)   --->   "%icmp_ln199_47 = icmp_eq  i5 %tmp_1131, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2200 'icmp' 'icmp_ln199_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%select_ln199_44 = select i1 %and_ln199_78, i1 %icmp_ln199_46, i1 %icmp_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2201 'select' 'select_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%tmp_2953 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2202 'bitselect' 'tmp_2953' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%xor_ln199_139 = xor i1 %tmp_2953, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2203 'xor' 'xor_ln199_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%and_ln199_79 = and i1 %icmp_ln199_45, i1 %xor_ln199_139" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2204 'and' 'and_ln199_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%select_ln199_45 = select i1 %and_ln199_78, i1 %and_ln199_79, i1 %icmp_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2205 'select' 'select_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%and_ln199_80 = and i1 %and_ln199_78, i1 %icmp_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2206 'and' 'and_ln199_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%xor_ln199_45 = xor i1 %select_ln199_44, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2207 'xor' 'xor_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%or_ln199_34 = or i1 %tmp_2952, i1 %xor_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2208 'or' 'or_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%xor_ln199_46 = xor i1 %tmp_2948, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2209 'xor' 'xor_ln199_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2210 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_81 = and i1 %or_ln199_34, i1 %xor_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2210 'and' 'and_ln199_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2211 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_82 = and i1 %tmp_2952, i1 %select_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2211 'and' 'and_ln199_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%or_ln199_107 = or i1 %and_ln199_80, i1 %and_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2212 'or' 'or_ln199_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%xor_ln199_47 = xor i1 %or_ln199_107, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2213 'xor' 'xor_ln199_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%and_ln199_83 = and i1 %tmp_2948, i1 %xor_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2214 'and' 'and_ln199_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_47)   --->   "%select_ln199_46 = select i1 %and_ln199_81, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2215 'select' 'select_ln199_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2216 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_35 = or i1 %and_ln199_81, i1 %and_ln199_83" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2216 'or' 'or_ln199_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2217 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_47 = select i1 %or_ln199_35, i13 %select_ln199_46, i13 %add_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2217 'select' 'select_ln199_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln199_12 = sext i13 %masked_kernel_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2218 'sext' 'sext_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2219 [1/1] (0.00ns)   --->   "%zext_ln199_15 = zext i11 %denom_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2219 'zext' 'zext_ln199_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2220 [1/1] (1.89ns)   --->   "%mul_ln199_12 = mul i24 %zext_ln199_15, i24 %sext_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2220 'mul' 'mul_ln199_12' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2221 [1/1] (0.00ns)   --->   "%tmp_2987 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2221 'bitselect' 'tmp_2987' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%trunc_ln199_11 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_12, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2222 'partselect' 'trunc_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%tmp_2988 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2223 'bitselect' 'tmp_2988' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%tmp_2989 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2224 'bitselect' 'tmp_2989' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2225 [1/1] (0.00ns)   --->   "%trunc_ln199_43 = trunc i24 %mul_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2225 'trunc' 'trunc_ln199_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2226 [1/1] (0.70ns)   --->   "%icmp_ln199_48 = icmp_ne  i5 %trunc_ln199_43, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2226 'icmp' 'icmp_ln199_48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_85)   --->   "%tmp_2990 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2227 'bitselect' 'tmp_2990' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%or_ln199_36 = or i1 %tmp_2988, i1 %icmp_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2228 'or' 'or_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%and_ln199_84 = and i1 %or_ln199_36, i1 %tmp_2989" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2229 'and' 'and_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%zext_ln199_16 = zext i1 %and_ln199_84" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2230 'zext' 'zext_ln199_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2231 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_12 = add i13 %trunc_ln199_11, i13 %zext_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2231 'add' 'add_ln199_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2232 [1/1] (0.00ns)   --->   "%tmp_2991 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_12, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2232 'bitselect' 'tmp_2991' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_85)   --->   "%xor_ln199_48 = xor i1 %tmp_2991, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2233 'xor' 'xor_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2234 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_85 = and i1 %tmp_2990, i1 %xor_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2234 'and' 'and_ln199_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2235 [1/1] (0.00ns)   --->   "%tmp_1141 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_12, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2235 'partselect' 'tmp_1141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2236 [1/1] (0.70ns)   --->   "%icmp_ln199_49 = icmp_eq  i4 %tmp_1141, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2236 'icmp' 'icmp_ln199_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2237 [1/1] (0.00ns)   --->   "%tmp_1142 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_12, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2237 'partselect' 'tmp_1142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2238 [1/1] (0.70ns)   --->   "%icmp_ln199_50 = icmp_eq  i5 %tmp_1142, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2238 'icmp' 'icmp_ln199_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2239 [1/1] (0.70ns)   --->   "%icmp_ln199_51 = icmp_eq  i5 %tmp_1142, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2239 'icmp' 'icmp_ln199_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%select_ln199_48 = select i1 %and_ln199_85, i1 %icmp_ln199_50, i1 %icmp_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2240 'select' 'select_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%tmp_2992 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2241 'bitselect' 'tmp_2992' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%xor_ln199_140 = xor i1 %tmp_2992, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2242 'xor' 'xor_ln199_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%and_ln199_86 = and i1 %icmp_ln199_49, i1 %xor_ln199_140" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2243 'and' 'and_ln199_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%select_ln199_49 = select i1 %and_ln199_85, i1 %and_ln199_86, i1 %icmp_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2244 'select' 'select_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%and_ln199_87 = and i1 %and_ln199_85, i1 %icmp_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2245 'and' 'and_ln199_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%xor_ln199_49 = xor i1 %select_ln199_48, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2246 'xor' 'xor_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%or_ln199_37 = or i1 %tmp_2991, i1 %xor_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2247 'or' 'or_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%xor_ln199_50 = xor i1 %tmp_2987, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2248 'xor' 'xor_ln199_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2249 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_88 = and i1 %or_ln199_37, i1 %xor_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2249 'and' 'and_ln199_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2250 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_89 = and i1 %tmp_2991, i1 %select_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2250 'and' 'and_ln199_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%or_ln199_108 = or i1 %and_ln199_87, i1 %and_ln199_89" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2251 'or' 'or_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%xor_ln199_51 = xor i1 %or_ln199_108, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2252 'xor' 'xor_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%and_ln199_90 = and i1 %tmp_2987, i1 %xor_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2253 'and' 'and_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_51)   --->   "%select_ln199_50 = select i1 %and_ln199_88, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2254 'select' 'select_ln199_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2255 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_38 = or i1 %and_ln199_88, i1 %and_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2255 'or' 'or_ln199_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2256 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_51 = select i1 %or_ln199_38, i13 %select_ln199_50, i13 %add_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2256 'select' 'select_ln199_51' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln199_13 = sext i13 %masked_kernel_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2257 'sext' 'sext_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2258 [1/1] (1.89ns)   --->   "%mul_ln199_13 = mul i24 %zext_ln199_15, i24 %sext_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2258 'mul' 'mul_ln199_13' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2259 [1/1] (0.00ns)   --->   "%tmp_2993 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2259 'bitselect' 'tmp_2993' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%trunc_ln199_12 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_13, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2260 'partselect' 'trunc_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%tmp_2994 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2261 'bitselect' 'tmp_2994' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%tmp_2995 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2262 'bitselect' 'tmp_2995' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2263 [1/1] (0.00ns)   --->   "%trunc_ln199_44 = trunc i24 %mul_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2263 'trunc' 'trunc_ln199_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2264 [1/1] (0.70ns)   --->   "%icmp_ln199_52 = icmp_ne  i5 %trunc_ln199_44, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2264 'icmp' 'icmp_ln199_52' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_92)   --->   "%tmp_2996 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2265 'bitselect' 'tmp_2996' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%or_ln199_39 = or i1 %tmp_2994, i1 %icmp_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2266 'or' 'or_ln199_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%and_ln199_91 = and i1 %or_ln199_39, i1 %tmp_2995" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2267 'and' 'and_ln199_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%zext_ln199_17 = zext i1 %and_ln199_91" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2268 'zext' 'zext_ln199_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2269 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_13 = add i13 %trunc_ln199_12, i13 %zext_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2269 'add' 'add_ln199_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2270 [1/1] (0.00ns)   --->   "%tmp_2997 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_13, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2270 'bitselect' 'tmp_2997' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_92)   --->   "%xor_ln199_52 = xor i1 %tmp_2997, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2271 'xor' 'xor_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2272 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_92 = and i1 %tmp_2996, i1 %xor_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2272 'and' 'and_ln199_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2273 [1/1] (0.00ns)   --->   "%tmp_1143 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_13, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2273 'partselect' 'tmp_1143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2274 [1/1] (0.70ns)   --->   "%icmp_ln199_53 = icmp_eq  i4 %tmp_1143, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2274 'icmp' 'icmp_ln199_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2275 [1/1] (0.00ns)   --->   "%tmp_1144 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_13, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2275 'partselect' 'tmp_1144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2276 [1/1] (0.70ns)   --->   "%icmp_ln199_54 = icmp_eq  i5 %tmp_1144, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2276 'icmp' 'icmp_ln199_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2277 [1/1] (0.70ns)   --->   "%icmp_ln199_55 = icmp_eq  i5 %tmp_1144, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2277 'icmp' 'icmp_ln199_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%select_ln199_52 = select i1 %and_ln199_92, i1 %icmp_ln199_54, i1 %icmp_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2278 'select' 'select_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%tmp_2998 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2279 'bitselect' 'tmp_2998' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%xor_ln199_141 = xor i1 %tmp_2998, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2280 'xor' 'xor_ln199_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%and_ln199_93 = and i1 %icmp_ln199_53, i1 %xor_ln199_141" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2281 'and' 'and_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%select_ln199_53 = select i1 %and_ln199_92, i1 %and_ln199_93, i1 %icmp_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2282 'select' 'select_ln199_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%and_ln199_94 = and i1 %and_ln199_92, i1 %icmp_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2283 'and' 'and_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%xor_ln199_53 = xor i1 %select_ln199_52, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2284 'xor' 'xor_ln199_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%or_ln199_40 = or i1 %tmp_2997, i1 %xor_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2285 'or' 'or_ln199_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%xor_ln199_54 = xor i1 %tmp_2993, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2286 'xor' 'xor_ln199_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2287 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_95 = and i1 %or_ln199_40, i1 %xor_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2287 'and' 'and_ln199_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2288 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_96 = and i1 %tmp_2997, i1 %select_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2288 'and' 'and_ln199_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%or_ln199_109 = or i1 %and_ln199_94, i1 %and_ln199_96" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2289 'or' 'or_ln199_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%xor_ln199_55 = xor i1 %or_ln199_109, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2290 'xor' 'xor_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%and_ln199_97 = and i1 %tmp_2993, i1 %xor_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2291 'and' 'and_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_55)   --->   "%select_ln199_54 = select i1 %and_ln199_95, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2292 'select' 'select_ln199_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2293 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_41 = or i1 %and_ln199_95, i1 %and_ln199_97" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2293 'or' 'or_ln199_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2294 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_55 = select i1 %or_ln199_41, i13 %select_ln199_54, i13 %add_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2294 'select' 'select_ln199_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln199_14 = sext i13 %masked_kernel_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2295 'sext' 'sext_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2296 [1/1] (1.89ns)   --->   "%mul_ln199_14 = mul i24 %zext_ln199_15, i24 %sext_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2296 'mul' 'mul_ln199_14' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2297 [1/1] (0.00ns)   --->   "%tmp_2999 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2297 'bitselect' 'tmp_2999' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%trunc_ln199_13 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_14, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2298 'partselect' 'trunc_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%tmp_3000 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2299 'bitselect' 'tmp_3000' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%tmp_3001 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2300 'bitselect' 'tmp_3001' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2301 [1/1] (0.00ns)   --->   "%trunc_ln199_45 = trunc i24 %mul_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2301 'trunc' 'trunc_ln199_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2302 [1/1] (0.70ns)   --->   "%icmp_ln199_56 = icmp_ne  i5 %trunc_ln199_45, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2302 'icmp' 'icmp_ln199_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_99)   --->   "%tmp_3002 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2303 'bitselect' 'tmp_3002' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%or_ln199_42 = or i1 %tmp_3000, i1 %icmp_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2304 'or' 'or_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%and_ln199_98 = and i1 %or_ln199_42, i1 %tmp_3001" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2305 'and' 'and_ln199_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%zext_ln199_18 = zext i1 %and_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2306 'zext' 'zext_ln199_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2307 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_14 = add i13 %trunc_ln199_13, i13 %zext_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2307 'add' 'add_ln199_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2308 [1/1] (0.00ns)   --->   "%tmp_3003 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_14, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2308 'bitselect' 'tmp_3003' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_99)   --->   "%xor_ln199_56 = xor i1 %tmp_3003, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2309 'xor' 'xor_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2310 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_99 = and i1 %tmp_3002, i1 %xor_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2310 'and' 'and_ln199_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2311 [1/1] (0.00ns)   --->   "%tmp_1145 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_14, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2311 'partselect' 'tmp_1145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2312 [1/1] (0.70ns)   --->   "%icmp_ln199_57 = icmp_eq  i4 %tmp_1145, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2312 'icmp' 'icmp_ln199_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2313 [1/1] (0.00ns)   --->   "%tmp_1146 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_14, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2313 'partselect' 'tmp_1146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2314 [1/1] (0.70ns)   --->   "%icmp_ln199_58 = icmp_eq  i5 %tmp_1146, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2314 'icmp' 'icmp_ln199_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2315 [1/1] (0.70ns)   --->   "%icmp_ln199_59 = icmp_eq  i5 %tmp_1146, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2315 'icmp' 'icmp_ln199_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%select_ln199_56 = select i1 %and_ln199_99, i1 %icmp_ln199_58, i1 %icmp_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2316 'select' 'select_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%tmp_3004 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2317 'bitselect' 'tmp_3004' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%xor_ln199_142 = xor i1 %tmp_3004, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2318 'xor' 'xor_ln199_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%and_ln199_100 = and i1 %icmp_ln199_57, i1 %xor_ln199_142" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2319 'and' 'and_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%select_ln199_57 = select i1 %and_ln199_99, i1 %and_ln199_100, i1 %icmp_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2320 'select' 'select_ln199_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%and_ln199_101 = and i1 %and_ln199_99, i1 %icmp_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2321 'and' 'and_ln199_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%xor_ln199_57 = xor i1 %select_ln199_56, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2322 'xor' 'xor_ln199_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%or_ln199_43 = or i1 %tmp_3003, i1 %xor_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2323 'or' 'or_ln199_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%xor_ln199_58 = xor i1 %tmp_2999, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2324 'xor' 'xor_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2325 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_102 = and i1 %or_ln199_43, i1 %xor_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2325 'and' 'and_ln199_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2326 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_103 = and i1 %tmp_3003, i1 %select_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2326 'and' 'and_ln199_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%or_ln199_110 = or i1 %and_ln199_101, i1 %and_ln199_103" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2327 'or' 'or_ln199_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%xor_ln199_59 = xor i1 %or_ln199_110, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2328 'xor' 'xor_ln199_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%and_ln199_104 = and i1 %tmp_2999, i1 %xor_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2329 'and' 'and_ln199_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_59)   --->   "%select_ln199_58 = select i1 %and_ln199_102, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2330 'select' 'select_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2331 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_44 = or i1 %and_ln199_102, i1 %and_ln199_104" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2331 'or' 'or_ln199_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2332 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_59 = select i1 %or_ln199_44, i13 %select_ln199_58, i13 %add_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2332 'select' 'select_ln199_59' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2333 [1/1] (0.00ns)   --->   "%sext_ln199_15 = sext i13 %masked_kernel_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2333 'sext' 'sext_ln199_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2334 [1/1] (1.89ns)   --->   "%mul_ln199_15 = mul i24 %zext_ln199_15, i24 %sext_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2334 'mul' 'mul_ln199_15' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2335 [1/1] (0.00ns)   --->   "%tmp_3005 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2335 'bitselect' 'tmp_3005' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%trunc_ln199_14 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_15, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2336 'partselect' 'trunc_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%tmp_3006 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2337 'bitselect' 'tmp_3006' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%tmp_3007 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2338 'bitselect' 'tmp_3007' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2339 [1/1] (0.00ns)   --->   "%trunc_ln199_46 = trunc i24 %mul_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2339 'trunc' 'trunc_ln199_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2340 [1/1] (0.70ns)   --->   "%icmp_ln199_60 = icmp_ne  i5 %trunc_ln199_46, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2340 'icmp' 'icmp_ln199_60' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_106)   --->   "%tmp_3008 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2341 'bitselect' 'tmp_3008' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%or_ln199_45 = or i1 %tmp_3006, i1 %icmp_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2342 'or' 'or_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%and_ln199_105 = and i1 %or_ln199_45, i1 %tmp_3007" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2343 'and' 'and_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%zext_ln199_19 = zext i1 %and_ln199_105" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2344 'zext' 'zext_ln199_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2345 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_15 = add i13 %trunc_ln199_14, i13 %zext_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2345 'add' 'add_ln199_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2346 [1/1] (0.00ns)   --->   "%tmp_3009 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_15, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2346 'bitselect' 'tmp_3009' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_106)   --->   "%xor_ln199_60 = xor i1 %tmp_3009, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2347 'xor' 'xor_ln199_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2348 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_106 = and i1 %tmp_3008, i1 %xor_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2348 'and' 'and_ln199_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2349 [1/1] (0.00ns)   --->   "%tmp_1147 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_15, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2349 'partselect' 'tmp_1147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2350 [1/1] (0.70ns)   --->   "%icmp_ln199_61 = icmp_eq  i4 %tmp_1147, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2350 'icmp' 'icmp_ln199_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2351 [1/1] (0.00ns)   --->   "%tmp_1148 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_15, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2351 'partselect' 'tmp_1148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2352 [1/1] (0.70ns)   --->   "%icmp_ln199_62 = icmp_eq  i5 %tmp_1148, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2352 'icmp' 'icmp_ln199_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2353 [1/1] (0.70ns)   --->   "%icmp_ln199_63 = icmp_eq  i5 %tmp_1148, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2353 'icmp' 'icmp_ln199_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%select_ln199_60 = select i1 %and_ln199_106, i1 %icmp_ln199_62, i1 %icmp_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2354 'select' 'select_ln199_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%tmp_3010 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2355 'bitselect' 'tmp_3010' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%xor_ln199_143 = xor i1 %tmp_3010, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2356 'xor' 'xor_ln199_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%and_ln199_107 = and i1 %icmp_ln199_61, i1 %xor_ln199_143" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2357 'and' 'and_ln199_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%select_ln199_61 = select i1 %and_ln199_106, i1 %and_ln199_107, i1 %icmp_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2358 'select' 'select_ln199_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%and_ln199_108 = and i1 %and_ln199_106, i1 %icmp_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2359 'and' 'and_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%xor_ln199_61 = xor i1 %select_ln199_60, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2360 'xor' 'xor_ln199_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%or_ln199_46 = or i1 %tmp_3009, i1 %xor_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2361 'or' 'or_ln199_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%xor_ln199_62 = xor i1 %tmp_3005, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2362 'xor' 'xor_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2363 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_109 = and i1 %or_ln199_46, i1 %xor_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2363 'and' 'and_ln199_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2364 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_110 = and i1 %tmp_3009, i1 %select_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2364 'and' 'and_ln199_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%or_ln199_111 = or i1 %and_ln199_108, i1 %and_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2365 'or' 'or_ln199_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%xor_ln199_63 = xor i1 %or_ln199_111, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2366 'xor' 'xor_ln199_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%and_ln199_111 = and i1 %tmp_3005, i1 %xor_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2367 'and' 'and_ln199_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_63)   --->   "%select_ln199_62 = select i1 %and_ln199_109, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2368 'select' 'select_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2369 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_47 = or i1 %and_ln199_109, i1 %and_ln199_111" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2369 'or' 'or_ln199_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2370 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_63 = select i1 %or_ln199_47, i13 %select_ln199_62, i13 %add_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2370 'select' 'select_ln199_63' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2371 [1/1] (0.00ns)   --->   "%sext_ln199_16 = sext i13 %masked_kernel_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2371 'sext' 'sext_ln199_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2372 [1/1] (0.00ns)   --->   "%zext_ln199_20 = zext i11 %denom_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2372 'zext' 'zext_ln199_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2373 [1/1] (1.89ns)   --->   "%mul_ln199_16 = mul i24 %zext_ln199_20, i24 %sext_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2373 'mul' 'mul_ln199_16' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2374 [1/1] (0.00ns)   --->   "%tmp_3044 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_16, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2374 'bitselect' 'tmp_3044' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%trunc_ln199_15 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_16, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2375 'partselect' 'trunc_ln199_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%tmp_3045 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_16, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2376 'bitselect' 'tmp_3045' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%tmp_3046 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_16, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2377 'bitselect' 'tmp_3046' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2378 [1/1] (0.00ns)   --->   "%trunc_ln199_47 = trunc i24 %mul_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2378 'trunc' 'trunc_ln199_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2379 [1/1] (0.70ns)   --->   "%icmp_ln199_64 = icmp_ne  i5 %trunc_ln199_47, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2379 'icmp' 'icmp_ln199_64' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_113)   --->   "%tmp_3047 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_16, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2380 'bitselect' 'tmp_3047' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%or_ln199_48 = or i1 %tmp_3045, i1 %icmp_ln199_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2381 'or' 'or_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%and_ln199_112 = and i1 %or_ln199_48, i1 %tmp_3046" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2382 'and' 'and_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%zext_ln199_21 = zext i1 %and_ln199_112" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2383 'zext' 'zext_ln199_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2384 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_16 = add i13 %trunc_ln199_15, i13 %zext_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2384 'add' 'add_ln199_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2385 [1/1] (0.00ns)   --->   "%tmp_3048 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_16, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2385 'bitselect' 'tmp_3048' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_113)   --->   "%xor_ln199_64 = xor i1 %tmp_3048, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2386 'xor' 'xor_ln199_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2387 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_113 = and i1 %tmp_3047, i1 %xor_ln199_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2387 'and' 'and_ln199_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2388 [1/1] (0.00ns)   --->   "%tmp_1158 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_16, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2388 'partselect' 'tmp_1158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2389 [1/1] (0.70ns)   --->   "%icmp_ln199_65 = icmp_eq  i4 %tmp_1158, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2389 'icmp' 'icmp_ln199_65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2390 [1/1] (0.00ns)   --->   "%tmp_1159 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_16, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2390 'partselect' 'tmp_1159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2391 [1/1] (0.70ns)   --->   "%icmp_ln199_66 = icmp_eq  i5 %tmp_1159, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2391 'icmp' 'icmp_ln199_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2392 [1/1] (0.70ns)   --->   "%icmp_ln199_67 = icmp_eq  i5 %tmp_1159, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2392 'icmp' 'icmp_ln199_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%select_ln199_64 = select i1 %and_ln199_113, i1 %icmp_ln199_66, i1 %icmp_ln199_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2393 'select' 'select_ln199_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%tmp_3049 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_16, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2394 'bitselect' 'tmp_3049' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%xor_ln199_144 = xor i1 %tmp_3049, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2395 'xor' 'xor_ln199_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%and_ln199_114 = and i1 %icmp_ln199_65, i1 %xor_ln199_144" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2396 'and' 'and_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%select_ln199_65 = select i1 %and_ln199_113, i1 %and_ln199_114, i1 %icmp_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2397 'select' 'select_ln199_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%and_ln199_115 = and i1 %and_ln199_113, i1 %icmp_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2398 'and' 'and_ln199_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%xor_ln199_65 = xor i1 %select_ln199_64, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2399 'xor' 'xor_ln199_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%or_ln199_49 = or i1 %tmp_3048, i1 %xor_ln199_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2400 'or' 'or_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%xor_ln199_66 = xor i1 %tmp_3044, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2401 'xor' 'xor_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2402 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_116 = and i1 %or_ln199_49, i1 %xor_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2402 'and' 'and_ln199_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2403 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_117 = and i1 %tmp_3048, i1 %select_ln199_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2403 'and' 'and_ln199_117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%or_ln199_112 = or i1 %and_ln199_115, i1 %and_ln199_117" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2404 'or' 'or_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%xor_ln199_67 = xor i1 %or_ln199_112, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2405 'xor' 'xor_ln199_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%and_ln199_118 = and i1 %tmp_3044, i1 %xor_ln199_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2406 'and' 'and_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_67)   --->   "%select_ln199_66 = select i1 %and_ln199_116, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2407 'select' 'select_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2408 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_50 = or i1 %and_ln199_116, i1 %and_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2408 'or' 'or_ln199_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2409 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_67 = select i1 %or_ln199_50, i13 %select_ln199_66, i13 %add_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2409 'select' 'select_ln199_67' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2410 [1/1] (0.00ns)   --->   "%sext_ln199_17 = sext i13 %masked_kernel_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2410 'sext' 'sext_ln199_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2411 [1/1] (1.89ns)   --->   "%mul_ln199_17 = mul i24 %zext_ln199_20, i24 %sext_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2411 'mul' 'mul_ln199_17' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2412 [1/1] (0.00ns)   --->   "%tmp_3050 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_17, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2412 'bitselect' 'tmp_3050' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%trunc_ln199_16 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_17, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2413 'partselect' 'trunc_ln199_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%tmp_3051 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_17, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2414 'bitselect' 'tmp_3051' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%tmp_3052 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_17, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2415 'bitselect' 'tmp_3052' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2416 [1/1] (0.00ns)   --->   "%trunc_ln199_48 = trunc i24 %mul_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2416 'trunc' 'trunc_ln199_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2417 [1/1] (0.70ns)   --->   "%icmp_ln199_68 = icmp_ne  i5 %trunc_ln199_48, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2417 'icmp' 'icmp_ln199_68' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_120)   --->   "%tmp_3053 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_17, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2418 'bitselect' 'tmp_3053' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%or_ln199_51 = or i1 %tmp_3051, i1 %icmp_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2419 'or' 'or_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%and_ln199_119 = and i1 %or_ln199_51, i1 %tmp_3052" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2420 'and' 'and_ln199_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%zext_ln199_22 = zext i1 %and_ln199_119" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2421 'zext' 'zext_ln199_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2422 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_17 = add i13 %trunc_ln199_16, i13 %zext_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2422 'add' 'add_ln199_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2423 [1/1] (0.00ns)   --->   "%tmp_3054 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_17, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2423 'bitselect' 'tmp_3054' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_120)   --->   "%xor_ln199_68 = xor i1 %tmp_3054, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2424 'xor' 'xor_ln199_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2425 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_120 = and i1 %tmp_3053, i1 %xor_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2425 'and' 'and_ln199_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2426 [1/1] (0.00ns)   --->   "%tmp_1160 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_17, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2426 'partselect' 'tmp_1160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2427 [1/1] (0.70ns)   --->   "%icmp_ln199_69 = icmp_eq  i4 %tmp_1160, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2427 'icmp' 'icmp_ln199_69' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2428 [1/1] (0.00ns)   --->   "%tmp_1161 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_17, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2428 'partselect' 'tmp_1161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2429 [1/1] (0.70ns)   --->   "%icmp_ln199_70 = icmp_eq  i5 %tmp_1161, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2429 'icmp' 'icmp_ln199_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2430 [1/1] (0.70ns)   --->   "%icmp_ln199_71 = icmp_eq  i5 %tmp_1161, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2430 'icmp' 'icmp_ln199_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%select_ln199_68 = select i1 %and_ln199_120, i1 %icmp_ln199_70, i1 %icmp_ln199_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2431 'select' 'select_ln199_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%tmp_3055 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_17, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2432 'bitselect' 'tmp_3055' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%xor_ln199_145 = xor i1 %tmp_3055, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2433 'xor' 'xor_ln199_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%and_ln199_121 = and i1 %icmp_ln199_69, i1 %xor_ln199_145" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2434 'and' 'and_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%select_ln199_69 = select i1 %and_ln199_120, i1 %and_ln199_121, i1 %icmp_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2435 'select' 'select_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%and_ln199_122 = and i1 %and_ln199_120, i1 %icmp_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2436 'and' 'and_ln199_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%xor_ln199_69 = xor i1 %select_ln199_68, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2437 'xor' 'xor_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%or_ln199_52 = or i1 %tmp_3054, i1 %xor_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2438 'or' 'or_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%xor_ln199_70 = xor i1 %tmp_3050, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2439 'xor' 'xor_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2440 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_123 = and i1 %or_ln199_52, i1 %xor_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2440 'and' 'and_ln199_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2441 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_124 = and i1 %tmp_3054, i1 %select_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2441 'and' 'and_ln199_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%or_ln199_113 = or i1 %and_ln199_122, i1 %and_ln199_124" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2442 'or' 'or_ln199_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%xor_ln199_71 = xor i1 %or_ln199_113, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2443 'xor' 'xor_ln199_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%and_ln199_125 = and i1 %tmp_3050, i1 %xor_ln199_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2444 'and' 'and_ln199_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_71)   --->   "%select_ln199_70 = select i1 %and_ln199_123, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2445 'select' 'select_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2446 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_53 = or i1 %and_ln199_123, i1 %and_ln199_125" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2446 'or' 'or_ln199_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2447 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_71 = select i1 %or_ln199_53, i13 %select_ln199_70, i13 %add_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2447 'select' 'select_ln199_71' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln199_18 = sext i13 %masked_kernel_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2448 'sext' 'sext_ln199_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2449 [1/1] (1.89ns)   --->   "%mul_ln199_18 = mul i24 %zext_ln199_20, i24 %sext_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2449 'mul' 'mul_ln199_18' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2450 [1/1] (0.00ns)   --->   "%tmp_3056 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_18, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2450 'bitselect' 'tmp_3056' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%trunc_ln199_17 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_18, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2451 'partselect' 'trunc_ln199_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%tmp_3057 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_18, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2452 'bitselect' 'tmp_3057' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%tmp_3058 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_18, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2453 'bitselect' 'tmp_3058' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2454 [1/1] (0.00ns)   --->   "%trunc_ln199_49 = trunc i24 %mul_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2454 'trunc' 'trunc_ln199_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2455 [1/1] (0.70ns)   --->   "%icmp_ln199_72 = icmp_ne  i5 %trunc_ln199_49, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2455 'icmp' 'icmp_ln199_72' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_127)   --->   "%tmp_3059 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_18, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2456 'bitselect' 'tmp_3059' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%or_ln199_54 = or i1 %tmp_3057, i1 %icmp_ln199_72" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2457 'or' 'or_ln199_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%and_ln199_126 = and i1 %or_ln199_54, i1 %tmp_3058" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2458 'and' 'and_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%zext_ln199_23 = zext i1 %and_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2459 'zext' 'zext_ln199_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2460 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_18 = add i13 %trunc_ln199_17, i13 %zext_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2460 'add' 'add_ln199_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2461 [1/1] (0.00ns)   --->   "%tmp_3060 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_18, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2461 'bitselect' 'tmp_3060' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_127)   --->   "%xor_ln199_72 = xor i1 %tmp_3060, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2462 'xor' 'xor_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2463 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_127 = and i1 %tmp_3059, i1 %xor_ln199_72" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2463 'and' 'and_ln199_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2464 [1/1] (0.00ns)   --->   "%tmp_1162 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_18, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2464 'partselect' 'tmp_1162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2465 [1/1] (0.70ns)   --->   "%icmp_ln199_73 = icmp_eq  i4 %tmp_1162, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2465 'icmp' 'icmp_ln199_73' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2466 [1/1] (0.00ns)   --->   "%tmp_1163 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_18, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2466 'partselect' 'tmp_1163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2467 [1/1] (0.70ns)   --->   "%icmp_ln199_74 = icmp_eq  i5 %tmp_1163, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2467 'icmp' 'icmp_ln199_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2468 [1/1] (0.70ns)   --->   "%icmp_ln199_75 = icmp_eq  i5 %tmp_1163, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2468 'icmp' 'icmp_ln199_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%select_ln199_72 = select i1 %and_ln199_127, i1 %icmp_ln199_74, i1 %icmp_ln199_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2469 'select' 'select_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%tmp_3061 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_18, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2470 'bitselect' 'tmp_3061' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%xor_ln199_146 = xor i1 %tmp_3061, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2471 'xor' 'xor_ln199_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%and_ln199_128 = and i1 %icmp_ln199_73, i1 %xor_ln199_146" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2472 'and' 'and_ln199_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%select_ln199_73 = select i1 %and_ln199_127, i1 %and_ln199_128, i1 %icmp_ln199_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2473 'select' 'select_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%and_ln199_129 = and i1 %and_ln199_127, i1 %icmp_ln199_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2474 'and' 'and_ln199_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%xor_ln199_73 = xor i1 %select_ln199_72, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2475 'xor' 'xor_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%or_ln199_55 = or i1 %tmp_3060, i1 %xor_ln199_73" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2476 'or' 'or_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%xor_ln199_74 = xor i1 %tmp_3056, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2477 'xor' 'xor_ln199_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2478 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_130 = and i1 %or_ln199_55, i1 %xor_ln199_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2478 'and' 'and_ln199_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2479 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_131 = and i1 %tmp_3060, i1 %select_ln199_73" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2479 'and' 'and_ln199_131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%or_ln199_114 = or i1 %and_ln199_129, i1 %and_ln199_131" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2480 'or' 'or_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%xor_ln199_75 = xor i1 %or_ln199_114, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2481 'xor' 'xor_ln199_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%and_ln199_132 = and i1 %tmp_3056, i1 %xor_ln199_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2482 'and' 'and_ln199_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_75)   --->   "%select_ln199_74 = select i1 %and_ln199_130, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2483 'select' 'select_ln199_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2484 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_56 = or i1 %and_ln199_130, i1 %and_ln199_132" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2484 'or' 'or_ln199_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2485 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_75 = select i1 %or_ln199_56, i13 %select_ln199_74, i13 %add_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2485 'select' 'select_ln199_75' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2486 [1/1] (0.00ns)   --->   "%sext_ln199_19 = sext i13 %masked_kernel_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2486 'sext' 'sext_ln199_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2487 [1/1] (1.89ns)   --->   "%mul_ln199_19 = mul i24 %zext_ln199_20, i24 %sext_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2487 'mul' 'mul_ln199_19' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2488 [1/1] (0.00ns)   --->   "%tmp_3062 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2488 'bitselect' 'tmp_3062' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%trunc_ln199_18 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_19, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2489 'partselect' 'trunc_ln199_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%tmp_3063 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_19, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2490 'bitselect' 'tmp_3063' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%tmp_3064 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_19, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2491 'bitselect' 'tmp_3064' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2492 [1/1] (0.00ns)   --->   "%trunc_ln199_50 = trunc i24 %mul_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2492 'trunc' 'trunc_ln199_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2493 [1/1] (0.70ns)   --->   "%icmp_ln199_76 = icmp_ne  i5 %trunc_ln199_50, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2493 'icmp' 'icmp_ln199_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_134)   --->   "%tmp_3065 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_19, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2494 'bitselect' 'tmp_3065' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%or_ln199_57 = or i1 %tmp_3063, i1 %icmp_ln199_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2495 'or' 'or_ln199_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%and_ln199_133 = and i1 %or_ln199_57, i1 %tmp_3064" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2496 'and' 'and_ln199_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%zext_ln199_24 = zext i1 %and_ln199_133" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2497 'zext' 'zext_ln199_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2498 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_19 = add i13 %trunc_ln199_18, i13 %zext_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2498 'add' 'add_ln199_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2499 [1/1] (0.00ns)   --->   "%tmp_3066 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_19, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2499 'bitselect' 'tmp_3066' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_134)   --->   "%xor_ln199_76 = xor i1 %tmp_3066, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2500 'xor' 'xor_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2501 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_134 = and i1 %tmp_3065, i1 %xor_ln199_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2501 'and' 'and_ln199_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2502 [1/1] (0.00ns)   --->   "%tmp_1164 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_19, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2502 'partselect' 'tmp_1164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2503 [1/1] (0.70ns)   --->   "%icmp_ln199_77 = icmp_eq  i4 %tmp_1164, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2503 'icmp' 'icmp_ln199_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2504 [1/1] (0.00ns)   --->   "%tmp_1165 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_19, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2504 'partselect' 'tmp_1165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2505 [1/1] (0.70ns)   --->   "%icmp_ln199_78 = icmp_eq  i5 %tmp_1165, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2505 'icmp' 'icmp_ln199_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2506 [1/1] (0.70ns)   --->   "%icmp_ln199_79 = icmp_eq  i5 %tmp_1165, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2506 'icmp' 'icmp_ln199_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%select_ln199_76 = select i1 %and_ln199_134, i1 %icmp_ln199_78, i1 %icmp_ln199_79" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2507 'select' 'select_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%tmp_3067 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_19, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2508 'bitselect' 'tmp_3067' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%xor_ln199_147 = xor i1 %tmp_3067, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2509 'xor' 'xor_ln199_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%and_ln199_135 = and i1 %icmp_ln199_77, i1 %xor_ln199_147" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2510 'and' 'and_ln199_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%select_ln199_77 = select i1 %and_ln199_134, i1 %and_ln199_135, i1 %icmp_ln199_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2511 'select' 'select_ln199_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%and_ln199_136 = and i1 %and_ln199_134, i1 %icmp_ln199_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2512 'and' 'and_ln199_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%xor_ln199_77 = xor i1 %select_ln199_76, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2513 'xor' 'xor_ln199_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%or_ln199_58 = or i1 %tmp_3066, i1 %xor_ln199_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2514 'or' 'or_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%xor_ln199_78 = xor i1 %tmp_3062, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2515 'xor' 'xor_ln199_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2516 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_137 = and i1 %or_ln199_58, i1 %xor_ln199_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2516 'and' 'and_ln199_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2517 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_138 = and i1 %tmp_3066, i1 %select_ln199_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2517 'and' 'and_ln199_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%or_ln199_115 = or i1 %and_ln199_136, i1 %and_ln199_138" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2518 'or' 'or_ln199_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%xor_ln199_79 = xor i1 %or_ln199_115, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2519 'xor' 'xor_ln199_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%and_ln199_139 = and i1 %tmp_3062, i1 %xor_ln199_79" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2520 'and' 'and_ln199_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_79)   --->   "%select_ln199_78 = select i1 %and_ln199_137, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2521 'select' 'select_ln199_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2522 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_59 = or i1 %and_ln199_137, i1 %and_ln199_139" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2522 'or' 'or_ln199_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2523 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_79 = select i1 %or_ln199_59, i13 %select_ln199_78, i13 %add_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2523 'select' 'select_ln199_79' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2524 [1/1] (0.00ns)   --->   "%sext_ln199_20 = sext i13 %masked_kernel_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2524 'sext' 'sext_ln199_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2525 [1/1] (0.00ns)   --->   "%zext_ln199_25 = zext i11 %denom_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2525 'zext' 'zext_ln199_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2526 [1/1] (1.89ns)   --->   "%mul_ln199_20 = mul i24 %zext_ln199_25, i24 %sext_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2526 'mul' 'mul_ln199_20' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2527 [1/1] (0.00ns)   --->   "%tmp_3101 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2527 'bitselect' 'tmp_3101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%trunc_ln199_19 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_20, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2528 'partselect' 'trunc_ln199_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%tmp_3102 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_20, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2529 'bitselect' 'tmp_3102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%tmp_3103 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_20, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2530 'bitselect' 'tmp_3103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2531 [1/1] (0.00ns)   --->   "%trunc_ln199_51 = trunc i24 %mul_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2531 'trunc' 'trunc_ln199_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2532 [1/1] (0.70ns)   --->   "%icmp_ln199_80 = icmp_ne  i5 %trunc_ln199_51, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2532 'icmp' 'icmp_ln199_80' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_141)   --->   "%tmp_3104 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_20, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2533 'bitselect' 'tmp_3104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%or_ln199_60 = or i1 %tmp_3102, i1 %icmp_ln199_80" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2534 'or' 'or_ln199_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%and_ln199_140 = and i1 %or_ln199_60, i1 %tmp_3103" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2535 'and' 'and_ln199_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%zext_ln199_26 = zext i1 %and_ln199_140" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2536 'zext' 'zext_ln199_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2537 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_20 = add i13 %trunc_ln199_19, i13 %zext_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2537 'add' 'add_ln199_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2538 [1/1] (0.00ns)   --->   "%tmp_3105 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_20, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2538 'bitselect' 'tmp_3105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_141)   --->   "%xor_ln199_80 = xor i1 %tmp_3105, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2539 'xor' 'xor_ln199_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2540 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_141 = and i1 %tmp_3104, i1 %xor_ln199_80" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2540 'and' 'and_ln199_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2541 [1/1] (0.00ns)   --->   "%tmp_1175 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_20, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2541 'partselect' 'tmp_1175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2542 [1/1] (0.70ns)   --->   "%icmp_ln199_81 = icmp_eq  i4 %tmp_1175, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2542 'icmp' 'icmp_ln199_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2543 [1/1] (0.00ns)   --->   "%tmp_1176 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_20, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2543 'partselect' 'tmp_1176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2544 [1/1] (0.70ns)   --->   "%icmp_ln199_82 = icmp_eq  i5 %tmp_1176, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2544 'icmp' 'icmp_ln199_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2545 [1/1] (0.70ns)   --->   "%icmp_ln199_83 = icmp_eq  i5 %tmp_1176, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2545 'icmp' 'icmp_ln199_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%select_ln199_80 = select i1 %and_ln199_141, i1 %icmp_ln199_82, i1 %icmp_ln199_83" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2546 'select' 'select_ln199_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%tmp_3106 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_20, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2547 'bitselect' 'tmp_3106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%xor_ln199_148 = xor i1 %tmp_3106, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2548 'xor' 'xor_ln199_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%and_ln199_142 = and i1 %icmp_ln199_81, i1 %xor_ln199_148" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2549 'and' 'and_ln199_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%select_ln199_81 = select i1 %and_ln199_141, i1 %and_ln199_142, i1 %icmp_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2550 'select' 'select_ln199_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%and_ln199_143 = and i1 %and_ln199_141, i1 %icmp_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2551 'and' 'and_ln199_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%xor_ln199_81 = xor i1 %select_ln199_80, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2552 'xor' 'xor_ln199_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%or_ln199_61 = or i1 %tmp_3105, i1 %xor_ln199_81" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2553 'or' 'or_ln199_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%xor_ln199_82 = xor i1 %tmp_3101, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2554 'xor' 'xor_ln199_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2555 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_144 = and i1 %or_ln199_61, i1 %xor_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2555 'and' 'and_ln199_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2556 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_145 = and i1 %tmp_3105, i1 %select_ln199_81" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2556 'and' 'and_ln199_145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%or_ln199_116 = or i1 %and_ln199_143, i1 %and_ln199_145" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2557 'or' 'or_ln199_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%xor_ln199_83 = xor i1 %or_ln199_116, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2558 'xor' 'xor_ln199_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%and_ln199_146 = and i1 %tmp_3101, i1 %xor_ln199_83" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2559 'and' 'and_ln199_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_83)   --->   "%select_ln199_82 = select i1 %and_ln199_144, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2560 'select' 'select_ln199_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2561 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_62 = or i1 %and_ln199_144, i1 %and_ln199_146" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2561 'or' 'or_ln199_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2562 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_83 = select i1 %or_ln199_62, i13 %select_ln199_82, i13 %add_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2562 'select' 'select_ln199_83' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln199_21 = sext i13 %masked_kernel_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2563 'sext' 'sext_ln199_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2564 [1/1] (1.89ns)   --->   "%mul_ln199_21 = mul i24 %zext_ln199_25, i24 %sext_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2564 'mul' 'mul_ln199_21' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2565 [1/1] (0.00ns)   --->   "%tmp_3107 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_21, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2565 'bitselect' 'tmp_3107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%trunc_ln199_20 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_21, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2566 'partselect' 'trunc_ln199_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%tmp_3108 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_21, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2567 'bitselect' 'tmp_3108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%tmp_3109 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_21, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2568 'bitselect' 'tmp_3109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2569 [1/1] (0.00ns)   --->   "%trunc_ln199_52 = trunc i24 %mul_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2569 'trunc' 'trunc_ln199_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2570 [1/1] (0.70ns)   --->   "%icmp_ln199_84 = icmp_ne  i5 %trunc_ln199_52, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2570 'icmp' 'icmp_ln199_84' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_148)   --->   "%tmp_3110 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_21, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2571 'bitselect' 'tmp_3110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%or_ln199_63 = or i1 %tmp_3108, i1 %icmp_ln199_84" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2572 'or' 'or_ln199_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%and_ln199_147 = and i1 %or_ln199_63, i1 %tmp_3109" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2573 'and' 'and_ln199_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%zext_ln199_27 = zext i1 %and_ln199_147" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2574 'zext' 'zext_ln199_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2575 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_21 = add i13 %trunc_ln199_20, i13 %zext_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2575 'add' 'add_ln199_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2576 [1/1] (0.00ns)   --->   "%tmp_3111 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_21, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2576 'bitselect' 'tmp_3111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_148)   --->   "%xor_ln199_84 = xor i1 %tmp_3111, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2577 'xor' 'xor_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2578 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_148 = and i1 %tmp_3110, i1 %xor_ln199_84" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2578 'and' 'and_ln199_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2579 [1/1] (0.00ns)   --->   "%tmp_1177 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_21, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2579 'partselect' 'tmp_1177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2580 [1/1] (0.70ns)   --->   "%icmp_ln199_85 = icmp_eq  i4 %tmp_1177, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2580 'icmp' 'icmp_ln199_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2581 [1/1] (0.00ns)   --->   "%tmp_1178 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_21, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2581 'partselect' 'tmp_1178' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2582 [1/1] (0.70ns)   --->   "%icmp_ln199_86 = icmp_eq  i5 %tmp_1178, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2582 'icmp' 'icmp_ln199_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2583 [1/1] (0.70ns)   --->   "%icmp_ln199_87 = icmp_eq  i5 %tmp_1178, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2583 'icmp' 'icmp_ln199_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%select_ln199_84 = select i1 %and_ln199_148, i1 %icmp_ln199_86, i1 %icmp_ln199_87" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2584 'select' 'select_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%tmp_3112 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_21, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2585 'bitselect' 'tmp_3112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%xor_ln199_149 = xor i1 %tmp_3112, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2586 'xor' 'xor_ln199_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%and_ln199_149 = and i1 %icmp_ln199_85, i1 %xor_ln199_149" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2587 'and' 'and_ln199_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%select_ln199_85 = select i1 %and_ln199_148, i1 %and_ln199_149, i1 %icmp_ln199_86" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2588 'select' 'select_ln199_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%and_ln199_150 = and i1 %and_ln199_148, i1 %icmp_ln199_86" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2589 'and' 'and_ln199_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%xor_ln199_85 = xor i1 %select_ln199_84, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2590 'xor' 'xor_ln199_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%or_ln199_64 = or i1 %tmp_3111, i1 %xor_ln199_85" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2591 'or' 'or_ln199_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%xor_ln199_86 = xor i1 %tmp_3107, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2592 'xor' 'xor_ln199_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2593 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_151 = and i1 %or_ln199_64, i1 %xor_ln199_86" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2593 'and' 'and_ln199_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2594 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_152 = and i1 %tmp_3111, i1 %select_ln199_85" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2594 'and' 'and_ln199_152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%or_ln199_117 = or i1 %and_ln199_150, i1 %and_ln199_152" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2595 'or' 'or_ln199_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%xor_ln199_87 = xor i1 %or_ln199_117, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2596 'xor' 'xor_ln199_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%and_ln199_153 = and i1 %tmp_3107, i1 %xor_ln199_87" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2597 'and' 'and_ln199_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_87)   --->   "%select_ln199_86 = select i1 %and_ln199_151, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2598 'select' 'select_ln199_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2599 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_65 = or i1 %and_ln199_151, i1 %and_ln199_153" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2599 'or' 'or_ln199_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2600 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_87 = select i1 %or_ln199_65, i13 %select_ln199_86, i13 %add_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2600 'select' 'select_ln199_87' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2601 [1/1] (0.00ns)   --->   "%sext_ln199_22 = sext i13 %masked_kernel_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2601 'sext' 'sext_ln199_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2602 [1/1] (1.89ns)   --->   "%mul_ln199_22 = mul i24 %zext_ln199_25, i24 %sext_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2602 'mul' 'mul_ln199_22' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2603 [1/1] (0.00ns)   --->   "%tmp_3113 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_22, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2603 'bitselect' 'tmp_3113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%trunc_ln199_21 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_22, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2604 'partselect' 'trunc_ln199_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%tmp_3114 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_22, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2605 'bitselect' 'tmp_3114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%tmp_3115 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_22, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2606 'bitselect' 'tmp_3115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2607 [1/1] (0.00ns)   --->   "%trunc_ln199_53 = trunc i24 %mul_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2607 'trunc' 'trunc_ln199_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2608 [1/1] (0.70ns)   --->   "%icmp_ln199_88 = icmp_ne  i5 %trunc_ln199_53, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2608 'icmp' 'icmp_ln199_88' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_155)   --->   "%tmp_3116 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_22, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2609 'bitselect' 'tmp_3116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%or_ln199_66 = or i1 %tmp_3114, i1 %icmp_ln199_88" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2610 'or' 'or_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%and_ln199_154 = and i1 %or_ln199_66, i1 %tmp_3115" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2611 'and' 'and_ln199_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%zext_ln199_28 = zext i1 %and_ln199_154" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2612 'zext' 'zext_ln199_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2613 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_22 = add i13 %trunc_ln199_21, i13 %zext_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2613 'add' 'add_ln199_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2614 [1/1] (0.00ns)   --->   "%tmp_3117 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_22, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2614 'bitselect' 'tmp_3117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_155)   --->   "%xor_ln199_88 = xor i1 %tmp_3117, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2615 'xor' 'xor_ln199_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2616 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_155 = and i1 %tmp_3116, i1 %xor_ln199_88" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2616 'and' 'and_ln199_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2617 [1/1] (0.00ns)   --->   "%tmp_1179 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_22, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2617 'partselect' 'tmp_1179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2618 [1/1] (0.70ns)   --->   "%icmp_ln199_89 = icmp_eq  i4 %tmp_1179, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2618 'icmp' 'icmp_ln199_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2619 [1/1] (0.00ns)   --->   "%tmp_1180 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_22, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2619 'partselect' 'tmp_1180' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2620 [1/1] (0.70ns)   --->   "%icmp_ln199_90 = icmp_eq  i5 %tmp_1180, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2620 'icmp' 'icmp_ln199_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2621 [1/1] (0.70ns)   --->   "%icmp_ln199_91 = icmp_eq  i5 %tmp_1180, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2621 'icmp' 'icmp_ln199_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%select_ln199_88 = select i1 %and_ln199_155, i1 %icmp_ln199_90, i1 %icmp_ln199_91" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2622 'select' 'select_ln199_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%tmp_3118 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_22, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2623 'bitselect' 'tmp_3118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%xor_ln199_150 = xor i1 %tmp_3118, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2624 'xor' 'xor_ln199_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%and_ln199_156 = and i1 %icmp_ln199_89, i1 %xor_ln199_150" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2625 'and' 'and_ln199_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%select_ln199_89 = select i1 %and_ln199_155, i1 %and_ln199_156, i1 %icmp_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2626 'select' 'select_ln199_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%and_ln199_157 = and i1 %and_ln199_155, i1 %icmp_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2627 'and' 'and_ln199_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%xor_ln199_89 = xor i1 %select_ln199_88, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2628 'xor' 'xor_ln199_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%or_ln199_67 = or i1 %tmp_3117, i1 %xor_ln199_89" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2629 'or' 'or_ln199_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%xor_ln199_90 = xor i1 %tmp_3113, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2630 'xor' 'xor_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2631 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_158 = and i1 %or_ln199_67, i1 %xor_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2631 'and' 'and_ln199_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2632 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_159 = and i1 %tmp_3117, i1 %select_ln199_89" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2632 'and' 'and_ln199_159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%or_ln199_118 = or i1 %and_ln199_157, i1 %and_ln199_159" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2633 'or' 'or_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%xor_ln199_91 = xor i1 %or_ln199_118, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2634 'xor' 'xor_ln199_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%and_ln199_160 = and i1 %tmp_3113, i1 %xor_ln199_91" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2635 'and' 'and_ln199_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_91)   --->   "%select_ln199_90 = select i1 %and_ln199_158, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2636 'select' 'select_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2637 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_68 = or i1 %and_ln199_158, i1 %and_ln199_160" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2637 'or' 'or_ln199_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2638 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_91 = select i1 %or_ln199_68, i13 %select_ln199_90, i13 %add_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2638 'select' 'select_ln199_91' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2639 [1/1] (0.00ns)   --->   "%sext_ln199_23 = sext i13 %masked_kernel_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2639 'sext' 'sext_ln199_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2640 [1/1] (1.89ns)   --->   "%mul_ln199_23 = mul i24 %zext_ln199_25, i24 %sext_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2640 'mul' 'mul_ln199_23' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2641 [1/1] (0.00ns)   --->   "%tmp_3119 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_23, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2641 'bitselect' 'tmp_3119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%trunc_ln199_22 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_23, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2642 'partselect' 'trunc_ln199_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%tmp_3120 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_23, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2643 'bitselect' 'tmp_3120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%tmp_3121 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_23, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2644 'bitselect' 'tmp_3121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2645 [1/1] (0.00ns)   --->   "%trunc_ln199_54 = trunc i24 %mul_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2645 'trunc' 'trunc_ln199_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2646 [1/1] (0.70ns)   --->   "%icmp_ln199_92 = icmp_ne  i5 %trunc_ln199_54, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2646 'icmp' 'icmp_ln199_92' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_162)   --->   "%tmp_3122 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_23, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2647 'bitselect' 'tmp_3122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%or_ln199_69 = or i1 %tmp_3120, i1 %icmp_ln199_92" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2648 'or' 'or_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%and_ln199_161 = and i1 %or_ln199_69, i1 %tmp_3121" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2649 'and' 'and_ln199_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%zext_ln199_29 = zext i1 %and_ln199_161" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2650 'zext' 'zext_ln199_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2651 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_23 = add i13 %trunc_ln199_22, i13 %zext_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2651 'add' 'add_ln199_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2652 [1/1] (0.00ns)   --->   "%tmp_3123 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_23, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2652 'bitselect' 'tmp_3123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2653 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_162)   --->   "%xor_ln199_92 = xor i1 %tmp_3123, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2653 'xor' 'xor_ln199_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2654 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_162 = and i1 %tmp_3122, i1 %xor_ln199_92" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2654 'and' 'and_ln199_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2655 [1/1] (0.00ns)   --->   "%tmp_1181 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_23, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2655 'partselect' 'tmp_1181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2656 [1/1] (0.70ns)   --->   "%icmp_ln199_93 = icmp_eq  i4 %tmp_1181, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2656 'icmp' 'icmp_ln199_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2657 [1/1] (0.00ns)   --->   "%tmp_1182 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_23, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2657 'partselect' 'tmp_1182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2658 [1/1] (0.70ns)   --->   "%icmp_ln199_94 = icmp_eq  i5 %tmp_1182, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2658 'icmp' 'icmp_ln199_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2659 [1/1] (0.70ns)   --->   "%icmp_ln199_95 = icmp_eq  i5 %tmp_1182, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2659 'icmp' 'icmp_ln199_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%select_ln199_92 = select i1 %and_ln199_162, i1 %icmp_ln199_94, i1 %icmp_ln199_95" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2660 'select' 'select_ln199_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%tmp_3124 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_23, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2661 'bitselect' 'tmp_3124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%xor_ln199_151 = xor i1 %tmp_3124, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2662 'xor' 'xor_ln199_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%and_ln199_163 = and i1 %icmp_ln199_93, i1 %xor_ln199_151" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2663 'and' 'and_ln199_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%select_ln199_93 = select i1 %and_ln199_162, i1 %and_ln199_163, i1 %icmp_ln199_94" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2664 'select' 'select_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%and_ln199_164 = and i1 %and_ln199_162, i1 %icmp_ln199_94" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2665 'and' 'and_ln199_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%xor_ln199_93 = xor i1 %select_ln199_92, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2666 'xor' 'xor_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%or_ln199_70 = or i1 %tmp_3123, i1 %xor_ln199_93" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2667 'or' 'or_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%xor_ln199_94 = xor i1 %tmp_3119, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2668 'xor' 'xor_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2669 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_165 = and i1 %or_ln199_70, i1 %xor_ln199_94" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2669 'and' 'and_ln199_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2670 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_166 = and i1 %tmp_3123, i1 %select_ln199_93" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2670 'and' 'and_ln199_166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%or_ln199_119 = or i1 %and_ln199_164, i1 %and_ln199_166" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2671 'or' 'or_ln199_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%xor_ln199_95 = xor i1 %or_ln199_119, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2672 'xor' 'xor_ln199_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%and_ln199_167 = and i1 %tmp_3119, i1 %xor_ln199_95" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2673 'and' 'and_ln199_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_95)   --->   "%select_ln199_94 = select i1 %and_ln199_165, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2674 'select' 'select_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2675 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_71 = or i1 %and_ln199_165, i1 %and_ln199_167" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2675 'or' 'or_ln199_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2676 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_95 = select i1 %or_ln199_71, i13 %select_ln199_94, i13 %add_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2676 'select' 'select_ln199_95' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2677 [1/1] (0.00ns)   --->   "%sext_ln199_24 = sext i13 %masked_kernel_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2677 'sext' 'sext_ln199_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2678 [1/1] (0.00ns)   --->   "%zext_ln199_30 = zext i11 %denom_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2678 'zext' 'zext_ln199_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2679 [1/1] (1.89ns)   --->   "%mul_ln199_24 = mul i24 %zext_ln199_30, i24 %sext_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2679 'mul' 'mul_ln199_24' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2680 [1/1] (0.00ns)   --->   "%tmp_3158 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_24, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2680 'bitselect' 'tmp_3158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%trunc_ln199_23 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_24, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2681 'partselect' 'trunc_ln199_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%tmp_3159 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_24, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2682 'bitselect' 'tmp_3159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%tmp_3160 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_24, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2683 'bitselect' 'tmp_3160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2684 [1/1] (0.00ns)   --->   "%trunc_ln199_55 = trunc i24 %mul_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2684 'trunc' 'trunc_ln199_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2685 [1/1] (0.70ns)   --->   "%icmp_ln199_96 = icmp_ne  i5 %trunc_ln199_55, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2685 'icmp' 'icmp_ln199_96' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_169)   --->   "%tmp_3161 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_24, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2686 'bitselect' 'tmp_3161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%or_ln199_72 = or i1 %tmp_3159, i1 %icmp_ln199_96" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2687 'or' 'or_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%and_ln199_168 = and i1 %or_ln199_72, i1 %tmp_3160" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2688 'and' 'and_ln199_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%zext_ln199_31 = zext i1 %and_ln199_168" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2689 'zext' 'zext_ln199_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2690 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_24 = add i13 %trunc_ln199_23, i13 %zext_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2690 'add' 'add_ln199_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2691 [1/1] (0.00ns)   --->   "%tmp_3162 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_24, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2691 'bitselect' 'tmp_3162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_169)   --->   "%xor_ln199_96 = xor i1 %tmp_3162, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2692 'xor' 'xor_ln199_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2693 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_169 = and i1 %tmp_3161, i1 %xor_ln199_96" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2693 'and' 'and_ln199_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2694 [1/1] (0.00ns)   --->   "%tmp_1192 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_24, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2694 'partselect' 'tmp_1192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2695 [1/1] (0.70ns)   --->   "%icmp_ln199_97 = icmp_eq  i4 %tmp_1192, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2695 'icmp' 'icmp_ln199_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2696 [1/1] (0.00ns)   --->   "%tmp_1193 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_24, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2696 'partselect' 'tmp_1193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2697 [1/1] (0.70ns)   --->   "%icmp_ln199_98 = icmp_eq  i5 %tmp_1193, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2697 'icmp' 'icmp_ln199_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2698 [1/1] (0.70ns)   --->   "%icmp_ln199_99 = icmp_eq  i5 %tmp_1193, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2698 'icmp' 'icmp_ln199_99' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%select_ln199_96 = select i1 %and_ln199_169, i1 %icmp_ln199_98, i1 %icmp_ln199_99" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2699 'select' 'select_ln199_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%tmp_3163 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_24, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2700 'bitselect' 'tmp_3163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%xor_ln199_152 = xor i1 %tmp_3163, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2701 'xor' 'xor_ln199_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%and_ln199_170 = and i1 %icmp_ln199_97, i1 %xor_ln199_152" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2702 'and' 'and_ln199_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%select_ln199_97 = select i1 %and_ln199_169, i1 %and_ln199_170, i1 %icmp_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2703 'select' 'select_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%and_ln199_171 = and i1 %and_ln199_169, i1 %icmp_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2704 'and' 'and_ln199_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%xor_ln199_97 = xor i1 %select_ln199_96, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2705 'xor' 'xor_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%or_ln199_73 = or i1 %tmp_3162, i1 %xor_ln199_97" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2706 'or' 'or_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%xor_ln199_98 = xor i1 %tmp_3158, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2707 'xor' 'xor_ln199_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2708 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_172 = and i1 %or_ln199_73, i1 %xor_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2708 'and' 'and_ln199_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2709 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_173 = and i1 %tmp_3162, i1 %select_ln199_97" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2709 'and' 'and_ln199_173' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%or_ln199_120 = or i1 %and_ln199_171, i1 %and_ln199_173" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2710 'or' 'or_ln199_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%xor_ln199_99 = xor i1 %or_ln199_120, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2711 'xor' 'xor_ln199_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%and_ln199_174 = and i1 %tmp_3158, i1 %xor_ln199_99" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2712 'and' 'and_ln199_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_99)   --->   "%select_ln199_98 = select i1 %and_ln199_172, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2713 'select' 'select_ln199_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2714 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_74 = or i1 %and_ln199_172, i1 %and_ln199_174" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2714 'or' 'or_ln199_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2715 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_99 = select i1 %or_ln199_74, i13 %select_ln199_98, i13 %add_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2715 'select' 'select_ln199_99' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln199_25 = sext i13 %masked_kernel_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2716 'sext' 'sext_ln199_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2717 [1/1] (1.89ns)   --->   "%mul_ln199_25 = mul i24 %zext_ln199_30, i24 %sext_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2717 'mul' 'mul_ln199_25' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2718 [1/1] (0.00ns)   --->   "%tmp_3164 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_25, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2718 'bitselect' 'tmp_3164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%trunc_ln199_24 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_25, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2719 'partselect' 'trunc_ln199_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%tmp_3165 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_25, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2720 'bitselect' 'tmp_3165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%tmp_3166 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_25, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2721 'bitselect' 'tmp_3166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2722 [1/1] (0.00ns)   --->   "%trunc_ln199_56 = trunc i24 %mul_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2722 'trunc' 'trunc_ln199_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2723 [1/1] (0.70ns)   --->   "%icmp_ln199_100 = icmp_ne  i5 %trunc_ln199_56, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2723 'icmp' 'icmp_ln199_100' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2724 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_176)   --->   "%tmp_3167 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_25, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2724 'bitselect' 'tmp_3167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%or_ln199_75 = or i1 %tmp_3165, i1 %icmp_ln199_100" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2725 'or' 'or_ln199_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%and_ln199_175 = and i1 %or_ln199_75, i1 %tmp_3166" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2726 'and' 'and_ln199_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%zext_ln199_32 = zext i1 %and_ln199_175" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2727 'zext' 'zext_ln199_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2728 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_25 = add i13 %trunc_ln199_24, i13 %zext_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2728 'add' 'add_ln199_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2729 [1/1] (0.00ns)   --->   "%tmp_3168 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_25, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2729 'bitselect' 'tmp_3168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_176)   --->   "%xor_ln199_100 = xor i1 %tmp_3168, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2730 'xor' 'xor_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2731 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_176 = and i1 %tmp_3167, i1 %xor_ln199_100" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2731 'and' 'and_ln199_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2732 [1/1] (0.00ns)   --->   "%tmp_1194 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_25, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2732 'partselect' 'tmp_1194' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2733 [1/1] (0.70ns)   --->   "%icmp_ln199_101 = icmp_eq  i4 %tmp_1194, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2733 'icmp' 'icmp_ln199_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2734 [1/1] (0.00ns)   --->   "%tmp_1195 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_25, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2734 'partselect' 'tmp_1195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2735 [1/1] (0.70ns)   --->   "%icmp_ln199_102 = icmp_eq  i5 %tmp_1195, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2735 'icmp' 'icmp_ln199_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2736 [1/1] (0.70ns)   --->   "%icmp_ln199_103 = icmp_eq  i5 %tmp_1195, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2736 'icmp' 'icmp_ln199_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%select_ln199_100 = select i1 %and_ln199_176, i1 %icmp_ln199_102, i1 %icmp_ln199_103" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2737 'select' 'select_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%tmp_3169 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_25, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2738 'bitselect' 'tmp_3169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%xor_ln199_153 = xor i1 %tmp_3169, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2739 'xor' 'xor_ln199_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%and_ln199_177 = and i1 %icmp_ln199_101, i1 %xor_ln199_153" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2740 'and' 'and_ln199_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%select_ln199_101 = select i1 %and_ln199_176, i1 %and_ln199_177, i1 %icmp_ln199_102" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2741 'select' 'select_ln199_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%and_ln199_178 = and i1 %and_ln199_176, i1 %icmp_ln199_102" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2742 'and' 'and_ln199_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%xor_ln199_101 = xor i1 %select_ln199_100, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2743 'xor' 'xor_ln199_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%or_ln199_76 = or i1 %tmp_3168, i1 %xor_ln199_101" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2744 'or' 'or_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%xor_ln199_102 = xor i1 %tmp_3164, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2745 'xor' 'xor_ln199_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2746 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_179 = and i1 %or_ln199_76, i1 %xor_ln199_102" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2746 'and' 'and_ln199_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2747 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_180 = and i1 %tmp_3168, i1 %select_ln199_101" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2747 'and' 'and_ln199_180' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%or_ln199_121 = or i1 %and_ln199_178, i1 %and_ln199_180" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2748 'or' 'or_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%xor_ln199_103 = xor i1 %or_ln199_121, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2749 'xor' 'xor_ln199_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%and_ln199_181 = and i1 %tmp_3164, i1 %xor_ln199_103" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2750 'and' 'and_ln199_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_103)   --->   "%select_ln199_102 = select i1 %and_ln199_179, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2751 'select' 'select_ln199_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2752 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_77 = or i1 %and_ln199_179, i1 %and_ln199_181" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2752 'or' 'or_ln199_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2753 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_103 = select i1 %or_ln199_77, i13 %select_ln199_102, i13 %add_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2753 'select' 'select_ln199_103' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2754 [1/1] (0.00ns)   --->   "%sext_ln199_26 = sext i13 %masked_kernel_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2754 'sext' 'sext_ln199_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2755 [1/1] (1.89ns)   --->   "%mul_ln199_26 = mul i24 %zext_ln199_30, i24 %sext_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2755 'mul' 'mul_ln199_26' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2756 [1/1] (0.00ns)   --->   "%tmp_3170 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_26, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2756 'bitselect' 'tmp_3170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%trunc_ln199_25 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_26, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2757 'partselect' 'trunc_ln199_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%tmp_3171 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_26, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2758 'bitselect' 'tmp_3171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%tmp_3172 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_26, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2759 'bitselect' 'tmp_3172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2760 [1/1] (0.00ns)   --->   "%trunc_ln199_57 = trunc i24 %mul_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2760 'trunc' 'trunc_ln199_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2761 [1/1] (0.70ns)   --->   "%icmp_ln199_104 = icmp_ne  i5 %trunc_ln199_57, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2761 'icmp' 'icmp_ln199_104' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_183)   --->   "%tmp_3173 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_26, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2762 'bitselect' 'tmp_3173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%or_ln199_78 = or i1 %tmp_3171, i1 %icmp_ln199_104" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2763 'or' 'or_ln199_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%and_ln199_182 = and i1 %or_ln199_78, i1 %tmp_3172" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2764 'and' 'and_ln199_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%zext_ln199_33 = zext i1 %and_ln199_182" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2765 'zext' 'zext_ln199_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2766 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_26 = add i13 %trunc_ln199_25, i13 %zext_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2766 'add' 'add_ln199_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2767 [1/1] (0.00ns)   --->   "%tmp_3174 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_26, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2767 'bitselect' 'tmp_3174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_183)   --->   "%xor_ln199_104 = xor i1 %tmp_3174, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2768 'xor' 'xor_ln199_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2769 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_183 = and i1 %tmp_3173, i1 %xor_ln199_104" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2769 'and' 'and_ln199_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2770 [1/1] (0.00ns)   --->   "%tmp_1196 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_26, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2770 'partselect' 'tmp_1196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2771 [1/1] (0.70ns)   --->   "%icmp_ln199_105 = icmp_eq  i4 %tmp_1196, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2771 'icmp' 'icmp_ln199_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2772 [1/1] (0.00ns)   --->   "%tmp_1197 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_26, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2772 'partselect' 'tmp_1197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2773 [1/1] (0.70ns)   --->   "%icmp_ln199_106 = icmp_eq  i5 %tmp_1197, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2773 'icmp' 'icmp_ln199_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2774 [1/1] (0.70ns)   --->   "%icmp_ln199_107 = icmp_eq  i5 %tmp_1197, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2774 'icmp' 'icmp_ln199_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%select_ln199_104 = select i1 %and_ln199_183, i1 %icmp_ln199_106, i1 %icmp_ln199_107" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2775 'select' 'select_ln199_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%tmp_3175 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_26, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2776 'bitselect' 'tmp_3175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%xor_ln199_154 = xor i1 %tmp_3175, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2777 'xor' 'xor_ln199_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%and_ln199_184 = and i1 %icmp_ln199_105, i1 %xor_ln199_154" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2778 'and' 'and_ln199_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%select_ln199_105 = select i1 %and_ln199_183, i1 %and_ln199_184, i1 %icmp_ln199_106" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2779 'select' 'select_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%and_ln199_185 = and i1 %and_ln199_183, i1 %icmp_ln199_106" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2780 'and' 'and_ln199_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%xor_ln199_105 = xor i1 %select_ln199_104, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2781 'xor' 'xor_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%or_ln199_79 = or i1 %tmp_3174, i1 %xor_ln199_105" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2782 'or' 'or_ln199_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%xor_ln199_106 = xor i1 %tmp_3170, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2783 'xor' 'xor_ln199_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2784 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_186 = and i1 %or_ln199_79, i1 %xor_ln199_106" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2784 'and' 'and_ln199_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2785 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_187 = and i1 %tmp_3174, i1 %select_ln199_105" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2785 'and' 'and_ln199_187' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%or_ln199_122 = or i1 %and_ln199_185, i1 %and_ln199_187" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2786 'or' 'or_ln199_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%xor_ln199_107 = xor i1 %or_ln199_122, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2787 'xor' 'xor_ln199_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%and_ln199_188 = and i1 %tmp_3170, i1 %xor_ln199_107" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2788 'and' 'and_ln199_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_107)   --->   "%select_ln199_106 = select i1 %and_ln199_186, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2789 'select' 'select_ln199_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2790 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_80 = or i1 %and_ln199_186, i1 %and_ln199_188" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2790 'or' 'or_ln199_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2791 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_107 = select i1 %or_ln199_80, i13 %select_ln199_106, i13 %add_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2791 'select' 'select_ln199_107' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2792 [1/1] (0.00ns)   --->   "%sext_ln199_27 = sext i13 %masked_kernel_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2792 'sext' 'sext_ln199_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2793 [1/1] (1.89ns)   --->   "%mul_ln199_27 = mul i24 %zext_ln199_30, i24 %sext_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2793 'mul' 'mul_ln199_27' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2794 [1/1] (0.00ns)   --->   "%tmp_3176 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_27, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2794 'bitselect' 'tmp_3176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%trunc_ln199_26 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_27, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2795 'partselect' 'trunc_ln199_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2796 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%tmp_3177 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_27, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2796 'bitselect' 'tmp_3177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%tmp_3178 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_27, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2797 'bitselect' 'tmp_3178' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2798 [1/1] (0.00ns)   --->   "%trunc_ln199_58 = trunc i24 %mul_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2798 'trunc' 'trunc_ln199_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2799 [1/1] (0.70ns)   --->   "%icmp_ln199_108 = icmp_ne  i5 %trunc_ln199_58, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2799 'icmp' 'icmp_ln199_108' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_190)   --->   "%tmp_3179 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_27, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2800 'bitselect' 'tmp_3179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%or_ln199_81 = or i1 %tmp_3177, i1 %icmp_ln199_108" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2801 'or' 'or_ln199_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%and_ln199_189 = and i1 %or_ln199_81, i1 %tmp_3178" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2802 'and' 'and_ln199_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%zext_ln199_34 = zext i1 %and_ln199_189" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2803 'zext' 'zext_ln199_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2804 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_27 = add i13 %trunc_ln199_26, i13 %zext_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2804 'add' 'add_ln199_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2805 [1/1] (0.00ns)   --->   "%tmp_3180 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_27, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2805 'bitselect' 'tmp_3180' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_190)   --->   "%xor_ln199_108 = xor i1 %tmp_3180, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2806 'xor' 'xor_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2807 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_190 = and i1 %tmp_3179, i1 %xor_ln199_108" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2807 'and' 'and_ln199_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2808 [1/1] (0.00ns)   --->   "%tmp_1198 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_27, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2808 'partselect' 'tmp_1198' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2809 [1/1] (0.70ns)   --->   "%icmp_ln199_109 = icmp_eq  i4 %tmp_1198, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2809 'icmp' 'icmp_ln199_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2810 [1/1] (0.00ns)   --->   "%tmp_1199 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_27, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2810 'partselect' 'tmp_1199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2811 [1/1] (0.70ns)   --->   "%icmp_ln199_110 = icmp_eq  i5 %tmp_1199, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2811 'icmp' 'icmp_ln199_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2812 [1/1] (0.70ns)   --->   "%icmp_ln199_111 = icmp_eq  i5 %tmp_1199, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2812 'icmp' 'icmp_ln199_111' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%select_ln199_108 = select i1 %and_ln199_190, i1 %icmp_ln199_110, i1 %icmp_ln199_111" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2813 'select' 'select_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%tmp_3181 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_27, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2814 'bitselect' 'tmp_3181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%xor_ln199_155 = xor i1 %tmp_3181, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2815 'xor' 'xor_ln199_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%and_ln199_191 = and i1 %icmp_ln199_109, i1 %xor_ln199_155" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2816 'and' 'and_ln199_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%select_ln199_109 = select i1 %and_ln199_190, i1 %and_ln199_191, i1 %icmp_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2817 'select' 'select_ln199_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%and_ln199_192 = and i1 %and_ln199_190, i1 %icmp_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2818 'and' 'and_ln199_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%xor_ln199_109 = xor i1 %select_ln199_108, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2819 'xor' 'xor_ln199_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%or_ln199_82 = or i1 %tmp_3180, i1 %xor_ln199_109" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2820 'or' 'or_ln199_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%xor_ln199_110 = xor i1 %tmp_3176, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2821 'xor' 'xor_ln199_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2822 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_193 = and i1 %or_ln199_82, i1 %xor_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2822 'and' 'and_ln199_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2823 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_194 = and i1 %tmp_3180, i1 %select_ln199_109" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2823 'and' 'and_ln199_194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2824 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%or_ln199_123 = or i1 %and_ln199_192, i1 %and_ln199_194" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2824 'or' 'or_ln199_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%xor_ln199_111 = xor i1 %or_ln199_123, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2825 'xor' 'xor_ln199_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%and_ln199_195 = and i1 %tmp_3176, i1 %xor_ln199_111" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2826 'and' 'and_ln199_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_111)   --->   "%select_ln199_110 = select i1 %and_ln199_193, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2827 'select' 'select_ln199_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2828 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_83 = or i1 %and_ln199_193, i1 %and_ln199_195" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2828 'or' 'or_ln199_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2829 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_111 = select i1 %or_ln199_83, i13 %select_ln199_110, i13 %add_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2829 'select' 'select_ln199_111' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2830 [1/1] (0.00ns)   --->   "%sext_ln199_28 = sext i13 %masked_kernel_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2830 'sext' 'sext_ln199_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2831 [1/1] (0.00ns)   --->   "%zext_ln199_35 = zext i11 %denom_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2831 'zext' 'zext_ln199_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2832 [1/1] (1.89ns)   --->   "%mul_ln199_28 = mul i24 %zext_ln199_35, i24 %sext_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2832 'mul' 'mul_ln199_28' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2833 [1/1] (0.00ns)   --->   "%tmp_3215 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_28, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2833 'bitselect' 'tmp_3215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%trunc_ln199_27 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_28, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2834 'partselect' 'trunc_ln199_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%tmp_3216 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_28, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2835 'bitselect' 'tmp_3216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%tmp_3217 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_28, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2836 'bitselect' 'tmp_3217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2837 [1/1] (0.00ns)   --->   "%trunc_ln199_59 = trunc i24 %mul_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2837 'trunc' 'trunc_ln199_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2838 [1/1] (0.70ns)   --->   "%icmp_ln199_112 = icmp_ne  i5 %trunc_ln199_59, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2838 'icmp' 'icmp_ln199_112' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_197)   --->   "%tmp_3218 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_28, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2839 'bitselect' 'tmp_3218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2840 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%or_ln199_84 = or i1 %tmp_3216, i1 %icmp_ln199_112" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2840 'or' 'or_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%and_ln199_196 = and i1 %or_ln199_84, i1 %tmp_3217" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2841 'and' 'and_ln199_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%zext_ln199_36 = zext i1 %and_ln199_196" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2842 'zext' 'zext_ln199_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2843 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_28 = add i13 %trunc_ln199_27, i13 %zext_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2843 'add' 'add_ln199_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2844 [1/1] (0.00ns)   --->   "%tmp_3219 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_28, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2844 'bitselect' 'tmp_3219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_197)   --->   "%xor_ln199_112 = xor i1 %tmp_3219, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2845 'xor' 'xor_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2846 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_197 = and i1 %tmp_3218, i1 %xor_ln199_112" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2846 'and' 'and_ln199_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2847 [1/1] (0.00ns)   --->   "%tmp_1209 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_28, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2847 'partselect' 'tmp_1209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2848 [1/1] (0.70ns)   --->   "%icmp_ln199_113 = icmp_eq  i4 %tmp_1209, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2848 'icmp' 'icmp_ln199_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2849 [1/1] (0.00ns)   --->   "%tmp_1210 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_28, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2849 'partselect' 'tmp_1210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2850 [1/1] (0.70ns)   --->   "%icmp_ln199_114 = icmp_eq  i5 %tmp_1210, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2850 'icmp' 'icmp_ln199_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2851 [1/1] (0.70ns)   --->   "%icmp_ln199_115 = icmp_eq  i5 %tmp_1210, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2851 'icmp' 'icmp_ln199_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2852 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%select_ln199_112 = select i1 %and_ln199_197, i1 %icmp_ln199_114, i1 %icmp_ln199_115" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2852 'select' 'select_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2853 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%tmp_3220 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_28, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2853 'bitselect' 'tmp_3220' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%xor_ln199_156 = xor i1 %tmp_3220, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2854 'xor' 'xor_ln199_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%and_ln199_198 = and i1 %icmp_ln199_113, i1 %xor_ln199_156" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2855 'and' 'and_ln199_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%select_ln199_113 = select i1 %and_ln199_197, i1 %and_ln199_198, i1 %icmp_ln199_114" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2856 'select' 'select_ln199_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%and_ln199_199 = and i1 %and_ln199_197, i1 %icmp_ln199_114" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2857 'and' 'and_ln199_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%xor_ln199_113 = xor i1 %select_ln199_112, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2858 'xor' 'xor_ln199_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%or_ln199_85 = or i1 %tmp_3219, i1 %xor_ln199_113" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2859 'or' 'or_ln199_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2860 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%xor_ln199_114 = xor i1 %tmp_3215, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2860 'xor' 'xor_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2861 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_200 = and i1 %or_ln199_85, i1 %xor_ln199_114" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2861 'and' 'and_ln199_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2862 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_201 = and i1 %tmp_3219, i1 %select_ln199_113" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2862 'and' 'and_ln199_201' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%or_ln199_124 = or i1 %and_ln199_199, i1 %and_ln199_201" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2863 'or' 'or_ln199_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%xor_ln199_115 = xor i1 %or_ln199_124, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2864 'xor' 'xor_ln199_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%and_ln199_202 = and i1 %tmp_3215, i1 %xor_ln199_115" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2865 'and' 'and_ln199_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_115)   --->   "%select_ln199_114 = select i1 %and_ln199_200, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2866 'select' 'select_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2867 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_86 = or i1 %and_ln199_200, i1 %and_ln199_202" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2867 'or' 'or_ln199_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2868 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_115 = select i1 %or_ln199_86, i13 %select_ln199_114, i13 %add_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2868 'select' 'select_ln199_115' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2869 [1/1] (0.00ns)   --->   "%sext_ln199_29 = sext i13 %masked_kernel_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2869 'sext' 'sext_ln199_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2870 [1/1] (1.89ns)   --->   "%mul_ln199_29 = mul i24 %zext_ln199_35, i24 %sext_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2870 'mul' 'mul_ln199_29' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2871 [1/1] (0.00ns)   --->   "%tmp_3221 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_29, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2871 'bitselect' 'tmp_3221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2872 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%trunc_ln199_28 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_29, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2872 'partselect' 'trunc_ln199_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%tmp_3222 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_29, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2873 'bitselect' 'tmp_3222' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%tmp_3223 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_29, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2874 'bitselect' 'tmp_3223' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2875 [1/1] (0.00ns)   --->   "%trunc_ln199_60 = trunc i24 %mul_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2875 'trunc' 'trunc_ln199_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2876 [1/1] (0.70ns)   --->   "%icmp_ln199_116 = icmp_ne  i5 %trunc_ln199_60, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2876 'icmp' 'icmp_ln199_116' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2877 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_204)   --->   "%tmp_3224 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_29, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2877 'bitselect' 'tmp_3224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%or_ln199_87 = or i1 %tmp_3222, i1 %icmp_ln199_116" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2878 'or' 'or_ln199_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%and_ln199_203 = and i1 %or_ln199_87, i1 %tmp_3223" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2879 'and' 'and_ln199_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%zext_ln199_37 = zext i1 %and_ln199_203" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2880 'zext' 'zext_ln199_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2881 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_29 = add i13 %trunc_ln199_28, i13 %zext_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2881 'add' 'add_ln199_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2882 [1/1] (0.00ns)   --->   "%tmp_3225 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_29, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2882 'bitselect' 'tmp_3225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_204)   --->   "%xor_ln199_116 = xor i1 %tmp_3225, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2883 'xor' 'xor_ln199_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2884 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_204 = and i1 %tmp_3224, i1 %xor_ln199_116" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2884 'and' 'and_ln199_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2885 [1/1] (0.00ns)   --->   "%tmp_1211 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_29, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2885 'partselect' 'tmp_1211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2886 [1/1] (0.70ns)   --->   "%icmp_ln199_117 = icmp_eq  i4 %tmp_1211, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2886 'icmp' 'icmp_ln199_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2887 [1/1] (0.00ns)   --->   "%tmp_1212 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_29, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2887 'partselect' 'tmp_1212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2888 [1/1] (0.70ns)   --->   "%icmp_ln199_118 = icmp_eq  i5 %tmp_1212, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2888 'icmp' 'icmp_ln199_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2889 [1/1] (0.70ns)   --->   "%icmp_ln199_119 = icmp_eq  i5 %tmp_1212, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2889 'icmp' 'icmp_ln199_119' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%select_ln199_116 = select i1 %and_ln199_204, i1 %icmp_ln199_118, i1 %icmp_ln199_119" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2890 'select' 'select_ln199_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%tmp_3226 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_29, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2891 'bitselect' 'tmp_3226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%xor_ln199_157 = xor i1 %tmp_3226, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2892 'xor' 'xor_ln199_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%and_ln199_205 = and i1 %icmp_ln199_117, i1 %xor_ln199_157" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2893 'and' 'and_ln199_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%select_ln199_117 = select i1 %and_ln199_204, i1 %and_ln199_205, i1 %icmp_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2894 'select' 'select_ln199_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%and_ln199_206 = and i1 %and_ln199_204, i1 %icmp_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2895 'and' 'and_ln199_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%xor_ln199_117 = xor i1 %select_ln199_116, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2896 'xor' 'xor_ln199_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%or_ln199_88 = or i1 %tmp_3225, i1 %xor_ln199_117" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2897 'or' 'or_ln199_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%xor_ln199_118 = xor i1 %tmp_3221, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2898 'xor' 'xor_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2899 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_207 = and i1 %or_ln199_88, i1 %xor_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2899 'and' 'and_ln199_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2900 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_208 = and i1 %tmp_3225, i1 %select_ln199_117" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2900 'and' 'and_ln199_208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%or_ln199_125 = or i1 %and_ln199_206, i1 %and_ln199_208" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2901 'or' 'or_ln199_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2902 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%xor_ln199_119 = xor i1 %or_ln199_125, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2902 'xor' 'xor_ln199_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%and_ln199_209 = and i1 %tmp_3221, i1 %xor_ln199_119" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2903 'and' 'and_ln199_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_119)   --->   "%select_ln199_118 = select i1 %and_ln199_207, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2904 'select' 'select_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2905 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_89 = or i1 %and_ln199_207, i1 %and_ln199_209" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2905 'or' 'or_ln199_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2906 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_119 = select i1 %or_ln199_89, i13 %select_ln199_118, i13 %add_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2906 'select' 'select_ln199_119' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2907 [1/1] (0.00ns)   --->   "%sext_ln199_30 = sext i13 %masked_kernel_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2907 'sext' 'sext_ln199_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2908 [1/1] (1.89ns)   --->   "%mul_ln199_30 = mul i24 %zext_ln199_35, i24 %sext_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2908 'mul' 'mul_ln199_30' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2909 [1/1] (0.00ns)   --->   "%tmp_3227 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_30, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2909 'bitselect' 'tmp_3227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%trunc_ln199_29 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_30, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2910 'partselect' 'trunc_ln199_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%tmp_3228 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_30, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2911 'bitselect' 'tmp_3228' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%tmp_3229 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_30, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2912 'bitselect' 'tmp_3229' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2913 [1/1] (0.00ns)   --->   "%trunc_ln199_61 = trunc i24 %mul_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2913 'trunc' 'trunc_ln199_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2914 [1/1] (0.70ns)   --->   "%icmp_ln199_120 = icmp_ne  i5 %trunc_ln199_61, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2914 'icmp' 'icmp_ln199_120' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_211)   --->   "%tmp_3230 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_30, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2915 'bitselect' 'tmp_3230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%or_ln199_90 = or i1 %tmp_3228, i1 %icmp_ln199_120" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2916 'or' 'or_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%and_ln199_210 = and i1 %or_ln199_90, i1 %tmp_3229" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2917 'and' 'and_ln199_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%zext_ln199_38 = zext i1 %and_ln199_210" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2918 'zext' 'zext_ln199_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2919 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_30 = add i13 %trunc_ln199_29, i13 %zext_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2919 'add' 'add_ln199_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2920 [1/1] (0.00ns)   --->   "%tmp_3231 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_30, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2920 'bitselect' 'tmp_3231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_211)   --->   "%xor_ln199_120 = xor i1 %tmp_3231, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2921 'xor' 'xor_ln199_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2922 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_211 = and i1 %tmp_3230, i1 %xor_ln199_120" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2922 'and' 'and_ln199_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2923 [1/1] (0.00ns)   --->   "%tmp_1213 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_30, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2923 'partselect' 'tmp_1213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2924 [1/1] (0.70ns)   --->   "%icmp_ln199_121 = icmp_eq  i4 %tmp_1213, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2924 'icmp' 'icmp_ln199_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2925 [1/1] (0.00ns)   --->   "%tmp_1214 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_30, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2925 'partselect' 'tmp_1214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2926 [1/1] (0.70ns)   --->   "%icmp_ln199_122 = icmp_eq  i5 %tmp_1214, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2926 'icmp' 'icmp_ln199_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2927 [1/1] (0.70ns)   --->   "%icmp_ln199_123 = icmp_eq  i5 %tmp_1214, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2927 'icmp' 'icmp_ln199_123' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%select_ln199_120 = select i1 %and_ln199_211, i1 %icmp_ln199_122, i1 %icmp_ln199_123" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2928 'select' 'select_ln199_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%tmp_3232 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_30, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2929 'bitselect' 'tmp_3232' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%xor_ln199_158 = xor i1 %tmp_3232, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2930 'xor' 'xor_ln199_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%and_ln199_212 = and i1 %icmp_ln199_121, i1 %xor_ln199_158" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2931 'and' 'and_ln199_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%select_ln199_121 = select i1 %and_ln199_211, i1 %and_ln199_212, i1 %icmp_ln199_122" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2932 'select' 'select_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%and_ln199_213 = and i1 %and_ln199_211, i1 %icmp_ln199_122" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2933 'and' 'and_ln199_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%xor_ln199_121 = xor i1 %select_ln199_120, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2934 'xor' 'xor_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%or_ln199_91 = or i1 %tmp_3231, i1 %xor_ln199_121" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2935 'or' 'or_ln199_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%xor_ln199_122 = xor i1 %tmp_3227, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2936 'xor' 'xor_ln199_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2937 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_214 = and i1 %or_ln199_91, i1 %xor_ln199_122" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2937 'and' 'and_ln199_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2938 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_215 = and i1 %tmp_3231, i1 %select_ln199_121" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2938 'and' 'and_ln199_215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%or_ln199_126 = or i1 %and_ln199_213, i1 %and_ln199_215" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2939 'or' 'or_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%xor_ln199_123 = xor i1 %or_ln199_126, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2940 'xor' 'xor_ln199_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2941 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%and_ln199_216 = and i1 %tmp_3227, i1 %xor_ln199_123" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2941 'and' 'and_ln199_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_123)   --->   "%select_ln199_122 = select i1 %and_ln199_214, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2942 'select' 'select_ln199_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2943 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_92 = or i1 %and_ln199_214, i1 %and_ln199_216" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2943 'or' 'or_ln199_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2944 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_123 = select i1 %or_ln199_92, i13 %select_ln199_122, i13 %add_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2944 'select' 'select_ln199_123' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln199_31 = sext i13 %masked_kernel_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2945 'sext' 'sext_ln199_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2946 [1/1] (1.89ns)   --->   "%mul_ln199_31 = mul i24 %zext_ln199_35, i24 %sext_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2946 'mul' 'mul_ln199_31' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2947 [1/1] (0.00ns)   --->   "%tmp_3233 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_31, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2947 'bitselect' 'tmp_3233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%trunc_ln199_30 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_31, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2948 'partselect' 'trunc_ln199_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%tmp_3234 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_31, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2949 'bitselect' 'tmp_3234' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%tmp_3235 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_31, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2950 'bitselect' 'tmp_3235' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2951 [1/1] (0.00ns)   --->   "%trunc_ln199_62 = trunc i24 %mul_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2951 'trunc' 'trunc_ln199_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2952 [1/1] (0.70ns)   --->   "%icmp_ln199_124 = icmp_ne  i5 %trunc_ln199_62, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2952 'icmp' 'icmp_ln199_124' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_218)   --->   "%tmp_3236 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_31, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2953 'bitselect' 'tmp_3236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%or_ln199_93 = or i1 %tmp_3234, i1 %icmp_ln199_124" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2954 'or' 'or_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%and_ln199_217 = and i1 %or_ln199_93, i1 %tmp_3235" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2955 'and' 'and_ln199_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%zext_ln199_39 = zext i1 %and_ln199_217" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2956 'zext' 'zext_ln199_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2957 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_31 = add i13 %trunc_ln199_30, i13 %zext_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2957 'add' 'add_ln199_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2958 [1/1] (0.00ns)   --->   "%tmp_3237 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_31, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2958 'bitselect' 'tmp_3237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_218)   --->   "%xor_ln199_124 = xor i1 %tmp_3237, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2959 'xor' 'xor_ln199_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2960 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_218 = and i1 %tmp_3236, i1 %xor_ln199_124" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2960 'and' 'and_ln199_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2961 [1/1] (0.00ns)   --->   "%tmp_1215 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_31, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2961 'partselect' 'tmp_1215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2962 [1/1] (0.70ns)   --->   "%icmp_ln199_125 = icmp_eq  i4 %tmp_1215, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2962 'icmp' 'icmp_ln199_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2963 [1/1] (0.00ns)   --->   "%tmp_1216 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_31, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2963 'partselect' 'tmp_1216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2964 [1/1] (0.70ns)   --->   "%icmp_ln199_126 = icmp_eq  i5 %tmp_1216, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2964 'icmp' 'icmp_ln199_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2965 [1/1] (0.70ns)   --->   "%icmp_ln199_127 = icmp_eq  i5 %tmp_1216, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2965 'icmp' 'icmp_ln199_127' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%select_ln199_124 = select i1 %and_ln199_218, i1 %icmp_ln199_126, i1 %icmp_ln199_127" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2966 'select' 'select_ln199_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%tmp_3238 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_31, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2967 'bitselect' 'tmp_3238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%xor_ln199_159 = xor i1 %tmp_3238, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2968 'xor' 'xor_ln199_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2969 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%and_ln199_219 = and i1 %icmp_ln199_125, i1 %xor_ln199_159" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2969 'and' 'and_ln199_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%select_ln199_125 = select i1 %and_ln199_218, i1 %and_ln199_219, i1 %icmp_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2970 'select' 'select_ln199_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%and_ln199_220 = and i1 %and_ln199_218, i1 %icmp_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2971 'and' 'and_ln199_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%xor_ln199_125 = xor i1 %select_ln199_124, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2972 'xor' 'xor_ln199_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%or_ln199_94 = or i1 %tmp_3237, i1 %xor_ln199_125" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2973 'or' 'or_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%xor_ln199_126 = xor i1 %tmp_3233, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2974 'xor' 'xor_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2975 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_221 = and i1 %or_ln199_94, i1 %xor_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2975 'and' 'and_ln199_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2976 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_222 = and i1 %tmp_3237, i1 %select_ln199_125" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2976 'and' 'and_ln199_222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%or_ln199_127 = or i1 %and_ln199_220, i1 %and_ln199_222" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2977 'or' 'or_ln199_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%xor_ln199_127 = xor i1 %or_ln199_127, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2978 'xor' 'xor_ln199_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%and_ln199_223 = and i1 %tmp_3233, i1 %xor_ln199_127" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2979 'and' 'and_ln199_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_127)   --->   "%select_ln199_126 = select i1 %and_ln199_221, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2980 'select' 'select_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2981 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_95 = or i1 %and_ln199_221, i1 %and_ln199_223" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2981 'or' 'or_ln199_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2982 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_127 = select i1 %or_ln199_95, i13 %select_ln199_126, i13 %add_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2982 'select' 'select_ln199_127' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2983 [1/1] (0.00ns)   --->   "%mrv = insertvalue i416 <undef>, i13 %select_ln199_3" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2983 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2984 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i416 %mrv, i13 %select_ln199_7" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2984 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2985 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i416 %mrv_1, i13 %select_ln199_11" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2985 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2986 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i416 %mrv_2, i13 %select_ln199_15" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2986 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2987 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i416 %mrv_3, i13 %select_ln199_19" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2987 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2988 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i416 %mrv_4, i13 %select_ln199_23" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2988 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2989 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i416 %mrv_5, i13 %select_ln199_27" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2989 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2990 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i416 %mrv_6, i13 %select_ln199_31" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2990 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2991 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i416 %mrv_7, i13 %select_ln199_35" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2991 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2992 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i416 %mrv_8, i13 %select_ln199_39" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2992 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2993 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i416 %mrv_9, i13 %select_ln199_43" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2993 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2994 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i416 %mrv_10, i13 %select_ln199_47" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2994 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2995 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i416 %mrv_11, i13 %select_ln199_51" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2995 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2996 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i416 %mrv_12, i13 %select_ln199_55" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2996 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2997 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i416 %mrv_13, i13 %select_ln199_59" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2997 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2998 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i416 %mrv_14, i13 %select_ln199_63" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2998 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2999 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i416 %mrv_15, i13 %select_ln199_67" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 2999 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3000 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i416 %mrv_16, i13 %select_ln199_71" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3000 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3001 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i416 %mrv_17, i13 %select_ln199_75" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3001 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3002 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i416 %mrv_18, i13 %select_ln199_79" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3002 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3003 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i416 %mrv_19, i13 %select_ln199_83" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3003 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3004 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i416 %mrv_20, i13 %select_ln199_87" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3004 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3005 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i416 %mrv_21, i13 %select_ln199_91" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3005 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3006 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i416 %mrv_22, i13 %select_ln199_95" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3006 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3007 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i416 %mrv_23, i13 %select_ln199_99" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3007 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3008 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i416 %mrv_24, i13 %select_ln199_103" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3008 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3009 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i416 %mrv_25, i13 %select_ln199_107" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3009 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3010 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i416 %mrv_26, i13 %select_ln199_111" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3010 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3011 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i416 %mrv_27, i13 %select_ln199_115" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3011 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3012 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i416 %mrv_28, i13 %select_ln199_119" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3012 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3013 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i416 %mrv_29, i13 %select_ln199_123" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3013 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3014 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i416 %mrv_30, i13 %select_ln199_127" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3014 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3015 [1/1] (0.00ns)   --->   "%ret_ln204 = ret i416 %mrv_31" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 3015 'ret' 'ret_ln204' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.892ns
The critical path consists of the following:
	wire read operation ('padding_mask_0_val_read', firmware/nnet_utils/nnet_hept.h:189) on port 'padding_mask_0_val' (firmware/nnet_utils/nnet_hept.h:189) [49]  (0.000 ns)
	'mul' operation 26 bit ('mul_ln189', firmware/nnet_utils/nnet_hept.h:189) [84]  (1.892 ns)

 <State 2>: 4.279ns
The critical path consists of the following:
	'mul' operation 39 bit ('mul_ln190', firmware/nnet_utils/nnet_hept.h:190) [87]  (2.733 ns)
	'icmp' operation 1 bit ('icmp_ln189', firmware/nnet_utils/nnet_hept.h:189) [93]  (0.791 ns)
	'or' operation 1 bit ('or_ln189', firmware/nnet_utils/nnet_hept.h:189) [95]  (0.000 ns)
	'and' operation 1 bit ('and_ln189', firmware/nnet_utils/nnet_hept.h:189) [96]  (0.000 ns)
	'add' operation 13 bit ('add_ln189', firmware/nnet_utils/nnet_hept.h:189) [98]  (0.755 ns)

 <State 3>: 2.994ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln189_1', firmware/nnet_utils/nnet_hept.h:189) [101]  (0.122 ns)
	'select' operation 1 bit ('select_ln189_1', firmware/nnet_utils/nnet_hept.h:189) [111]  (0.000 ns)
	'and' operation 1 bit ('and_ln189_5', firmware/nnet_utils/nnet_hept.h:189) [117]  (0.278 ns)
	'or' operation 1 bit ('or_ln189_96', firmware/nnet_utils/nnet_hept.h:189) [118]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln189_3', firmware/nnet_utils/nnet_hept.h:189) [119]  (0.000 ns)
	'and' operation 1 bit ('and_ln189_6', firmware/nnet_utils/nnet_hept.h:189) [120]  (0.000 ns)
	'or' operation 1 bit ('or_ln189_2', firmware/nnet_utils/nnet_hept.h:189) [122]  (0.122 ns)
	'select' operation 13 bit ('masked_kernel', firmware/nnet_utils/nnet_hept.h:189) [123]  (0.321 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [167]  (0.755 ns)
	'select' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [175]  (0.321 ns)
	'add' operation 14 bit ('add_ln191_1', firmware/nnet_utils/nnet_hept.h:191) [220]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln191_3', firmware/nnet_utils/nnet_hept.h:191) [225]  (0.000 ns)
	'select' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [227]  (0.321 ns)

 <State 4>: 3.890ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln191_2', firmware/nnet_utils/nnet_hept.h:191) [272]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln191_5', firmware/nnet_utils/nnet_hept.h:191) [277]  (0.000 ns)
	'select' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [279]  (0.321 ns)
	'add' operation 12 bit ('add_ln193', firmware/nnet_utils/nnet_hept.h:193) [286]  (0.735 ns)
	'select' operation 12 bit ('select_ln193', firmware/nnet_utils/nnet_hept.h:193) [287]  (0.000 ns)
	'select' operation 12 bit ('index', firmware/nnet_utils/nnet_hept.h:193) [288]  (0.299 ns)
	'select' operation 11 bit ('index', firmware/nnet_utils/nnet_hept.h:194) [291]  (0.301 ns)
	'select' operation 10 bit ('index', firmware/nnet_utils/nnet_hept.h:195) [294]  (0.303 ns)
	'getelementptr' operation 10 bit ('inv_table_addr', firmware/nnet_utils/nnet_hept.h:196) [296]  (0.000 ns)
	'load' operation 11 bit ('denom', firmware/nnet_utils/nnet_hept.h:196) on array 'inv_table' [297]  (1.177 ns)

 <State 5>: 1.177ns
The critical path consists of the following:
	'load' operation 11 bit ('denom', firmware/nnet_utils/nnet_hept.h:196) on array 'inv_table' [297]  (1.177 ns)

 <State 6>: 4.197ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln199', firmware/nnet_utils/nnet_hept.h:199) [300]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln199', firmware/nnet_utils/nnet_hept.h:199) [306]  (0.707 ns)
	'or' operation 1 bit ('or_ln199', firmware/nnet_utils/nnet_hept.h:199) [308]  (0.000 ns)
	'and' operation 1 bit ('and_ln199', firmware/nnet_utils/nnet_hept.h:199) [309]  (0.000 ns)
	'add' operation 13 bit ('add_ln199', firmware/nnet_utils/nnet_hept.h:199) [311]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln199', firmware/nnet_utils/nnet_hept.h:199) [313]  (0.000 ns)
	'and' operation 1 bit ('and_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [314]  (0.122 ns)
	'select' operation 1 bit ('select_ln199', firmware/nnet_utils/nnet_hept.h:199) [320]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [326]  (0.000 ns)
	'or' operation 1 bit ('or_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [327]  (0.000 ns)
	'and' operation 1 bit ('and_ln199_4', firmware/nnet_utils/nnet_hept.h:199) [329]  (0.278 ns)
	'or' operation 1 bit ('or_ln199_2', firmware/nnet_utils/nnet_hept.h:199) [335]  (0.122 ns)
	'select' operation 13 bit ('select_ln199_3', firmware/nnet_utils/nnet_hept.h:199) [336]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
