#                          Extraction Options Log File
# Design "chip_rfwild"
#

Option multi_corner_tech_file_00 = "/opt/techlib/ibm013/bicmos8hp/tch/bicmos8hp_7AM_41_nm.tch"
Option multi_corner_tech_file_01 = "/opt/techlib/ibm013/bicmos8hp/tch/bicmos8hp_7AM_41_SigCmax.tch"
Option multi_corner_tech_file_02 = "/opt/techlib/ibm013/bicmos8hp/tch/bicmos8hp_7AM_41_SigCmin.tch"
Option multi_corner_temperature_00 = "25"
Option multi_corner_temperature_01 = "125"
Option multi_corner_temperature_02 = "-40"

Option gray_data = "obs"

Option reduce_output = "false"

Option layout_scale = "1"

Option max_resistor_length = "15.4"

Option dump_options "false"

Option copy_port_to_obs = "true"

Option promote_feedthru_ports = "false"

Option remove_net_pin_overlap = "false"

Option coupled = "true"

Option total_c_threshold = "0"

Option coupling_c_threshold = "0.4"

Option relative_c_threshold = "1"

Option output_cap_filtering_mode = "relative_and_coupling"

Option turboReduce = "auto"

Option enable_metal_fill_effects = "true"
Option metal_fill_type = "floating"

Option compress_cache_files = "true"


Power and ground nets are not extracted.
Port geometries are used as gray geometries (similar to OBS geometries) while extraction.
"max_resistor_length" in TQRC and IQRC extraction can vary from design to design.


#
# This file was generated by Encounter v14.28-s033_1 on Sat Apr  1 17:03:03 2017

