PPA Report for tdm_parity_gen
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 7
FF Count: 9
IO Count: 20
Cell Count: 81

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 846.74 MHz
Reg-to-Reg Critical Path Delay: 1.045 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
