#Start recording tcl command: 2/28/2017 17:14:34
#Project Location: C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI; Project name: EUREKA_FPGA_SPI
prj_project open "C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/EUREKA_FPGA_SPI.ldf"
#Stop recording: 2/28/2017 17:32:20
