#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Dec 23 13:50:39 2024
# Process ID: 3084
# Current directory: E:/CA_design/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10520 E:\CA_design\cpu\cpu.xpr
# Log file: E:/CA_design/cpu/vivado.log
# Journal file: E:/CA_design/cpu\vivado.jou
# Running On: Dylan, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 16840 MB
#-----------------------------------------------------------
start_gui
open_project E:/CA_design/cpu/cpu.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Public/CA_design/cpu' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/CA_design/cpu/cpu.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 1501.121 ; gain = 228.195
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14172
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2311.691 ; gain = 424.531
---------------------------------------------------------------------------------
WARNING: [Synth 8-9400] empty statement in sequential block [E:/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:28]
WARNING: [Synth 8-9400] empty statement in sequential block [E:/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:29]
WARNING: [Synth 8-6901] identifier 'alu_result_EXE' is used before its declaration [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [Synth 8-6901] identifier 'alu_result_EXE' is used before its declaration [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [Synth 8-6901] identifier 'alu_result_EXE' is used before its declaration [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:29]
WARNING: [Synth 8-6901] identifier 'complement_subtraction_result_EXE' is used before its declaration [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:30]
WARNING: [Synth 8-6901] identifier 'complement_subtraction_result_EXE' is used before its declaration [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:31]
WARNING: [Synth 8-6901] identifier 'result_MULTIPLIERout' is used before its declaration [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:49]
WARNING: [Synth 8-6901] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:50]
WARNING: [Synth 8-6901] identifier 'is_branch_ins' is used before its declaration [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [Synth 8-6901] identifier 'result_MULTIPLIERout' is used before its declaration [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:56]
WARNING: [Synth 8-6901] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:57]
WARNING: [Synth 8-6901] identifier 'done_signal_MULTIPLIERout' is used before its declaration [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:64]
WARNING: [Synth 8-6901] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [Synth 8-6901] identifier 'done_signal_MULTIPLIERout' is used before its declaration [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:67]
WARNING: [Synth 8-6901] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:68]
WARNING: [Synth 8-6901] identifier 'data_WB' is used before its declaration [E:/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [Synth 8-11241] undeclared symbol 'pc_EXEout', assumed default net type 'wire' [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:95]
INFO: [Synth 8-11241] undeclared symbol 'ld_EXEout', assumed default net type 'wire' [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:128]
INFO: [Synth 8-11241] undeclared symbol 'rd_EXEout', assumed default net type 'wire' [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:129]
INFO: [Synth 8-11241] undeclared symbol 'we_WBout', assumed default net type 'wire' [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:168]
INFO: [Synth 8-11241] undeclared symbol 'ld_MEMout', assumed default net type 'wire' [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:186]
INFO: [Synth 8-11241] undeclared symbol 'we_MEMout', assumed default net type 'wire' [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:187]
INFO: [Synth 8-11241] undeclared symbol 'rd_MEMout', assumed default net type 'wire' [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:188]
INFO: [Synth 8-11241] undeclared symbol 'alu_result_MEMout', assumed default net type 'wire' [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:190]
INFO: [Synth 8-11241] undeclared symbol 'we_EXEout', assumed default net type 'wire' [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:192]
INFO: [Synth 8-11241] undeclared symbol 'alu_result_EXEout', assumed default net type 'wire' [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:194]
WARNING: [Synth 8-8895] 'rd_EXEout' is already implicitly declared on line 129 [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:203]
WARNING: [Synth 8-8895] 'alu_result_EXEout' is already implicitly declared on line 194 [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:205]
WARNING: [Synth 8-8895] 'pc_EXEout' is already implicitly declared on line 95 [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:205]
WARNING: [Synth 8-8895] 'ld_EXEout' is already implicitly declared on line 128 [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:206]
WARNING: [Synth 8-8895] 'we_EXEout' is already implicitly declared on line 192 [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:206]
WARNING: [Synth 8-8895] 'rd_MEMout' is already implicitly declared on line 188 [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:253]
WARNING: [Synth 8-8895] 'alu_result_MEMout' is already implicitly declared on line 190 [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:255]
WARNING: [Synth 8-8895] 'ld_MEMout' is already implicitly declared on line 186 [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:256]
WARNING: [Synth 8-8895] 'we_MEMout' is already implicitly declared on line 187 [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:256]
INFO: [Synth 8-6157] synthesizing module 'top' [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'pc' [E:/CA_design/cpu/cpu.srcs/sources_1/new/pc.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/pc.v:4]
INFO: [Synth 8-6157] synthesizing module 'insMem' [E:/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v:4]
INFO: [Synth 8-3876] $readmem data file './ins_file.dat' is read successfully [E:/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v:13]
INFO: [Synth 8-6155] done synthesizing module 'insMem' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v:4]
INFO: [Synth 8-6157] synthesizing module 'two_bit_saturating_counter' [E:/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'two_bit_saturating_counter' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'decoder_stage' [E:/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'sign_extend_imm' [E:/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend_imm.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend_imm' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend_imm.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'imm' does not match port width (12) of module 'sign_extend_imm' [E:/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:54]
WARNING: [Synth 8-689] width (32) of port connection 'imm' does not match port width (12) of module 'sign_extend_imm' [E:/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:59]
WARNING: [Synth 8-689] width (32) of port connection 'imm' does not match port width (12) of module 'sign_extend_imm' [E:/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:64]
INFO: [Synth 8-6157] synthesizing module 'sign_extend_offset' [E:/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend_offset.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend_offset' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend_offset.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'offset' does not match port width (13) of module 'sign_extend_offset' [E:/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:69]
INFO: [Synth 8-6155] done synthesizing module 'decoder_stage' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'hazard_judge' [E:/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hazard_judge' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v:4]
INFO: [Synth 8-6157] synthesizing module 'cu' [E:/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [E:/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [E:/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:78]
INFO: [Synth 8-155] case statement is not full and has no default [E:/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [E:/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:152]
INFO: [Synth 8-155] case statement is not full and has no default [E:/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cu' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:4]
INFO: [Synth 8-6157] synthesizing module 'regbank' [E:/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v:4]
INFO: [Synth 8-6155] done synthesizing module 'regbank' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v:4]
INFO: [Synth 8-6157] synthesizing module 'data_foward' [E:/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v:4]
INFO: [Synth 8-6155] done synthesizing module 'data_foward' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v:4]
INFO: [Synth 8-6157] synthesizing module 'execute_stage' [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/CA_design/cpu/cpu.srcs/sources_1/new/mux.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/mux.v:4]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/CA_design/cpu/cpu.srcs/sources_1/new/alu.v:4]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/alu.v:4]
INFO: [Synth 8-6157] synthesizing module 'complement' [E:/CA_design/cpu/cpu.srcs/sources_1/new/complement.v:4]
INFO: [Synth 8-6155] done synthesizing module 'complement' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/complement.v:4]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [E:/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v:4]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v:4]
INFO: [Synth 8-6157] synthesizing module 'SignedDivider' [E:/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SignedDivider' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v:4]
INFO: [Synth 8-6155] done synthesizing module 'execute_stage' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [E:/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'dataMem' [E:/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v:4]
INFO: [Synth 8-3876] $readmem data file './data_file.dat' is read successfully [E:/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v:16]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [E:/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dataMem' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v:4]
INFO: [Synth 8-6157] synthesizing module 'write_back_stage' [E:/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'write_back_stage' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [E:/CA_design/cpu/cpu.srcs/sources_1/new/top.v:5]
WARNING: [Synth 8-6014] Unused sequential element alu_operating_EXEout_reg was removed.  [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:67]
WARNING: [Synth 8-6014] Unused sequential element flush_pipeline_EXEout_reg was removed.  [E:/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:73]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "ram_reg" dissolved into registers
WARNING: [Synth 8-7129] Port clk in module data_foward is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[24] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[23] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[22] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[21] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[20] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[19] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[18] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[17] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[16] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[15] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[11] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[10] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[9] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[8] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[7] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[31] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[30] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[29] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[28] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[27] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[26] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[25] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[24] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[23] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[22] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[21] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[20] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[19] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[18] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[17] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[16] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[15] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[14] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[13] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[12] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[11] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[10] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[9] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[8] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[1] in module two_bit_saturating_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_branch_TBSCin[0] in module two_bit_saturating_counter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2446.941 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2446.941 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2446.941 ; gain = 559.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2446.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc]
WARNING: [Vivado 12-584] No ports matched 'a_to_g_0[6]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_0[5]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_0[4]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_0[3]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_0[2]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_0[1]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_0[0]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_1[6]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_1[5]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_1[4]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_1[3]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_1[2]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_1[1]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_1[0]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_raw'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_raw'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_0[0]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_0[1]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_0[2]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_0[3]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_0[4]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_0[5]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_0[6]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_1[0]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_1[1]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_1[2]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_1[3]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_1[4]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_1[5]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g_1[6]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_100M'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_100M'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[15]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[14]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[13]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[12]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[11]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[10]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[9]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[8]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[7]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[6]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[5]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[4]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[3]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[2]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[1]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[0]'. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/CA_design/cpu/cpu.srcs/constrs_1/new/EGo1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2553.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2582.461 ; gain = 695.301
65 Infos, 139 Warnings, 64 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2582.461 ; gain = 1041.324
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 13:55:18 2024...
