
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7s100fgga676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Device 21-403] Loading part xc7s100fgga676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 742.270 ; gain = 178.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/icecube/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:9]
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 16 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE bound to: 20 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 8 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ARM bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 24 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 32 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 11 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 23 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 31 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 36 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE bound to: 40 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 49 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 2 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 49 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 60 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 71 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 73 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 74 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 80 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 99 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 103 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 48 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 59 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 70 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 72 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 73 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 78 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 98 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 101 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 103 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3 bound to: 104 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_EVT_LTC bound to: 49 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_START_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_STOP_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_TRIG_SRC bound to: 2 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_CNST_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_SYNC_RDY bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_BSUM bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_BSUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_BSUM_VALID bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_EVT_LTC bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_START_ADDR bound to: 49 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_STOP_ADDR bound to: 60 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_TRIG_SRC bound to: 71 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_CNST_RUN bound to: 73 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_PRE_CONF bound to: 74 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM bound to: 80 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_LEN_SEL bound to: 99 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_EVT_LTC bound to: 48 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_START_ADDR bound to: 59 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_STOP_ADDR bound to: 70 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_TRIG_SRC bound to: 72 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_CNST_RUN bound to: 73 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_PRE_CONF bound to: 78 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM bound to: 98 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_LEN_SEL bound to: 101 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2 bound to: 103 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 16 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 12 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 2 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 21 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 33 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE bound to: 0 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 4 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 20 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 32 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 44 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE bound to: 45 - type: integer 
	Parameter FW_VNUM bound to: 16'b0000000000100100 
	Parameter CLK_SRC bound to: 1 - type: integer 
	Parameter N_CHANNELS bound to: 24 - type: integer 
	Parameter N_ADC_BITS bound to: 12 - type: integer 
	Parameter N_DISCR_BITS bound to: 8 - type: integer 
	Parameter P_WVB_ADR_WIDTH bound to: 11 - type: integer 
	Parameter P_LTC_WIDTH bound to: 49 - type: integer 
	Parameter P_HDR_WIDTH bound to: 104 - type: integer 
	Parameter P_FMT bound to: 2 - type: integer 
	Parameter DEFAULT_DELAY bound to: 5'b00000 
INFO: [Synth 8-6157] synthesizing module 'adc_discr_channel' [D:/icecube/mdommb_rev1_fw/hdl/adc_discr_channel/adc_discr_channel.v:7]
	Parameter DISCR_DELAY bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ADC_SERDES' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/ADC_SERDES_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADC_SERDES' (1#1) [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/ADC_SERDES_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'DISCR_SERDES' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/DISCR_SERDES_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DISCR_SERDES' (2#1) [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/DISCR_SERDES_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'delay' [D:/icecube/mdommb_rev1_fw/hdl/delay/delay.v:10]
	Parameter DELAY bound to: 10 - type: integer 
	Parameter BITS bound to: 8 - type: integer 
	Parameter DEFAULT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'delay_n' [D:/icecube/mdommb_rev1_fw/hdl/delay/delay_n.v:8]
	Parameter DELAY bound to: 10 - type: integer 
	Parameter BITS bound to: 8 - type: integer 
	Parameter DEFAULT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delay_n' (3#1) [D:/icecube/mdommb_rev1_fw/hdl/delay/delay_n.v:8]
INFO: [Synth 8-6155] done synthesizing module 'delay' (4#1) [D:/icecube/mdommb_rev1_fw/hdl/delay/delay.v:10]
INFO: [Synth 8-6155] done synthesizing module 'adc_discr_channel' (5#1) [D:/icecube/mdommb_rev1_fw/hdl/adc_discr_channel/adc_discr_channel.v:7]
INFO: [Synth 8-6157] synthesizing module 'waveform_acquisition' [D:/icecube/mdommb_rev1_fw/hdl/waveform_acquisition/waveform_acquisition.v:9]
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 11 - type: integer 
	Parameter P_HDR_WIDTH bound to: 104 - type: integer 
	Parameter P_LTC_WIDTH bound to: 49 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 16 - type: integer 
	Parameter P_WVB_TRIG_BUNDLE_WIDTH bound to: 20 - type: integer 
	Parameter P_WVB_CONFIG_BUNDLE_WIDTH bound to: 40 - type: integer 
	Parameter P_MDOM_BSUM_BUNDLE_WIDTH bound to: 45 - type: integer 
	Parameter P_BSUM_WIDTH bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 16 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 12 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 2 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 21 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 33 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE bound to: 0 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 4 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 20 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 32 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 44 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE bound to: 45 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [D:/icecube/mdommb_rev1_fw/hdl/waveform_acquisition/waveform_acquisition.v:84]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [D:/icecube/mdommb_rev1_fw/hdl/waveform_acquisition/waveform_acquisition.v:85]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [D:/icecube/mdommb_rev1_fw/hdl/waveform_acquisition/waveform_acquisition.v:86]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [D:/icecube/mdommb_rev1_fw/hdl/waveform_acquisition/waveform_acquisition.v:87]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [D:/icecube/mdommb_rev1_fw/hdl/waveform_acquisition/waveform_acquisition.v:88]
INFO: [Synth 8-6157] synthesizing module 'mDOM_trig_bundle_fan_out' [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_trig_bundle/mDOM_trig_bundle_fan_out.v:1]
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 16 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_trig_bundle_fan_out' (6#1) [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_trig_bundle/mDOM_trig_bundle_fan_out.v:1]
INFO: [Synth 8-6157] synthesizing module 'mDOM_wvb_conf_bundle_fan_out' [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_wvb_conf_bundle/mDOM_wvb_conf_bundle_fan_out.v:1]
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 8 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ARM bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 24 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 32 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 11 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 23 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 31 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 36 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_wvb_conf_bundle_fan_out' (7#1) [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_wvb_conf_bundle/mDOM_wvb_conf_bundle_fan_out.v:1]
INFO: [Synth 8-6157] synthesizing module 'mDOM_bsum_bundle_fan_out' [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_bsum_bundle/mDOM_bsum_bundle_fan_out.v:1]
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 16 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 12 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 2 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 21 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 33 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE bound to: 0 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 4 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 20 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 32 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 44 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_bsum_bundle_fan_out' (8#1) [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_bsum_bundle/mDOM_bsum_bundle_fan_out.v:1]
INFO: [Synth 8-6157] synthesizing module 'mdom_trigger' [D:/icecube/mdommb_rev1_fw/hdl/mdom_trigger/mdom_trigger.v:7]
	Parameter TRIG_SRC_SW bound to: 2'b00 
	Parameter TRIG_SRC_THRESH bound to: 2'b01 
	Parameter TRIG_SRC_DISCR bound to: 2'b10 
	Parameter TRIG_SRC_EXT bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [D:/icecube/mdommb_rev1_fw/hdl/mdom_trigger/mdom_trigger.v:50]
INFO: [Synth 8-6157] synthesizing module 'posedge_detector' [D:/icecube/mdommb_rev1_fw/hdl/posedge_detector/posedge_detector.v:5]
INFO: [Synth 8-6155] done synthesizing module 'posedge_detector' (9#1) [D:/icecube/mdommb_rev1_fw/hdl/posedge_detector/posedge_detector.v:5]
INFO: [Synth 8-6157] synthesizing module 'cmp' [D:/icecube/mdommb_rev1_fw/hdl/cmp/cmp.v:15]
INFO: [Synth 8-6155] done synthesizing module 'cmp' (10#1) [D:/icecube/mdommb_rev1_fw/hdl/cmp/cmp.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mdom_trigger' (11#1) [D:/icecube/mdommb_rev1_fw/hdl/mdom_trigger/mdom_trigger.v:7]
INFO: [Synth 8-6157] synthesizing module 'deviation_detector' [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/deviation_detector.v:15]
	Parameter SAMPLEBITS bound to: 12 - type: integer 
	Parameter SUMBITS bound to: 19 - type: integer 
	Parameter SHIFTBITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'deviation_detector' (12#1) [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/deviation_detector.v:15]
INFO: [Synth 8-6157] synthesizing module 'rollingsum_lutram' [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:9]
	Parameter SAMPLEBITS bound to: 12 - type: integer 
	Parameter ADDRBITS bound to: 7 - type: integer 
	Parameter INPUT_DELAY bound to: 5 - type: integer 
	Parameter MAX_SUM_LEN bound to: 32'b00000000000000000000000010000000 
	Parameter MIN_SUM_LEN bound to: 32'b00000000000000000000000000000011 
	Parameter SUMBITS bound to: 19 - type: integer 
	Parameter S_FILLING bound to: 2'b00 
	Parameter S_ROLLING bound to: 2'b01 
	Parameter S_LENGTHONE bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pulse_extender' [D:/icecube/mdommb_rev1_fw/hdl/pulse_extender/pulse_extender.v:13]
	Parameter P_N_WIDTH bound to: 16 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_HIGH bound to: 1 - type: integer 
	Parameter S_HOLD bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_extender' (13#1) [D:/icecube/mdommb_rev1_fw/hdl/pulse_extender/pulse_extender.v:13]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [D:/icecube/mdommb_rev1_fw/hdl/delay/delay.v:10]
	Parameter DELAY bound to: 5 - type: integer 
	Parameter BITS bound to: 12 - type: integer 
	Parameter DEFAULT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'delay_n__parameterized0' [D:/icecube/mdommb_rev1_fw/hdl/delay/delay_n.v:8]
	Parameter DELAY bound to: 5 - type: integer 
	Parameter BITS bound to: 12 - type: integer 
	Parameter DEFAULT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delay_n__parameterized0' (13#1) [D:/icecube/mdommb_rev1_fw/hdl/delay/delay_n.v:8]
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (13#1) [D:/icecube/mdommb_rev1_fw/hdl/delay/delay.v:10]
INFO: [Synth 8-6157] synthesizing module 'DIST_BUFFER_128_12' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/DIST_BUFFER_128_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DIST_BUFFER_128_12' (14#1) [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/DIST_BUFFER_128_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rollingsum_lutram' (15#1) [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:9]
INFO: [Synth 8-6157] synthesizing module 'waveform_buffer' [D:/icecube/mdommb_rev1_fw/hdl/waveform_buffer/waveform_buffer.v:7]
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 11 - type: integer 
	Parameter P_HDR_WIDTH bound to: 104 - type: integer 
	Parameter P_LTC_WIDTH bound to: 49 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 16 - type: integer 
	Parameter P_CONST_CONF_WIDTH bound to: 12 - type: integer 
	Parameter P_TEST_CONF_WIDTH bound to: 12 - type: integer 
	Parameter P_PRE_CONF_WIDTH bound to: 5 - type: integer 
	Parameter P_POST_CONF_WIDTH bound to: 8 - type: integer 
	Parameter P_BSUM_WIDTH bound to: 19 - type: integer 
	Parameter P_BSUM_LEN_SEL_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [D:/icecube/mdommb_rev1_fw/hdl/waveform_buffer/waveform_buffer.v:65]
INFO: [Synth 8-6157] synthesizing module 'pretrigger_buffer' [D:/icecube/mdommb_rev1_fw/hdl/pretrigger_buffer/pretrigger_buffer.v:8]
	Parameter P_PRE_CONF_WIDTH bound to: 5 - type: integer 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_USE_DISTRIBUTED_RAM bound to: 1 - type: integer 
	Parameter RDY_CNT bound to: 32'b00000000000000000000000000100000 
	Parameter RD_ADDR_OFFSET bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'DIST_BUFFER_32_22' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/DIST_BUFFER_32_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DIST_BUFFER_32_22' (16#1) [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/DIST_BUFFER_32_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pretrigger_buffer' (17#1) [D:/icecube/mdommb_rev1_fw/hdl/pretrigger_buffer/pretrigger_buffer.v:8]
INFO: [Synth 8-6157] synthesizing module 'waveform_buffer_storage' [D:/icecube/mdommb_rev1_fw/hdl/waveform_buffer_storage/waveform_buffer_storage.v:7]
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 11 - type: integer 
	Parameter P_HDR_WIDTH bound to: 104 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFFER_2048_22' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/BUFFER_2048_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BUFFER_2048_22' (18#1) [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/BUFFER_2048_22_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FIFO_512_108' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/FIFO_512_108_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_512_108' (19#1) [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/FIFO_512_108_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'waveform_buffer_storage' (20#1) [D:/icecube/mdommb_rev1_fw/hdl/waveform_buffer_storage/waveform_buffer_storage.v:7]
INFO: [Synth 8-6157] synthesizing module 'wvb_wr_ctrl' [D:/icecube/mdommb_rev1_fw/hdl/wvb_wr_ctrl/wvb_wr_ctrl.v:7]
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 11 - type: integer 
	Parameter P_HDR_WIDTH bound to: 104 - type: integer 
	Parameter P_LTC_WIDTH bound to: 49 - type: integer 
	Parameter P_CONST_CONF_WIDTH bound to: 12 - type: integer 
	Parameter P_TEST_CONF_WIDTH bound to: 12 - type: integer 
	Parameter P_PRE_CONF_WIDTH bound to: 5 - type: integer 
	Parameter P_POST_CONF_WIDTH bound to: 8 - type: integer 
	Parameter P_BSUM_WIDTH bound to: 19 - type: integer 
	Parameter P_BSUM_LEN_SEL_WIDTH bound to: 3 - type: integer 
	Parameter TRIG_SRC_SW bound to: 2'b00 
	Parameter TRIG_SRC_THRESH bound to: 2'b01 
	Parameter TRIG_SRC_DISCR bound to: 2'b10 
	Parameter TRIG_SRC_EXT bound to: 2'b11 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_EVT_LTC bound to: 49 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_START_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_STOP_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_TRIG_SRC bound to: 2 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_CNST_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_SYNC_RDY bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_BSUM bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_BSUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_BSUM_VALID bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_EVT_LTC bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_START_ADDR bound to: 49 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_STOP_ADDR bound to: 60 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_TRIG_SRC bound to: 71 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_CNST_RUN bound to: 73 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_PRE_CONF bound to: 74 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM bound to: 80 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_LEN_SEL bound to: 99 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_EVT_LTC bound to: 48 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_START_ADDR bound to: 59 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_STOP_ADDR bound to: 70 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_TRIG_SRC bound to: 72 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_CNST_RUN bound to: 73 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_PRE_CONF bound to: 78 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM bound to: 98 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_LEN_SEL bound to: 101 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2 bound to: 103 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 49 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 2 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 49 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 60 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 71 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 73 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 74 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 80 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 99 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 103 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 48 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 59 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 70 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 72 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 73 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 78 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 98 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 101 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 103 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3 bound to: 104 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_PRE bound to: 1 - type: integer 
	Parameter S_SOT bound to: 2 - type: integer 
	Parameter S_POST bound to: 3 - type: integer 
	Parameter S_TEST bound to: 4 - type: integer 
	Parameter S_CONST bound to: 5 - type: integer 
	Parameter PRE_CONF_MIN bound to: 3 - type: integer 
	Parameter POST_CONF_MIN bound to: 2 - type: integer 
	Parameter TEST_CONF_MIN bound to: 3 - type: integer 
	Parameter CONST_CONF_MIN bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [D:/icecube/mdommb_rev1_fw/hdl/wvb_wr_ctrl/wvb_wr_ctrl.v:55]
INFO: [Synth 8-6157] synthesizing module 'mDOM_wvb_hdr_bundle_3_fan_in' [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_wvb_hdr_bundle_3/mDOM_wvb_hdr_bundle_3_fan_in.v:1]
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 49 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 2 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 49 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 60 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 71 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 73 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 74 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 80 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 99 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 103 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 48 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 59 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 70 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 72 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 73 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 78 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 98 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 101 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 103 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3 bound to: 104 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_wvb_hdr_bundle_3_fan_in' (21#1) [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_wvb_hdr_bundle_3/mDOM_wvb_hdr_bundle_3_fan_in.v:1]
WARNING: [Synth 8-6014] Unused sequential element n_writes_reg was removed.  [D:/icecube/mdommb_rev1_fw/hdl/wvb_wr_ctrl/wvb_wr_ctrl.v:174]
INFO: [Synth 8-6155] done synthesizing module 'wvb_wr_ctrl' (22#1) [D:/icecube/mdommb_rev1_fw/hdl/wvb_wr_ctrl/wvb_wr_ctrl.v:7]
INFO: [Synth 8-6157] synthesizing module 'wvb_rd_addr_ctrl' [D:/icecube/mdommb_rev1_fw/hdl/waveform_buffer/wvb_rd_addr_ctrl.v:7]
	Parameter P_ADR_WIDTH bound to: 11 - type: integer 
	Parameter P_HDR_WIDTH bound to: 104 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_EVT_LTC bound to: 49 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_START_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_STOP_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_TRIG_SRC bound to: 2 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_CNST_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_SYNC_RDY bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_BSUM bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_BSUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_BSUM_VALID bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_EVT_LTC bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_START_ADDR bound to: 49 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_STOP_ADDR bound to: 60 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_TRIG_SRC bound to: 71 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_CNST_RUN bound to: 73 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_PRE_CONF bound to: 74 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM bound to: 80 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_LEN_SEL bound to: 99 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_EVT_LTC bound to: 48 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_START_ADDR bound to: 59 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_STOP_ADDR bound to: 70 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_TRIG_SRC bound to: 72 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_CNST_RUN bound to: 73 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_PRE_CONF bound to: 78 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM bound to: 98 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_LEN_SEL bound to: 101 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2 bound to: 103 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 49 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 2 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 49 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 60 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 71 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 73 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 74 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 80 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 99 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 103 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 48 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 59 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 70 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 72 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 73 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 78 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 98 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 101 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 103 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3 bound to: 104 - type: integer 
	Parameter HDR_WAIT_CNT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mDOM_wvb_hdr_bundle_3_fan_out' [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_wvb_hdr_bundle_3/mDOM_wvb_hdr_bundle_3_fan_out.v:1]
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 49 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 2 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 49 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 60 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 71 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 73 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 74 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 80 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 99 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 103 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 48 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 59 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 70 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 72 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 73 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 78 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 98 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 101 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 103 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3 bound to: 104 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_wvb_hdr_bundle_3_fan_out' (23#1) [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_wvb_hdr_bundle_3/mDOM_wvb_hdr_bundle_3_fan_out.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wvb_rd_addr_ctrl' (24#1) [D:/icecube/mdommb_rev1_fw/hdl/waveform_buffer/wvb_rd_addr_ctrl.v:7]
INFO: [Synth 8-6157] synthesizing module 'wvb_overflow_ctrl' [D:/icecube/mdommb_rev1_fw/hdl/waveform_buffer/wvb_overflow_ctrl.v:7]
	Parameter P_ADR_WIDTH bound to: 11 - type: integer 
	Parameter P_HDR_WIDTH bound to: 104 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_EVT_LTC bound to: 49 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_START_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_STOP_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_TRIG_SRC bound to: 2 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_CNST_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_SYNC_RDY bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_BSUM bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_BSUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_BSUM_VALID bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_EVT_LTC bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_START_ADDR bound to: 49 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_STOP_ADDR bound to: 60 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_TRIG_SRC bound to: 71 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_CNST_RUN bound to: 73 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_PRE_CONF bound to: 74 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM bound to: 80 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_LEN_SEL bound to: 99 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_EVT_LTC bound to: 48 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_START_ADDR bound to: 59 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_STOP_ADDR bound to: 70 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_TRIG_SRC bound to: 72 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_CNST_RUN bound to: 73 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_PRE_CONF bound to: 78 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM bound to: 98 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_LEN_SEL bound to: 101 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2 bound to: 103 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 49 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 2 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 49 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 60 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 71 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 73 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 74 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 80 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 99 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 103 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_EVT_LTC bound to: 48 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_START_ADDR bound to: 59 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_STOP_ADDR bound to: 70 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_TRIG_SRC bound to: 72 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_CNST_RUN bound to: 73 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_PRE_CONF bound to: 78 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM bound to: 98 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_LEN_SEL bound to: 101 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_3_LOCAL_COINC bound to: 103 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_3 bound to: 104 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wvb_overflow_ctrl' (25#1) [D:/icecube/mdommb_rev1_fw/hdl/waveform_buffer/wvb_overflow_ctrl.v:7]
INFO: [Synth 8-6155] done synthesizing module 'waveform_buffer' (26#1) [D:/icecube/mdommb_rev1_fw/hdl/waveform_buffer/waveform_buffer.v:7]
WARNING: [Synth 8-3848] Net wvb_trig_test_out in module/entity waveform_acquisition does not have driver. [D:/icecube/mdommb_rev1_fw/hdl/waveform_acquisition/waveform_acquisition.v:50]
INFO: [Synth 8-6155] done synthesizing module 'waveform_acquisition' (27#1) [D:/icecube/mdommb_rev1_fw/hdl/waveform_acquisition/waveform_acquisition.v:9]
INFO: [Synth 8-6157] synthesizing module 'discr_scaler' [D:/icecube/mdommb_rev1_fw/hdl/discr_scaler/discr_scaler.v:12]
	Parameter P_N_WIDTH bound to: 32 - type: integer 
	Parameter P_INPUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'inhibit_generator_8b' [D:/icecube/mdommb_rev1_fw/hdl/discr_scaler/inhibit_generator_8b.v:10]
	Parameter P_N_WIDTH bound to: 32 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_INHIBITED bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [D:/icecube/mdommb_rev1_fw/hdl/discr_scaler/inhibit_generator_8b.v:24]
INFO: [Synth 8-6155] done synthesizing module 'inhibit_generator_8b' (28#1) [D:/icecube/mdommb_rev1_fw/hdl/discr_scaler/inhibit_generator_8b.v:10]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [D:/icecube/mdommb_rev1_fw/hdl/discr_scaler/discr_scaler.v:65]
INFO: [Synth 8-6155] done synthesizing module 'discr_scaler' (29#1) [D:/icecube/mdommb_rev1_fw/hdl/discr_scaler/discr_scaler.v:12]
INFO: [Synth 8-6157] synthesizing module 'discr_scaler__parameterized0' [D:/icecube/mdommb_rev1_fw/hdl/discr_scaler/discr_scaler.v:12]
	Parameter P_N_WIDTH bound to: 32 - type: integer 
	Parameter P_INPUT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'inhibit_generator_1b' [D:/icecube/mdommb_rev1_fw/hdl/discr_scaler/inhibit_generator_1b.v:7]
	Parameter P_N_WIDTH bound to: 32 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_INHIBITED bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [D:/icecube/mdommb_rev1_fw/hdl/discr_scaler/inhibit_generator_1b.v:21]
INFO: [Synth 8-6155] done synthesizing module 'inhibit_generator_1b' (30#1) [D:/icecube/mdommb_rev1_fw/hdl/discr_scaler/inhibit_generator_1b.v:7]
INFO: [Synth 8-6155] done synthesizing module 'discr_scaler__parameterized0' (30#1) [D:/icecube/mdommb_rev1_fw/hdl/discr_scaler/discr_scaler.v:12]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (31#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
INFO: [Synth 8-6157] synthesizing module 'lclk_adcclk_wiz' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/lclk_adcclk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lclk_adcclk_wiz' (32#1) [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/lclk_adcclk_wiz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'idelay_discr_clk_wiz' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/idelay_discr_clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'idelay_discr_clk_wiz' (33#1) [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/idelay_discr_clk_wiz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ddr3_idelay_clk_wiz' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/ddr3_idelay_clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_idelay_clk_wiz' (34#1) [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/ddr3_idelay_clk_wiz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (35#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
INFO: [Synth 8-6157] synthesizing module 'ADC3424_clk_IO' [D:/icecube/mdommb_rev1_fw/hdl/adc3424_clk_IO/adc3424_clk_IO.v:14]
	Parameter EN_SYSRF bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (36#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (37#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
INFO: [Synth 8-6155] done synthesizing module 'ADC3424_clk_IO' (38#1) [D:/icecube/mdommb_rev1_fw/hdl/adc3424_clk_IO/adc3424_clk_IO.v:14]
INFO: [Synth 8-6157] synthesizing module 'sync' [D:/icecube/mdommb_rev1_fw/hdl/sync/sync.v:5]
	Parameter P_DEFVAL bound to: 1'b0 
	Parameter P_NFF bound to: 2 - type: integer 
	Parameter NFF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/icecube/mdommb_rev1_fw/hdl/sync/sync.v:22]
INFO: [Synth 8-6155] done synthesizing module 'sync' (39#1) [D:/icecube/mdommb_rev1_fw/hdl/sync/sync.v:5]
INFO: [Synth 8-6157] synthesizing module 'negedge_detector' [D:/icecube/mdommb_rev1_fw/hdl/negedge_detector/negedge_detector.v:5]
INFO: [Synth 8-6155] done synthesizing module 'negedge_detector' (40#1) [D:/icecube/mdommb_rev1_fw/hdl/negedge_detector/negedge_detector.v:5]
INFO: [Synth 8-6157] synthesizing module 'xdom' [D:/icecube/mdommb_rev1_fw/hdl/xdom/xdom.v:15]
	Parameter N_CHANNELS bound to: 24 - type: integer 
	Parameter P_WIDTH_MDOM_BSUM_BUNDLE bound to: 45 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 16 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 12 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 2 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 21 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 33 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE bound to: 0 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 4 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 20 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 32 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 44 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE bound to: 45 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ft232r_proc_buffered' [D:/icecube/mdommb_rev1_fw/hdl/ft232r_proc_buffered/ft232r_proc_buffered.v:9]
INFO: [Synth 8-6157] synthesizing module 'ft232r_hs' [D:/icecube/mdommb_rev1_fw/hdl/ft232r_hs/ft232r_hs.v:17]
	Parameter P_CLK_FREQ_HZ bound to: 120000000 - type: integer 
	Parameter P_BAUD_RATE bound to: 3000000 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs232_ser' [D:/icecube/mdommb_rev1_fw/hdl/rs232_ser/rs232_ser.v:17]
	Parameter P_CLK_FREQ_HZ bound to: 120000000 - type: integer 
	Parameter P_BAUD_RATE bound to: 3000000 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_START bound to: 2'b01 
	Parameter S_SHIFT bound to: 2'b10 
	Parameter S_STOP bound to: 2'b11 
	Parameter LAUNCH_CNT_MAX bound to: 40 - type: integer 
	Parameter NBITS_LAUNCH_CNT bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/icecube/mdommb_rev1_fw/hdl/rs232_ser/rs232_ser.v:78]
INFO: [Synth 8-6155] done synthesizing module 'rs232_ser' (41#1) [D:/icecube/mdommb_rev1_fw/hdl/rs232_ser/rs232_ser.v:17]
INFO: [Synth 8-6157] synthesizing module 'rs232_des' [D:/icecube/mdommb_rev1_fw/hdl/rs232_des/rs232_des.v:16]
	Parameter P_CLK_FREQ_HZ bound to: 120000000 - type: integer 
	Parameter P_BAUD_RATE bound to: 3000000 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_START bound to: 2'b01 
	Parameter S_SHIFT bound to: 2'b10 
	Parameter S_STOP bound to: 2'b11 
	Parameter START_LATCH_CNT_MAX bound to: 20 - type: integer 
	Parameter SHIFT_LATCH_CNT_MAX bound to: 40 - type: integer 
	Parameter STOP_LATCH_CNT_MAX bound to: 40 - type: integer 
	Parameter NBITS_LATCH_CNT bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/icecube/mdommb_rev1_fw/hdl/rs232_des/rs232_des.v:78]
INFO: [Synth 8-6155] done synthesizing module 'rs232_des' (42#1) [D:/icecube/mdommb_rev1_fw/hdl/rs232_des/rs232_des.v:16]
INFO: [Synth 8-6155] done synthesizing module 'ft232r_hs' (43#1) [D:/icecube/mdommb_rev1_fw/hdl/ft232r_hs/ft232r_hs.v:17]
INFO: [Synth 8-6157] synthesizing module 'uart_proc_hs' [D:/icecube/mdommb_rev1_fw/hdl/uart_proc_hs/uart_proc_hs.v:16]
	Parameter P_TIMEOUT_CNT_MAX bound to: 120000000 - type: integer 
	Parameter L_HDR1 bound to: 8'b10001111 
	Parameter L_HDR0 bound to: 8'b11000111 
	Parameter L_SINGLE bound to: 8'b00000000 
	Parameter L_BURST bound to: 8'b10000000 
	Parameter L_WR bound to: 8'b00000001 
	Parameter L_RD bound to: 8'b00000010 
	Parameter L_ERR_CRC_WR bound to: 1 - type: integer 
	Parameter S_HDR1 bound to: 0 - type: integer 
	Parameter S_HDR0 bound to: 1 - type: integer 
	Parameter S_PID1 bound to: 2 - type: integer 
	Parameter S_PID0 bound to: 3 - type: integer 
	Parameter S_LEN1 bound to: 4 - type: integer 
	Parameter S_LEN0 bound to: 5 - type: integer 
	Parameter S_ADR1 bound to: 6 - type: integer 
	Parameter S_ADR0 bound to: 7 - type: integer 
	Parameter S_WR_DATA0 bound to: 8 - type: integer 
	Parameter S_WR_DATA1 bound to: 9 - type: integer 
	Parameter S_WR_WAIT bound to: 10 - type: integer 
	Parameter S_WR_CRC1 bound to: 11 - type: integer 
	Parameter S_WR_CRC0 bound to: 12 - type: integer 
	Parameter S_BWR_RDREQ bound to: 13 - type: integer 
	Parameter S_BWR_WAIT_0 bound to: 14 - type: integer 
	Parameter S_SWR_HS bound to: 15 - type: integer 
	Parameter S_BWR_HS bound to: 16 - type: integer 
	Parameter S_RD_HS bound to: 17 - type: integer 
	Parameter S_RD_DATA1 bound to: 18 - type: integer 
	Parameter S_RD_DATA0 bound to: 19 - type: integer 
	Parameter S_RD_WAIT bound to: 20 - type: integer 
	Parameter S_RD_CRC1 bound to: 21 - type: integer 
	Parameter S_RD_CRC0 bound to: 22 - type: integer 
	Parameter S_BWR_BUF_CLR bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'crc' [D:/icecube/mdommb_rev1_fw/hdl/crc16_8b_parallel/crc16_8b_parallel.v:14]
INFO: [Synth 8-6155] done synthesizing module 'crc' (44#1) [D:/icecube/mdommb_rev1_fw/hdl/crc16_8b_parallel/crc16_8b_parallel.v:14]
INFO: [Synth 8-6157] synthesizing module 'err_mngr' [D:/icecube/mdommb_rev1_fw/hdl/err_mngr/err_mngr.v:11]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_HANDSHAKE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/icecube/mdommb_rev1_fw/hdl/err_mngr/err_mngr.v:56]
INFO: [Synth 8-6155] done synthesizing module 'err_mngr' (45#1) [D:/icecube/mdommb_rev1_fw/hdl/err_mngr/err_mngr.v:11]
WARNING: [Synth 8-6014] Unused sequential element n_burst_reg was removed.  [D:/icecube/mdommb_rev1_fw/hdl/uart_proc_hs/uart_proc_hs.v:222]
WARNING: [Synth 8-6014] Unused sequential element err_reg was removed.  [D:/icecube/mdommb_rev1_fw/hdl/uart_proc_hs/uart_proc_hs.v:223]
INFO: [Synth 8-6155] done synthesizing module 'uart_proc_hs' (46#1) [D:/icecube/mdommb_rev1_fw/hdl/uart_proc_hs/uart_proc_hs.v:16]
INFO: [Synth 8-6157] synthesizing module 'FIFO_2048_32' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/FIFO_2048_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_2048_32' (47#1) [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/FIFO_2048_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ft232r_proc_buffered' (48#1) [D:/icecube/mdommb_rev1_fw/hdl/ft232r_proc_buffered/ft232r_proc_buffered.v:9]
INFO: [Synth 8-6157] synthesizing module 'crs_master' [D:/icecube/mdommb_rev1_fw/hdl/crs_master/crs_master.v:16]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_BWR_BUF_EMPTY bound to: 1 - type: integer 
	Parameter S_BWR_WAIT_0 bound to: 2 - type: integer 
	Parameter S_BWR_WRITE bound to: 3 - type: integer 
	Parameter S_ACK bound to: 4 - type: integer 
	Parameter S_RD_WAIT bound to: 5 - type: integer 
	Parameter L_RD_WAIT_CNT_MAX bound to: 2 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'i_buf_wr_data_reg' and it is trimmed from '32' to '28' bits. [D:/icecube/mdommb_rev1_fw/hdl/crs_master/crs_master.v:163]
INFO: [Synth 8-6155] done synthesizing module 'crs_master' (49#1) [D:/icecube/mdommb_rev1_fw/hdl/crs_master/crs_master.v:16]
INFO: [Synth 8-6157] synthesizing module 'mDOM_trig_bundle_fan_in' [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_trig_bundle/mDOM_trig_bundle_fan_in.v:1]
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 16 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_trig_bundle_fan_in' (50#1) [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_trig_bundle/mDOM_trig_bundle_fan_in.v:1]
INFO: [Synth 8-6157] synthesizing module 'mDOM_wvb_conf_bundle_fan_in' [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_wvb_conf_bundle/mDOM_wvb_conf_bundle_fan_in.v:1]
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 8 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ARM bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 24 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 32 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 11 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 23 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 31 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 36 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_wvb_conf_bundle_fan_in' (51#1) [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_wvb_conf_bundle/mDOM_wvb_conf_bundle_fan_in.v:1]
INFO: [Synth 8-6157] synthesizing module 'mDOM_bsum_bundle_fan_in' [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_bsum_bundle/mDOM_bsum_bundle_fan_in.v:1]
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 16 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 12 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 2 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 21 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 33 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE bound to: 0 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 4 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 20 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 32 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 44 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_bsum_bundle_fan_in' (52#1) [D:/icecube/mdommb_rev1_fw/hdl/bundles/mDOM_bsum_bundle/mDOM_bsum_bundle_fan_in.v:1]
INFO: [Synth 8-6157] synthesizing module 'n_channel_mux' [D:/icecube/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
	Parameter N_INPUTS bound to: 24 - type: integer 
	Parameter INPUT_WIDTH bound to: 16 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_channel_mux' (53#1) [D:/icecube/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
INFO: [Synth 8-6157] synthesizing module 'n_channel_mux__parameterized0' [D:/icecube/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
	Parameter N_INPUTS bound to: 24 - type: integer 
	Parameter INPUT_WIDTH bound to: 10 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_channel_mux__parameterized0' (53#1) [D:/icecube/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
INFO: [Synth 8-6157] synthesizing module 'n_channel_mux__parameterized1' [D:/icecube/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
	Parameter N_INPUTS bound to: 24 - type: integer 
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_channel_mux__parameterized1' (53#1) [D:/icecube/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
INFO: [Synth 8-6157] synthesizing module 'one_shot' [D:/icecube/mdommb_rev1_fw/hdl/one_shot/one_shot.v:2]
	Parameter P_N_WIDTH bound to: 32 - type: integer 
	Parameter P_IO_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_shot' (54#1) [D:/icecube/mdommb_rev1_fw/hdl/one_shot/one_shot.v:2]
INFO: [Synth 8-6157] synthesizing module 'task_reg' [D:/icecube/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
	Parameter P_TASK_ADR bound to: 12'b111111100011 
INFO: [Synth 8-6155] done synthesizing module 'task_reg' (55#1) [D:/icecube/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
INFO: [Synth 8-6157] synthesizing module 'task_reg__parameterized0' [D:/icecube/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
	Parameter P_TASK_ADR bound to: 12'b101111011011 
INFO: [Synth 8-6155] done synthesizing module 'task_reg__parameterized0' (55#1) [D:/icecube/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
INFO: [Synth 8-6157] synthesizing module 'task_reg__parameterized1' [D:/icecube/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
	Parameter P_TASK_ADR bound to: 12'b101111010101 
INFO: [Synth 8-6155] done synthesizing module 'task_reg__parameterized1' (55#1) [D:/icecube/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
INFO: [Synth 8-6157] synthesizing module 'task_reg__parameterized2' [D:/icecube/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
	Parameter P_TASK_ADR bound to: 12'b111011111111 
INFO: [Synth 8-6155] done synthesizing module 'task_reg__parameterized2' (55#1) [D:/icecube/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
INFO: [Synth 8-6157] synthesizing module 'task_reg__parameterized3' [D:/icecube/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
	Parameter P_TASK_ADR bound to: 12'b101110011100 
INFO: [Synth 8-6155] done synthesizing module 'task_reg__parameterized3' (55#1) [D:/icecube/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
INFO: [Synth 8-6157] synthesizing module 'periodic_trigger_gen' [D:/icecube/mdommb_rev1_fw/hdl/periodic_trigger_gen/periodic_trigger_gen.v:9]
INFO: [Synth 8-6155] done synthesizing module 'periodic_trigger_gen' (56#1) [D:/icecube/mdommb_rev1_fw/hdl/periodic_trigger_gen/periodic_trigger_gen.v:9]
INFO: [Synth 8-6157] synthesizing module 'XDOM_DDR3_PG' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/XDOM_DDR3_PG_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'XDOM_DDR3_PG' (57#1) [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/XDOM_DDR3_PG_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DIRECT_RDOUT_DPRAM' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/DIRECT_RDOUT_DPRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DIRECT_RDOUT_DPRAM' (58#1) [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/DIRECT_RDOUT_DPRAM_stub.v:6]
WARNING: [Synth 8-3848] Net debug_err_ack in module/entity xdom does not have driver. [D:/icecube/mdommb_rev1_fw/hdl/xdom/xdom.v:225]
WARNING: [Synth 8-3848] Net icm_err_ack in module/entity xdom does not have driver. [D:/icecube/mdommb_rev1_fw/hdl/xdom/xdom.v:259]
WARNING: [Synth 8-3848] Net mcu_err_ack in module/entity xdom does not have driver. [D:/icecube/mdommb_rev1_fw/hdl/xdom/xdom.v:292]
INFO: [Synth 8-6155] done synthesizing module 'xdom' (59#1) [D:/icecube/mdommb_rev1_fw/hdl/xdom/xdom.v:15]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32871]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (60#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32871]
INFO: [Synth 8-6157] synthesizing module 'icm_time_transfer' [D:/icecube/mdommb_rev1_fw/hdl/icm_time_transfer/icm_time_transfer.v:12]
	Parameter SHIFT_CNT bound to: 40 - type: integer 
	Parameter EXPECTED_LTC_OFFSET bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_NO_SYNC bound to: 1 - type: integer 
	Parameter S_FIRST_SYNC bound to: 2 - type: integer 
	Parameter S_RDY bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'icm_ltc_des' [D:/icecube/mdommb_rev1_fw/hdl/icm_time_transfer/icm_ltc_des.v:9]
	Parameter SHIFT_CNT bound to: 40 - type: integer 
	Parameter IDLE_CNT bound to: 4000 - type: integer 
	Parameter STOP_ERR_CNT bound to: 200 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_RDY bound to: 1 - type: integer 
	Parameter S_START_0 bound to: 2 - type: integer 
	Parameter S_START_1 bound to: 3 - type: integer 
	Parameter S_SHIFT bound to: 4 - type: integer 
	Parameter S_STOP bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'icm_ltc_des' (61#1) [D:/icecube/mdommb_rev1_fw/hdl/icm_time_transfer/icm_ltc_des.v:9]
INFO: [Synth 8-6155] done synthesizing module 'icm_time_transfer' (62#1) [D:/icecube/mdommb_rev1_fw/hdl/icm_time_transfer/icm_time_transfer.v:12]
INFO: [Synth 8-6157] synthesizing module 'posedge_counter' [D:/icecube/mdommb_rev1_fw/hdl/posedge_counter/posedge_counter.v:10]
INFO: [Synth 8-6155] done synthesizing module 'posedge_counter' (63#1) [D:/icecube/mdommb_rev1_fw/hdl/posedge_counter/posedge_counter.v:10]
INFO: [Synth 8-6157] synthesizing module 'local_time_counter' [D:/icecube/mdommb_rev1_fw/hdl/local_time_counter/local_time_counter.v:14]
	Parameter P_LTC_WIDTH bound to: 49 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'local_time_counter' (64#1) [D:/icecube/mdommb_rev1_fw/hdl/local_time_counter/local_time_counter.v:14]
INFO: [Synth 8-6157] synthesizing module 'global_trigger' [D:/icecube/mdommb_rev1_fw/hdl/global_trigger/global_trigger.v:10]
	Parameter N_CHANNELS bound to: 24 - type: integer 
	Parameter N_DISCR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'global_trigger' (65#1) [D:/icecube/mdommb_rev1_fw/hdl/global_trigger/global_trigger.v:10]
INFO: [Synth 8-6157] synthesizing module 'local_coincidence' [D:/icecube/mdommb_rev1_fw/hdl/local_coincidence/local_coincidence.v:10]
	Parameter N_CHANNELS bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'one_shot__parameterized0' [D:/icecube/mdommb_rev1_fw/hdl/one_shot/one_shot.v:2]
	Parameter P_N_WIDTH bound to: 16 - type: integer 
	Parameter P_IO_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_shot__parameterized0' (65#1) [D:/icecube/mdommb_rev1_fw/hdl/one_shot/one_shot.v:2]
INFO: [Synth 8-6155] done synthesizing module 'local_coincidence' (66#1) [D:/icecube/mdommb_rev1_fw/hdl/local_coincidence/local_coincidence.v:10]
INFO: [Synth 8-6157] synthesizing module 'hbuf_ctrl' [D:/icecube/mdommb_rev1_fw/hdl/hbuf_ctrl/hbuf_ctrl.v:33]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_HDR bound to: 1 - type: integer 
	Parameter S_START_STREAM bound to: 2 - type: integer 
	Parameter S_WR_DATA bound to: 3 - type: integer 
	Parameter S_DPRAM_DONE_WAIT bound to: 4 - type: integer 
	Parameter S_WR_FTR bound to: 5 - type: integer 
	Parameter S_SEND_PG bound to: 6 - type: integer 
	Parameter S_INC_WR_PG bound to: 7 - type: integer 
	Parameter S_FLUSH bound to: 8 - type: integer 
	Parameter S_FLUSH_ACK bound to: 9 - type: integer 
	Parameter S_FULL bound to: 10 - type: integer 
	Parameter S_CRC_WAIT bound to: 11 - type: integer 
	Parameter DPRAM_RD_LATENCY bound to: 2 - type: integer 
	Parameter LAST_PG_DPRAM_ADDR bound to: 511 - type: integer 
	Parameter HDR bound to: 64'b0101010101010101101010101010101001010101010101011010000000000000 
INFO: [Synth 8-6157] synthesizing module 'HBUF_RDOUT_DPRAM' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/HBUF_RDOUT_DPRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HBUF_RDOUT_DPRAM' (67#1) [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/HBUF_RDOUT_DPRAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'HBUF_DDR3_PG' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/HBUF_DDR3_PG_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HBUF_DDR3_PG' (68#1) [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/HBUF_DDR3_PG_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'crc16_64b_parallel' [D:/icecube/mdommb_rev1_fw/hdl/crc16_64b_parallel/crc16_64b_parallel.v:14]
INFO: [Synth 8-6155] done synthesizing module 'crc16_64b_parallel' (69#1) [D:/icecube/mdommb_rev1_fw/hdl/crc16_64b_parallel/crc16_64b_parallel.v:14]
INFO: [Synth 8-6155] done synthesizing module 'hbuf_ctrl' (70#1) [D:/icecube/mdommb_rev1_fw/hdl/hbuf_ctrl/hbuf_ctrl.v:33]
INFO: [Synth 8-6157] synthesizing module 'wvb_reader' [D:/icecube/mdommb_rev1_fw/hdl/wvb_reader/wvb_reader.v:12]
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter N_CHANNELS bound to: 24 - type: integer 
	Parameter P_WVB_ADR_WIDTH bound to: 11 - type: integer 
	Parameter P_DPRAM_ADR_WIDTH bound to: 10 - type: integer 
	Parameter P_HDR_WIDTH bound to: 104 - type: integer 
	Parameter P_FMT bound to: 2 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_HDR_WAIT bound to: 1 - type: integer 
	Parameter S_RD_CTRL_REQ bound to: 2 - type: integer 
	Parameter S_DPRAM_RUN bound to: 3 - type: integer 
	Parameter S_DPRAM_BUSY bound to: 4 - type: integer 
	Parameter S_DPRAM_DONE bound to: 5 - type: integer 
	Parameter HDR_WT_CNT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wvb_rd_ctrl_fmt_2' [D:/icecube/mdommb_rev1_fw/hdl/wvb_rd_ctrl/wvb_rd_ctrl_fmt_2.v:50]
	Parameter P_WVB_ADR_WIDTH bound to: 11 - type: integer 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_HDR_WIDTH bound to: 104 - type: integer 
	Parameter L_FMT bound to: 8'b10010010 
	Parameter L_DPRAM_A_LAST_DATA bound to: 10'b1111111101 
	Parameter L_DPRAM_A_LAST_DATA_CONTINUE bound to: 10'b1111111110 
	Parameter L_DPRAM_A_LAST bound to: 10'b1111111111 
	Parameter L_DPRAM_A_STOP_STREAM bound to: 10'b1111111001 
	Parameter L_RD_WAIT_CNT_MAX bound to: 4 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CHAN_LEN bound to: 1 - type: integer 
	Parameter S_HDR_0_LTC_2 bound to: 2 - type: integer 
	Parameter S_LTC_1_LTC_0 bound to: 3 - type: integer 
	Parameter S_PAT_1_PAT_0 bound to: 4 - type: integer 
	Parameter S_SAMPLE_WORD bound to: 5 - type: integer 
	Parameter S_FTR bound to: 6 - type: integer 
	Parameter S_ACK bound to: 7 - type: integer 
	Parameter S_REQ_WAIT bound to: 8 - type: integer 
	Parameter S_RD_WAIT bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wvb_rd_ctrl_fmt_2' (71#1) [D:/icecube/mdommb_rev1_fw/hdl/wvb_rd_ctrl/wvb_rd_ctrl_fmt_2.v:50]
INFO: [Synth 8-6157] synthesizing module 'n_channel_mux__parameterized2' [D:/icecube/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
	Parameter N_INPUTS bound to: 24 - type: integer 
	Parameter INPUT_WIDTH bound to: 22 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_channel_mux__parameterized2' (71#1) [D:/icecube/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
INFO: [Synth 8-6157] synthesizing module 'n_channel_mux__parameterized3' [D:/icecube/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
	Parameter N_INPUTS bound to: 24 - type: integer 
	Parameter INPUT_WIDTH bound to: 104 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_channel_mux__parameterized3' (71#1) [D:/icecube/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
INFO: [Synth 8-6157] synthesizing module 'n_channel_mux__parameterized4' [D:/icecube/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
	Parameter N_INPUTS bound to: 24 - type: integer 
	Parameter INPUT_WIDTH bound to: 1 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_channel_mux__parameterized4' (71#1) [D:/icecube/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
INFO: [Synth 8-6155] done synthesizing module 'wvb_reader' (72#1) [D:/icecube/mdommb_rev1_fw/hdl/wvb_reader/wvb_reader.v:12]
INFO: [Synth 8-6157] synthesizing module 'DDR3_pg_transfer_mux' [D:/icecube/mdommb_rev1_fw/hdl/DDR3/DDR3_pg_transfer_mux.v:10]
	Parameter S_REQ_WAIT bound to: 0 - type: integer 
	Parameter S_PG_REQ bound to: 1 - type: integer 
	Parameter S_CLEAR_WAIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DDR3_pg_transfer_mux' (73#1) [D:/icecube/mdommb_rev1_fw/hdl/DDR3/DDR3_pg_transfer_mux.v:10]
INFO: [Synth 8-6157] synthesizing module 'DDR3_DPRAM_transfer' [D:/icecube/mdommb_rev1_fw/hdl/DDR3/DDR3_DPRAM_transfer.v:7]
INFO: [Synth 8-6157] synthesizing module 'DDR3_pg_transfer_ctrl' [D:/icecube/mdommb_rev1_fw/hdl/DDR3/DDR3_pg_transfer_ctrl.v:8]
	Parameter APP_CMD_WRITE bound to: 0 - type: integer 
	Parameter APP_CMD_RD bound to: 1 - type: integer 
	Parameter DPRAM_RD_LATENCY bound to: 2 - type: integer 
	Parameter REQS_PER_PG bound to: 256 - type: integer 
	Parameter N_APP_REQS_MAX bound to: 255 - type: integer 
	Parameter N_DPRAM_OPS_MAX bound to: 255 - type: integer 
	Parameter OPREAD bound to: 0 - type: integer 
	Parameter OPWRITE bound to: 1 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_PG_BEGIN bound to: 1 - type: integer 
	Parameter S_APP_REQ_WR bound to: 2 - type: integer 
	Parameter S_RD_PG_BEGIN bound to: 3 - type: integer 
	Parameter S_APP_REQ_RD bound to: 4 - type: integer 
	Parameter S_DPRAM_FSM_CHECK bound to: 5 - type: integer 
	Parameter S_ACK bound to: 6 - type: integer 
	Parameter S_START_WR_STREAM bound to: 1 - type: integer 
	Parameter S_WR_STREAM bound to: 2 - type: integer 
	Parameter S_WR_HOLD bound to: 3 - type: integer 
	Parameter S_RD_STREAM bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'app_wdf_end_reg' into 'app_wdf_wren_reg' [D:/icecube/mdommb_rev1_fw/hdl/DDR3/DDR3_pg_transfer_ctrl.v:220]
WARNING: [Synth 8-6014] Unused sequential element app_wdf_end_reg was removed.  [D:/icecube/mdommb_rev1_fw/hdl/DDR3/DDR3_pg_transfer_ctrl.v:220]
INFO: [Synth 8-6155] done synthesizing module 'DDR3_pg_transfer_ctrl' (74#1) [D:/icecube/mdommb_rev1_fw/hdl/DDR3/DDR3_pg_transfer_ctrl.v:8]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_0' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_0' (75#1) [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-11804-DESKTOP-VTPCSON/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DDR3_DPRAM_transfer' (76#1) [D:/icecube/mdommb_rev1_fw/hdl/DDR3/DDR3_DPRAM_transfer.v:7]
INFO: [Synth 8-6157] synthesizing module 'fpga_temp_sync' [D:/icecube/mdommb_rev1_fw/hdl/fpga_temp_sync/fpga_temp_sync.v:7]
	Parameter MAX_WAIT_CNT bound to: 16'b0000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fpga_temp_sync' (77#1) [D:/icecube/mdommb_rev1_fw/hdl/fpga_temp_sync/fpga_temp_sync.v:7]
INFO: [Synth 8-6157] synthesizing module 'spi_master' [D:/icecube/mdommb_rev1_fw/hdl/spi_master/spi_master.v:14]
	Parameter P_RD_DATA_WIDTH bound to: 24 - type: integer 
	Parameter P_WR_DATA_WIDTH bound to: 24 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_VALID_MAX_CNT_CHECK bound to: 1 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter S_ACK bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iter_integer_linear_calc' [D:/icecube/mdommb_rev1_fw/hdl/iter_integer_linear_cal/iter_integer_linear_calc.v:19]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CALC bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iter_integer_linear_calc' (78#1) [D:/icecube/mdommb_rev1_fw/hdl/iter_integer_linear_cal/iter_integer_linear_calc.v:19]
INFO: [Synth 8-6157] synthesizing module 'serial_ck' [D:/icecube/mdommb_rev1_fw/hdl/serial_ck/serial_ck.v:11]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serial_ck' (79#1) [D:/icecube/mdommb_rev1_fw/hdl/serial_ck/serial_ck.v:11]
INFO: [Synth 8-6157] synthesizing module 'serial_rx' [D:/icecube/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:12]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 24 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/icecube/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:59]
INFO: [Synth 8-6155] done synthesizing module 'serial_rx' (80#1) [D:/icecube/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:12]
INFO: [Synth 8-6157] synthesizing module 'serial_tx' [D:/icecube/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:12]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 24 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/icecube/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-6155] done synthesizing module 'serial_tx' (81#1) [D:/icecube/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:12]
INFO: [Synth 8-226] default block is never used [D:/icecube/mdommb_rev1_fw/hdl/spi_master/spi_master.v:212]
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (82#1) [D:/icecube/mdommb_rev1_fw/hdl/spi_master/spi_master.v:14]
INFO: [Synth 8-6157] synthesizing module 'spi_master__parameterized0' [D:/icecube/mdommb_rev1_fw/hdl/spi_master/spi_master.v:14]
	Parameter P_RD_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_VALID_MAX_CNT_CHECK bound to: 1 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter S_ACK bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'serial_rx__parameterized0' [D:/icecube/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:12]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/icecube/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:59]
INFO: [Synth 8-6155] done synthesizing module 'serial_rx__parameterized0' (82#1) [D:/icecube/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:12]
INFO: [Synth 8-6157] synthesizing module 'serial_tx__parameterized0' [D:/icecube/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:12]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/icecube/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-6155] done synthesizing module 'serial_tx__parameterized0' (82#1) [D:/icecube/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:12]
INFO: [Synth 8-226] default block is never used [D:/icecube/mdommb_rev1_fw/hdl/spi_master/spi_master.v:212]
INFO: [Synth 8-6155] done synthesizing module 'spi_master__parameterized0' (82#1) [D:/icecube/mdommb_rev1_fw/hdl/spi_master/spi_master.v:14]
INFO: [Synth 8-6157] synthesizing module 'spi_master__parameterized1' [D:/icecube/mdommb_rev1_fw/hdl/spi_master/spi_master.v:14]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter P_RD_DATA_WIDTH bound to: 19 - type: integer 
	Parameter P_WR_DATA_WIDTH bound to: 19 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_VALID_MAX_CNT_CHECK bound to: 1 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter S_ACK bound to: 3 - type: integer 
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 19 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/icecube/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:59]
INFO: [Synth 8-6155] done synthesizing module 'serial_rx__parameterized1' (82#1) [D:/icecube/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:12]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 19 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/icecube/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-6155] done synthesizing module 'serial_tx__parameterized1' (82#1) [D:/icecube/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:12]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [D:/icecube/mdommb_rev1_fw/hdl/spi_master/spi_master.v:212]
	Parameter DIFFERENTIAL bound to: 0 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_FIRE bound to: 1 - type: integer 
	Parameter S_TX_RD_IDLE bound to: 0 - type: integer 
	Parameter S_TX_RD_WAIT bound to: 1 - type: integer 
	Parameter S_TX_RD_CTRL_ACK bound to: 2 - type: integer 
	Parameter S_TX_RD_EX_ACK bound to: 3 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WAIT bound to: 1 - type: integer 
	Parameter S_START_0 bound to: 2 - type: integer 
	Parameter S_START_1 bound to: 3 - type: integer 
	Parameter S_DATA_0 bound to: 4 - type: integer 
	Parameter S_DATA_1 bound to: 5 - type: integer 
	Parameter S_DATA_2 bound to: 6 - type: integer 
	Parameter S_ACK_0 bound to: 7 - type: integer 
	Parameter S_ACK_1 bound to: 8 - type: integer 
	Parameter S_ACK_2 bound to: 9 - type: integer 
	Parameter S_COMPLETE bound to: 10 - type: integer 
	Parameter S_STOP_0 bound to: 11 - type: integer 
	Parameter S_STOP_1 bound to: 12 - type: integer 
	Parameter S_STOP_2 bound to: 13 - type: integer 
	Parameter S_CTRL_ACK bound to: 14 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/icecube/mdommb_rev1_fw/hdl/i2c_master/i2c_master.v:219]
INFO: [Synth 8-226] default block is never used [D:/icecube/mdommb_rev1_fw/hdl/i2c_master/i2c_master.v:271]
	Parameter TICKS_PER_STATE bound to: 40000000 - type: integer 
	Parameter S_LEFT bound to: 1'b0 
	Parameter S_RIGHT bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [D:/icecube/mdommb_rev1_fw/hdl/knight_rider/knight_rider.v:34]
WARNING: [Synth 8-3917] design top has port FTD_UART_CTSn driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ3 driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ2 driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ1 driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ0 driven by constant 0
WARNING: [Synth 8-3917] design top has port TRIG_OUT driven by constant 0
WARNING: [Synth 8-3917] design top has port DDR3_CLK100_OUT driven by constant 0
WARNING: [Synth 8-3331] design waveform_buffer_storage has unconnected port wvb_data_in[0]
WARNING: [Synth 8-3331] design waveform_acquisition has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design i2c_byte has unconnected port scl_i
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[28]
WARNING: [Synth 8-3331] design xdom has unconnected port i2cm_0_tx_fifo_full
WARNING: [Synth 8-3331] design xdom has unconnected port i2cm_0_tx_fifo_empty
WARNING: [Synth 8-3331] design top has unconnected port QOSC_CLK_P1V8
WARNING: [Synth 8-3331] design top has unconnected port FTD_UART_RTSn
WARNING: [Synth 8-3331] design top has unconnected port FPGA_GPIO_1
WARNING: [Synth 8-3331] design top has unconnected port MCU_USART6_TX
WARNING: [Synth 8-3331] design top has unconnected port MCU_USART6_RX
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A0
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A1
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A2
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A3
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A4
WARNING: [Synth 8-3331] design top has unconnected port MCU_AFE_SEL
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_SS
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_MOSI
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_MISO
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 908.004 ; gain = 344.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 908.004 ; gain = 344.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 908.004 ; gain = 344.238
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIRECT_RDOUT_DPRAM/DIRECT_RDOUT_DPRAM/DIRECT_RDOUT_DPRAM_in_context.xdc] for cell 'XDOM_0/RDOUT_DPRAM'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIRECT_RDOUT_DPRAM/DIRECT_RDOUT_DPRAM/DIRECT_RDOUT_DPRAM_in_context.xdc] for cell 'XDOM_0/RDOUT_DPRAM'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[15].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[15].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[17].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[17].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[18].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[18].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[19].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[19].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[20].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[20].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[21].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[21].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[22].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[22].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[23].WFM_ACQ/WVB/PTB/DIST_PTB'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22/DIST_BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[23].WFM_ACQ/WVB/PTB/DIST_PTB'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'XDOM_0/UART_DEBUG_0/FIFO_2048_32_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'XDOM_0/UART_DEBUG_0/FIFO_2048_32_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'XDOM_0/UART_ICM_0/FIFO_2048_32_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'XDOM_0/UART_ICM_0/FIFO_2048_32_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'XDOM_0/UART_MCU_0/FIFO_2048_32_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'XDOM_0/UART_MCU_0/FIFO_2048_32_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/XDOM_DDR3_PG/XDOM_DDR3_PG/XDOM_DDR3_PG_in_context.xdc] for cell 'XDOM_0/PG_DPRAM'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/XDOM_DDR3_PG/XDOM_DDR3_PG/XDOM_DDR3_PG_in_context.xdc] for cell 'XDOM_0/PG_DPRAM'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/lclk_adcclk_wiz/lclk_adcclk_wiz/lclk_adcclk_wiz_in_context.xdc] for cell 'LCLK_ADCCLK_WIZ_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/lclk_adcclk_wiz/lclk_adcclk_wiz/lclk_adcclk_wiz_in_context.xdc] for cell 'LCLK_ADCCLK_WIZ_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/idelay_discr_clk_wiz/idelay_discr_clk_wiz/idelay_discr_clk_wiz_in_context.xdc] for cell 'IDELAY_DISCR_CLK_WIZ_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/idelay_discr_clk_wiz/idelay_discr_clk_wiz/idelay_discr_clk_wiz_in_context.xdc] for cell 'IDELAY_DISCR_CLK_WIZ_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[1].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[1].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[1].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[1].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[2].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[2].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[2].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[2].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[3].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[3].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[3].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[3].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[4].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[4].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[4].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[4].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[5].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[5].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[5].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[5].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[6].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[6].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[6].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[6].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[7].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[7].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[7].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[7].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[8].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[8].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[8].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[8].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[9].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[9].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[9].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[9].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[13].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[13].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[13].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[13].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[14].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[14].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[14].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[14].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[15].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[15].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[15].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[15].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[16].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[16].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[16].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[16].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[17].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[17].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[17].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[17].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[18].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[18].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[18].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[18].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[19].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[19].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[19].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[19].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[20].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[20].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[20].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[20].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[21].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[21].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[21].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[21].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[22].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[22].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[22].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[22].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[23].ADC_DISCR_CHAN/ADC_SERDES_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[23].ADC_DISCR_CHAN/ADC_SERDES_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[23].ADC_DISCR_CHAN/ADC_SERDES_1'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[23].ADC_DISCR_CHAN/ADC_SERDES_1'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc] for cell 'adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc] for cell 'PULSER_0/PULSER_OUT'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc] for cell 'PULSER_0/PULSER_OUT'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc] for cell 'PULSER_1/PULSER_OUT'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc] for cell 'PULSER_1/PULSER_OUT'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc] for cell 'PULSER_2/PULSER_OUT'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc] for cell 'PULSER_2/PULSER_OUT'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc] for cell 'PULSER_3/PULSER_OUT'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc] for cell 'PULSER_3/PULSER_OUT'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc] for cell 'PULSER_4/PULSER_OUT'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc] for cell 'PULSER_4/PULSER_OUT'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc] for cell 'PULSER_5/PULSER_OUT'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc] for cell 'PULSER_5/PULSER_OUT'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'DDR3_TRANSFER_0/MIG_7_SERIES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'DDR3_TRANSFER_0/MIG_7_SERIES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/HBUF_RDOUT_DPRAM/HBUF_RDOUT_DPRAM/HBUF_RDOUT_DPRAM_in_context.xdc] for cell 'HBUF_CTRL_0/READER_DPRAM_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/HBUF_RDOUT_DPRAM/HBUF_RDOUT_DPRAM/HBUF_RDOUT_DPRAM_in_context.xdc] for cell 'HBUF_CTRL_0/READER_DPRAM_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/HBUF_DDR3_PG/HBUF_DDR3_PG/HBUF_DDR3_PG_in_context.xdc] for cell 'HBUF_CTRL_0/DDR3_PG_DPRAM_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/HBUF_DDR3_PG/HBUF_DDR3_PG/HBUF_DDR3_PG_in_context.xdc] for cell 'HBUF_CTRL_0/DDR3_PG_DPRAM_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ddr3_idelay_clk_wiz/ddr3_idelay_clk_wiz/ddr3_idelay_clk_wiz_in_context.xdc] for cell 'DDR3_IDELAY_CLK_WIZ_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ddr3_idelay_clk_wiz/ddr3_idelay_clk_wiz/ddr3_idelay_clk_wiz_in_context.xdc] for cell 'DDR3_IDELAY_CLK_WIZ_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[15].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[15].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[19].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[19].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[20].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[20].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[21].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[21].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[23].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108/FIFO_512_108_in_context.xdc] for cell 'waveform_acq_gen[23].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[14].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[14].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[15].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[15].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[16].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[16].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[17].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[17].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[18].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[18].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[19].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[19].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[20].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[20].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[21].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[21].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[22].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[22].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[23].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22/BUFFER_2048_22_in_context.xdc] for cell 'waveform_acq_gen[23].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[14].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[14].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[15].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[15].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[16].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[16].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[17].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[17].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[18].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[18].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[19].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[19].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[20].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[20].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[22].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[22].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12/DIST_BUFFER_128_12_in_context.xdc] for cell 'waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_1024_16/FIFO_1024_16/FIFO_1024_16_in_context.xdc] for cell 'I2CM_0/RX_FIFO_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_1024_16/FIFO_1024_16/FIFO_1024_16_in_context.xdc] for cell 'I2CM_0/RX_FIFO_0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_1024_16/FIFO_1024_16/FIFO_1024_16_in_context.xdc] for cell 'I2CM_0/TX_FIFO_0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_1024_16/FIFO_1024_16/FIFO_1024_16_in_context.xdc] for cell 'I2CM_0/TX_FIFO_0'
Parsing XDC File [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'fmc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:8]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'icm_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:24]
WARNING: [Vivado 12-508] No pins matched 'LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0'. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:37]
WARNING: [Vivado 12-508] No pins matched 'DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:38]
Finished Parsing XDC File [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/icecube/mdommb_rev1_fw/constrs/io.xdc]
Finished Parsing XDC File [D:/icecube/mdommb_rev1_fw/constrs/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/icecube/mdommb_rev1_fw/constrs/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1223.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IBUFGDS => IBUFDS: 13 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.371 . Memory (MB): peak = 1223.203 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HBUF_CTRL_0/DDR3_PG_DPRAM_0' at clock pin 'clka' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HBUF_CTRL_0/READER_DPRAM_0' at clock pin 'clka' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'I2CM_0/RX_FIFO_0' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'I2CM_0/TX_FIFO_0' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PULSER_0/PULSER_OUT' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PULSER_1/PULSER_OUT' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PULSER_2/PULSER_OUT' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PULSER_3/PULSER_OUT' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PULSER_4/PULSER_OUT' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PULSER_5/PULSER_OUT' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'XDOM_0/PG_DPRAM' at clock pin 'clka' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'XDOM_0/RDOUT_DPRAM' at clock pin 'clka' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'XDOM_0/UART_DEBUG_0/FIFO_2048_32_0' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'XDOM_0/UART_ICM_0/FIFO_2048_32_0' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'XDOM_0/UART_MCU_0/FIFO_2048_32_0' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[13].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[13].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[14].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[14].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[15].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[15].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[16].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[16].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[17].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[17].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[18].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[18].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[19].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[19].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[1].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[1].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[20].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[20].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[21].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[21].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[22].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[22].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[23].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[23].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[2].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[2].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[3].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[3].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[4].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[4].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[5].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[5].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[6].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[6].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[7].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[7].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[8].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[8].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[9].ADC_DISCR_CHAN/ADC_SERDES_0' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[9].ADC_DISCR_CHAN/ADC_SERDES_1' at clock pin 'clk_in' is different from the actual clock period '2.778', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISCR_SERDES' at clock pin 'clk_in' is different from the actual clock period '2.083', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[0].WFM_ACQ/ROLLING_BSUM/sample_buffer' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[0].WFM_ACQ/WVB/PTB/DIST_PTB' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[10].WFM_ACQ/ROLLING_BSUM/sample_buffer' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[10].WFM_ACQ/WVB/PTB/DIST_PTB' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[11].WFM_ACQ/ROLLING_BSUM/sample_buffer' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[12].WFM_ACQ/ROLLING_BSUM/sample_buffer' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Common 17-14] Message 'Timing 38-316' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1241.086 ; gain = 677.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1241.086 ; gain = 677.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DA0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DA0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DA0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DA0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DA1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DA1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DA1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DA1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DB0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DB0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DB0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DB0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DB1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DB1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DB1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DB1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DC0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DC0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DC0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DC0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DC1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DC1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DC1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DC1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DD0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DD0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DD0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DD0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DD1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DD1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC0_DD1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC0_DD1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DA0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DA0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DA0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DA0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DA1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DA1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DA1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DA1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DB0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DB0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DB0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DB0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DB1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DB1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DB1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DB1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DC0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DC0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DC0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DC0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DC1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DC1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DC1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DC1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DD0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DD0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DD0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DD0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DD1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DD1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC1_DD1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC1_DD1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DA0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DA0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DA0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DA0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DA1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DA1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DA1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DA1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DB0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DB0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DB0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DB0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DB1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DB1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DB1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DB1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DC0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DC0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DC0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DC0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DC1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DC1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DC1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DC1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DD0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DD0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DD0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DD0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DD1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DD1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC2_DD1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC2_DD1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DA0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DA0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DA0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DA0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DA1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DA1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DA1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DA1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DB0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DB0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DB0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DB0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DB1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DB1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DB1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DB1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DC0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DC0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DC0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DC0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DC1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DC1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DC1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DC1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DD0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DD0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DD0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DD0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DD1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DD1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC3_DD1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC3_DD1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DA0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DA0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DA0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DA0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DA1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DA1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DA1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DA1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DB0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DB0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DB0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DB0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DB1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DB1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DB1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DB1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DC0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DC0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DC0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DC0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DC1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DC1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DC1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DC1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DD0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DD0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DD0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DD0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DD1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DD1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC4_DD1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC4_DD1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DA0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DA0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DA0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DA0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DA1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DA1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DA1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DA1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DB0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DB0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DB0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DB0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DB1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DB1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DB1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DB1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DC0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DC0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DC0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DC0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DC1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DC1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DC1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DC1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DD0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DD0M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DD0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DD0P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DD1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DD1M. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC5_DD1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC5_DD1P. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES/ADC_SERDES_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT0. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT0. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT1. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT1. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT2. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT2. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT3. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT3. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT4. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT4. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT5. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT5. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT6. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT6. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT7. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT7. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT8. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT8. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT9. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT9. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT10. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT10. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT11. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT11. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT12. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT12. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT13. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT13. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT14. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT14. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT15. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT15. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT16. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT16. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT17. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT17. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT18. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT18. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT19. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT19. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT20. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT20. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT21. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT21. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT22. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT22. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DISCR_OUT23. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DISCR_OUT23. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES/DISCR_SERDES_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for AFE0_TPR. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AFE0_TPR. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for AFE1_TPR. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AFE1_TPR. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for AFE2_TPR. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AFE2_TPR. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for AFE3_TPR. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AFE3_TPR. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for AFE4_TPR. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AFE4_TPR. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for AFE5_TPR. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AFE5_TPR. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for XDOM_0/RDOUT_DPRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[0].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[1].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[2].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[3].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[4].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[5].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[6].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[7].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[8].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[9].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[10].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[11].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[12].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[13].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[14].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[15].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[16].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[17].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[18].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[19].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[20].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[21].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[22].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[23].WFM_ACQ /WVB/PTB/DIST_PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for XDOM_0/UART_DEBUG_0/FIFO_2048_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for XDOM_0/UART_ICM_0/FIFO_2048_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for XDOM_0/UART_MCU_0/FIFO_2048_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for XDOM_0/PG_DPRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for LCLK_ADCCLK_WIZ_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for IDELAY_DISCR_CLK_WIZ_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[0].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[1].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[2].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[3].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[4].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[5].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[6].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[7].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[8].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[9].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[10].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[11].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[12].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[13].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[14].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[15].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[16].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[17].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[18].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[19].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[20].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[21].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[22].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[23].ADC_DISCR_CHAN /ADC_SERDES_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[0].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[1].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[2].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[3].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[4].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[5].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[6].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[7].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[8].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[9].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[10].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[11].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[12].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[13].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[14].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[15].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[16].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[17].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[18].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[19].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[20].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[21].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[22].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[23].ADC_DISCR_CHAN /ADC_SERDES_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[0].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[1].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[2].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[3].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[4].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[5].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[6].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[7].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[8].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[9].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[10].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[11].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[12].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[13].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[14].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[15].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[16].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[17].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[18].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[19].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[20].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[21].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[22].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \adc_discr_iface_gen[23].ADC_DISCR_CHAN /DISCR_SERDES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PULSER_0/PULSER_OUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PULSER_1/PULSER_OUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PULSER_2/PULSER_OUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PULSER_3/PULSER_OUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PULSER_4/PULSER_OUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PULSER_5/PULSER_OUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DDR3_TRANSFER_0/MIG_7_SERIES. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HBUF_CTRL_0/READER_DPRAM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HBUF_CTRL_0/DDR3_PG_DPRAM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DDR3_IDELAY_CLK_WIZ_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[0].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[1].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[2].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[3].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[4].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[5].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[6].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[7].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[8].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[9].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[10].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[11].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[12].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[13].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[14].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[15].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[16].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[17].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[18].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[19].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[20].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[21].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[22].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[23].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[0].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[1].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[2].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[3].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[4].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[5].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[6].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[7].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[8].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[9].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[10].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[11].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[12].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[13].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[14].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[15].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[16].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[17].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[18].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[19].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[20].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[21].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[22].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[23].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[0].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[1].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[2].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[3].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[4].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[5].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[6].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[7].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[8].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[9].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[10].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[11].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[12].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[13].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[14].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[15].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[16].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[17].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[18].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[19].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[20].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[21].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[22].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[23].WFM_ACQ /ROLLING_BSUM/sample_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for I2CM_0/RX_FIFO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for I2CM_0/TX_FIFO_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1241.086 ; gain = 677.320
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rs232_ser'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rs232_des'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'ft232r_hs'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'uart_proc_hs'
INFO: [Synth 8-5546] ROM "logic_rd_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_rsp_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i_ack_reg' into 'y_ack_reg' [D:/icecube/mdommb_rev1_fw/hdl/crs_master/crs_master.v:305]
INFO: [Synth 8-802] inferred FSM for state register 'i_index_reg' in module 'crs_master'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'crs_master'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'one_shot'
INFO: [Synth 8-5546] ROM "dpram_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slo_adc_wr_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slo_adc_chip_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_reader_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_reader_dpram_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icm_fpga_sync_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_et" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_thr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sw_trig_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trig_arm_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_cnst_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_cnst_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_test_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_post_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_pre_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_status_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_adc_delay_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_io_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_delay_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "discr_io_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_spi_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_spi_wr_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_spi_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_chip_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_spi_wr_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulser_width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulser_io_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulser_sw_trig_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pg_req_addr_16b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pg_optype" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr3_sys_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_start_pg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_stop_pg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_pg_clr_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scaler_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "afe_pulser_period" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "periodic_pulser_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr3_vtt_s3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bsum_pause" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bsum_len_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bsum_pause_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bsum_dev_low" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bsum_dev_high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpga_cal_trig_width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpga_cal_trig_io_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpga_cal_trig_period" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpga_cal_trig_periodic_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcdc_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal_trig_sw_trig_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2cm_0_i2c_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "global_trig_src_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "global_trig_rcv_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xdom_trig_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lc_window_width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_lc_thr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lc_required" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'icm_ltc_des'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'icm_time_transfer'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'one_shot__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/hbuf_ctrl/hbuf_ctrl.v:167]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/hbuf_ctrl/hbuf_ctrl.v:291]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'wvb_rd_ctrl_fmt_2'
INFO: [Synth 8-5544] ROM "evt_len_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "loop_s_ftr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dpram_len" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'wvb_reader'
INFO: [Synth 8-802] inferred FSM for state register 'idx_reg' in module 'DDR3_pg_transfer_mux'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'DDR3_pg_transfer_mux'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/DDR3/DDR3_pg_transfer_ctrl.v:231]
INFO: [Synth 8-802] inferred FSM for state register 'app_fsm_reg' in module 'DDR3_pg_transfer_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'dpram_fsm_reg' in module 'DDR3_pg_transfer_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'serial_ck'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'spi_master'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'spi_master__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'spi_master__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'afe_pulser__xdcDup__1'
INFO: [Synth 8-5546] ROM "out_bits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'afe_pulser__xdcDup__2'
INFO: [Synth 8-5546] ROM "out_bits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'afe_pulser__xdcDup__3'
INFO: [Synth 8-5546] ROM "out_bits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'afe_pulser__xdcDup__4'
INFO: [Synth 8-5546] ROM "out_bits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'afe_pulser__xdcDup__5'
INFO: [Synth 8-5546] ROM "out_bits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'afe_pulser'
INFO: [Synth 8-5546] ROM "out_bits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'i2c_byte'
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_rd_state_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pulse_extender'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'wvb_wr_ctrl'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/waveform_buffer/wvb_rd_addr_ctrl.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__2'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__3'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__4'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__5'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__6'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__7'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__8'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__9'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__10'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__11'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__12'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__13'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__14'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__15'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__16'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__17'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__18'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__19'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__20'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__21'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__22'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram__xdcDup__23'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/icecube/mdommb_rev1_fw/hdl/rollingsum/rollingsum_lutram.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rollingsum_lutram'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'inhibit_generator_8b'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'inhibit_generator_1b'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                 S_START |                               01 |                               01
                 S_SHIFT |                               10 |                               10
                  S_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rs232_ser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                 S_START |                               01 |                               01
                 S_SHIFT |                               10 |                               10
                  S_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rs232_des'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'ft232r_hs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_HDR1 |                            00000 |                            00000
                  S_HDR0 |                            00001 |                            00001
                  S_PID1 |                            00010 |                            00010
                  S_PID0 |                            00011 |                            00011
                  S_LEN1 |                            00100 |                            00100
                  S_LEN0 |                            00101 |                            00101
                  S_ADR1 |                            00110 |                            00110
                  S_ADR0 |                            00111 |                            00111
                 S_RD_HS |                            01000 |                            10001
              S_RD_DATA1 |                            01001 |                            10010
              S_RD_DATA0 |                            01010 |                            10011
               S_RD_WAIT |                            01011 |                            10100
               S_RD_CRC1 |                            01100 |                            10101
               S_RD_CRC0 |                            01101 |                            10110
              S_WR_DATA1 |                            01110 |                            01001
              S_WR_DATA0 |                            01111 |                            01000
               S_WR_WAIT |                            10000 |                            01010
               S_WR_CRC1 |                            10001 |                            01011
               S_WR_CRC0 |                            10010 |                            01100
           S_BWR_BUF_CLR |                            10011 |                            10111
             S_BWR_RDREQ |                            10100 |                            01101
            S_BWR_WAIT_0 |                            10101 |                            01110
                S_BWR_HS |                            10110 |                            10000
                S_SWR_HS |                            10111 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'uart_proc_hs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_index_reg' using encoding 'sequential' in module 'crs_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
         S_BWR_BUF_EMPTY |                              001 |                              001
            S_BWR_WAIT_0 |                              010 |                              010
             S_BWR_WRITE |                              011 |                              011
               S_RD_WAIT |                              100 |                              101
                   S_ACK |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'crs_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'one_shot'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_RDY |                              001 |                              001
               S_START_0 |                              010 |                              010
               S_START_1 |                              011 |                              011
                 S_SHIFT |                              100 |                              100
                  S_STOP |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'icm_ltc_des'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              000
               S_NO_SYNC |                               01 |                              001
            S_FIRST_SYNC |                               10 |                              010
                   S_RDY |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'icm_time_transfer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'one_shot__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0000 |                             0000
              S_CHAN_LEN |                             0001 |                             0001
           S_HDR_0_LTC_2 |                             0010 |                             0010
           S_LTC_1_LTC_0 |                             0011 |                             0011
           S_PAT_1_PAT_0 |                             0100 |                             0100
           S_SAMPLE_WORD |                             0101 |                             0101
                   S_ACK |                             0110 |                             0111
              S_REQ_WAIT |                             0111 |                             1000
                   S_FTR |                             1000 |                             0110
               S_RD_WAIT |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'wvb_rd_ctrl_fmt_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                             0000
              S_HDR_WAIT |                              001 |                             0001
           S_RD_CTRL_REQ |                              010 |                             0010
             S_DPRAM_RUN |                              011 |                             0011
            S_DPRAM_BUSY |                              100 |                             0100
            S_DPRAM_DONE |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'wvb_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              S_REQ_WAIT |                              001 |                             0000
                S_PG_REQ |                              010 |                             0001
            S_CLEAR_WAIT |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'DDR3_pg_transfer_mux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               01 |                              000
                  iSTATE |                               10 |                              001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'idx_reg' using encoding 'one-hot' in module 'DDR3_pg_transfer_mux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
             S_RD_STREAM |                              001 |                              100
       S_START_WR_STREAM |                              010 |                              001
             S_WR_STREAM |                              011 |                              010
               S_WR_HOLD |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dpram_fsm_reg' using encoding 'sequential' in module 'DDR3_pg_transfer_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
           S_RD_PG_BEGIN |                              001 |                              011
            S_APP_REQ_RD |                              010 |                              100
           S_WR_PG_BEGIN |                              011 |                              001
            S_APP_REQ_WR |                              100 |                              010
       S_DPRAM_FSM_CHECK |                              101 |                              101
                   S_ACK |                              110 |                              110
                  iSTATE |                              111 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'app_fsm_reg' using encoding 'sequential' in module 'DDR3_pg_transfer_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              001 |                               00
                      S1 |                              010 |                               01
                      S2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'serial_ck'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
   S_VALID_MAX_CNT_CHECK |                               01 |                               01
                 S_COUNT |                               10 |                               10
                   S_ACK |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
   S_VALID_MAX_CNT_CHECK |                               01 |                               01
                 S_COUNT |                               10 |                               10
                   S_ACK |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'spi_master__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
   S_VALID_MAX_CNT_CHECK |                               01 |                               01
                 S_COUNT |                               10 |                               10
                   S_ACK |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'spi_master__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                              000
                  S_FIRE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'afe_pulser__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                              000
                  S_FIRE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'afe_pulser__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                              000
                  S_FIRE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'afe_pulser__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                              000
                  S_FIRE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'afe_pulser__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                              000
                  S_FIRE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'afe_pulser__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                              000
                  S_FIRE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'afe_pulser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0000 |                             0000
                  S_WAIT |                             0001 |                             0001
               S_START_0 |                             0010 |                             0010
               S_START_1 |                             0011 |                             0011
                S_DATA_0 |                             0100 |                             0100
                S_DATA_1 |                             0101 |                             0101
                S_DATA_2 |                             0110 |                             0110
                 S_ACK_0 |                             0111 |                             0111
                 S_ACK_1 |                             1000 |                             1000
                 S_ACK_2 |                             1001 |                             1001
              S_COMPLETE |                             1010 |                             1010
                S_STOP_0 |                             1011 |                             1011
                S_STOP_1 |                             1100 |                             1100
                S_STOP_2 |                             1101 |                             1101
              S_CTRL_ACK |                             1110 |                             1110
                  iSTATE |                             1111 |                             1111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'i2c_byte'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_rd_state_reg' using encoding 'sequential' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                  S_HIGH |                               01 |                               01
                  S_HOLD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'pulse_extender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                  S_TEST |                              001 |                              100
                 S_CONST |                              010 |                              101
                   S_PRE |                              011 |                              001
                   S_SOT |                              100 |                              010
                  S_POST |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'wvb_wr_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram__xdcDup__23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FILLING |                                0 |                               00
               S_ROLLING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rollingsum_lutram'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                               00
             S_INHIBITED |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'inhibit_generator_8b'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                               00
             S_INHIBITED |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'inhibit_generator_1b'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1241.086 ; gain = 677.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |ADC3424_clk_IO__GC0 |           1|         2|
|2     |top__GCB0           |           1|     26028|
|3     |top__GCB1           |           1|      8676|
|4     |top__GCB2           |           1|      8676|
|5     |top__GCB3           |           1|     25942|
|6     |top__GCB4           |           1|      7076|
|7     |top__GCB5           |           1|         8|
|8     |top__GCB6           |           1|     16603|
|9     |top__GCB7           |           1|     31867|
|10    |top__GCB8           |           1|      8676|
|11    |top__GCB9           |           1|     13014|
|12    |top__GCB10          |           1|     13546|
|13    |top__GCB11          |           1|        11|
|14    |top__GCB12          |           1|     22279|
|15    |top__GCB13          |           1|     12964|
|16    |top__GCB14          |           1|     20535|
|17    |top__GCB15          |           1|     17092|
|18    |top__GCB16          |           1|     26147|
|19    |top__GCB17          |           1|     11846|
|20    |top__GCB18          |           1|     21769|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register hdr_data_reg_reg [D:/icecube/mdommb_rev1_fw/hdl/wvb_reader/wvb_reader.v:69]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 525   
	   3 Input     32 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 24    
	   3 Input     16 Bit       Adders := 26    
	   2 Input     16 Bit       Adders := 37    
	   4 Input     16 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 48    
	   2 Input     12 Bit       Adders := 55    
	   2 Input     11 Bit       Adders := 97    
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 29    
	   2 Input      7 Bit       Adders := 24    
	   3 Input      7 Bit       Adders := 24    
	   2 Input      6 Bit       Adders := 31    
	  24 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 48    
	   3 Input      5 Bit       Adders := 24    
	   8 Input      4 Bit       Adders := 24    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 31    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   7 Input      1 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 42    
	  19 Input      1 Bit         XORs := 1     
	  20 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 10    
	  15 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 5     
	  11 Input      1 Bit         XORs := 3     
	  16 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	  35 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
+---Registers : 
	             2496 Bit    Registers := 1     
	              528 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	              104 Bit    Registers := 1     
	               80 Bit    Registers := 24    
	               64 Bit    Registers := 1     
	               60 Bit    Registers := 24    
	               50 Bit    Registers := 1     
	               49 Bit    Registers := 26    
	               48 Bit    Registers := 7     
	               45 Bit    Registers := 25    
	               40 Bit    Registers := 25    
	               32 Bit    Registers := 331   
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 21    
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 25    
	               19 Bit    Registers := 51    
	               16 Bit    Registers := 88    
	               12 Bit    Registers := 205   
	               11 Bit    Registers := 120   
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 315   
	                7 Bit    Registers := 24    
	                6 Bit    Registers := 34    
	                5 Bit    Registers := 80    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 84    
	                2 Bit    Registers := 76    
	                1 Bit    Registers := 1181  
+---Muxes : 
	   3 Input    128 Bit        Muxes := 1     
	  13 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   6 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   6 Input     48 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 41    
	   2 Input     32 Bit        Muxes := 298   
	   6 Input     32 Bit        Muxes := 27    
	  10 Input     32 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	  24 Input     32 Bit        Muxes := 3     
	  91 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   8 Input     28 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	  91 Input     27 Bit        Muxes := 1     
	  91 Input     24 Bit        Muxes := 12    
	   2 Input     24 Bit        Muxes := 9     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 27    
	  91 Input     19 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 165   
	  13 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	  24 Input     16 Bit        Muxes := 18    
	   6 Input     16 Bit        Muxes := 2     
	 137 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 24    
	   2 Input     12 Bit        Muxes := 100   
	   3 Input     12 Bit        Muxes := 3     
	  24 Input     12 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 24    
	   2 Input     11 Bit        Muxes := 48    
	   2 Input     10 Bit        Muxes := 24    
	  10 Input     10 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 110   
	   5 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 3     
	  24 Input      8 Bit        Muxes := 6     
	 137 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 6     
	  16 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 16    
	   4 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 79    
	   6 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 6     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	  13 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 27    
	   2 Input      3 Bit        Muxes := 262   
	   4 Input      3 Bit        Muxes := 30    
	   3 Input      3 Bit        Muxes := 35    
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 24    
	   3 Input      2 Bit        Muxes := 27    
	   2 Input      2 Bit        Muxes := 125   
	   4 Input      2 Bit        Muxes := 14    
	  90 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1305  
	   3 Input      1 Bit        Muxes := 163   
	   6 Input      1 Bit        Muxes := 142   
	  10 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 73    
	  13 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 10    
	  24 Input      1 Bit        Muxes := 54    
	  16 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register hdr_data_reg_reg [D:/icecube/mdommb_rev1_fw/hdl/wvb_reader/wvb_reader.v:69]
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module posedge_detector__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__29 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__29 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__17 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__28 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__28 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__18 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__27 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__27 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__16 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__26 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__26 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__25 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__25 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__24 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__24 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__21 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__31 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__31 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__30 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__30 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__20 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__33 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__33 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__32 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__32 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__19 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__37 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__37 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__36 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__36 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__35 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__35 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wvb_rd_ctrl_fmt_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	  10 Input     10 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 14    
Module wvb_reader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             2496 Bit    Registers := 1     
	              528 Bit    Registers := 1     
	              104 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
Module posedge_detector__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__34 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__34 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__38 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__38 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module inhibit_generator_8b__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__39 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__39 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module local_time_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
Module sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module posedge_detector__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module icm_ltc_des 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               50 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     50 Bit        Muxes := 1     
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
Module icm_time_transfer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     48 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module posedge_detector__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module crc16_64b_parallel 
Detailed RTL Component Info : 
+---XORs : 
	   7 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 6     
	  19 Input      1 Bit         XORs := 1     
	  20 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 3     
	  16 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	  35 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module sync__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module hbuf_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	  13 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	  13 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 15    
Module sync__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module DDR3_pg_transfer_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               28 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   8 Input     28 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 10    
Module DDR3_DPRAM_transfer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module DDR3_pg_transfer_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input    128 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module rs232_ser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module posedge_detector__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module negedge_detector__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rs232_des 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module negedge_detector__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ft232r_hs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module negedge_detector__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module negedge_detector__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module negedge_detector__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module err_mngr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module uart_proc_hs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	  24 Input     16 Bit        Muxes := 6     
	   3 Input     12 Bit        Muxes := 1     
	  24 Input     12 Bit        Muxes := 2     
	  24 Input      8 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 18    
Module rs232_ser__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module posedge_detector__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module negedge_detector__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rs232_des__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module negedge_detector__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ft232r_hs__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module negedge_detector__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module negedge_detector__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module crc__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module negedge_detector__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module err_mngr__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module uart_proc_hs__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	  24 Input     16 Bit        Muxes := 6     
	   3 Input     12 Bit        Muxes := 1     
	  24 Input     12 Bit        Muxes := 2     
	  24 Input      8 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 18    
Module rs232_ser__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module posedge_detector__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module negedge_detector__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rs232_des__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module negedge_detector__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ft232r_hs__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module negedge_detector__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module negedge_detector__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module crc__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module negedge_detector__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module err_mngr__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module uart_proc_hs__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	  24 Input     16 Bit        Muxes := 6     
	   3 Input     12 Bit        Muxes := 1     
	  24 Input     12 Bit        Muxes := 2     
	  24 Input      8 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 18    
Module negedge_detector__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module crs_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     28 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 9     
Module one_shot__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module task_reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 32    
Module task_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 32    
Module task_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 32    
Module task_reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 32    
Module task_reg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 32    
Module sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module periodic_trigger_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module periodic_trigger_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdom 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 7     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 15    
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	  91 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  91 Input     27 Bit        Muxes := 1     
	  91 Input     24 Bit        Muxes := 12    
	   2 Input     24 Bit        Muxes := 5     
	   4 Input     24 Bit        Muxes := 1     
	  91 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     16 Bit        Muxes := 1     
	 137 Input     16 Bit        Muxes := 1     
	 137 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  90 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 26    
	   2 Input      1 Bit        Muxes := 76    
Module posedge_detector__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__41 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__41 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__40 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__40 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__23 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__44 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__44 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__43 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__43 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__22 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__42 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__42 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__46 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__46 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module posedge_detector__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__45 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module deviation_detector__45 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_extender__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module delay_n__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module rollingsum_lutram__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module wvb_wr_ctrl__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module waveform_buffer__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module global_trigger 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module delay_n 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__46 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__23 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__45 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__22 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__44 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__21 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__43 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__20 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__42 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__19 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__41 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__18 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__40 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__39 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__38 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__37 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__36 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__35 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__34 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__33 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module inhibit_generator_8b__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module inhibit_generator_8b__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delay_n__32 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__31 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module delay_n__30 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module inhibit_generator_8b__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delay_n__29 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module inhibit_generator_8b__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delay_n__28 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module inhibit_generator_8b__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delay_n__27 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module inhibit_generator_8b__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delay_n__26 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module inhibit_generator_8b__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delay_n__25 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module inhibit_generator_8b__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module inhibit_generator_8b__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delay_n__24 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module adc_discr_channel__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module one_shot__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module sync__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module posedge_detector__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module afe_pulser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sync__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module fpga_temp_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sync__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module posedge_detector__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module negedge_detector__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module negedge_detector__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module inhibit_generator_8b__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module inhibit_generator_8b__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module inhibit_generator_8b__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module inhibit_generator_8b__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module inhibit_generator_8b__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module inhibit_generator_8b__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module inhibit_generator_8b__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module knight_rider 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module one_shot__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module one_shot__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module local_coincidence 
Detailed RTL Component Info : 
+---Adders : 
	  24 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module inhibit_generator_8b__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module iter_integer_linear_calc__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module iter_integer_linear_calc__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module iter_integer_linear_calc__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module serial_ck__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 6     
Module serial_rx__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module serial_tx__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module spi_master__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module inhibit_generator_8b__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module posedge_detector__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module inhibit_generator_1b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module discr_scaler__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module inhibit_generator_8b__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module inhibit_generator_8b__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module inhibit_generator_8b__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module inhibit_generator_8b__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module inhibit_generator_8b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module discr_scaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module iter_integer_linear_calc__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module iter_integer_linear_calc__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module iter_integer_linear_calc__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module serial_ck__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 6     
Module serial_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module serial_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module i2c_byte 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	  16 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 12    
Module negedge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module one_shot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module posedge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module afe_pulser__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module one_shot__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module sync__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module posedge_detector__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module afe_pulser__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module one_shot__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module sync__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module posedge_detector__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module afe_pulser__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module one_shot__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module sync__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module posedge_detector__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module afe_pulser__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module one_shot__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module sync__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module posedge_detector__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module afe_pulser__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module iter_integer_linear_calc__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module iter_integer_linear_calc__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module iter_integer_linear_calc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module serial_ck 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 6     
Module serial_rx__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module serial_tx__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
Module spi_master__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port FTD_UART_CTSn driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ3 driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ2 driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ1 driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ0 driven by constant 0
WARNING: [Synth 8-3917] design top has port TRIG_OUT driven by constant 0
WARNING: [Synth 8-3917] design top has port DDR3_CLK100_OUT driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port QOSC_CLK_P1V8
WARNING: [Synth 8-3331] design top has unconnected port FTD_UART_RTSn
WARNING: [Synth 8-3331] design top has unconnected port FPGA_GPIO_1
WARNING: [Synth 8-3331] design top has unconnected port MCU_USART6_TX
WARNING: [Synth 8-3331] design top has unconnected port MCU_USART6_RX
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A0
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A1
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A2
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A3
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A4
WARNING: [Synth 8-3331] design top has unconnected port MCU_AFE_SEL
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_SS
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_MOSI
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_MISO
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__21 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__13 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__12 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__16 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__18 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__17 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__14 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__15 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__9 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__7 has unconnected port wvb_trig_test_out
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\WVB_READER/RD_CTRL/dpram_len_reg[15] )
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__6 has unconnected port wvb_trig_test_out
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scaler_gen[17].DISC_SCALER/last_pedge_sum_reg[3] )
INFO: [Synth 8-5546] ROM "wvb_reader_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_reader_dpram_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_adc_delay_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_spi_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_spi_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_chip_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulser_io_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "periodic_pulser_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulser_width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slo_adc_chip_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pg_optype" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr3_sys_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr3_vtt_s3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_start_pg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_stop_pg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_pg_clr_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icm_fpga_sync_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpga_cal_trig_width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpga_cal_trig_io_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpga_cal_trig_periodic_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcdc_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2cm_0_i2c_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_et" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lc_window_width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_lc_thr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lc_required" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_thr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_cnst_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_test_config" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[28]
WARNING: [Synth 8-3331] design xdom has unconnected port i2cm_0_tx_fifo_full
WARNING: [Synth 8-3331] design xdom has unconnected port i2cm_0_tx_fifo_empty
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/NEDGE0/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/rx_fifo_wr_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HBUF_CTRL_0/i_n_words_written_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/buf_bwr_rdreq_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/buf_bwr_wrreq_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/FSM_sequential_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/FSM_sequential_fsm_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/shift_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/shift_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/shift_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/latch_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/latch_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/latch_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/latch_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/latch_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/latch_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/FSM_sequential_fsm_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/NEDGE_0/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/FSM_sequential_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/PEDGE_0/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_SER_0/shift_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_SER_0/shift_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_SER_0/shift_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[9] )
INFO: [Synth 8-3886] merging instance 'XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]' (FDSE) to 'XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[10] )
INFO: [Synth 8-3886] merging instance 'XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]' (FDSE) to 'XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[11] )
INFO: [Synth 8-3886] merging instance 'XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]' (FDSE) to 'XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[12] )
INFO: [Synth 8-3886] merging instance 'XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]' (FDSE) to 'XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/is_burst_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/cur_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/cur_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/cur_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/cur_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/cur_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'HBUF_CTRL_0/pg_addr_reg[0]' (FDRE) to 'HBUF_CTRL_0/pg_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'HBUF_CTRL_0/pg_addr_reg[1]' (FDRE) to 'HBUF_CTRL_0/pg_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'HBUF_CTRL_0/pg_addr_reg[2]' (FDRE) to 'HBUF_CTRL_0/pg_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'HBUF_CTRL_0/pg_addr_reg[3]' (FDRE) to 'HBUF_CTRL_0/pg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'HBUF_CTRL_0/pg_addr_reg[4]' (FDRE) to 'HBUF_CTRL_0/pg_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'HBUF_CTRL_0/pg_addr_reg[5]' (FDRE) to 'HBUF_CTRL_0/pg_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'HBUF_CTRL_0/pg_addr_reg[6]' (FDRE) to 'HBUF_CTRL_0/pg_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'HBUF_CTRL_0/pg_addr_reg[7]' (FDRE) to 'HBUF_CTRL_0/pg_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'HBUF_CTRL_0/pg_addr_reg[8]' (FDRE) to 'HBUF_CTRL_0/pg_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'HBUF_CTRL_0/pg_addr_reg[9]' (FDRE) to 'HBUF_CTRL_0/pg_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'HBUF_CTRL_0/pg_addr_reg[10]' (FDRE) to 'HBUF_CTRL_0/pg_addr_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HBUF_CTRL_0/pg_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/NEDGE_1/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\UART_PROC_HS_0/is_rd_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'XDOM_0/UART_MCU_0/FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[5]' (FDRE) to 'XDOM_0/UART_MCU_0/FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'HBUF_CTRL_0/ret_reg[0]' (FDRE) to 'HBUF_CTRL_0/ret_reg[3]'
INFO: [Synth 8-3886] merging instance 'XDOM_0/I2CM_0_TASK_REG_0/ack_prev_reg[2]' (FDR) to 'XDOM_0/I2CM_0_TASK_REG_0/ack_prev_reg[1]'
INFO: [Synth 8-3886] merging instance 'XDOM_0/I2CM_0_TASK_REG_0/ack_prev_reg[1]' (FDR) to 'XDOM_0/I2CM_0_TASK_REG_0/ack_prev_reg[0]'
INFO: [Synth 8-3886] merging instance 'DDR3_TRANSFER_0/PG_TRANS_CTRL/app_cmd_reg[1]' (FDRE) to 'DDR3_TRANSFER_0/PG_TRANS_CTRL/app_cmd_reg[2]'
WARNING: [Synth 8-3332] Sequential element (FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm_reg[1]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm_reg[0]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (FT232R_HS_0/RS232_DES_0/FSM_sequential_fsm_reg[1]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (FT232R_HS_0/RS232_DES_0/FSM_sequential_fsm_reg[0]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (FT232R_HS_0/FSM_sequential_fsm_reg[1]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (FT232R_HS_0/FSM_sequential_fsm_reg[0]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (UART_PROC_HS_0/FSM_sequential_fsm_reg[4]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (UART_PROC_HS_0/FSM_sequential_fsm_reg[3]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (UART_PROC_HS_0/FSM_sequential_fsm_reg[2]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (UART_PROC_HS_0/FSM_sequential_fsm_reg[1]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (UART_PROC_HS_0/FSM_sequential_fsm_reg[0]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fsm_reg[1]) is unused and will be removed from module one_shot__6.
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__5 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__22 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__4 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__3 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__2 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__xdcDup__1 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3332] Sequential element (trig_os/FSM_onehot_fsm_reg[1]) is unused and will be removed from module afe_pulser.
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[0]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[1]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[2]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[0]' (FDRE) to 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[1]' (FDRE) to 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[2]' (FDRE) to 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MISO_0/i_x_0_reg[0]' (FDRE) to 'ADS8332_SPI/IILC_MISO_0/i_m_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MISO_0/i_x_0_reg[1]' (FDRE) to 'ADS8332_SPI/IILC_MISO_0/i_m_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MISO_0/i_x_0_reg[2]' (FDRE) to 'ADS8332_SPI/IILC_MISO_0/i_m_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_SCLK_0/i_m_0_reg[1]' (FDRE) to 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_SCLK_0/i_m_0_reg[2]' (FDRE) to 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MISO_0/i_m_0_reg[0]' (FDRE) to 'ADS8332_SPI/IILC_MISO_0/i_m_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MISO_0/i_m_0_reg[1]' (FDRE) to 'ADS8332_SPI/IILC_MISO_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MISO_0/i_m_0_reg[2]' (FDRE) to 'ADS8332_SPI/IILC_MISO_0/i_m_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[0]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[1]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[2]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[3]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[4]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[5]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[6]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[7]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[7]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[8]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[8]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[9]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[10]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[10]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[11]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[11]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[12]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[12]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[13]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[13]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[14]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[14]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[15]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[16]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[16]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[17]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[17]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[18]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[18]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[19]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[19]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[20]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[20]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[21]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[21]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[22]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[22]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[23]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[23]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[24]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[24]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[25]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[25]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[26]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[26]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[27]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[27]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[28]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[28]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[29]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[30]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[30]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[31]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[3]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[4]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[6]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[7]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[8]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[9]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[10]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[11]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[12]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[13]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[14]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[15]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[16]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[17]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[18]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[19]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[20]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[21]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[22]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[23]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[24]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[25]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[26]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[27]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[28]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[29]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[30]' (FDRE) to 'ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[3]' (FDRE) to 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[4]' (FDRE) to 'ADS8332_SPI/IILC_SCLK_0/i_m_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[5]' (FDRE) to 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[6]' (FDRE) to 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[7]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[7]' (FDRE) to 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[8]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[8]' (FDRE) to 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[9]' (FDRE) to 'ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design i2c_byte has unconnected port scl_i
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (trig_os/FSM_onehot_fsm_reg[1]) is unused and will be removed from module afe_pulser__xdcDup__5.
WARNING: [Synth 8-3332] Sequential element (trig_os/FSM_onehot_fsm_reg[1]) is unused and will be removed from module afe_pulser__xdcDup__4.
WARNING: [Synth 8-3332] Sequential element (trig_os/FSM_onehot_fsm_reg[1]) is unused and will be removed from module afe_pulser__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (trig_os/FSM_onehot_fsm_reg[1]) is unused and will be removed from module afe_pulser__xdcDup__2.
WARNING: [Synth 8-3332] Sequential element (trig_os/FSM_onehot_fsm_reg[1]) is unused and will be removed from module afe_pulser__xdcDup__1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:43 . Memory (MB): peak = 1241.086 ; gain = 677.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |ADC3424_clk_IO__GC0 |           6|         2|
|2     |top__GCB0           |           1|     14508|
|3     |top__GCB1           |           1|      5688|
|4     |top__GCB2           |           1|      5688|
|5     |top__GCB3           |           1|     16655|
|6     |top__GCB4           |           1|      3854|
|7     |top__GCB5           |           1|         8|
|8     |top__GCB6           |           1|      9675|
|9     |top__GCB7           |           1|     15707|
|10    |top__GCB8           |           1|      5688|
|11    |top__GCB9           |           1|      7254|
|12    |top__GCB10          |           1|      7785|
|13    |top__GCB11          |           1|         9|
|14    |top__GCB12          |           1|     11922|
|15    |top__GCB13          |           1|      5887|
|16    |top__GCB14          |           1|     10920|
|17    |top__GCB15          |           1|      4726|
|18    |top__GCB16          |           1|      9466|
|19    |top__GCB17          |           1|      2977|
|20    |top__GCB18          |           1|      4749|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'LCLK_ADCCLK_WIZ_0/clk_out1' to pin 'LCLK_ADCCLK_WIZ_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'LCLK_ADCCLK_WIZ_0/clk_in1' to 'IBUFDGS_FPGACLK/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'LCLK_ADCCLK_WIZ_0/clk_out2' to pin 'LCLK_ADCCLK_WIZ_0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'LCLK_ADCCLK_WIZ_0/clk_in1' to 'IBUFDGS_FPGACLK/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'IDELAY_DISCR_CLK_WIZ_0/clk_out1' to pin 'IDELAY_DISCR_CLK_WIZ_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'IDELAY_DISCR_CLK_WIZ_0/clk_in1' to 'IBUFDGS_FPGACLK/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'IDELAY_DISCR_CLK_WIZ_0/clk_out2' to pin 'IDELAY_DISCR_CLK_WIZ_0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'IDELAY_DISCR_CLK_WIZ_0/clk_in1' to 'IBUFDGS_FPGACLK/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DDR3_TRANSFER_0/MIG_7_SERIES/ui_clk' to pin 'DDR3_TRANSFER_0/MIG_7_SERIES/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DDR3_IDELAY_CLK_WIZ_0/clk_out1' to pin 'DDR3_IDELAY_CLK_WIZ_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'DDR3_IDELAY_CLK_WIZ_0/clk_in1' to 'IBUFDGS_FPGACLK/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DDR3_IDELAY_CLK_WIZ_0/clk_out2' to pin 'DDR3_IDELAY_CLK_WIZ_0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'DDR3_IDELAY_CLK_WIZ_0/clk_in1' to 'IBUFDGS_FPGACLK/O'
INFO: [Synth 8-5819] Moved 10 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:54 . Memory (MB): peak = 1241.086 ; gain = 677.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:25 . Memory (MB): peak = 1427.586 ; gain = 863.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |ADC3424_clk_IO__GC0 |           6|         2|
|2     |top__GCB0           |           1|     14508|
|3     |top__GCB1           |           1|      5688|
|4     |top__GCB2           |           1|      5688|
|5     |top__GCB3           |           1|     16655|
|6     |top__GCB4           |           1|      3854|
|7     |top__GCB5           |           1|         8|
|8     |top__GCB6           |           1|      9674|
|9     |top__GCB8           |           1|      5688|
|10    |top__GCB9           |           1|      7254|
|11    |top__GCB10          |           1|      7785|
|12    |top__GCB11          |           1|         9|
|13    |top__GCB13          |           1|      5887|
|14    |top__GCB14          |           1|     10920|
|15    |top__GCB15          |           1|      4726|
|16    |top__GCB16          |           1|      9466|
|17    |top__GCB17          |           1|      2977|
|18    |top__GCB18          |           1|      4746|
|19    |top_GT0             |           1|     26248|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:33 ; elapsed = 00:02:48 . Memory (MB): peak = 1427.586 ; gain = 863.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |ADC3424_clk_IO__GC0    |           1|         2|
|2     |top__GCB0              |           1|      8922|
|3     |top__GCB1              |           1|      2998|
|4     |top__GCB2              |           1|      2998|
|5     |top__GCB3              |           1|     10876|
|6     |top__GCB4              |           1|      2454|
|7     |top__GCB5              |           1|         5|
|8     |top__GCB6              |           1|      5808|
|9     |top__GCB8              |           1|      2998|
|10    |top__GCB9              |           1|      4461|
|11    |top__GCB10             |           1|      4640|
|12    |top__GCB11             |           1|         7|
|13    |top__GCB13             |           1|      3822|
|14    |top__GCB14             |           1|      7192|
|15    |top__GCB15             |           1|      2157|
|16    |top__GCB16             |           1|      5784|
|17    |top__GCB17             |           1|      1480|
|18    |top__GCB18             |           1|      2730|
|19    |top_GT0                |           1|     15498|
|20    |ADC3424_clk_IO__GC0__1 |           1|         2|
|21    |ADC3424_clk_IO__GC0__2 |           1|         2|
|22    |ADC3424_clk_IO__GC0__3 |           1|         2|
|23    |ADC3424_clk_IO__GC0__4 |           1|         2|
|24    |ADC3424_clk_IO__GC0__5 |           1|         2|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[19].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[19].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[19].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[19].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[23].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[23].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[23].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[23].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[21].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[21].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[21].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[21].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop PULSER_4/out_bits_reg[0] is being inverted and renamed to PULSER_4/out_bits_reg[0]_inv.
INFO: [Synth 8-5365] Flop PULSER_4/out_bits_reg[1] is being inverted and renamed to PULSER_4/out_bits_reg[1]_inv.
INFO: [Synth 8-5365] Flop PULSER_4/out_bits_reg[2] is being inverted and renamed to PULSER_4/out_bits_reg[2]_inv.
INFO: [Synth 8-5365] Flop PULSER_4/out_bits_reg[3] is being inverted and renamed to PULSER_4/out_bits_reg[3]_inv.
INFO: [Synth 8-5365] Flop PULSER_4/out_bits_reg[4] is being inverted and renamed to PULSER_4/out_bits_reg[4]_inv.
INFO: [Synth 8-5365] Flop PULSER_4/out_bits_reg[5] is being inverted and renamed to PULSER_4/out_bits_reg[5]_inv.
INFO: [Synth 8-5365] Flop PULSER_4/out_bits_reg[6] is being inverted and renamed to PULSER_4/out_bits_reg[6]_inv.
INFO: [Synth 8-5365] Flop PULSER_3/out_bits_reg[0] is being inverted and renamed to PULSER_3/out_bits_reg[0]_inv.
INFO: [Synth 8-5365] Flop PULSER_3/out_bits_reg[1] is being inverted and renamed to PULSER_3/out_bits_reg[1]_inv.
INFO: [Synth 8-5365] Flop PULSER_3/out_bits_reg[2] is being inverted and renamed to PULSER_3/out_bits_reg[2]_inv.
INFO: [Synth 8-5365] Flop PULSER_3/out_bits_reg[3] is being inverted and renamed to PULSER_3/out_bits_reg[3]_inv.
INFO: [Synth 8-5365] Flop PULSER_3/out_bits_reg[4] is being inverted and renamed to PULSER_3/out_bits_reg[4]_inv.
INFO: [Synth 8-5365] Flop PULSER_3/out_bits_reg[5] is being inverted and renamed to PULSER_3/out_bits_reg[5]_inv.
INFO: [Synth 8-5365] Flop PULSER_3/out_bits_reg[6] is being inverted and renamed to PULSER_3/out_bits_reg[6]_inv.
INFO: [Synth 8-5365] Flop PULSER_2/out_bits_reg[0] is being inverted and renamed to PULSER_2/out_bits_reg[0]_inv.
INFO: [Synth 8-5365] Flop PULSER_2/out_bits_reg[1] is being inverted and renamed to PULSER_2/out_bits_reg[1]_inv.
INFO: [Synth 8-5365] Flop PULSER_2/out_bits_reg[2] is being inverted and renamed to PULSER_2/out_bits_reg[2]_inv.
INFO: [Synth 8-5365] Flop PULSER_2/out_bits_reg[3] is being inverted and renamed to PULSER_2/out_bits_reg[3]_inv.
INFO: [Synth 8-5365] Flop PULSER_2/out_bits_reg[4] is being inverted and renamed to PULSER_2/out_bits_reg[4]_inv.
INFO: [Synth 8-5365] Flop PULSER_2/out_bits_reg[5] is being inverted and renamed to PULSER_2/out_bits_reg[5]_inv.
INFO: [Synth 8-5365] Flop PULSER_2/out_bits_reg[6] is being inverted and renamed to PULSER_2/out_bits_reg[6]_inv.
INFO: [Synth 8-5365] Flop PULSER_1/out_bits_reg[0] is being inverted and renamed to PULSER_1/out_bits_reg[0]_inv.
INFO: [Synth 8-5365] Flop PULSER_1/out_bits_reg[1] is being inverted and renamed to PULSER_1/out_bits_reg[1]_inv.
INFO: [Synth 8-5365] Flop PULSER_1/out_bits_reg[2] is being inverted and renamed to PULSER_1/out_bits_reg[2]_inv.
INFO: [Synth 8-5365] Flop PULSER_1/out_bits_reg[3] is being inverted and renamed to PULSER_1/out_bits_reg[3]_inv.
INFO: [Synth 8-5365] Flop PULSER_1/out_bits_reg[4] is being inverted and renamed to PULSER_1/out_bits_reg[4]_inv.
INFO: [Synth 8-5365] Flop PULSER_1/out_bits_reg[5] is being inverted and renamed to PULSER_1/out_bits_reg[5]_inv.
INFO: [Synth 8-5365] Flop PULSER_1/out_bits_reg[6] is being inverted and renamed to PULSER_1/out_bits_reg[6]_inv.
INFO: [Synth 8-5365] Flop PULSER_0/out_bits_reg[0] is being inverted and renamed to PULSER_0/out_bits_reg[0]_inv.
INFO: [Synth 8-5365] Flop PULSER_0/out_bits_reg[1] is being inverted and renamed to PULSER_0/out_bits_reg[1]_inv.
INFO: [Synth 8-5365] Flop PULSER_0/out_bits_reg[2] is being inverted and renamed to PULSER_0/out_bits_reg[2]_inv.
INFO: [Synth 8-5365] Flop PULSER_0/out_bits_reg[3] is being inverted and renamed to PULSER_0/out_bits_reg[3]_inv.
INFO: [Synth 8-5365] Flop PULSER_0/out_bits_reg[4] is being inverted and renamed to PULSER_0/out_bits_reg[4]_inv.
INFO: [Synth 8-5365] Flop PULSER_0/out_bits_reg[5] is being inverted and renamed to PULSER_0/out_bits_reg[5]_inv.
INFO: [Synth 8-5365] Flop PULSER_0/out_bits_reg[6] is being inverted and renamed to PULSER_0/out_bits_reg[6]_inv.
INFO: [Synth 8-5365] Flop PULSER_5/out_bits_reg[0] is being inverted and renamed to PULSER_5/out_bits_reg[0]_inv.
INFO: [Synth 8-5365] Flop PULSER_5/out_bits_reg[1] is being inverted and renamed to PULSER_5/out_bits_reg[1]_inv.
INFO: [Synth 8-5365] Flop PULSER_5/out_bits_reg[2] is being inverted and renamed to PULSER_5/out_bits_reg[2]_inv.
INFO: [Synth 8-5365] Flop PULSER_5/out_bits_reg[3] is being inverted and renamed to PULSER_5/out_bits_reg[3]_inv.
INFO: [Synth 8-5365] Flop PULSER_5/out_bits_reg[4] is being inverted and renamed to PULSER_5/out_bits_reg[4]_inv.
INFO: [Synth 8-5365] Flop PULSER_5/out_bits_reg[5] is being inverted and renamed to PULSER_5/out_bits_reg[5]_inv.
INFO: [Synth 8-5365] Flop PULSER_5/out_bits_reg[6] is being inverted and renamed to PULSER_5/out_bits_reg[6]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net i_fmc_din_1[0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[2].WFM_ACQ/WVB/hdr_data_in [61]. Fanout reduced from 12 to 3 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[2].WFM_ACQ/WVB/hdr_data_in [60]. Fanout reduced from 13 to 5 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[2].WFM_ACQ/WVB/hdr_data_in [62]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[2].WFM_ACQ/WVB/hdr_data_in [64]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[2].WFM_ACQ/WVB/hdr_data_in [63]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[2].WFM_ACQ/WVB/hdr_data_in [65]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[2].WFM_ACQ/WVB/hdr_data_in [67]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[2].WFM_ACQ/WVB/hdr_data_in [66]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[2].WFM_ACQ/WVB/hdr_data_in [68]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[2].WFM_ACQ/WVB/hdr_data_in [69]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[2].WFM_ACQ/WVB/hdr_data_in [70]. Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \waveform_acq_gen[2].WFM_ACQ/i_rst . Fanout reduced from 41 to 12 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[1].WFM_ACQ/WVB/hdr_data_in [61]. Fanout reduced from 12 to 3 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[1].WFM_ACQ/WVB/hdr_data_in [60]. Fanout reduced from 13 to 5 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[1].WFM_ACQ/WVB/hdr_data_in [62]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[1].WFM_ACQ/WVB/hdr_data_in [64]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[1].WFM_ACQ/WVB/hdr_data_in [63]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[1].WFM_ACQ/WVB/hdr_data_in [65]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[1].WFM_ACQ/WVB/hdr_data_in [67]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[1].WFM_ACQ/WVB/hdr_data_in [66]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[1].WFM_ACQ/WVB/hdr_data_in [68]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[1].WFM_ACQ/WVB/hdr_data_in [69]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[1].WFM_ACQ/WVB/hdr_data_in [70]. Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \waveform_acq_gen[1].WFM_ACQ/i_rst . Fanout reduced from 41 to 12 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[0].WFM_ACQ/WVB/hdr_data_in [61]. Fanout reduced from 12 to 3 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[0].WFM_ACQ/WVB/hdr_data_in [60]. Fanout reduced from 13 to 5 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[0].WFM_ACQ/WVB/hdr_data_in [62]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[0].WFM_ACQ/WVB/hdr_data_in [64]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[0].WFM_ACQ/WVB/hdr_data_in [63]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[0].WFM_ACQ/WVB/hdr_data_in [65]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[0].WFM_ACQ/WVB/hdr_data_in [67]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[0].WFM_ACQ/WVB/hdr_data_in [66]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[0].WFM_ACQ/WVB/hdr_data_in [68]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[0].WFM_ACQ/WVB/hdr_data_in [69]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[0].WFM_ACQ/WVB/hdr_data_in [70]. Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \waveform_acq_gen[0].WFM_ACQ/i_rst . Fanout reduced from 41 to 12 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[4].WFM_ACQ/WVB/hdr_data_in [61]. Fanout reduced from 12 to 3 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[4].WFM_ACQ/WVB/hdr_data_in [60]. Fanout reduced from 13 to 5 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[4].WFM_ACQ/WVB/hdr_data_in [62]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[4].WFM_ACQ/WVB/hdr_data_in [64]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[4].WFM_ACQ/WVB/hdr_data_in [63]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[4].WFM_ACQ/WVB/hdr_data_in [65]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[4].WFM_ACQ/WVB/hdr_data_in [67]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[4].WFM_ACQ/WVB/hdr_data_in [66]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[4].WFM_ACQ/WVB/hdr_data_in [68]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[4].WFM_ACQ/WVB/hdr_data_in [69]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[4].WFM_ACQ/WVB/hdr_data_in [70]. Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \waveform_acq_gen[4].WFM_ACQ/i_rst . Fanout reduced from 41 to 12 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[21].WFM_ACQ/WVB/hdr_data_in [61]. Fanout reduced from 12 to 3 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[21].WFM_ACQ/WVB/hdr_data_in [60]. Fanout reduced from 13 to 5 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[21].WFM_ACQ/WVB/hdr_data_in [62]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[21].WFM_ACQ/WVB/hdr_data_in [64]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[21].WFM_ACQ/WVB/hdr_data_in [63]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[21].WFM_ACQ/WVB/hdr_data_in [65]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[21].WFM_ACQ/WVB/hdr_data_in [67]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[21].WFM_ACQ/WVB/hdr_data_in [66]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[21].WFM_ACQ/WVB/hdr_data_in [68]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[21].WFM_ACQ/WVB/hdr_data_in [69]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[21].WFM_ACQ/WVB/hdr_data_in [70]. Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \waveform_acq_gen[21].WFM_ACQ/i_rst . Fanout reduced from 41 to 12 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[3].WFM_ACQ/WVB/hdr_data_in [61]. Fanout reduced from 12 to 3 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[3].WFM_ACQ/WVB/hdr_data_in [60]. Fanout reduced from 13 to 5 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[3].WFM_ACQ/WVB/hdr_data_in [62]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[3].WFM_ACQ/WVB/hdr_data_in [64]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[3].WFM_ACQ/WVB/hdr_data_in [63]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[3].WFM_ACQ/WVB/hdr_data_in [65]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[3].WFM_ACQ/WVB/hdr_data_in [67]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[3].WFM_ACQ/WVB/hdr_data_in [66]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[3].WFM_ACQ/WVB/hdr_data_in [68]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[3].WFM_ACQ/WVB/hdr_data_in [69]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[3].WFM_ACQ/WVB/hdr_data_in [70]. Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \waveform_acq_gen[3].WFM_ACQ/i_rst . Fanout reduced from 41 to 12 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[22].WFM_ACQ/WVB/hdr_data_in [62]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[22].WFM_ACQ/WVB/hdr_data_in [61]. Fanout reduced from 12 to 3 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[22].WFM_ACQ/WVB/hdr_data_in [60]. Fanout reduced from 13 to 5 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[22].WFM_ACQ/WVB/hdr_data_in [65]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[22].WFM_ACQ/WVB/hdr_data_in [63]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[22].WFM_ACQ/WVB/hdr_data_in [64]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[22].WFM_ACQ/WVB/hdr_data_in [68]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[22].WFM_ACQ/WVB/hdr_data_in [66]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[22].WFM_ACQ/WVB/hdr_data_in [67]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[22].WFM_ACQ/WVB/hdr_data_in [70]. Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[22].WFM_ACQ/WVB/hdr_data_in [69]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \waveform_acq_gen[22].WFM_ACQ/i_rst . Fanout reduced from 40 to 18 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[23].WFM_ACQ/WVB/hdr_data_in [62]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[23].WFM_ACQ/WVB/hdr_data_in [61]. Fanout reduced from 12 to 3 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[23].WFM_ACQ/WVB/hdr_data_in [60]. Fanout reduced from 13 to 5 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[23].WFM_ACQ/WVB/hdr_data_in [65]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[23].WFM_ACQ/WVB/hdr_data_in [63]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[23].WFM_ACQ/WVB/hdr_data_in [64]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[23].WFM_ACQ/WVB/hdr_data_in [68]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[23].WFM_ACQ/WVB/hdr_data_in [66]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[23].WFM_ACQ/WVB/hdr_data_in [67]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[23].WFM_ACQ/WVB/hdr_data_in [70]. Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[23].WFM_ACQ/WVB/hdr_data_in [69]. Fanout reduced from 8 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \waveform_acq_gen[23].WFM_ACQ/i_rst . Fanout reduced from 40 to 18 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[5].WFM_ACQ/WVB/hdr_data_in [61]. Fanout reduced from 12 to 3 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[5].WFM_ACQ/WVB/hdr_data_in [60]. Fanout reduced from 13 to 5 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 5 on net \waveform_acq_gen[5].WFM_ACQ/WVB/hdr_data_in [62]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Common 17-14] Message 'Synth 8-4618' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:42 ; elapsed = 00:02:58 . Memory (MB): peak = 1427.586 ; gain = 863.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:43 ; elapsed = 00:02:59 . Memory (MB): peak = 1427.586 ; gain = 863.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:52 ; elapsed = 00:03:08 . Memory (MB): peak = 1427.586 ; gain = 863.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:53 ; elapsed = 00:03:08 . Memory (MB): peak = 1427.586 ; gain = 863.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:54 ; elapsed = 00:03:09 . Memory (MB): peak = 1427.586 ; gain = 863.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:54 ; elapsed = 00:03:10 . Memory (MB): peak = 1427.586 ; gain = 863.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | waveform_acq_gen[16].WFM_ACQ/ROLLING_BSUM/samp_delay/delay_n.dn/old_words_reg[59] | 5      | 288   | NO           | NO                 | YES               | 288    | 0       | 
|top         | adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[79]     | 11     | 192   | NO           | NO                 | YES               | 192    | 0       | 
+------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |lclk_adcclk_wiz      |         1|
|2     |idelay_discr_clk_wiz |         1|
|3     |ddr3_idelay_clk_wiz  |         1|
|4     |mig_7series_0        |         1|
|5     |HBUF_RDOUT_DPRAM     |         1|
|6     |HBUF_DDR3_PG         |         1|
|7     |FIFO_1024_16         |         2|
|8     |AFE_PULSER_OUTPUT    |         6|
|9     |XDOM_DDR3_PG         |         1|
|10    |DIRECT_RDOUT_DPRAM   |         1|
|11    |FIFO_2048_32         |         3|
|12    |ADC_SERDES           |        48|
|13    |DISCR_SERDES         |        24|
|14    |DIST_BUFFER_128_12   |        24|
|15    |DIST_BUFFER_32_22    |        24|
|16    |BUFFER_2048_22       |        24|
|17    |FIFO_512_108         |        24|
+------+---------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |ADC_SERDES             |     1|
|2     |ADC_SERDES__48         |     1|
|3     |ADC_SERDES__49         |     1|
|4     |ADC_SERDES__50         |     1|
|5     |ADC_SERDES__51         |     1|
|6     |ADC_SERDES__52         |     1|
|7     |ADC_SERDES__53         |     1|
|8     |ADC_SERDES__54         |     1|
|9     |ADC_SERDES__55         |     1|
|10    |ADC_SERDES__56         |     1|
|11    |ADC_SERDES__57         |     1|
|12    |ADC_SERDES__58         |     1|
|13    |ADC_SERDES__59         |     1|
|14    |ADC_SERDES__60         |     1|
|15    |ADC_SERDES__61         |     1|
|16    |ADC_SERDES__62         |     1|
|17    |ADC_SERDES__63         |     1|
|18    |ADC_SERDES__64         |     1|
|19    |ADC_SERDES__65         |     1|
|20    |ADC_SERDES__66         |     1|
|21    |ADC_SERDES__67         |     1|
|22    |ADC_SERDES__68         |     1|
|23    |ADC_SERDES__69         |     1|
|24    |ADC_SERDES__70         |     1|
|25    |ADC_SERDES__71         |     1|
|26    |ADC_SERDES__72         |     1|
|27    |ADC_SERDES__73         |     1|
|28    |ADC_SERDES__74         |     1|
|29    |ADC_SERDES__75         |     1|
|30    |ADC_SERDES__76         |     1|
|31    |ADC_SERDES__77         |     1|
|32    |ADC_SERDES__78         |     1|
|33    |ADC_SERDES__79         |     1|
|34    |ADC_SERDES__80         |     1|
|35    |ADC_SERDES__81         |     1|
|36    |ADC_SERDES__82         |     1|
|37    |ADC_SERDES__83         |     1|
|38    |ADC_SERDES__84         |     1|
|39    |ADC_SERDES__85         |     1|
|40    |ADC_SERDES__86         |     1|
|41    |ADC_SERDES__87         |     1|
|42    |ADC_SERDES__88         |     1|
|43    |ADC_SERDES__89         |     1|
|44    |ADC_SERDES__90         |     1|
|45    |ADC_SERDES__91         |     1|
|46    |ADC_SERDES__92         |     1|
|47    |ADC_SERDES__93         |     1|
|48    |ADC_SERDES__94         |     1|
|49    |AFE_PULSER_OUTPUT      |     1|
|50    |AFE_PULSER_OUTPUT__10  |     1|
|51    |AFE_PULSER_OUTPUT__6   |     1|
|52    |AFE_PULSER_OUTPUT__7   |     1|
|53    |AFE_PULSER_OUTPUT__8   |     1|
|54    |AFE_PULSER_OUTPUT__9   |     1|
|55    |BUFFER_2048_22         |     1|
|56    |BUFFER_2048_22__24     |     1|
|57    |BUFFER_2048_22__25     |     1|
|58    |BUFFER_2048_22__26     |     1|
|59    |BUFFER_2048_22__27     |     1|
|60    |BUFFER_2048_22__28     |     1|
|61    |BUFFER_2048_22__29     |     1|
|62    |BUFFER_2048_22__30     |     1|
|63    |BUFFER_2048_22__31     |     1|
|64    |BUFFER_2048_22__32     |     1|
|65    |BUFFER_2048_22__33     |     1|
|66    |BUFFER_2048_22__34     |     1|
|67    |BUFFER_2048_22__35     |     1|
|68    |BUFFER_2048_22__36     |     1|
|69    |BUFFER_2048_22__37     |     1|
|70    |BUFFER_2048_22__38     |     1|
|71    |BUFFER_2048_22__39     |     1|
|72    |BUFFER_2048_22__40     |     1|
|73    |BUFFER_2048_22__41     |     1|
|74    |BUFFER_2048_22__42     |     1|
|75    |BUFFER_2048_22__43     |     1|
|76    |BUFFER_2048_22__44     |     1|
|77    |BUFFER_2048_22__45     |     1|
|78    |BUFFER_2048_22__46     |     1|
|79    |DIRECT_RDOUT_DPRAM     |     1|
|80    |DISCR_SERDES           |     1|
|81    |DISCR_SERDES__24       |     1|
|82    |DISCR_SERDES__25       |     1|
|83    |DISCR_SERDES__26       |     1|
|84    |DISCR_SERDES__27       |     1|
|85    |DISCR_SERDES__28       |     1|
|86    |DISCR_SERDES__29       |     1|
|87    |DISCR_SERDES__30       |     1|
|88    |DISCR_SERDES__31       |     1|
|89    |DISCR_SERDES__32       |     1|
|90    |DISCR_SERDES__33       |     1|
|91    |DISCR_SERDES__34       |     1|
|92    |DISCR_SERDES__35       |     1|
|93    |DISCR_SERDES__36       |     1|
|94    |DISCR_SERDES__37       |     1|
|95    |DISCR_SERDES__38       |     1|
|96    |DISCR_SERDES__39       |     1|
|97    |DISCR_SERDES__40       |     1|
|98    |DISCR_SERDES__41       |     1|
|99    |DISCR_SERDES__42       |     1|
|100   |DISCR_SERDES__43       |     1|
|101   |DISCR_SERDES__44       |     1|
|102   |DISCR_SERDES__45       |     1|
|103   |DISCR_SERDES__46       |     1|
|104   |DIST_BUFFER_128_12     |     1|
|105   |DIST_BUFFER_128_12__24 |     1|
|106   |DIST_BUFFER_128_12__25 |     1|
|107   |DIST_BUFFER_128_12__26 |     1|
|108   |DIST_BUFFER_128_12__27 |     1|
|109   |DIST_BUFFER_128_12__28 |     1|
|110   |DIST_BUFFER_128_12__29 |     1|
|111   |DIST_BUFFER_128_12__30 |     1|
|112   |DIST_BUFFER_128_12__31 |     1|
|113   |DIST_BUFFER_128_12__32 |     1|
|114   |DIST_BUFFER_128_12__33 |     1|
|115   |DIST_BUFFER_128_12__34 |     1|
|116   |DIST_BUFFER_128_12__35 |     1|
|117   |DIST_BUFFER_128_12__36 |     1|
|118   |DIST_BUFFER_128_12__37 |     1|
|119   |DIST_BUFFER_128_12__38 |     1|
|120   |DIST_BUFFER_128_12__39 |     1|
|121   |DIST_BUFFER_128_12__40 |     1|
|122   |DIST_BUFFER_128_12__41 |     1|
|123   |DIST_BUFFER_128_12__42 |     1|
|124   |DIST_BUFFER_128_12__43 |     1|
|125   |DIST_BUFFER_128_12__44 |     1|
|126   |DIST_BUFFER_128_12__45 |     1|
|127   |DIST_BUFFER_128_12__46 |     1|
|128   |DIST_BUFFER_32_22      |     1|
|129   |DIST_BUFFER_32_22__24  |     1|
|130   |DIST_BUFFER_32_22__25  |     1|
|131   |DIST_BUFFER_32_22__26  |     1|
|132   |DIST_BUFFER_32_22__27  |     1|
|133   |DIST_BUFFER_32_22__28  |     1|
|134   |DIST_BUFFER_32_22__29  |     1|
|135   |DIST_BUFFER_32_22__30  |     1|
|136   |DIST_BUFFER_32_22__31  |     1|
|137   |DIST_BUFFER_32_22__32  |     1|
|138   |DIST_BUFFER_32_22__33  |     1|
|139   |DIST_BUFFER_32_22__34  |     1|
|140   |DIST_BUFFER_32_22__35  |     1|
|141   |DIST_BUFFER_32_22__36  |     1|
|142   |DIST_BUFFER_32_22__37  |     1|
|143   |DIST_BUFFER_32_22__38  |     1|
|144   |DIST_BUFFER_32_22__39  |     1|
|145   |DIST_BUFFER_32_22__40  |     1|
|146   |DIST_BUFFER_32_22__41  |     1|
|147   |DIST_BUFFER_32_22__42  |     1|
|148   |DIST_BUFFER_32_22__43  |     1|
|149   |DIST_BUFFER_32_22__44  |     1|
|150   |DIST_BUFFER_32_22__45  |     1|
|151   |DIST_BUFFER_32_22__46  |     1|
|152   |FIFO_1024_16           |     1|
|153   |FIFO_1024_16__2        |     1|
|154   |FIFO_2048_32           |     1|
|155   |FIFO_2048_32__3        |     1|
|156   |FIFO_2048_32__4        |     1|
|157   |FIFO_512_108           |     1|
|158   |FIFO_512_108__24       |     1|
|159   |FIFO_512_108__25       |     1|
|160   |FIFO_512_108__26       |     1|
|161   |FIFO_512_108__27       |     1|
|162   |FIFO_512_108__28       |     1|
|163   |FIFO_512_108__29       |     1|
|164   |FIFO_512_108__30       |     1|
|165   |FIFO_512_108__31       |     1|
|166   |FIFO_512_108__32       |     1|
|167   |FIFO_512_108__33       |     1|
|168   |FIFO_512_108__34       |     1|
|169   |FIFO_512_108__35       |     1|
|170   |FIFO_512_108__36       |     1|
|171   |FIFO_512_108__37       |     1|
|172   |FIFO_512_108__38       |     1|
|173   |FIFO_512_108__39       |     1|
|174   |FIFO_512_108__40       |     1|
|175   |FIFO_512_108__41       |     1|
|176   |FIFO_512_108__42       |     1|
|177   |FIFO_512_108__43       |     1|
|178   |FIFO_512_108__44       |     1|
|179   |FIFO_512_108__45       |     1|
|180   |FIFO_512_108__46       |     1|
|181   |HBUF_DDR3_PG           |     1|
|182   |HBUF_RDOUT_DPRAM       |     1|
|183   |XDOM_DDR3_PG           |     1|
|184   |ddr3_idelay_clk_wiz    |     1|
|185   |idelay_discr_clk_wiz   |     1|
|186   |lclk_adcclk_wiz        |     1|
|187   |mig_7series_0          |     1|
|188   |CARRY4                 |  5993|
|189   |IDELAYCTRL             |     1|
|190   |LUT1                   |  5289|
|191   |LUT2                   |  4189|
|192   |LUT3                   |  5266|
|193   |LUT4                   | 10972|
|194   |LUT5                   |  3799|
|195   |LUT6                   |  7982|
|196   |MUXF7                  |   831|
|197   |MUXF8                  |     9|
|198   |ODDR                   |    12|
|199   |PULLUP                 |     2|
|200   |SRL16E                 |   480|
|201   |FDRE                   | 33938|
|202   |FDSE                   |   912|
|203   |IBUF                   |    23|
|204   |IBUFDS                 |     2|
|205   |IBUFGDS                |    13|
|206   |IOBUF                  |    17|
|207   |OBUF                   |    48|
|208   |OBUFDS                 |     6|
|209   |OBUFT                  |     1|
+------+-----------------------+------+

Report Instance Areas: 
+------+-------------------------------------------+------------------------------------+------+
|      |Instance                                   |Module                              |Cells |
+------+-------------------------------------------+------------------------------------+------+
|1     |top                                        |                                    | 85392|
|2     |  GLOBAL_TRIG                              |global_trigger                      |    72|
|3     |  \scaler_gen[17].THRESH_SCALER            |discr_scaler__parameterized0_24     |   477|
|4     |    INH_GEN                                |inhibit_generator_1b_376            |   197|
|5     |      PEDGE_TRIG                           |posedge_detector_377                |    13|
|6     |  AD5668_SPI                               |spi_master__parameterized0          |  1323|
|7     |    IILC_MISO_0                            |iter_integer_linear_calc_535        |   256|
|8     |    IILC_MOSI_0                            |iter_integer_linear_calc_536        |   250|
|9     |    IILC_SCLK_0                            |iter_integer_linear_calc_537        |   176|
|10    |    SERIAL_CK_0                            |serial_ck_538                       |   318|
|11    |    SERIAL_TX_0                            |serial_tx__parameterized0           |   194|
|12    |  ADC3424_SPI                              |spi_master                          |  1474|
|13    |    IILC_MISO_0                            |iter_integer_linear_calc_531        |   198|
|14    |    IILC_MOSI_0                            |iter_integer_linear_calc_532        |   245|
|15    |    IILC_SCLK_0                            |iter_integer_linear_calc_533        |   210|
|16    |    SERIAL_CK_0                            |serial_ck_534                       |   317|
|17    |    SERIAL_RX_0                            |serial_rx                           |   170|
|18    |    SERIAL_TX_0                            |serial_tx                           |   181|
|19    |  ADS8332_SPI                              |spi_master__parameterized1          |  1486|
|20    |    IILC_MISO_0                            |iter_integer_linear_calc            |   222|
|21    |    IILC_MOSI_0                            |iter_integer_linear_calc_529        |   279|
|22    |    IILC_SCLK_0                            |iter_integer_linear_calc_530        |   185|
|23    |    SERIAL_CK_0                            |serial_ck                           |   317|
|24    |    SERIAL_RX_0                            |serial_rx__parameterized1           |   181|
|25    |    SERIAL_TX_0                            |serial_tx__parameterized1           |   173|
|26    |  DDR3_MUX                                 |DDR3_pg_transfer_mux                |   150|
|27    |    HREQSYNC                               |sync_527                            |    10|
|28    |    XREQSYNC                               |sync_528                            |     2|
|29    |  DDR3_TRANSFER_0                          |DDR3_DPRAM_transfer                 |   906|
|30    |    PG_TRANS_CTRL                          |DDR3_pg_transfer_ctrl               |   725|
|31    |    REQSYNC                                |sync_526                            |     2|
|32    |  ERR_COUNTER                              |posedge_counter                     |    27|
|33    |    PEDGE                                  |posedge_detector_525                |     2|
|34    |  FMC_OEN_NE_0                             |negedge_detector                    |     2|
|35    |  FMC_WE_NE_0                              |negedge_detector_0                  |     2|
|36    |  HBUF_CTRL_0                              |hbuf_ctrl                           |  1025|
|37    |    CRC                                    |crc16_64b_parallel                  |    90|
|38    |    EN_PE                                  |posedge_detector_522                |    19|
|39    |    PGACKSYNC                              |sync_523                            |     8|
|40    |    P_CLR_REQ_PE                           |posedge_detector_524                |     3|
|41    |  I2CM_0                                   |i2c_master                          |   404|
|42    |    I2C_BYTE_0                             |i2c_byte                            |   332|
|43    |    NEDGE_0                                |negedge_detector_521                |     5|
|44    |  ICM_TIME_TRANSFER                        |icm_time_transfer                   |   917|
|45    |    ICM_LTC_DES                            |icm_ltc_des                         |   457|
|46    |      SYNC_ICM_FPGA_SYNC_0                 |sync_520                            |    46|
|47    |    PEDGE_ICM_FPGA_SYNC_0                  |posedge_detector_518                |     1|
|48    |    SYNC_ICM_FPGA_SYNC_0                   |sync_519                            |     4|
|49    |  KR_0                                     |knight_rider                        |    65|
|50    |  LOCAL_COINCIDENCE_0                      |local_coincidence                   |  1547|
|51    |    \genblk1[0].ONE_SHOT_0                 |one_shot__parameterized0            |    57|
|52    |    \genblk1[10].ONE_SHOT_0                |one_shot__parameterized0_495        |    63|
|53    |    \genblk1[11].ONE_SHOT_0                |one_shot__parameterized0_496        |    63|
|54    |    \genblk1[12].ONE_SHOT_0                |one_shot__parameterized0_497        |    65|
|55    |    \genblk1[13].ONE_SHOT_0                |one_shot__parameterized0_498        |    63|
|56    |    \genblk1[14].ONE_SHOT_0                |one_shot__parameterized0_499        |    63|
|57    |    \genblk1[15].ONE_SHOT_0                |one_shot__parameterized0_500        |    65|
|58    |    \genblk1[16].ONE_SHOT_0                |one_shot__parameterized0_501        |    63|
|59    |    \genblk1[17].ONE_SHOT_0                |one_shot__parameterized0_502        |    63|
|60    |    \genblk1[18].ONE_SHOT_0                |one_shot__parameterized0_503        |    75|
|61    |    \genblk1[19].ONE_SHOT_0                |one_shot__parameterized0_504        |    63|
|62    |    \genblk1[1].ONE_SHOT_0                 |one_shot__parameterized0_505        |    66|
|63    |    \genblk1[20].ONE_SHOT_0                |one_shot__parameterized0_506        |    63|
|64    |    \genblk1[21].ONE_SHOT_0                |one_shot__parameterized0_507        |    65|
|65    |    \genblk1[22].ONE_SHOT_0                |one_shot__parameterized0_508        |    64|
|66    |    \genblk1[23].ONE_SHOT_0                |one_shot__parameterized0_509        |    63|
|67    |    \genblk1[2].ONE_SHOT_0                 |one_shot__parameterized0_510        |    63|
|68    |    \genblk1[3].ONE_SHOT_0                 |one_shot__parameterized0_511        |    69|
|69    |    \genblk1[4].ONE_SHOT_0                 |one_shot__parameterized0_512        |    63|
|70    |    \genblk1[5].ONE_SHOT_0                 |one_shot__parameterized0_513        |    63|
|71    |    \genblk1[6].ONE_SHOT_0                 |one_shot__parameterized0_514        |    65|
|72    |    \genblk1[7].ONE_SHOT_0                 |one_shot__parameterized0_515        |    63|
|73    |    \genblk1[8].ONE_SHOT_0                 |one_shot__parameterized0_516        |    63|
|74    |    \genblk1[9].ONE_SHOT_0                 |one_shot__parameterized0_517        |    74|
|75    |  LTC_0                                    |local_time_counter                  |   371|
|76    |    PEDGE_0                                |posedge_detector_494                |     2|
|77    |  PULSER_0                                 |afe_pulser__xdcDup__1               |   190|
|78    |    PEDGE_TRIG                             |posedge_detector_491                |    18|
|79    |    trig_os                                |one_shot_492                        |   114|
|80    |    trig_sync                              |sync_493                            |     2|
|81    |  PULSER_1                                 |afe_pulser__xdcDup__2               |   190|
|82    |    PEDGE_TRIG                             |posedge_detector_488                |    18|
|83    |    trig_os                                |one_shot_489                        |   114|
|84    |    trig_sync                              |sync_490                            |     2|
|85    |  PULSER_2                                 |afe_pulser__xdcDup__3               |   190|
|86    |    PEDGE_TRIG                             |posedge_detector_485                |    18|
|87    |    trig_os                                |one_shot_486                        |   114|
|88    |    trig_sync                              |sync_487                            |     2|
|89    |  PULSER_3                                 |afe_pulser__xdcDup__4               |   190|
|90    |    PEDGE_TRIG                             |posedge_detector_482                |    18|
|91    |    trig_os                                |one_shot_483                        |   114|
|92    |    trig_sync                              |sync_484                            |     2|
|93    |  PULSER_4                                 |afe_pulser__xdcDup__5               |   190|
|94    |    PEDGE_TRIG                             |posedge_detector_479                |    18|
|95    |    trig_os                                |one_shot_480                        |   114|
|96    |    trig_sync                              |sync_481                            |     2|
|97    |  PULSER_5                                 |afe_pulser                          |   191|
|98    |    PEDGE_TRIG                             |posedge_detector_476                |    18|
|99    |    trig_os                                |one_shot_477                        |   114|
|100   |    trig_sync                              |sync_478                            |     3|
|101   |  SYNC_CAL_TRIG                            |sync                                |     2|
|102   |  SYNC_FMC_OEN_0                           |sync_1                              |     2|
|103   |  SYNC_FMC_WEN_0                           |sync_2                              |     2|
|104   |  SYNC_TRIG_IN                             |sync_3                              |     2|
|105   |  TEMP_SYNC                                |fpga_temp_sync                      |    77|
|106   |    ACK_SYNC                               |sync_474                            |     4|
|107   |    REQ_SYNC                               |sync_475                            |     5|
|108   |  WVB_READER                               |wvb_reader                          |  5101|
|109   |    HDR_DATA_MUX                           |n_channel_mux__parameterized3       |  1040|
|110   |    RD_CTRL                                |wvb_rd_ctrl_fmt_2                   |   394|
|111   |  XDOM_0                                   |xdom                                |  6338|
|112   |    ADC_SPI_TASK_0                         |task_reg__parameterized0            |    41|
|113   |    AFE_TRIG_GEN                           |periodic_trigger_gen                |    93|
|114   |    BUF_N_WFMS_MUX                         |n_channel_mux                       |   100|
|115   |    BUF_WDS_USED_MUX                       |n_channel_mux_449                   |   120|
|116   |    CALSYNC                                |sync_450                            |     2|
|117   |    CRSM_0                                 |crs_master                          |  1570|
|118   |      NEDGE_0                              |negedge_detector_473                |     7|
|119   |    DAC_SPI_TASK_0                         |task_reg__parameterized1            |    44|
|120   |    DISC_SCALER_MUX                        |n_channel_mux__parameterized1       |   320|
|121   |    I2CM_0_TASK_REG_0                      |task_reg__parameterized3            |    39|
|122   |    LTC_TASK_REG_0                         |task_reg                            |    36|
|123   |    OS_NCONVST                             |one_shot                            |   113|
|124   |    PGACKSYNC                              |sync_451                            |     3|
|125   |    SLO_ADC_SPI_TASK_0                     |task_reg__parameterized2            |    37|
|126   |    TAP_OUT_MUX                            |n_channel_mux__parameterized0       |   100|
|127   |    THRESH_SCALER_MUX                      |n_channel_mux__parameterized1_452   |   320|
|128   |    UART_DEBUG_0                           |ft232r_proc_buffered__xdcDup__1     |   547|
|129   |      FT232R_HS_0                          |ft232r_hs_462                       |   126|
|130   |        NEDGE_0                            |negedge_detector_467                |     3|
|131   |        PEDGE_0                            |posedge_detector_468                |     1|
|132   |        RS232_DES_0                        |rs232_des_469                       |    68|
|133   |          NEDGE0                           |negedge_detector_471                |     1|
|134   |          SYNC0                            |sync_472                            |     7|
|135   |        RS232_SER_0                        |rs232_ser_470                       |    51|
|136   |      UART_PROC_HS_0                       |uart_proc_hs_463                    |   387|
|137   |        CRC16_8B_P_0                       |crc_464                             |    63|
|138   |        NEDGE_0                            |negedge_detector_465                |     1|
|139   |        NEDGE_1                            |negedge_detector_466                |     2|
|140   |    UART_ICM_0                             |ft232r_proc_buffered__xdcDup__2     |   544|
|141   |      FT232R_HS_0                          |ft232r_hs_454                       |   131|
|142   |        NEDGE_0                            |negedge_detector_457                |     3|
|143   |        PEDGE_0                            |posedge_detector_458                |     1|
|144   |        RS232_DES_0                        |rs232_des_459                       |    74|
|145   |          NEDGE0                           |negedge_detector_460                |     1|
|146   |          SYNC0                            |sync_461                            |     7|
|147   |        RS232_SER_0                        |rs232_ser                           |    49|
|148   |      UART_PROC_HS_0                       |uart_proc_hs                        |   379|
|149   |        CRC16_8B_P_0                       |crc                                 |    65|
|150   |        NEDGE_0                            |negedge_detector_455                |     3|
|151   |        NEDGE_1                            |negedge_detector_456                |     5|
|152   |    UART_MCU_0                             |ft232r_proc_buffered                |    36|
|153   |      FT232R_HS_0                          |ft232r_hs                           |     2|
|154   |        RS232_DES_0                        |rs232_des                           |     2|
|155   |          SYNC0                            |sync_453                            |     2|
|156   |  \adc_discr_iface_gen[0].ADC_DISCR_CHAN   |adc_discr_channel__xdcDup__1        |   114|
|157   |    DISC_DEL_0                             |delay_447                           |    42|
|158   |      \delay_n.dn                          |delay_n_448                         |    42|
|159   |  \adc_discr_iface_gen[10].ADC_DISCR_CHAN  |adc_discr_channel__xdcDup__11       |   115|
|160   |    DISC_DEL_0                             |delay_445                           |    43|
|161   |      \delay_n.dn                          |delay_n_446                         |    43|
|162   |  \adc_discr_iface_gen[11].ADC_DISCR_CHAN  |adc_discr_channel__xdcDup__12       |   113|
|163   |    DISC_DEL_0                             |delay_443                           |    41|
|164   |      \delay_n.dn                          |delay_n_444                         |    41|
|165   |  \adc_discr_iface_gen[12].ADC_DISCR_CHAN  |adc_discr_channel__xdcDup__13       |   114|
|166   |    DISC_DEL_0                             |delay_441                           |    42|
|167   |      \delay_n.dn                          |delay_n_442                         |    42|
|168   |  \adc_discr_iface_gen[13].ADC_DISCR_CHAN  |adc_discr_channel__xdcDup__14       |   112|
|169   |    DISC_DEL_0                             |delay_439                           |    40|
|170   |      \delay_n.dn                          |delay_n_440                         |    40|
|171   |  \adc_discr_iface_gen[14].ADC_DISCR_CHAN  |adc_discr_channel__xdcDup__15       |   113|
|172   |    DISC_DEL_0                             |delay_437                           |    41|
|173   |      \delay_n.dn                          |delay_n_438                         |    41|
|174   |  \adc_discr_iface_gen[15].ADC_DISCR_CHAN  |adc_discr_channel__xdcDup__16       |   113|
|175   |    DISC_DEL_0                             |delay_435                           |    41|
|176   |      \delay_n.dn                          |delay_n_436                         |    41|
|177   |  \adc_discr_iface_gen[16].ADC_DISCR_CHAN  |adc_discr_channel__xdcDup__17       |   114|
|178   |    DISC_DEL_0                             |delay_433                           |    42|
|179   |      \delay_n.dn                          |delay_n_434                         |    42|
|180   |  \adc_discr_iface_gen[17].ADC_DISCR_CHAN  |adc_discr_channel__xdcDup__18       |   110|
|181   |    DISC_DEL_0                             |delay_431                           |    38|
|182   |      \delay_n.dn                          |delay_n_432                         |    38|
|183   |  \adc_discr_iface_gen[18].ADC_DISCR_CHAN  |adc_discr_channel__xdcDup__19       |   116|
|184   |    DISC_DEL_0                             |delay_429                           |    44|
|185   |      \delay_n.dn                          |delay_n_430                         |    44|
|186   |  \adc_discr_iface_gen[19].ADC_DISCR_CHAN  |adc_discr_channel__xdcDup__20       |   114|
|187   |    DISC_DEL_0                             |delay_427                           |    42|
|188   |      \delay_n.dn                          |delay_n_428                         |    42|
|189   |  \adc_discr_iface_gen[1].ADC_DISCR_CHAN   |adc_discr_channel__xdcDup__2        |   112|
|190   |    DISC_DEL_0                             |delay_425                           |    40|
|191   |      \delay_n.dn                          |delay_n_426                         |    40|
|192   |  \adc_discr_iface_gen[20].ADC_DISCR_CHAN  |adc_discr_channel__xdcDup__21       |   115|
|193   |    DISC_DEL_0                             |delay_423                           |    43|
|194   |      \delay_n.dn                          |delay_n_424                         |    43|
|195   |  \adc_discr_iface_gen[21].ADC_DISCR_CHAN  |adc_discr_channel__xdcDup__22       |   114|
|196   |    DISC_DEL_0                             |delay_421                           |    42|
|197   |      \delay_n.dn                          |delay_n_422                         |    42|
|198   |  \adc_discr_iface_gen[22].ADC_DISCR_CHAN  |adc_discr_channel__xdcDup__23       |   115|
|199   |    DISC_DEL_0                             |delay_419                           |    43|
|200   |      \delay_n.dn                          |delay_n_420                         |    43|
|201   |  \adc_discr_iface_gen[23].ADC_DISCR_CHAN  |adc_discr_channel                   |   114|
|202   |    DISC_DEL_0                             |delay_417                           |    42|
|203   |      \delay_n.dn                          |delay_n_418                         |    42|
|204   |  \adc_discr_iface_gen[2].ADC_DISCR_CHAN   |adc_discr_channel__xdcDup__3        |   114|
|205   |    DISC_DEL_0                             |delay_415                           |    42|
|206   |      \delay_n.dn                          |delay_n_416                         |    42|
|207   |  \adc_discr_iface_gen[3].ADC_DISCR_CHAN   |adc_discr_channel__xdcDup__4        |   114|
|208   |    DISC_DEL_0                             |delay_413                           |    42|
|209   |      \delay_n.dn                          |delay_n_414                         |    42|
|210   |  \adc_discr_iface_gen[4].ADC_DISCR_CHAN   |adc_discr_channel__xdcDup__5        |   115|
|211   |    DISC_DEL_0                             |delay_411                           |    43|
|212   |      \delay_n.dn                          |delay_n_412                         |    43|
|213   |  \adc_discr_iface_gen[5].ADC_DISCR_CHAN   |adc_discr_channel__xdcDup__6        |   113|
|214   |    DISC_DEL_0                             |delay_409                           |    41|
|215   |      \delay_n.dn                          |delay_n_410                         |    41|
|216   |  \adc_discr_iface_gen[6].ADC_DISCR_CHAN   |adc_discr_channel__xdcDup__7        |   114|
|217   |    DISC_DEL_0                             |delay_407                           |    42|
|218   |      \delay_n.dn                          |delay_n_408                         |    42|
|219   |  \adc_discr_iface_gen[7].ADC_DISCR_CHAN   |adc_discr_channel__xdcDup__8        |   114|
|220   |    DISC_DEL_0                             |delay_405                           |    42|
|221   |      \delay_n.dn                          |delay_n_406                         |    42|
|222   |  \adc_discr_iface_gen[8].ADC_DISCR_CHAN   |adc_discr_channel__xdcDup__9        |   114|
|223   |    DISC_DEL_0                             |delay_403                           |    42|
|224   |      \delay_n.dn                          |delay_n_404                         |    42|
|225   |  \adc_discr_iface_gen[9].ADC_DISCR_CHAN   |adc_discr_channel__xdcDup__10       |   114|
|226   |    DISC_DEL_0                             |delay                               |    42|
|227   |      \delay_n.dn                          |delay_n                             |    42|
|228   |  clk_IO_0                                 |ADC3424_clk_IO                      |     5|
|229   |  clk_IO_1                                 |ADC3424_clk_IO_4                    |     5|
|230   |  clk_IO_2                                 |ADC3424_clk_IO_5                    |     5|
|231   |  clk_IO_3                                 |ADC3424_clk_IO_6                    |     5|
|232   |  clk_IO_4                                 |ADC3424_clk_IO_7                    |     5|
|233   |  clk_IO_5                                 |ADC3424_clk_IO_8                    |     5|
|234   |  \scaler_gen[0].DISC_SCALER               |discr_scaler                        |   527|
|235   |    INH_GEN                                |inhibit_generator_8b_402            |   242|
|236   |  \scaler_gen[0].THRESH_SCALER             |discr_scaler__parameterized0        |   477|
|237   |    INH_GEN                                |inhibit_generator_1b_400            |   197|
|238   |      PEDGE_TRIG                           |posedge_detector_401                |    13|
|239   |  \scaler_gen[10].DISC_SCALER              |discr_scaler_9                      |   526|
|240   |    INH_GEN                                |inhibit_generator_8b_399            |   241|
|241   |  \scaler_gen[10].THRESH_SCALER            |discr_scaler__parameterized0_10     |   477|
|242   |    INH_GEN                                |inhibit_generator_1b_397            |   194|
|243   |      PEDGE_TRIG                           |posedge_detector_398                |    10|
|244   |  \scaler_gen[11].DISC_SCALER              |discr_scaler_11                     |   526|
|245   |    INH_GEN                                |inhibit_generator_8b_396            |   241|
|246   |  \scaler_gen[11].THRESH_SCALER            |discr_scaler__parameterized0_12     |   477|
|247   |    INH_GEN                                |inhibit_generator_1b_394            |   194|
|248   |      PEDGE_TRIG                           |posedge_detector_395                |    10|
|249   |  \scaler_gen[12].DISC_SCALER              |discr_scaler_13                     |   526|
|250   |    INH_GEN                                |inhibit_generator_8b_393            |   241|
|251   |  \scaler_gen[12].THRESH_SCALER            |discr_scaler__parameterized0_14     |   477|
|252   |    INH_GEN                                |inhibit_generator_1b_391            |   194|
|253   |      PEDGE_TRIG                           |posedge_detector_392                |    10|
|254   |  \scaler_gen[13].DISC_SCALER              |discr_scaler_15                     |   526|
|255   |    INH_GEN                                |inhibit_generator_8b_390            |   241|
|256   |  \scaler_gen[13].THRESH_SCALER            |discr_scaler__parameterized0_16     |   477|
|257   |    INH_GEN                                |inhibit_generator_1b_388            |   194|
|258   |      PEDGE_TRIG                           |posedge_detector_389                |    10|
|259   |  \scaler_gen[14].DISC_SCALER              |discr_scaler_17                     |   526|
|260   |    INH_GEN                                |inhibit_generator_8b_387            |   241|
|261   |  \scaler_gen[14].THRESH_SCALER            |discr_scaler__parameterized0_18     |   477|
|262   |    INH_GEN                                |inhibit_generator_1b_385            |   194|
|263   |      PEDGE_TRIG                           |posedge_detector_386                |    10|
|264   |  \scaler_gen[15].DISC_SCALER              |discr_scaler_19                     |   526|
|265   |    INH_GEN                                |inhibit_generator_8b_384            |   241|
|266   |  \scaler_gen[15].THRESH_SCALER            |discr_scaler__parameterized0_20     |   477|
|267   |    INH_GEN                                |inhibit_generator_1b_382            |   197|
|268   |      PEDGE_TRIG                           |posedge_detector_383                |    13|
|269   |  \scaler_gen[16].DISC_SCALER              |discr_scaler_21                     |   532|
|270   |    INH_GEN                                |inhibit_generator_8b_381            |   241|
|271   |  \scaler_gen[16].THRESH_SCALER            |discr_scaler__parameterized0_22     |   477|
|272   |    INH_GEN                                |inhibit_generator_1b_379            |   197|
|273   |      PEDGE_TRIG                           |posedge_detector_380                |    13|
|274   |  \scaler_gen[17].DISC_SCALER              |discr_scaler_23                     |   525|
|275   |    INH_GEN                                |inhibit_generator_8b_378            |   239|
|276   |  \scaler_gen[18].DISC_SCALER              |discr_scaler_25                     |   527|
|277   |    INH_GEN                                |inhibit_generator_8b_375            |   242|
|278   |  \scaler_gen[18].THRESH_SCALER            |discr_scaler__parameterized0_26     |   477|
|279   |    INH_GEN                                |inhibit_generator_1b_373            |   197|
|280   |      PEDGE_TRIG                           |posedge_detector_374                |    13|
|281   |  \scaler_gen[19].DISC_SCALER              |discr_scaler_27                     |   527|
|282   |    INH_GEN                                |inhibit_generator_8b_372            |   242|
|283   |  \scaler_gen[19].THRESH_SCALER            |discr_scaler__parameterized0_28     |   477|
|284   |    INH_GEN                                |inhibit_generator_1b_370            |   197|
|285   |      PEDGE_TRIG                           |posedge_detector_371                |    13|
|286   |  \scaler_gen[1].DISC_SCALER               |discr_scaler_29                     |   526|
|287   |    INH_GEN                                |inhibit_generator_8b_369            |   241|
|288   |  \scaler_gen[1].THRESH_SCALER             |discr_scaler__parameterized0_30     |   477|
|289   |    INH_GEN                                |inhibit_generator_1b_367            |   197|
|290   |      PEDGE_TRIG                           |posedge_detector_368                |    13|
|291   |  \scaler_gen[20].DISC_SCALER              |discr_scaler_31                     |   527|
|292   |    INH_GEN                                |inhibit_generator_8b_366            |   242|
|293   |  \scaler_gen[20].THRESH_SCALER            |discr_scaler__parameterized0_32     |   477|
|294   |    INH_GEN                                |inhibit_generator_1b_364            |   197|
|295   |      PEDGE_TRIG                           |posedge_detector_365                |    13|
|296   |  \scaler_gen[21].DISC_SCALER              |discr_scaler_33                     |   527|
|297   |    INH_GEN                                |inhibit_generator_8b_363            |   242|
|298   |  \scaler_gen[21].THRESH_SCALER            |discr_scaler__parameterized0_34     |   477|
|299   |    INH_GEN                                |inhibit_generator_1b_361            |   197|
|300   |      PEDGE_TRIG                           |posedge_detector_362                |    13|
|301   |  \scaler_gen[22].DISC_SCALER              |discr_scaler_35                     |   527|
|302   |    INH_GEN                                |inhibit_generator_8b_360            |   242|
|303   |  \scaler_gen[22].THRESH_SCALER            |discr_scaler__parameterized0_36     |   477|
|304   |    INH_GEN                                |inhibit_generator_1b_358            |   197|
|305   |      PEDGE_TRIG                           |posedge_detector_359                |    13|
|306   |  \scaler_gen[23].DISC_SCALER              |discr_scaler_37                     |   528|
|307   |    INH_GEN                                |inhibit_generator_8b_357            |   242|
|308   |  \scaler_gen[23].THRESH_SCALER            |discr_scaler__parameterized0_38     |   477|
|309   |    INH_GEN                                |inhibit_generator_1b_355            |   194|
|310   |      PEDGE_TRIG                           |posedge_detector_356                |    10|
|311   |  \scaler_gen[2].DISC_SCALER               |discr_scaler_39                     |   526|
|312   |    INH_GEN                                |inhibit_generator_8b_354            |   241|
|313   |  \scaler_gen[2].THRESH_SCALER             |discr_scaler__parameterized0_40     |   477|
|314   |    INH_GEN                                |inhibit_generator_1b_352            |   197|
|315   |      PEDGE_TRIG                           |posedge_detector_353                |    13|
|316   |  \scaler_gen[3].DISC_SCALER               |discr_scaler_41                     |   527|
|317   |    INH_GEN                                |inhibit_generator_8b_351            |   242|
|318   |  \scaler_gen[3].THRESH_SCALER             |discr_scaler__parameterized0_42     |   477|
|319   |    INH_GEN                                |inhibit_generator_1b_349            |   197|
|320   |      PEDGE_TRIG                           |posedge_detector_350                |    13|
|321   |  \scaler_gen[4].DISC_SCALER               |discr_scaler_43                     |   527|
|322   |    INH_GEN                                |inhibit_generator_8b_348            |   242|
|323   |  \scaler_gen[4].THRESH_SCALER             |discr_scaler__parameterized0_44     |   477|
|324   |    INH_GEN                                |inhibit_generator_1b_346            |   197|
|325   |      PEDGE_TRIG                           |posedge_detector_347                |    13|
|326   |  \scaler_gen[5].DISC_SCALER               |discr_scaler_45                     |   527|
|327   |    INH_GEN                                |inhibit_generator_8b_345            |   242|
|328   |  \scaler_gen[5].THRESH_SCALER             |discr_scaler__parameterized0_46     |   477|
|329   |    INH_GEN                                |inhibit_generator_1b_343            |   197|
|330   |      PEDGE_TRIG                           |posedge_detector_344                |    13|
|331   |  \scaler_gen[6].DISC_SCALER               |discr_scaler_47                     |   527|
|332   |    INH_GEN                                |inhibit_generator_8b_342            |   242|
|333   |  \scaler_gen[6].THRESH_SCALER             |discr_scaler__parameterized0_48     |   477|
|334   |    INH_GEN                                |inhibit_generator_1b_340            |   197|
|335   |      PEDGE_TRIG                           |posedge_detector_341                |    13|
|336   |  \scaler_gen[7].DISC_SCALER               |discr_scaler_49                     |   527|
|337   |    INH_GEN                                |inhibit_generator_8b_339            |   242|
|338   |  \scaler_gen[7].THRESH_SCALER             |discr_scaler__parameterized0_50     |   477|
|339   |    INH_GEN                                |inhibit_generator_1b_337            |   197|
|340   |      PEDGE_TRIG                           |posedge_detector_338                |    13|
|341   |  \scaler_gen[8].DISC_SCALER               |discr_scaler_51                     |   527|
|342   |    INH_GEN                                |inhibit_generator_8b_336            |   242|
|343   |  \scaler_gen[8].THRESH_SCALER             |discr_scaler__parameterized0_52     |   477|
|344   |    INH_GEN                                |inhibit_generator_1b_334            |   197|
|345   |      PEDGE_TRIG                           |posedge_detector_335                |    13|
|346   |  \scaler_gen[9].DISC_SCALER               |discr_scaler_53                     |   527|
|347   |    INH_GEN                                |inhibit_generator_8b                |   242|
|348   |  \scaler_gen[9].THRESH_SCALER             |discr_scaler__parameterized0_54     |   477|
|349   |    INH_GEN                                |inhibit_generator_1b                |   197|
|350   |      PEDGE_TRIG                           |posedge_detector_333                |    13|
|351   |  \waveform_acq_gen[0].WFM_ACQ             |waveform_acquisition__xdcDup__1     |  1446|
|352   |    BSUM_DEV_DET                           |deviation_detector_321              |    17|
|353   |    MDOM_TRIG                              |mdom_trigger_322                    |    59|
|354   |      CMP                                  |cmp_329                             |     5|
|355   |      PEDGE_CALTRIGRUN                     |posedge_detector_330                |     1|
|356   |      PEDGE_EXTRUN                         |posedge_detector_331                |     5|
|357   |      PEDGE_RUN                            |posedge_detector_332                |     2|
|358   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__1        |   400|
|359   |      samp_delay                           |delay__parameterized0_326           |    50|
|360   |        \delay_n.dn                        |delay_n__parameterized0_328         |    50|
|361   |      trig_extender                        |pulse_extender_327                  |   139|
|362   |    WVB                                    |waveform_buffer__xdcDup__1          |   842|
|363   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_323               |    33|
|364   |      PTB                                  |pretrigger_buffer__xdcDup__1        |    55|
|365   |      RD_ADDR                              |wvb_rd_addr_ctrl_324                |    42|
|366   |      WBS                                  |waveform_buffer_storage__xdcDup__1  |   152|
|367   |      WR_CTRL                              |wvb_wr_ctrl_325                     |   559|
|368   |  \waveform_acq_gen[10].WFM_ACQ            |waveform_acquisition__xdcDup__11    |  1455|
|369   |    BSUM_DEV_DET                           |deviation_detector_309              |     8|
|370   |    MDOM_TRIG                              |mdom_trigger_310                    |    57|
|371   |      CMP                                  |cmp_317                             |     5|
|372   |      PEDGE_CALTRIGRUN                     |posedge_detector_318                |     1|
|373   |      PEDGE_EXTRUN                         |posedge_detector_319                |     4|
|374   |      PEDGE_RUN                            |posedge_detector_320                |     2|
|375   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__11       |   421|
|376   |      samp_delay                           |delay__parameterized0_314           |    66|
|377   |        \delay_n.dn                        |delay_n__parameterized0_316         |    66|
|378   |      trig_extender                        |pulse_extender_315                  |   138|
|379   |    WVB                                    |waveform_buffer__xdcDup__11         |   838|
|380   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_311               |    28|
|381   |      PTB                                  |pretrigger_buffer__xdcDup__11       |    54|
|382   |      RD_ADDR                              |wvb_rd_addr_ctrl_312                |    43|
|383   |      WBS                                  |waveform_buffer_storage__xdcDup__11 |   152|
|384   |      WR_CTRL                              |wvb_wr_ctrl_313                     |   560|
|385   |  \waveform_acq_gen[11].WFM_ACQ            |waveform_acquisition__xdcDup__12    |  1445|
|386   |    BSUM_DEV_DET                           |deviation_detector_297              |    17|
|387   |    MDOM_TRIG                              |mdom_trigger_298                    |    56|
|388   |      CMP                                  |cmp_305                             |     5|
|389   |      PEDGE_CALTRIGRUN                     |posedge_detector_306                |     1|
|390   |      PEDGE_EXTRUN                         |posedge_detector_307                |     3|
|391   |      PEDGE_RUN                            |posedge_detector_308                |     2|
|392   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__12       |   400|
|393   |      samp_delay                           |delay__parameterized0_302           |    50|
|394   |        \delay_n.dn                        |delay_n__parameterized0_304         |    50|
|395   |      trig_extender                        |pulse_extender_303                  |   139|
|396   |    WVB                                    |waveform_buffer__xdcDup__12         |   844|
|397   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_299               |    32|
|398   |      PTB                                  |pretrigger_buffer__xdcDup__12       |    55|
|399   |      RD_ADDR                              |wvb_rd_addr_ctrl_300                |    45|
|400   |      WBS                                  |waveform_buffer_storage__xdcDup__12 |   152|
|401   |      WR_CTRL                              |wvb_wr_ctrl_301                     |   559|
|402   |  \waveform_acq_gen[12].WFM_ACQ            |waveform_acquisition__xdcDup__13    |  1447|
|403   |    BSUM_DEV_DET                           |deviation_detector_285              |    17|
|404   |    MDOM_TRIG                              |mdom_trigger_286                    |    56|
|405   |      CMP                                  |cmp_293                             |     5|
|406   |      PEDGE_CALTRIGRUN                     |posedge_detector_294                |     1|
|407   |      PEDGE_EXTRUN                         |posedge_detector_295                |     3|
|408   |      PEDGE_RUN                            |posedge_detector_296                |     2|
|409   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__13       |   400|
|410   |      samp_delay                           |delay__parameterized0_290           |    50|
|411   |        \delay_n.dn                        |delay_n__parameterized0_292         |    50|
|412   |      trig_extender                        |pulse_extender_291                  |   139|
|413   |    WVB                                    |waveform_buffer__xdcDup__13         |   844|
|414   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_287               |    32|
|415   |      PTB                                  |pretrigger_buffer__xdcDup__13       |    55|
|416   |      RD_ADDR                              |wvb_rd_addr_ctrl_288                |    45|
|417   |      WBS                                  |waveform_buffer_storage__xdcDup__13 |   152|
|418   |      WR_CTRL                              |wvb_wr_ctrl_289                     |   559|
|419   |  \waveform_acq_gen[13].WFM_ACQ            |waveform_acquisition__xdcDup__14    |  1449|
|420   |    BSUM_DEV_DET                           |deviation_detector_273              |    17|
|421   |    MDOM_TRIG                              |mdom_trigger_274                    |    59|
|422   |      CMP                                  |cmp_281                             |     5|
|423   |      PEDGE_CALTRIGRUN                     |posedge_detector_282                |     1|
|424   |      PEDGE_EXTRUN                         |posedge_detector_283                |     5|
|425   |      PEDGE_RUN                            |posedge_detector_284                |     2|
|426   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__14       |   400|
|427   |      samp_delay                           |delay__parameterized0_278           |    50|
|428   |        \delay_n.dn                        |delay_n__parameterized0_280         |    50|
|429   |      trig_extender                        |pulse_extender_279                  |   139|
|430   |    WVB                                    |waveform_buffer__xdcDup__14         |   845|
|431   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_275               |    33|
|432   |      PTB                                  |pretrigger_buffer__xdcDup__14       |    55|
|433   |      RD_ADDR                              |wvb_rd_addr_ctrl_276                |    45|
|434   |      WBS                                  |waveform_buffer_storage__xdcDup__14 |   152|
|435   |      WR_CTRL                              |wvb_wr_ctrl_277                     |   559|
|436   |  \waveform_acq_gen[14].WFM_ACQ            |waveform_acquisition__xdcDup__15    |  1449|
|437   |    BSUM_DEV_DET                           |deviation_detector_261              |    17|
|438   |    MDOM_TRIG                              |mdom_trigger_262                    |    59|
|439   |      CMP                                  |cmp_269                             |     5|
|440   |      PEDGE_CALTRIGRUN                     |posedge_detector_270                |     1|
|441   |      PEDGE_EXTRUN                         |posedge_detector_271                |     5|
|442   |      PEDGE_RUN                            |posedge_detector_272                |     2|
|443   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__15       |   400|
|444   |      samp_delay                           |delay__parameterized0_266           |    50|
|445   |        \delay_n.dn                        |delay_n__parameterized0_268         |    50|
|446   |      trig_extender                        |pulse_extender_267                  |   139|
|447   |    WVB                                    |waveform_buffer__xdcDup__15         |   845|
|448   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_263               |    33|
|449   |      PTB                                  |pretrigger_buffer__xdcDup__15       |    55|
|450   |      RD_ADDR                              |wvb_rd_addr_ctrl_264                |    45|
|451   |      WBS                                  |waveform_buffer_storage__xdcDup__15 |   152|
|452   |      WR_CTRL                              |wvb_wr_ctrl_265                     |   559|
|453   |  \waveform_acq_gen[15].WFM_ACQ            |waveform_acquisition__xdcDup__16    |  1445|
|454   |    BSUM_DEV_DET                           |deviation_detector_249              |    17|
|455   |    MDOM_TRIG                              |mdom_trigger_250                    |    56|
|456   |      CMP                                  |cmp_257                             |     5|
|457   |      PEDGE_CALTRIGRUN                     |posedge_detector_258                |     1|
|458   |      PEDGE_EXTRUN                         |posedge_detector_259                |     3|
|459   |      PEDGE_RUN                            |posedge_detector_260                |     2|
|460   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__16       |   400|
|461   |      samp_delay                           |delay__parameterized0_254           |    50|
|462   |        \delay_n.dn                        |delay_n__parameterized0_256         |    50|
|463   |      trig_extender                        |pulse_extender_255                  |   139|
|464   |    WVB                                    |waveform_buffer__xdcDup__16         |   844|
|465   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_251               |    32|
|466   |      PTB                                  |pretrigger_buffer__xdcDup__16       |    55|
|467   |      RD_ADDR                              |wvb_rd_addr_ctrl_252                |    45|
|468   |      WBS                                  |waveform_buffer_storage__xdcDup__16 |   152|
|469   |      WR_CTRL                              |wvb_wr_ctrl_253                     |   559|
|470   |  \waveform_acq_gen[16].WFM_ACQ            |waveform_acquisition__xdcDup__17    |  1445|
|471   |    BSUM_DEV_DET                           |deviation_detector_237              |    17|
|472   |    MDOM_TRIG                              |mdom_trigger_238                    |    56|
|473   |      CMP                                  |cmp_245                             |     5|
|474   |      PEDGE_CALTRIGRUN                     |posedge_detector_246                |     1|
|475   |      PEDGE_EXTRUN                         |posedge_detector_247                |     3|
|476   |      PEDGE_RUN                            |posedge_detector_248                |     2|
|477   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__17       |   400|
|478   |      samp_delay                           |delay__parameterized0_242           |    50|
|479   |        \delay_n.dn                        |delay_n__parameterized0_244         |    50|
|480   |      trig_extender                        |pulse_extender_243                  |   139|
|481   |    WVB                                    |waveform_buffer__xdcDup__17         |   844|
|482   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_239               |    32|
|483   |      PTB                                  |pretrigger_buffer__xdcDup__17       |    55|
|484   |      RD_ADDR                              |wvb_rd_addr_ctrl_240                |    45|
|485   |      WBS                                  |waveform_buffer_storage__xdcDup__17 |   152|
|486   |      WR_CTRL                              |wvb_wr_ctrl_241                     |   559|
|487   |  \waveform_acq_gen[17].WFM_ACQ            |waveform_acquisition__xdcDup__18    |  1446|
|488   |    BSUM_DEV_DET                           |deviation_detector_225              |    17|
|489   |    MDOM_TRIG                              |mdom_trigger_226                    |    57|
|490   |      CMP                                  |cmp_233                             |     5|
|491   |      PEDGE_CALTRIGRUN                     |posedge_detector_234                |     1|
|492   |      PEDGE_EXTRUN                         |posedge_detector_235                |     3|
|493   |      PEDGE_RUN                            |posedge_detector_236                |     2|
|494   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__18       |   400|
|495   |      samp_delay                           |delay__parameterized0_230           |    50|
|496   |        \delay_n.dn                        |delay_n__parameterized0_232         |    50|
|497   |      trig_extender                        |pulse_extender_231                  |   139|
|498   |    WVB                                    |waveform_buffer__xdcDup__18         |   844|
|499   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_227               |    32|
|500   |      PTB                                  |pretrigger_buffer__xdcDup__18       |    55|
|501   |      RD_ADDR                              |wvb_rd_addr_ctrl_228                |    45|
|502   |      WBS                                  |waveform_buffer_storage__xdcDup__18 |   152|
|503   |      WR_CTRL                              |wvb_wr_ctrl_229                     |   559|
|504   |  \waveform_acq_gen[18].WFM_ACQ            |waveform_acquisition__xdcDup__19    |  1457|
|505   |    BSUM_DEV_DET                           |deviation_detector_213              |     8|
|506   |    MDOM_TRIG                              |mdom_trigger_214                    |    58|
|507   |      CMP                                  |cmp_221                             |     5|
|508   |      PEDGE_CALTRIGRUN                     |posedge_detector_222                |     1|
|509   |      PEDGE_EXTRUN                         |posedge_detector_223                |     4|
|510   |      PEDGE_RUN                            |posedge_detector_224                |     2|
|511   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__19       |   421|
|512   |      samp_delay                           |delay__parameterized0_218           |    66|
|513   |        \delay_n.dn                        |delay_n__parameterized0_220         |    66|
|514   |      trig_extender                        |pulse_extender_219                  |   138|
|515   |    WVB                                    |waveform_buffer__xdcDup__19         |   838|
|516   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_215               |    28|
|517   |      PTB                                  |pretrigger_buffer__xdcDup__19       |    54|
|518   |      RD_ADDR                              |wvb_rd_addr_ctrl_216                |    43|
|519   |      WBS                                  |waveform_buffer_storage__xdcDup__19 |   152|
|520   |      WR_CTRL                              |wvb_wr_ctrl_217                     |   560|
|521   |  \waveform_acq_gen[19].WFM_ACQ            |waveform_acquisition__xdcDup__20    |  1456|
|522   |    BSUM_DEV_DET                           |deviation_detector_201              |     8|
|523   |    MDOM_TRIG                              |mdom_trigger_202                    |    58|
|524   |      CMP                                  |cmp_209                             |     5|
|525   |      PEDGE_CALTRIGRUN                     |posedge_detector_210                |     1|
|526   |      PEDGE_EXTRUN                         |posedge_detector_211                |     4|
|527   |      PEDGE_RUN                            |posedge_detector_212                |     2|
|528   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__20       |   421|
|529   |      samp_delay                           |delay__parameterized0_206           |    66|
|530   |        \delay_n.dn                        |delay_n__parameterized0_208         |    66|
|531   |      trig_extender                        |pulse_extender_207                  |   138|
|532   |    WVB                                    |waveform_buffer__xdcDup__20         |   838|
|533   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_203               |    28|
|534   |      PTB                                  |pretrigger_buffer__xdcDup__20       |    54|
|535   |      RD_ADDR                              |wvb_rd_addr_ctrl_204                |    43|
|536   |      WBS                                  |waveform_buffer_storage__xdcDup__20 |   152|
|537   |      WR_CTRL                              |wvb_wr_ctrl_205                     |   560|
|538   |  \waveform_acq_gen[1].WFM_ACQ             |waveform_acquisition__xdcDup__2     |  1446|
|539   |    BSUM_DEV_DET                           |deviation_detector_189              |    17|
|540   |    MDOM_TRIG                              |mdom_trigger_190                    |    59|
|541   |      CMP                                  |cmp_197                             |     5|
|542   |      PEDGE_CALTRIGRUN                     |posedge_detector_198                |     1|
|543   |      PEDGE_EXTRUN                         |posedge_detector_199                |     5|
|544   |      PEDGE_RUN                            |posedge_detector_200                |     2|
|545   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__2        |   400|
|546   |      samp_delay                           |delay__parameterized0_194           |    50|
|547   |        \delay_n.dn                        |delay_n__parameterized0_196         |    50|
|548   |      trig_extender                        |pulse_extender_195                  |   139|
|549   |    WVB                                    |waveform_buffer__xdcDup__2          |   842|
|550   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_191               |    33|
|551   |      PTB                                  |pretrigger_buffer__xdcDup__2        |    55|
|552   |      RD_ADDR                              |wvb_rd_addr_ctrl_192                |    42|
|553   |      WBS                                  |waveform_buffer_storage__xdcDup__2  |   152|
|554   |      WR_CTRL                              |wvb_wr_ctrl_193                     |   559|
|555   |  \waveform_acq_gen[20].WFM_ACQ            |waveform_acquisition__xdcDup__21    |  1445|
|556   |    BSUM_DEV_DET                           |deviation_detector_177              |    17|
|557   |    MDOM_TRIG                              |mdom_trigger_178                    |    56|
|558   |      CMP                                  |cmp_185                             |     5|
|559   |      PEDGE_CALTRIGRUN                     |posedge_detector_186                |     1|
|560   |      PEDGE_EXTRUN                         |posedge_detector_187                |     3|
|561   |      PEDGE_RUN                            |posedge_detector_188                |     2|
|562   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__21       |   400|
|563   |      samp_delay                           |delay__parameterized0_182           |    50|
|564   |        \delay_n.dn                        |delay_n__parameterized0_184         |    50|
|565   |      trig_extender                        |pulse_extender_183                  |   139|
|566   |    WVB                                    |waveform_buffer__xdcDup__21         |   844|
|567   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_179               |    32|
|568   |      PTB                                  |pretrigger_buffer__xdcDup__21       |    55|
|569   |      RD_ADDR                              |wvb_rd_addr_ctrl_180                |    45|
|570   |      WBS                                  |waveform_buffer_storage__xdcDup__21 |   152|
|571   |      WR_CTRL                              |wvb_wr_ctrl_181                     |   559|
|572   |  \waveform_acq_gen[21].WFM_ACQ            |waveform_acquisition__xdcDup__22    |  1445|
|573   |    BSUM_DEV_DET                           |deviation_detector_165              |    17|
|574   |    MDOM_TRIG                              |mdom_trigger_166                    |    56|
|575   |      CMP                                  |cmp_173                             |     5|
|576   |      PEDGE_CALTRIGRUN                     |posedge_detector_174                |     1|
|577   |      PEDGE_EXTRUN                         |posedge_detector_175                |     3|
|578   |      PEDGE_RUN                            |posedge_detector_176                |     2|
|579   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__22       |   400|
|580   |      samp_delay                           |delay__parameterized0_170           |    50|
|581   |        \delay_n.dn                        |delay_n__parameterized0_172         |    50|
|582   |      trig_extender                        |pulse_extender_171                  |   139|
|583   |    WVB                                    |waveform_buffer__xdcDup__22         |   844|
|584   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_167               |    32|
|585   |      PTB                                  |pretrigger_buffer__xdcDup__22       |    55|
|586   |      RD_ADDR                              |wvb_rd_addr_ctrl_168                |    45|
|587   |      WBS                                  |waveform_buffer_storage__xdcDup__22 |   151|
|588   |      WR_CTRL                              |wvb_wr_ctrl_169                     |   560|
|589   |  \waveform_acq_gen[22].WFM_ACQ            |waveform_acquisition__xdcDup__23    |  1455|
|590   |    BSUM_DEV_DET                           |deviation_detector_153              |     8|
|591   |    MDOM_TRIG                              |mdom_trigger_154                    |    57|
|592   |      CMP                                  |cmp_161                             |     5|
|593   |      PEDGE_CALTRIGRUN                     |posedge_detector_162                |     1|
|594   |      PEDGE_EXTRUN                         |posedge_detector_163                |     4|
|595   |      PEDGE_RUN                            |posedge_detector_164                |     2|
|596   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__23       |   421|
|597   |      samp_delay                           |delay__parameterized0_158           |    66|
|598   |        \delay_n.dn                        |delay_n__parameterized0_160         |    66|
|599   |      trig_extender                        |pulse_extender_159                  |   138|
|600   |    WVB                                    |waveform_buffer__xdcDup__23         |   838|
|601   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_155               |    28|
|602   |      PTB                                  |pretrigger_buffer__xdcDup__23       |    54|
|603   |      RD_ADDR                              |wvb_rd_addr_ctrl_156                |    43|
|604   |      WBS                                  |waveform_buffer_storage__xdcDup__23 |   152|
|605   |      WR_CTRL                              |wvb_wr_ctrl_157                     |   560|
|606   |  \waveform_acq_gen[23].WFM_ACQ            |waveform_acquisition                |  1456|
|607   |    BSUM_DEV_DET                           |deviation_detector_141              |     8|
|608   |    MDOM_TRIG                              |mdom_trigger_142                    |    58|
|609   |      CMP                                  |cmp_149                             |     5|
|610   |      PEDGE_CALTRIGRUN                     |posedge_detector_150                |     1|
|611   |      PEDGE_EXTRUN                         |posedge_detector_151                |     4|
|612   |      PEDGE_RUN                            |posedge_detector_152                |     2|
|613   |    ROLLING_BSUM                           |rollingsum_lutram                   |   421|
|614   |      samp_delay                           |delay__parameterized0_146           |    66|
|615   |        \delay_n.dn                        |delay_n__parameterized0_148         |    66|
|616   |      trig_extender                        |pulse_extender_147                  |   138|
|617   |    WVB                                    |waveform_buffer                     |   838|
|618   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_143               |    28|
|619   |      PTB                                  |pretrigger_buffer                   |    54|
|620   |      RD_ADDR                              |wvb_rd_addr_ctrl_144                |    43|
|621   |      WBS                                  |waveform_buffer_storage             |   152|
|622   |      WR_CTRL                              |wvb_wr_ctrl_145                     |   560|
|623   |  \waveform_acq_gen[2].WFM_ACQ             |waveform_acquisition__xdcDup__3     |  1447|
|624   |    BSUM_DEV_DET                           |deviation_detector_129              |    17|
|625   |    MDOM_TRIG                              |mdom_trigger_130                    |    59|
|626   |      CMP                                  |cmp_137                             |     5|
|627   |      PEDGE_CALTRIGRUN                     |posedge_detector_138                |     1|
|628   |      PEDGE_EXTRUN                         |posedge_detector_139                |     5|
|629   |      PEDGE_RUN                            |posedge_detector_140                |     2|
|630   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__3        |   400|
|631   |      samp_delay                           |delay__parameterized0_134           |    50|
|632   |        \delay_n.dn                        |delay_n__parameterized0_136         |    50|
|633   |      trig_extender                        |pulse_extender_135                  |   139|
|634   |    WVB                                    |waveform_buffer__xdcDup__3          |   842|
|635   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_131               |    33|
|636   |      PTB                                  |pretrigger_buffer__xdcDup__3        |    55|
|637   |      RD_ADDR                              |wvb_rd_addr_ctrl_132                |    42|
|638   |      WBS                                  |waveform_buffer_storage__xdcDup__3  |   152|
|639   |      WR_CTRL                              |wvb_wr_ctrl_133                     |   559|
|640   |  \waveform_acq_gen[3].WFM_ACQ             |waveform_acquisition__xdcDup__4     |  1446|
|641   |    BSUM_DEV_DET                           |deviation_detector_117              |    17|
|642   |    MDOM_TRIG                              |mdom_trigger_118                    |    56|
|643   |      CMP                                  |cmp_125                             |     5|
|644   |      PEDGE_CALTRIGRUN                     |posedge_detector_126                |     1|
|645   |      PEDGE_EXTRUN                         |posedge_detector_127                |     3|
|646   |      PEDGE_RUN                            |posedge_detector_128                |     2|
|647   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__4        |   400|
|648   |      samp_delay                           |delay__parameterized0_122           |    50|
|649   |        \delay_n.dn                        |delay_n__parameterized0_124         |    50|
|650   |      trig_extender                        |pulse_extender_123                  |   139|
|651   |    WVB                                    |waveform_buffer__xdcDup__4          |   844|
|652   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_119               |    32|
|653   |      PTB                                  |pretrigger_buffer__xdcDup__4        |    55|
|654   |      RD_ADDR                              |wvb_rd_addr_ctrl_120                |    45|
|655   |      WBS                                  |waveform_buffer_storage__xdcDup__4  |   151|
|656   |      WR_CTRL                              |wvb_wr_ctrl_121                     |   560|
|657   |  \waveform_acq_gen[4].WFM_ACQ             |waveform_acquisition__xdcDup__5     |  1445|
|658   |    BSUM_DEV_DET                           |deviation_detector_105              |    17|
|659   |    MDOM_TRIG                              |mdom_trigger_106                    |    56|
|660   |      CMP                                  |cmp_113                             |     5|
|661   |      PEDGE_CALTRIGRUN                     |posedge_detector_114                |     1|
|662   |      PEDGE_EXTRUN                         |posedge_detector_115                |     3|
|663   |      PEDGE_RUN                            |posedge_detector_116                |     2|
|664   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__5        |   400|
|665   |      samp_delay                           |delay__parameterized0_110           |    50|
|666   |        \delay_n.dn                        |delay_n__parameterized0_112         |    50|
|667   |      trig_extender                        |pulse_extender_111                  |   139|
|668   |    WVB                                    |waveform_buffer__xdcDup__5          |   844|
|669   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_107               |    32|
|670   |      PTB                                  |pretrigger_buffer__xdcDup__5        |    55|
|671   |      RD_ADDR                              |wvb_rd_addr_ctrl_108                |    45|
|672   |      WBS                                  |waveform_buffer_storage__xdcDup__5  |   151|
|673   |      WR_CTRL                              |wvb_wr_ctrl_109                     |   560|
|674   |  \waveform_acq_gen[5].WFM_ACQ             |waveform_acquisition__xdcDup__6     |  1446|
|675   |    BSUM_DEV_DET                           |deviation_detector_93               |    17|
|676   |    MDOM_TRIG                              |mdom_trigger_94                     |    59|
|677   |      CMP                                  |cmp_101                             |     5|
|678   |      PEDGE_CALTRIGRUN                     |posedge_detector_102                |     1|
|679   |      PEDGE_EXTRUN                         |posedge_detector_103                |     5|
|680   |      PEDGE_RUN                            |posedge_detector_104                |     2|
|681   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__6        |   400|
|682   |      samp_delay                           |delay__parameterized0_98            |    50|
|683   |        \delay_n.dn                        |delay_n__parameterized0_100         |    50|
|684   |      trig_extender                        |pulse_extender_99                   |   139|
|685   |    WVB                                    |waveform_buffer__xdcDup__6          |   842|
|686   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_95                |    33|
|687   |      PTB                                  |pretrigger_buffer__xdcDup__6        |    55|
|688   |      RD_ADDR                              |wvb_rd_addr_ctrl_96                 |    42|
|689   |      WBS                                  |waveform_buffer_storage__xdcDup__6  |   152|
|690   |      WR_CTRL                              |wvb_wr_ctrl_97                      |   559|
|691   |  \waveform_acq_gen[6].WFM_ACQ             |waveform_acquisition__xdcDup__7     |  1449|
|692   |    BSUM_DEV_DET                           |deviation_detector_81               |    17|
|693   |    MDOM_TRIG                              |mdom_trigger_82                     |    59|
|694   |      CMP                                  |cmp_89                              |     5|
|695   |      PEDGE_CALTRIGRUN                     |posedge_detector_90                 |     1|
|696   |      PEDGE_EXTRUN                         |posedge_detector_91                 |     5|
|697   |      PEDGE_RUN                            |posedge_detector_92                 |     2|
|698   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__7        |   400|
|699   |      samp_delay                           |delay__parameterized0_86            |    50|
|700   |        \delay_n.dn                        |delay_n__parameterized0_88          |    50|
|701   |      trig_extender                        |pulse_extender_87                   |   139|
|702   |    WVB                                    |waveform_buffer__xdcDup__7          |   845|
|703   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_83                |    33|
|704   |      PTB                                  |pretrigger_buffer__xdcDup__7        |    55|
|705   |      RD_ADDR                              |wvb_rd_addr_ctrl_84                 |    45|
|706   |      WBS                                  |waveform_buffer_storage__xdcDup__7  |   152|
|707   |      WR_CTRL                              |wvb_wr_ctrl_85                      |   559|
|708   |  \waveform_acq_gen[7].WFM_ACQ             |waveform_acquisition__xdcDup__8     |  1455|
|709   |    BSUM_DEV_DET                           |deviation_detector_69               |     8|
|710   |    MDOM_TRIG                              |mdom_trigger_70                     |    57|
|711   |      CMP                                  |cmp_77                              |     5|
|712   |      PEDGE_CALTRIGRUN                     |posedge_detector_78                 |     1|
|713   |      PEDGE_EXTRUN                         |posedge_detector_79                 |     4|
|714   |      PEDGE_RUN                            |posedge_detector_80                 |     2|
|715   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__8        |   421|
|716   |      samp_delay                           |delay__parameterized0_74            |    66|
|717   |        \delay_n.dn                        |delay_n__parameterized0_76          |    66|
|718   |      trig_extender                        |pulse_extender_75                   |   138|
|719   |    WVB                                    |waveform_buffer__xdcDup__8          |   838|
|720   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_71                |    28|
|721   |      PTB                                  |pretrigger_buffer__xdcDup__8        |    54|
|722   |      RD_ADDR                              |wvb_rd_addr_ctrl_72                 |    43|
|723   |      WBS                                  |waveform_buffer_storage__xdcDup__8  |   152|
|724   |      WR_CTRL                              |wvb_wr_ctrl_73                      |   560|
|725   |  \waveform_acq_gen[8].WFM_ACQ             |waveform_acquisition__xdcDup__9     |  1449|
|726   |    BSUM_DEV_DET                           |deviation_detector_57               |    17|
|727   |    MDOM_TRIG                              |mdom_trigger_58                     |    59|
|728   |      CMP                                  |cmp_65                              |     5|
|729   |      PEDGE_CALTRIGRUN                     |posedge_detector_66                 |     1|
|730   |      PEDGE_EXTRUN                         |posedge_detector_67                 |     5|
|731   |      PEDGE_RUN                            |posedge_detector_68                 |     2|
|732   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__9        |   400|
|733   |      samp_delay                           |delay__parameterized0_62            |    50|
|734   |        \delay_n.dn                        |delay_n__parameterized0_64          |    50|
|735   |      trig_extender                        |pulse_extender_63                   |   139|
|736   |    WVB                                    |waveform_buffer__xdcDup__9          |   845|
|737   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl_59                |    33|
|738   |      PTB                                  |pretrigger_buffer__xdcDup__9        |    55|
|739   |      RD_ADDR                              |wvb_rd_addr_ctrl_60                 |    45|
|740   |      WBS                                  |waveform_buffer_storage__xdcDup__9  |   152|
|741   |      WR_CTRL                              |wvb_wr_ctrl_61                      |   559|
|742   |  \waveform_acq_gen[9].WFM_ACQ             |waveform_acquisition__xdcDup__10    |  1448|
|743   |    BSUM_DEV_DET                           |deviation_detector                  |    17|
|744   |    MDOM_TRIG                              |mdom_trigger                        |    56|
|745   |      CMP                                  |cmp                                 |     5|
|746   |      PEDGE_CALTRIGRUN                     |posedge_detector                    |     1|
|747   |      PEDGE_EXTRUN                         |posedge_detector_55                 |     3|
|748   |      PEDGE_RUN                            |posedge_detector_56                 |     2|
|749   |    ROLLING_BSUM                           |rollingsum_lutram__xdcDup__10       |   402|
|750   |      samp_delay                           |delay__parameterized0               |    50|
|751   |        \delay_n.dn                        |delay_n__parameterized0             |    50|
|752   |      trig_extender                        |pulse_extender                      |   139|
|753   |    WVB                                    |waveform_buffer__xdcDup__10         |   844|
|754   |      OVERFLOW_CTRL                        |wvb_overflow_ctrl                   |    32|
|755   |      PTB                                  |pretrigger_buffer__xdcDup__10       |    55|
|756   |      RD_ADDR                              |wvb_rd_addr_ctrl                    |    45|
|757   |      WBS                                  |waveform_buffer_storage__xdcDup__10 |   151|
|758   |      WR_CTRL                              |wvb_wr_ctrl                         |   560|
+------+-------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:54 ; elapsed = 00:03:10 . Memory (MB): peak = 1427.586 ; gain = 863.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 75 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:33 ; elapsed = 00:02:57 . Memory (MB): peak = 1427.586 ; gain = 530.738
Synthesis Optimization Complete : Time (s): cpu = 00:02:54 ; elapsed = 00:03:11 . Memory (MB): peak = 1427.586 ; gain = 863.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6883 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1427.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IBUFGDS => IBUFDS: 13 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
913 Infos, 229 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:11 ; elapsed = 00:03:29 . Memory (MB): peak = 1427.586 ; gain = 1110.594
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1427.586 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1427.586 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 23 17:07:53 2022...
