// Seed: 129478589
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wand id_2;
  assign module_1.id_6 = 0;
  input wire id_1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd72,
    parameter id_5 = 32'd43,
    parameter id_6 = 32'd18
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    _id_6
);
  output wire _id_6;
  input wire _id_5;
  input wire id_4;
  input wire id_3;
  input wire _id_2;
  inout wire id_1;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
  integer [-1 'b0 : -1] id_9 = id_2;
  wire id_10;
  ;
  logic [!  id_2 : id_6  +  id_5  !=  (  1  )] id_11;
endmodule
