===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 114.1221 seconds

  ----User Time----  ----Wall Time----  ----Name----
    8.0933 (  6.2%)    8.0933 (  7.1%)  FIR Parser
   93.4103 ( 72.0%)   82.9656 ( 72.7%)  'firrtl.circuit' Pipeline
   69.1844 ( 53.3%)   69.1844 ( 60.6%)    LowerFIRRTLTypes
   18.8431 ( 14.5%)   10.1803 (  8.9%)    'firrtl.module' Pipeline
    4.3523 (  3.4%)    2.3349 (  2.0%)      ExpandWhens
    5.8134 (  4.5%)    3.1333 (  2.7%)      CSE
    0.1713 (  0.1%)    0.0984 (  0.1%)        (A) DominanceInfo
    8.6773 (  6.7%)    4.7120 (  4.1%)      SimpleCanonicalizer
    1.4517 (  1.1%)    1.4517 (  1.3%)    IMConstProp
    0.5924 (  0.5%)    0.5924 (  0.5%)    BlackBoxReader
    0.5896 (  0.5%)    0.3251 (  0.3%)    'firrtl.module' Pipeline
    0.5896 (  0.5%)    0.3251 (  0.3%)      CheckWidths
    3.4687 (  2.7%)    3.4687 (  3.0%)  LowerFIRRTLToHW
    2.8429 (  2.2%)    2.8429 (  2.5%)  HWMemSimImpl
    8.2790 (  6.4%)    4.2480 (  3.7%)  'hw.module' Pipeline
    2.4232 (  1.9%)    1.2726 (  1.1%)    HWCleanup
    2.9856 (  2.3%)    1.6045 (  1.4%)    CSE
    0.0616 (  0.0%)    0.0384 (  0.0%)      (A) DominanceInfo
    2.8197 (  2.2%)    1.4671 (  1.3%)    SimpleCanonicalizer
    2.6778 (  2.1%)    2.6778 (  2.3%)  HWLegalizeNames
    2.3404 (  1.8%)    1.2485 (  1.1%)  'hw.module' Pipeline
    2.3187 (  1.8%)    1.2376 (  1.1%)    PrettifyVerilog
    3.1228 (  2.4%)    3.1228 (  2.7%)  Output
    0.0032 (  0.0%)    0.0032 (  0.0%)  Rest
  129.6897 (100.0%)  114.1221 (100.0%)  Total

{
  totalTime: 114.201,
  maxMemory: 6342688768
}
