============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 17 2025  03:12:53 am
  Module:                 synth_wrapper
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (2 ps) Setup Check with Pin alu_design/result_reg[1]/CLK->D
     Startpoint: (R) b_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) alu_design/result_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     122                  
       Uncertainty:-      13                  
     Required Time:=    1115                  
      Launch Clock:-       0                  
         Data Path:-    1113                  
             Slack:=       2                  

#-----------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  b_reg_reg[1]/CLK           -       -      R     (arrival)                     21    -     0     -       0 
  b_reg_reg[1]/Q             -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1       1  5.6    53   352     352 
  alu_design/g9238/Y         -       A->Y   R     sky130_fd_sc_hd__inv_2         2 11.1    58    71     423 
  alu_design/g9237/Y         -       A->Y   F     sky130_fd_sc_hd__inv_2         2 10.5    31    45     468 
  alu_design/g9082/Y         -       A->Y   R     sky130_fd_sc_hd__inv_2         3 14.2    71    71     539 
  alu_design/g9081/Y         -       A->Y   F     sky130_fd_sc_hd__inv_2         2  7.5    28    42     582 
  alu_design/g9079/Y         -       A->Y   R     sky130_fd_sc_hd__inv_2         4 17.2    85    79     661 
  alu_design/g9078/Y         -       A->Y   F     sky130_fd_sc_hd__inv_2         2  5.6    28    41     702 
  alu_design/g9016/Y         -       B->Y   R     sky130_fd_sc_hd__nor2_1        2  6.8   145   125     827 
  alu_design/g9275/X         -       A1->X  R     sky130_fd_sc_hd__o2111a_1      1  5.8    79   232    1059 
  alu_design/g8916/Y         -       B1->Y  F     sky130_fd_sc_hd__o21ai_2       1  3.2    40    54    1113 
  alu_design/result_reg[1]/D -       -      F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1113 
#-----------------------------------------------------------------------------------------------------------



Path 2: MET (2 ps) Setup Check with Pin alu_design/carry_reg/CLK->D
     Startpoint: (R) op_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) alu_design/carry_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     140                  
       Uncertainty:-      13                  
     Required Time:=    1097                  
      Launch Clock:-       0                  
         Data Path:-    1096                  
             Slack:=       2                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  op_reg_reg[0]/CLK      -       -      R     (arrival)                     21    -     0     -       0 
  op_reg_reg[0]/Q        -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1       1  5.6    53   352     352 
  alu_design/g74/Y       -       A->Y   R     sky130_fd_sc_hd__inv_2         3 16.3    81    87     439 
  alu_design/g73/Y       -       A->Y   F     sky130_fd_sc_hd__inv_2         3 11.9    38    54     494 
  alu_design/g4/Y        -       A->Y   R     sky130_fd_sc_hd__clkinv_2      2  8.9    40    50     544 
  alu_design/g26/Y       -       A->Y   F     sky130_fd_sc_hd__nand2_1       2  8.5    71    72     616 
  alu_design/g25/Y       -       A->Y   R     sky130_fd_sc_hd__nand3_1       1 10.1   132   123     739 
  alu_design/g9243/Y     -       A->Y   F     sky130_fd_sc_hd__nand2_4       6 18.0    64    82     821 
  alu_design/g258/Y      -       A->Y   R     sky130_fd_sc_hd__nand3_1       1  3.7    68    77     898 
  alu_design/g207/Y      -       A->Y   F     sky130_fd_sc_hd__nand2_1       1  3.5    39    55     953 
  alu_design/g206/Y      -       A->Y   R     sky130_fd_sc_hd__inv_1         1  5.6    56    62    1015 
  alu_design/g94/Y       -       A1->Y  F     sky130_fd_sc_hd__a41oi_2       1  3.2    80    80    1096 
  alu_design/carry_reg/D -       -      F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1096 
#-------------------------------------------------------------------------------------------------------



Path 3: MET (4 ps) Setup Check with Pin alu_design/result_reg[3]/CLK->D
     Startpoint: (R) op_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) alu_design/result_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-      71                  
       Uncertainty:-      13                  
     Required Time:=    1166                  
      Launch Clock:-       0                  
         Data Path:-    1162                  
             Slack:=       4                  

#-----------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  op_reg_reg[1]/CLK          -       -      R     (arrival)                     21    -     0     -       0 
  op_reg_reg[1]/Q            -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1       4 13.0    85   388     388 
  alu_design/g9036/Y         -       A->Y   R     sky130_fd_sc_hd__inv_1         1  3.7    48    70     458 
  alu_design/g9017/X         -       A->X   R     sky130_fd_sc_hd__and2_4        2 13.6    60   150     608 
  alu_design/g8996/Y         -       B->Y   F     sky130_fd_sc_hd__nand2b_4      5 14.1    54    65     673 
  alu_design/g8974/X         -       A0->X  F     sky130_fd_sc_hd__mux2_2        1  5.6    58   271     944 
  alu_design/g9276/Y         -       C1->Y  R     sky130_fd_sc_hd__o211ai_2      1  5.9   144    69    1013 
  alu_design/g9288/Y         -       A1->Y  F     sky130_fd_sc_hd__a21oi_2       1  3.6    48    69    1082 
  alu_design/g23/Y           -       B->Y   R     sky130_fd_sc_hd__nand3_1       1  3.3    65    80    1162 
  alu_design/result_reg[3]/D -       -      R     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1162 
#-----------------------------------------------------------------------------------------------------------



Path 4: MET (6 ps) Setup Check with Pin alu_design/result_reg[0]/CLK->D
     Startpoint: (R) op_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) alu_design/result_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-      72                  
       Uncertainty:-      13                  
     Required Time:=    1165                  
      Launch Clock:-       0                  
         Data Path:-    1159                  
             Slack:=       6                  

#-----------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  op_reg_reg[0]/CLK          -       -      R     (arrival)                     21    -     0     -       0 
  op_reg_reg[0]/Q            -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1       1  5.6    53   352     352 
  alu_design/g74/Y           -       A->Y   R     sky130_fd_sc_hd__inv_2         3 16.3    81    87     439 
  alu_design/g71/Y           -       A->Y   F     sky130_fd_sc_hd__inv_2         6 20.1    53    69     508 
  alu_design/g70/Y           -       A->Y   R     sky130_fd_sc_hd__nor2_1        3  8.8   179   174     682 
  alu_design/g9292/Y         -       B->Y   F     sky130_fd_sc_hd__nand2_1       2  8.2    80   112     795 
  alu_design/g8952/Y         -       B1->Y  R     sky130_fd_sc_hd__a21oi_1       1  3.6   122   134     928 
  alu_design/g8946/Y         -       C1->Y  F     sky130_fd_sc_hd__o221ai_1      1  3.5   100   127    1056 
  alu_design/g8928/Y         -       C->Y   R     sky130_fd_sc_hd__nand3_1       1  3.3    68   104    1159 
  alu_design/result_reg[0]/D -       -      R     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1159 
#-----------------------------------------------------------------------------------------------------------



Path 5: MET (6 ps) Setup Check with Pin alu_design/result_reg[2]/CLK->D
     Startpoint: (R) op_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) alu_design/result_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     122                  
       Uncertainty:-      13                  
     Required Time:=    1115                  
      Launch Clock:-       0                  
         Data Path:-    1109                  
             Slack:=       6                  

#-----------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  op_reg_reg[0]/CLK          -       -      R     (arrival)                     21    -     0     -       0 
  op_reg_reg[0]/Q            -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1       1  5.6    53   352     352 
  alu_design/g74/Y           -       A->Y   R     sky130_fd_sc_hd__inv_2         3 16.3    81    87     439 
  alu_design/g9295/Y         -       A->Y   F     sky130_fd_sc_hd__inv_2         2  9.0    33    48     487 
  alu_design/fopt9142/Y      -       A->Y   R     sky130_fd_sc_hd__clkinv_2      2  8.9    39    48     535 
  alu_design/fopt9141/Y      -       A->Y   F     sky130_fd_sc_hd__inv_1         2  6.4    35    46     581 
  alu_design/g50/Y           -       A->Y   R     sky130_fd_sc_hd__nand3_1       1  2.9    62    59     639 
  alu_design/g2/X            -       B->X   R     sky130_fd_sc_hd__and2_1        1  6.0    76   142     781 
  alu_design/g9259/Y         -       C->Y   F     sky130_fd_sc_hd__nand3_2       3  9.8    80    99     880 
  alu_design/g9264/Y         -       A->Y   R     sky130_fd_sc_hd__clkinv_1      1  3.7    37    59     938 
  alu_design/g58/Y           -       B->Y   F     sky130_fd_sc_hd__nand2_1       1  3.6    37    50     988 
  alu_design/g9225/Y         -       A->Y   R     sky130_fd_sc_hd__nand3_1       1  3.7    69    65    1053 
  alu_design/g56/Y           -       B->Y   F     sky130_fd_sc_hd__nand2_1       1  3.2    39    56    1109 
  alu_design/result_reg[2]/D -       -      F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1109 
#-----------------------------------------------------------------------------------------------------------



Path 6: MET (287 ps) Late External Delay Assertion at pin carry
     Startpoint: (R) carry_reg/CLK
          Clock: (R) clk
       Endpoint: (F) carry
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
      Output Delay:-     625                  
       Uncertainty:-      13                  
     Required Time:=     612                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     287                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  carry_reg/CLK  -       -      R     (arrival)                    21    -     0     -       0 
  carry_reg/Q    -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  carry          -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 7: MET (287 ps) Late External Delay Assertion at pin result[0]
     Startpoint: (R) result_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) result[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
      Output Delay:-     625                  
       Uncertainty:-      13                  
     Required Time:=     612                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     287                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[0]/CLK -       -      R     (arrival)                    21    -     0     -       0 
  result_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[0]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 8: MET (287 ps) Late External Delay Assertion at pin result[1]
     Startpoint: (R) result_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) result[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
      Output Delay:-     625                  
       Uncertainty:-      13                  
     Required Time:=     612                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     287                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[1]/CLK -       -      R     (arrival)                    21    -     0     -       0 
  result_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[1]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 9: MET (287 ps) Late External Delay Assertion at pin result[2]
     Startpoint: (R) result_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) result[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
      Output Delay:-     625                  
       Uncertainty:-      13                  
     Required Time:=     612                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     287                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[2]/CLK -       -      R     (arrival)                    21    -     0     -       0 
  result_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[2]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 10: MET (287 ps) Late External Delay Assertion at pin result[3]
     Startpoint: (R) result_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) result[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
      Output Delay:-     625                  
       Uncertainty:-      13                  
     Required Time:=     612                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     287                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[3]/CLK -       -      R     (arrival)                    21    -     0     -       0 
  result_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[3]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------

