library  ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity  div10  is
port (clk10:in std_logic;
	  k:out std_logic);
end;
