--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU_TOP.twx CPU_TOP.ncd -o CPU_TOP.twr CPU_TOP.pcf -ucf
CPU_TOP.ucf

Design file:              CPU_TOP.ncd
Physical constraint file: CPU_TOP.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Rst to Pad
-------------+------------+---------------------------------------------+--------+
             | clk (edge) |                                             | Clock  |
Destination  |   to PAD   |Internal Clock(s)                            | Phase  |
-------------+------------+---------------------------------------------+--------+
RAM1_data<0> |   10.687(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<1> |   10.687(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<2> |   10.680(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<3> |   10.680(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<4> |   10.666(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<5> |   10.666(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<6> |   10.672(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<7> |   10.672(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<8> |   10.660(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<9> |   10.660(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<10>|   10.854(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<11>|   10.854(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<12>|   10.679(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<13>|   10.679(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<14>|   10.848(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<15>|   10.848(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
-------------+------------+---------------------------------------------+--------+

Clock to Setup on destination clock Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_in         |    8.344|         |         |         |
Rst            |    4.024|    4.024|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Rst            |         |         |    3.136|    3.136|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Rst            |COM_rdn        |   12.798|
Rst            |COM_wrn        |   15.236|
Rst            |RAM1_addr<0>   |   12.985|
Rst            |RAM1_addr<1>   |   12.251|
Rst            |RAM1_addr<2>   |   13.130|
Rst            |RAM1_addr<3>   |   12.188|
Rst            |RAM1_addr<4>   |   11.656|
Rst            |RAM1_addr<5>   |   12.416|
Rst            |RAM1_addr<6>   |   11.328|
Rst            |RAM1_addr<7>   |   11.812|
Rst            |RAM1_addr<8>   |    9.622|
Rst            |RAM1_addr<9>   |    9.336|
Rst            |RAM1_addr<10>  |   13.308|
Rst            |RAM1_addr<11>  |   10.689|
Rst            |RAM1_addr<12>  |    9.060|
Rst            |RAM1_addr<13>  |    9.060|
Rst            |RAM1_addr<14>  |   11.472|
Rst            |RAM1_addr<15>  |    9.691|
Rst            |RAM1_en        |    9.490|
Rst            |RAM1_oe        |   10.031|
Rst            |RAM1_we        |   10.540|
---------------+---------------+---------+


Analysis completed Sun Dec 07 03:03:26 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 198 MB



