from vhdl_gen import BasicVHDL
from regbank_gen import RegisterBank