Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7d61289941d84612832ff0f188fbacea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Eight_bit_counter_with_T_flop_behave_tb_behav xil_defaultlib.Eight_bit_counter_with_T_flop_behave_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.T_ff_enable_behavior
Compiling module xil_defaultlib.Eight_bit_counter_with_T_flop_be...
Compiling module xil_defaultlib.Eight_bit_counter_with_T_flop_be...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Eight_bit_counter_with_T_flop_behave_tb_behav
