# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/ip/ClockManager/ClockManager_sim_netlist.vhdl" \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/new/T16_M3_Bit_Splitter.vhd" \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/new/T16_M3_Clock_Divider.vhd" \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/new/T16_M3_Counter.vhd" \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/new/T16_M3_Debouncer.vhd" \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/new/T16_M3_Demodulator_A.vhd" \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/new/T16_M3_Modem_A.vhd" \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/new/T16_M3_Modulator_A.vhd" \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/new/T16_M3_On_Off_Switch.vhd" \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/new/T16_M3_Random_Number_Generator.vhd" \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/new/T16_M3_Segment_Selector.vhd" \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/new/T16_M3_Student_Number.vhd" \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/new/T16_M3_Switch_Change_Reset.vhd" \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/new/T16_M3_Top_Component.vhd" \

# Do not sort compile order
nosort
