$date
	Fri Oct 04 17:43:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DM_tb $end
$var wire 32 ! rd [31:0] $end
$var reg 5 " addressDM [4:0] $end
$var reg 1 # clk $end
$var reg 32 $ wd [31:0] $end
$var reg 1 % we $end
$scope module UUT $end
$var wire 5 & addressDM [4:0] $end
$var wire 1 # clk $end
$var wire 32 ' wd [31:0] $end
$var wire 1 % we $end
$var reg 32 ( rd [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
b0 &
0%
b0 $
0#
b0 "
bx !
$end
#5000
1#
#10000
0#
1%
b10101010101010101010101010101010 $
b10101010101010101010101010101010 '
#15000
b10101010101010101010101010101010 !
b10101010101010101010101010101010 (
1#
#20000
bx !
bx (
0#
b10111011101110111011101110111011 $
b10111011101110111011101110111011 '
b1 "
b1 &
#25000
b10111011101110111011101110111011 !
b10111011101110111011101110111011 (
1#
#30000
b10101010101010101010101010101010 !
b10101010101010101010101010101010 (
0#
b0 "
b0 &
0%
#35000
1#
#40000
b10111011101110111011101110111011 !
b10111011101110111011101110111011 (
0#
b1 "
b1 &
#45000
1#
#50000
bx !
bx (
0#
1%
b11001100110011001100110011001100 $
b11001100110011001100110011001100 '
b10 "
b10 &
#55000
b11001100110011001100110011001100 !
b11001100110011001100110011001100 (
1#
#60000
0#
0%
#65000
1#
#70000
0#
