# RISC-V Emulator

This repository contains a RISC-V emulator with an integrated cache simulation module designed to explore the impact of caching on instruction execution and performance.

## Features

- **Emulator**: Simulates RISC-V architecture instructions.
- **Cache Simulation**: Analyzes the effect of caching on performance.

## Technologies

- Written in C and Assembly.
- Uses Makefile for build automation.

## Warning

For academic honesty, do not replicate or use this code for coursework or assessments.


