
---------- Begin Simulation Statistics ----------
final_tick                               18761641287957                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55031                       # Simulator instruction rate (inst/s)
host_mem_usage                               17865360                       # Number of bytes of host memory used
host_op_rate                                    98228                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17443.81                       # Real time elapsed on the host
host_tick_rate                               31098662                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   959949209                       # Number of instructions simulated
sim_ops                                    1713477399                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.542479                       # Number of seconds simulated
sim_ticks                                542479043934                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12226966                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         3568                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     24450913                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         3568                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              33                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        33                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu0.num_fp_insts                           24                       # number of float instructions
system.cpu0.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 24                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    7                       # Number of integer alu accesses
system.cpu0.num_int_insts                           7                       # number of integer instructions
system.cpu0.num_int_register_reads                 16                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       11     40.74%     40.74% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     40.74% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.74% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      8     29.63%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  4     14.81%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     14.81%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     11984314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops      5238912                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     23965205                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops      5238912                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         13                       # Number of instructions committed
system.cpu2.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12234978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         3482                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     24467205                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         3482                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              33                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        33                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu2.num_fp_insts                           24                       # number of float instructions
system.cpu2.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 24                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    7                       # Number of integer alu accesses
system.cpu2.num_int_insts                           7                       # number of integer instructions
system.cpu2.num_int_register_reads                 16                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       11     40.74%     40.74% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     40.74% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     40.74% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      8     29.63%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  4     14.81%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     14.81%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        27                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     11969613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops      5237141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     23936142                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops      5237142                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   2                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu3.num_fp_insts                           24                       # number of float instructions
system.cpu3.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 23                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu3.num_int_insts                           5                       # number of integer instructions
system.cpu3.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        4     16.67%     16.67% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     16.67% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     16.67% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     16.67%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  6     25.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      4.17%     62.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      4.17%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 3     12.50%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     20.83%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     42865064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       85736082                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34383785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      68841799                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        200349625                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       124030736                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249896914                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            446808469                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      6.518953                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                6.518953                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        381713944                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       287507640                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  44858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       652962                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        29604539                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.369984                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           187046685                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          65089564                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      304803855                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    116198587                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          121                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        10207                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     66658368                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    606804255                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    121957121                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1376057                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    602728036                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1635932                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    336771641                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1694034                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    339310757                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         7827                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       324340                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       328622                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        556868215                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            580071496                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.618717                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        344543731                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.356076                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             593215560                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       595190878                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      192385410                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.153399                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.153399                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass     13174411      2.18%      2.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    250774146     41.51%     43.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     43.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     43.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     73627393     12.19%     55.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     55.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     55.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     55.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     55.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     55.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     55.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        58189      0.01%     55.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     55.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     55.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     55.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     55.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     55.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     55.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     55.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     55.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     28709045      4.75%     60.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp     29648420      4.91%     65.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      5712397      0.95%     66.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     15000074      2.48%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     68.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     27278822      4.52%     73.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     21732439      3.60%     77.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     94927088     15.71%     92.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     43461675      7.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     604104099                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      359279404                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    703820739                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    336601254                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    389213151                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           24748883                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.040968                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1259807      5.09%      5.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        23939      0.10%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       214390      0.87%      6.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp       902270      3.65%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        26453      0.11%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1842590      7.45%     17.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      6911794     27.93%     45.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      9831344     39.72%     84.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      3736296     15.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     256399167                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   2158352131                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    243470242                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    377594385                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         606793815                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        604104099                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded        10440                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    159995642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       194488                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         9399                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     52641914                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1629021307                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.370839                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.321958                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1462306112     89.77%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     40714451      2.50%     92.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     28222658      1.73%     94.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     20995427      1.29%     95.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     20053757      1.23%     96.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     16043722      0.98%     97.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15922698      0.98%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     10111631      0.62%     99.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     14650851      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1629021307                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.370828                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     17470505                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     16664816                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    116198587                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     66658368                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      247962965                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1629066165                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        184985430                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       116157578                       # number of cc regfile writes
system.switch_cpus1.committedInsts          231053933                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            411770408                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      7.050588                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                7.050588                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        359204005                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       269906447                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  38538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       559457                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        26907281                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.345271                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           176390449                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          61632321                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      304518564                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    108916501                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           50                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         7704                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     62947298                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    565065830                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    114758128                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1083815                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    562468751                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1706684                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    329025869                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1582817                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    331698655                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         4383                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       282742                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       276715                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        515257469                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            540280383                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.619630                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        319269008                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.331650                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             553062910                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       554279004                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      176774639                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.141832                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.141832                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass     12729683      2.26%      2.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    231509357     41.08%     43.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     43.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     43.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     68411376     12.14%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt           14      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        28103      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     27014562      4.79%     60.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp     27850030      4.94%     65.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      5239143      0.93%     66.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     14123918      2.51%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     68.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     24972198      4.43%     73.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     20237291      3.59%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     89964760     15.96%     92.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     41472131      7.36%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     563552566                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      338671432                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    662935348                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    316577472                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    366407117                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           23827237                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.042280                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         936026      3.93%      3.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      3.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      3.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        13184      0.06%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       207242      0.87%      4.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      4.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp       872672      3.66%      8.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        22952      0.10%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1757651      7.38%     15.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      6742077     28.30%     44.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      9629968     40.42%     84.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      3645465     15.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     235978688                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   2117157939                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    223702911                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    351958301                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         565060670                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        563552566                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded         5160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    153295299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       133291                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4674                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     47403231                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1629027627                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.345944                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270589                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1470298492     90.26%     90.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     40241611      2.47%     92.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     27213235      1.67%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     20167282      1.24%     95.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     19325641      1.19%     96.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     14852085      0.91%     97.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     14743202      0.91%     98.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9128194      0.56%     99.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     13057885      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1629027627                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.345936                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     16195689                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     15409869                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    108916501                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     62947298                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      231997303                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1629066165                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        200494811                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       124112952                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            446992435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      6.516265                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                6.516265                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        381796027                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       287558144                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  46785                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       653352                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29628420                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.370201                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           187218614                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          65130402                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      305244886                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    116249316                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          117                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         9932                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     66699615                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    607065242                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    122088212                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1375459                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    603081895                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1642087                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    324214045                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1694785                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    326757376                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         7421                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       324472                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       328880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        557420145                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            580332196                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.618601                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        344820406                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.356236                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             593487119                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       595701042                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192530146                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.153462                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.153462                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass     13184410      2.18%      2.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    250928496     41.51%     43.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     43.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     43.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     73630931     12.18%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        58134      0.01%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     28714483      4.75%     60.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp     29651612      4.91%     65.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      5714033      0.95%     66.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     15003251      2.48%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     27307426      4.52%     73.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21754102      3.60%     77.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     95029540     15.72%     92.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     43480940      7.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     604457358                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      359483418                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    704175243                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    336672280                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    389277103                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           24777114                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.040991                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1260716      5.09%      5.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        22512      0.09%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       214414      0.87%      6.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp       904408      3.65%      9.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        26682      0.11%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1810490      7.31%     17.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      6917374     27.92%     45.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      9881412     39.88%     84.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      3739106     15.09%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256566644                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   2158730155                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    243659916                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    377868010                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         607054820                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        604457358                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        10422                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    160072640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       194192                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         9380                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     52612150                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1629019380                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.371056                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.321920                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1461908854     89.74%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     40879940      2.51%     92.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     28724422      1.76%     94.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     20794339      1.28%     95.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     19994488      1.23%     96.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     15980491      0.98%     97.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15944093      0.98%     98.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10141432      0.62%     99.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     14651321      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1629019380                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.371045                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     17464709                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     16559024                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    116249316                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     66699615                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      248179453                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1629066165                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        183304767                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       115315631                       # number of cc regfile writes
system.switch_cpus3.committedInsts          228998305                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            407905986                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      7.113879                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                7.113879                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        356941890                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       268122497                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  46369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       549974                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        26597616                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.342382                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           174896244                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          61304818                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      305660714                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    108165402                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           50                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         7260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     62582227                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    560597172                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    113591426                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1056821                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    557763380                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1688956                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    335954501                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1572981                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    338603728                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         3789                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       278652                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       271322                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        510007806                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            536052829                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.620017                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        316213712                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.329055                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             548817246                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       549055319                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      175016896                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.140570                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.140570                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass     12697240      2.27%      2.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    229374503     41.05%     43.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     43.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     43.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     67849313     12.14%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        23978      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     55.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     26843258      4.80%     60.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp     27667304      4.95%     65.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      5186121      0.93%     66.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     14035310      2.51%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     24711674      4.42%     73.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     20079981      3.59%     76.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     89052053     15.94%     92.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     41299471      7.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     558820206                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      336108161                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    657895211                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    314572575                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    364133447                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           23655909                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.042332                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         898239      3.80%      3.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        11375      0.05%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       207037      0.88%      4.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp       871046      3.68%      8.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        22969      0.10%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%      8.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1721838      7.28%     15.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      6734628     28.47%     44.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      9550202     40.37%     84.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      3638575     15.38%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     233670714                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   2112546098                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    221480254                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    349158529                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         560592559                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        558820206                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded         4613                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    152691111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       125197                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4175                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     46636946                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1629019796                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.343041                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.262152                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1470162107     90.25%     90.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     40852798      2.51%     92.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     27844913      1.71%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20196969      1.24%     95.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     19087309      1.17%     96.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     14567666      0.89%     97.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     14469911      0.89%     98.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9025341      0.55%     99.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12812782      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1629019796                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.343031                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     16057783                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     15619390                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    108165402                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     62582227                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      229894939                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1629066165                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     99062115                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        99062117                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    104627477                       # number of overall hits
system.cpu0.dcache.overall_hits::total      104627479                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     36802337                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36802339                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     37824953                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37824955                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 3624092874260                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3624092874260                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 3624092874260                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3624092874260                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    135864452                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    135864456                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    142452430                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    142452434                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.270875                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.270875                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.265527                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.265527                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 98474.530959                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98474.525607                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 95812.224123                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95812.219056                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1706191                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8764                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   194.681766                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12223144                       # number of writebacks
system.cpu0.dcache.writebacks::total         12223144                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     24990604                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24990604                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     24990604                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24990604                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11811733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11811733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12227406                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12227406                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 1491780398183                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1491780398183                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 1546305970031                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1546305970031                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.086938                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086938                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.085835                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085835                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 126296.488262                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 126296.488262                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 126462.306889                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 126462.306889                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12223144                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     74016010                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       74016012                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     34145378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34145380                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 3269680438275                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3269680438275                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    108161388                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    108161392                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.315689                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.315689                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 95757.628991                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95757.623382                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     24990351                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     24990351                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9155027                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9155027                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 1138273205049                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1138273205049                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.084642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.084642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 124333.134686                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 124333.134686                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25046105                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25046105                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2656959                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2656959                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 354412435985                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 354412435985                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     27703064                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27703064                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.095908                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095908                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 133390.254040                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 133390.254040                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          253                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          253                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2656706                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2656706                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 353507193134                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 353507193134                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.095899                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.095899                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 133062.218075                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 133062.218075                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      5565362                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      5565362                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1022616                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1022616                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6587978                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6587978                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.155225                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.155225                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       415673                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       415673                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  54525571848                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  54525571848                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.063096                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.063096                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 131174.196659                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 131174.196659                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.987282                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          116854968                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12223656                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.559740                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18219162245355                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000113                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.987169                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999975                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1151843128                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1151843128                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           17                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     46430097                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        46430114                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           17                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     46430097                       # number of overall hits
system.cpu0.icache.overall_hits::total       46430114                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          339                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           341                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          339                       # number of overall misses
system.cpu0.icache.overall_misses::total          341                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     51167781                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     51167781                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     51167781                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     51167781                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           19                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     46430436                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     46430455                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           19                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     46430436                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     46430455                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.105263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.105263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 150937.407080                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 150052.143695                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 150937.407080                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 150052.143695                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           63                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           63                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           63                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           63                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          276                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          276                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     42825465                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42825465                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     42825465                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42825465                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 155164.728261                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 155164.728261                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 155164.728261                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 155164.728261                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           17                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     46430097                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       46430114                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          339                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          341                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     51167781                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     51167781                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     46430436                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     46430455                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 150937.407080                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 150052.143695                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           63                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          276                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     42825465                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42825465                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 155164.728261                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 155164.728261                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          125.647596                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           46430392                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              278                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         167015.798561                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   123.647596                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.241499                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.245405                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        371443918                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       371443918                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        9570967                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      5570269                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     16946919                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         3785                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         3785                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq       2652967                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp      2652967                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      9570968                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          556                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     36678027                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           36678583                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        17792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1564595200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1564612992                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     10294044                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              658818816                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      22521776                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000159                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.012619                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            22518189     99.98%     99.98% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                3587      0.02%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        22521776                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     16282781520                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         276056                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    12212690751                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1929093                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1929093                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1929093                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1929093                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          276                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data     10294562                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     10294842                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          276                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data     10294562                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     10294842                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     42635655                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 1528951681477                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 1528994317132                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     42635655                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 1528951681477                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 1528994317132                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          276                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data     12223655                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     12223935                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          276                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data     12223655                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     12223935                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.842184                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.842187                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.842184                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.842187                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 154477.010870                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 148520.323786                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 148520.425776                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 154477.010870                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 148520.323786                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 148520.425776                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     10294044                       # number of writebacks
system.cpu0.l2cache.writebacks::total        10294044                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          276                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data     10294562                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     10294838                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          276                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data     10294562                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     10294838                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     42543747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 1525523592664                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1525566136411                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     42543747                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 1525523592664                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1525566136411                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.842184                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.842187                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.842184                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.842187                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 154144.010870                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 148187.323819                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 148187.483515                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 154144.010870                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 148187.323819                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 148187.483515                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             10294044                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2849771                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2849771                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2849771                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2849771                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      9373340                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      9373340                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      9373340                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      9373340                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         3785                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         3785                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         3785                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         3785                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       212749                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       212749                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data      2440218                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      2440218                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 350282129896                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 350282129896                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data      2652967                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      2652967                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.919807                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.919807                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 143545.424997                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 143545.424997                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data      2440218                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      2440218                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 349469537302                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 349469537302                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.919807                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.919807                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 143212.424997                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 143212.424997                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1716344                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1716344                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      7854344                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      7854624                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     42635655                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1178669551581                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 1178712187236                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      9570688                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      9570968                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.820667                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.820672                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 154477.010870                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 150065.944601                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 150066.023178                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      7854344                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      7854620                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     42543747                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1176054055362                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 1176096599109                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.820667                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.820671                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 154144.010870                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 149732.944643                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 149733.099642                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4087.926972                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          24450830                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        10298140                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.374296                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.625087                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.013593                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000448                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     1.362595                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4085.925250                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000153                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000003                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000333                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.997540                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.998029                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          293                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1628                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          204                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1844                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       401511660                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      401511660                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 542479032945                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29553.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29553.numOps                      0                       # Number of Ops committed
system.cpu0.thread29553.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     90303392                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        90303393                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     95708235                       # number of overall hits
system.cpu1.dcache.overall_hits::total       95708236                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     36291358                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      36291359                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     37326509                       # number of overall misses
system.cpu1.dcache.overall_misses::total     37326510                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 3605060454048                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3605060454048                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 3605060454048                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3605060454048                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    126594750                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    126594752                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    133034744                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    133034746                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.286673                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.286673                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.280577                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.280577                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 99336.609395                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99336.606657                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 96581.773936                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96581.771348                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1818219                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9618                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   189.043356                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     11980094                       # number of writebacks
system.cpu1.dcache.writebacks::total         11980094                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     24715544                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     24715544                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     24715544                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     24715544                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     11575814                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     11575814                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     11984759                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     11984759                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 1491012436896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1491012436896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 1545575768613                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1545575768613                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.091440                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.091440                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.090087                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.090087                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 128804.111477                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 128804.111477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 128961.772916                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 128961.772916                       # average overall mshr miss latency
system.cpu1.dcache.replacements              11980094                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     67722046                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       67722047                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     33701170                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     33701171                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 3248579776059                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3248579776059                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    101423216                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    101423218                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.332283                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.332283                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 96393.679390                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96393.676530                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     24715347                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     24715347                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      8985823                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8985823                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 1135410826626                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1135410826626                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.088597                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.088597                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 126355.796973                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 126355.796973                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     22581346                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      22581346                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2590188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2590188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 356480677989                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 356480677989                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     25171534                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25171534                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.102901                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.102901                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 137627.337471                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 137627.337471                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          197                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          197                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2589991                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2589991                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 355601610270                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 355601610270                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.102894                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102894                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 137298.396122                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 137298.396122                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      5404843                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      5404843                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1035151                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1035151                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      6439994                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      6439994                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.160738                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.160738                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       408945                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       408945                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  54563331717                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  54563331717                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.063501                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.063501                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 133424.621201                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 133424.621201                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.987299                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          107693090                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         11980606                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.988952                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000025                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.987274                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          472                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1076258574                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1076258574                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     43324673                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        43324695                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     43324673                       # number of overall hits
system.cpu1.icache.overall_hits::total       43324695                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          346                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           348                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          346                       # number of overall misses
system.cpu1.icache.overall_misses::total          348                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     46434852                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     46434852                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     46434852                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     46434852                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     43325019                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     43325043                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     43325019                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     43325043                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 134204.774566                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 133433.482759                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 134204.774566                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 133433.482759                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           78                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           78                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          268                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          268                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          268                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          268                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     39030597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     39030597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     39030597                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     39030597                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 145636.555970                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 145636.555970                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 145636.555970                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 145636.555970                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     43324673                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       43324695                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          346                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          348                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     46434852                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     46434852                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     43325019                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     43325043                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 134204.774566                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 133433.482759                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           78                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          268                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          268                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     39030597                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     39030597                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 145636.555970                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 145636.555970                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          122.490877                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           43324965                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              270                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         160462.833333                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   120.490877                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.235334                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.239240                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          270                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.527344                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        346600614                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       346600614                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        9395029                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      5383440                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean     22744819                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         4165                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         4165                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq       2585847                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp      2585847                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      9395030                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          540                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     35949637                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           35950177                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        17280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1533484800                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1533502080                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     16148165                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic             1033482560                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      28133221                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.186218                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.389283                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            22894298     81.38%     81.38% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1             5238923     18.62%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        28133221                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     15959173449                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         268064                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    11970011340                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1044288                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1044288                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1044288                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1044288                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          268                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data     10936318                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     10936589                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          268                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data     10936318                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     10936589                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     38847114                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 1531771066274                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1531809913388                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     38847114                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 1531771066274                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1531809913388                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          268                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data     11980606                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     11980877                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          268                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data     11980606                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     11980877                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.912835                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.912837                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.912835                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.912837                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 144951.917910                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 140062.776729                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 140062.858117                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 144951.917910                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 140062.776729                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 140062.858117                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     16148165                       # number of writebacks
system.cpu1.l2cache.writebacks::total        16148165                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          268                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data     10936318                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     10936586                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          268                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data     10936318                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     10936586                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     38757870                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 1528129272713                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1528168030583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     38757870                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 1528129272713                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1528168030583                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.912835                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.912837                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.912835                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.912837                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 144618.917910                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 139729.776760                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 139729.896568                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 144618.917910                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 139729.776760                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 139729.896568                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             16148165                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      2657712                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2657712                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      2657712                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2657712                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      9297994                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      9297994                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      9297994                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      9297994                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         4112                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         4112                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data           53                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total           53                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data       715284                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total       715284                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         4165                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         4165                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.012725                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.012725                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data 13495.924528                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 13495.924528                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data           53                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total           53                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data       954045                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total       954045                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.012725                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.012725                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 18000.849057                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18000.849057                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       105668                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       105668                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data      2480179                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      2480179                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 352834961847                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 352834961847                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data      2585847                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      2585847                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.959136                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.959136                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 142261.893939                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 142261.893939                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data      2480179                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      2480179                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 352009062240                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 352009062240                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.959136                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.959136                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 141928.893939                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 141928.893939                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       938620                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       938620                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      8456139                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      8456410                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     38847114                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1178936104427                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1178974951541                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          268                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      9394759                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      9395030                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.900091                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.900094                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 144951.917910                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 139417.777360                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 139417.903288                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      8456139                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      8456407                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     38757870                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1176120210473                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1176158968343                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.900091                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.900094                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 144618.917910                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 139084.777399                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 139084.952787                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2219.098514                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          23940733                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        16150761                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.482328                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   266.667174                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.000112                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    52.857889                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1897.573338                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.065104                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.012905                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.463275                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.541772                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2596                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          607                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          417                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          782                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          760                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.633789                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       399592761                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      399592761                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 542479032945                       # Cumulative time (in ticks) in various power states
system.cpu1.thread19600.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread19600.numOps                      0                       # Number of Ops committed
system.cpu1.thread19600.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     99057704                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        99057706                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    104626626                       # number of overall hits
system.cpu2.dcache.overall_hits::total      104626628                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     36863933                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      36863935                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     37888386                       # number of overall misses
system.cpu2.dcache.overall_misses::total     37888388                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 3629190868158                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 3629190868158                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 3629190868158                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 3629190868158                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    135921637                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    135921641                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    142515012                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    142515016                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.271215                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.271215                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.265855                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.265855                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 98448.281906                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98448.276565                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 95786.367573                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95786.362517                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1746200                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           8793                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   198.589787                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     12231419                       # number of writebacks
system.cpu2.dcache.writebacks::total         12231419                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     25044762                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     25044762                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     25044762                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     25044762                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     11819171                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     11819171                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12235424                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12235424                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 1492309514865                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1492309514865                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 1546492302174                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1546492302174                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.086956                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.086956                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.085854                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.085854                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 126261.775455                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 126261.775455                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 126394.663738                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 126394.663738                       # average overall mshr miss latency
system.cpu2.dcache.replacements              12231419                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     74002145                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       74002147                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     34204669                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     34204671                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 3275122799466                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 3275122799466                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    108206814                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    108206818                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.316105                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.316105                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 95750.752608                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95750.747010                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     25044517                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     25044517                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9160152                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9160152                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 1139146048998                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1139146048998                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.084654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.084654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 124358.858783                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 124358.858783                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25055559                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25055559                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      2659264                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2659264                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 354068068692                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 354068068692                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     27714823                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27714823                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.095951                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.095951                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 133145.136659                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 133145.136659                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          245                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          245                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      2659019                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      2659019                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 353163465867                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 353163465867                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.095942                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.095942                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 132817.202836                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 132817.202836                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      5568922                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      5568922                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      1024453                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      1024453                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      6593375                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      6593375                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.155376                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.155376                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       416253                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       416253                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  54182787309                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  54182787309                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.063132                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.063132                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 130167.920253                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 130167.920253                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.987247                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          116862128                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         12231931                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.553858                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18219162245355                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000113                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.987134                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999975                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1152352059                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1152352059                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           17                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     46460543                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        46460560                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           17                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     46460543                       # number of overall hits
system.cpu2.icache.overall_hits::total       46460560                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          346                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           348                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          346                       # number of overall misses
system.cpu2.icache.overall_misses::total          348                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     49686264                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     49686264                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     49686264                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     49686264                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           19                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     46460889                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     46460908                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           19                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     46460889                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     46460908                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.105263                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.105263                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 143601.919075                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 142776.620690                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 143601.919075                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 142776.620690                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           68                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           68                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          278                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          278                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          278                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          278                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     41773518                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     41773518                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     41773518                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     41773518                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 150264.453237                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 150264.453237                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 150264.453237                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 150264.453237                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           17                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     46460543                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       46460560                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          346                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          348                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     49686264                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     49686264                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     46460889                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     46460908                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 143601.919075                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 142776.620690                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           68                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          278                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          278                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     41773518                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     41773518                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 150264.453237                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 150264.453237                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          125.984788                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           46460840                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              280                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         165931.571429                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   123.984788                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.242158                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.246064                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        371687544                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       371687544                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        9576678                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      5578218                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean     16951304                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         3520                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         3520                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq       2655534                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp      2655533                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      9576679                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          560                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     36702323                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           36702883                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        17920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1565654400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1565672320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     10298103                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              659078592                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      22533850                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000155                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.012458                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            22530352     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                3498      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        22533850                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     16293719606                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         277722                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    12220869231                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1933229                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1933229                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1933229                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1933229                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          278                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data     10298702                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     10298984                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          278                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data     10298702                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     10298984                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     41582709                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 1529099188526                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 1529140771235                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     41582709                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 1529099188526                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 1529140771235                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          278                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data     12231931                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     12232213                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          278                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data     12231931                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     12232213                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.841952                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.841956                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.841952                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.841956                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 149578.089928                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 148474.942622                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 148474.914733                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 149578.089928                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 148474.942622                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 148474.914733                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     10298103                       # number of writebacks
system.cpu2.l2cache.writebacks::total        10298103                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          278                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data     10298702                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     10298980                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          278                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data     10298702                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     10298980                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     41490135                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 1525669721426                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1525711211561                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     41490135                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 1525669721426                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1525711211561                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.841952                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.841956                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.841952                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.841956                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 149245.089928                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 148141.942686                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 148141.972463                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 149245.089928                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 148141.942686                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 148141.972463                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             10298103                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      2854603                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2854603                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      2854603                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2854603                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      9376785                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      9376785                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      9376785                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      9376785                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         3520                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         3520                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         3520                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         3520                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       213798                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       213798                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data      2441736                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      2441736                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 349925653731                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 349925653731                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data      2655534                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      2655534                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.919490                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.919490                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 143310.191491                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 143310.191491                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data      2441736                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      2441736                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 349112555976                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 349112555976                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.919490                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.919490                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 142977.191628                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 142977.191628                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1719431                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1719431                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          278                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      7856966                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      7857248                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     41582709                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1179173534795                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 1179215117504                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          278                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      9576397                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      9576679                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.820451                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.820456                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 149578.089928                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 150080.009866                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 150079.915704                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          278                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      7856966                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      7857244                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     41490135                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1176557165450                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 1176598655585                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.820451                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.820456                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 149245.089928                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 149747.009908                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 149746.992150                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4087.948109                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          24467119                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        10302199                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.374941                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.638389                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.014272                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000448                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     1.575298                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4085.719702                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000156                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000003                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000385                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.997490                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998034                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0         1193                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          689                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          227                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1820                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       401776375                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      401776375                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 542479032945                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29553.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29553.numOps                      0                       # Number of Ops committed
system.cpu2.thread29553.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     89392238                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        89392242                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     94806102                       # number of overall hits
system.cpu3.dcache.overall_hits::total       94806106                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     36222452                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      36222453                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     37243357                       # number of overall misses
system.cpu3.dcache.overall_misses::total     37243358                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 3589932863126                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 3589932863126                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 3589932863126                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 3589932863126                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    125614690                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    125614695                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    132049459                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    132049464                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.200000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.288362                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.288362                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.200000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.282041                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.282041                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 99107.947279                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99107.944543                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 96391.226578                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96391.223990                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1662010                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           9137                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   181.898873                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     11965734                       # number of writebacks
system.cpu3.dcache.writebacks::total         11965734                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data     24661195                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     24661195                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data     24661195                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     24661195                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     11561257                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     11561257                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     11970054                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     11970054                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 1482266968796                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1482266968796                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 1537066777133                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1537066777133                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.092037                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.092037                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.090648                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.090648                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 128209.845071                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 128209.845071                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 128409.343611                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 128409.343611                       # average overall mshr miss latency
system.cpu3.dcache.replacements              11965734                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            4                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     67096041                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       67096045                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     33636869                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     33636870                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 3234060372330                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 3234060372330                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    100732910                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    100732915                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.200000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.333921                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.333921                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 96146.296266                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 96146.293408                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data     24660986                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     24660986                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      8975883                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      8975883                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 1127271825774                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1127271825774                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.089106                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.089106                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 125588.961640                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 125588.961640                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     22296197                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      22296197                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      2585583                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2585583                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 355872490796                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 355872490796                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     24881780                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     24881780                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.103915                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.103915                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 137637.233381                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 137637.233381                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          209                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          209                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      2585374                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      2585374                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 354995143022                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 354995143022                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.103906                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.103906                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 137309.009459                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 137309.009459                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      5413864                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      5413864                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1020905                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1020905                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      6434769                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      6434769                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.158654                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.158654                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       408797                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       408797                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  54799808337                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  54799808337                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.063529                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.063529                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 134051.395526                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 134051.395526                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.987272                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          106776235                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         11966246                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.923119                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000025                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.987247                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999975                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1068361958                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1068361958                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           20                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     43005317                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        43005337                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           20                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     43005317                       # number of overall hits
system.cpu3.icache.overall_hits::total       43005337                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          341                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           343                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          341                       # number of overall misses
system.cpu3.icache.overall_misses::total          343                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     50033250                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     50033250                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     50033250                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     50033250                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     43005658                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     43005680                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     43005658                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     43005680                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.090909                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.090909                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 146725.073314                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 145869.533528                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 146725.073314                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 145869.533528                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           72                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           72                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          269                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          269                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          269                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          269                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     42052572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     42052572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     42052572                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     42052572                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 156329.263941                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156329.263941                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 156329.263941                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156329.263941                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           20                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     43005317                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       43005337                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          341                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          343                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     50033250                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     50033250                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     43005658                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     43005680                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 146725.073314                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 145869.533528                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           72                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          269                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          269                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     42052572                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     42052572                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 156329.263941                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156329.263941                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          123.132364                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           43005608                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              271                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         158692.280443                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   121.132364                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.236587                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.240493                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          270                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.527344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        344045711                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       344045711                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        9384948                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      5369272                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean     22731541                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         3825                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         3825                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq       2581569                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp      2581569                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      9384948                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          542                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     35905876                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           35906418                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17344                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1531646720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1531664064                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     16135079                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic             1032645056                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      28105434                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.186340                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.389381                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            22868282     81.37%     81.37% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1             5237151     18.63%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        28105434                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     15939931034                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         269063                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    11955552480                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1041828                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1041829                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1041828                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1041829                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          268                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data     10924417                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     10924688                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          268                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data     10924417                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     10924688                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     41857767                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 1523265944237                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 1523307802004                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     41857767                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 1523265944237                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 1523307802004                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          269                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data     11966245                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     11966517                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          269                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data     11966245                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     11966517                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.996283                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.912936                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.912938                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.996283                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.912936                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.912938                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 156185.697761                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 139436.817932                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 139437.190518                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 156185.697761                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 139436.817932                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 139437.190518                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     16135079                       # number of writebacks
system.cpu3.l2cache.writebacks::total        16135079                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          268                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data     10924417                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     10924685                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          268                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data     10924417                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     10924685                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     41768523                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 1519628113376                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1519669881899                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     41768523                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 1519628113376                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1519669881899                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.996283                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.912936                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.912938                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.996283                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.912936                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.912938                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 155852.697761                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 139103.817932                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 139104.228808                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 155852.697761                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 139103.817932                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 139104.228808                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             16135079                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      2651607                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      2651607                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      2651607                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      2651607                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      9290380                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      9290380                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      9290380                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      9290380                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         3778                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         3778                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data           47                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total           47                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data       677988                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total       677988                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         3825                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         3825                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.012288                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.012288                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 14425.276596                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 14425.276596                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data           47                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total           47                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data       845487                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total       845487                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.012288                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.012288                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 17989.085106                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17989.085106                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       104910                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       104910                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data      2476659                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      2476659                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 352221340743                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 352221340743                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data      2581569                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      2581569                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.959362                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.959362                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 142216.324792                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 142216.324792                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data      2476659                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      2476659                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 351396613296                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 351396613296                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.959362                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.959362                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 141883.324792                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 141883.324792                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       936918                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       936919                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          268                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      8447758                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      8448029                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     41857767                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1171044603494                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 1171086461261                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          269                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      9384676                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      9384948                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.996283                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.900165                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.900168                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 156185.697761                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 138621.940105                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 138622.448060                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          268                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      8447758                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      8448026                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     41768523                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1168231500080                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 1168273268603                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.996283                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.900165                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.900168                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 155852.697761                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 138288.940105                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 138289.497286                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2252.098804                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          23912319                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        16137796                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.481759                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   267.443887                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.004294                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.000112                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    67.842219                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  1916.808291                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.065294                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.016563                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.467971                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.549829                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2717                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          688                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          832                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          829                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.663330                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       399114868                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      399114868                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 542479032945                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            32616308                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      20085222                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      31577042                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict          25185981                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               495                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              495                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            9838397                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           9838396                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       32616310                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     30880189                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     32819135                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     30892618                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     32783006                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               127374948                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1317462272                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1400463552                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1317992576                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1398913664                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               5434832064                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          34383698                       # Total snoops (count)
system.l3bus.snoopTraffic                   588653888                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           77255237                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 77255237    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             77255237                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          42940022772                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                7.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          6870459074                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          7297295382                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          6873127018                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          7289098419                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      1692798                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      2308997                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      1692564                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      2302308                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             7996667                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      1692798                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      2308997                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      1692564                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      2302308                       # number of overall hits
system.l3cache.overall_hits::total            7996667                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      8601763                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          268                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      8627124                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          278                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      8606138                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          268                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      8621911                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          34458040                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      8601763                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          268                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      8627124                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          278                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      8606138                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          268                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      8621911                       # number of overall misses
system.l3cache.overall_misses::total         34458040                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     41421202                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 1459217690894                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     37675619                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 1450628440789                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     40351939                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 1459345472069                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     40679613                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 1442274516958                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 5811626249083                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     41421202                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 1459217690894                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     37675619                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 1450628440789                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     40351939                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 1459345472069                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     40679613                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 1442274516958                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 5811626249083                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data     10294561                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          268                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data     10936121                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          278                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data     10298702                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          268                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data     10924219                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        42454707                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data     10294561                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          268                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data     10936121                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          278                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data     10298702                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          268                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data     10924219                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       42454707                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.835564                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.788865                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.835653                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.789247                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.811642                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.835564                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.788865                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.835653                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.789247                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.811642                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 150076.818841                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 169641.699137                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 140580.667910                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 168147.396605                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 145150.859712                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 169570.308083                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 151789.600746                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 167280.144385                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 168658.062069                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 150076.818841                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 169641.699137                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 140580.667910                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 168147.396605                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 145150.859712                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 169570.308083                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 151789.600746                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 167280.144385                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 168658.062069                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        9197717                       # number of writebacks
system.l3cache.writebacks::total              9197717                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      8601763                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          268                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      8627124                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          278                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      8606138                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          268                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      8621911                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     34458026                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      8601763                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          268                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      8627124                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          278                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      8606138                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          268                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      8621911                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     34458026                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     39583042                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 1401929949314                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     35890739                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1393171801609                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     38500459                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 1402028592989                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     38894733                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 1384852589698                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 5582135802583                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     39583042                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 1401929949314                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     35890739                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1393171801609                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     38500459                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 1402028592989                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     38894733                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 1384852589698                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 5582135802583                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.835564                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.788865                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.835653                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.789247                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.811642                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.835564                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.788865                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.835653                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.789247                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.811642                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 143416.818841                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 162981.699137                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 133920.667910                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 161487.397377                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 138490.859712                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 162910.308083                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 145129.600746                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 160620.144385                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 161998.130786                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 143416.818841                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 162981.699137                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 133920.667910                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 161487.397377                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 138490.859712                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 162910.308083                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 145129.600746                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 160620.144385                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 161998.130786                       # average overall mshr miss latency
system.l3cache.replacements                  34383698                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     10887505                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     10887505                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     10887505                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     10887505                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     31577042                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     31577042                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     31577042                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     31577042                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data          250                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data          245                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             495                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data          250                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data          245                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          495                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       225556                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       264351                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       225667                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       263357                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           978931                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data      2214662                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data      2215631                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data      2216069                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data      2213104                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        8859466                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 336344553312                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 338212378425                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 335980428007                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 337624684292                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 1348162044036                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data      2440218                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data      2479982                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data      2441736                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data      2476461                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      9838397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.907567                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.893406                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.907579                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.893656                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.900499                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 151871.731809                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 152648.332879                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 151610.995870                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 152557.080143                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 152171.930457                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data      2214662                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data      2215631                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data      2216069                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data      2213104                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      8859466                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 321594904392                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 323456275965                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 321221408467                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 322885411652                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 1289158000476                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.907567                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.893406                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.907579                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.893656                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.900499                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 145211.731809                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 145988.332879                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 144950.995870                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 145897.080143                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 145511.930457                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      1467242                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      2044646                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      1466897                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      2038951                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      7017736                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      6387101                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      6411493                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          278                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      6390069                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          268                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      6408807                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     25598574                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     41421202                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1122873137582                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     37675619                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1112416062364                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     40351939                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1123365044062                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     40679613                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1104649832666                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 4463464205047                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      7854343                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          268                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      8456139                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          278                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      7856966                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          268                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      8447758                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     32616310                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.813194                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.758206                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.813300                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.758640                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.784840                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 150076.818841                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 175803.253711                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 140580.667910                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 173503.435528                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 145150.859712                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 175798.578085                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 151789.600746                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 172364.346854                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 174363.783117                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      6387101                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      6411493                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          278                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      6390069                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          268                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      6408807                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     25598560                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     39583042                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1080335044922                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     35890739                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1069715525644                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     38500459                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1080807184522                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     38894733                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1061967178046                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 4292977802107                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.813194                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.758206                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.813300                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.758640                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.784839                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 143416.818841                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 169143.253711                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 133920.667910                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 166843.436567                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 138490.859712                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 169138.578085                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 145129.600746                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 165704.346854                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 167703.878738                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64960.209392                       # Cycle average of tags in use
system.l3cache.tags.total_refs               50461709                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             42440962                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.188986                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18219194581653                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64960.209392                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.991214                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.991214                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        60102                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1739                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6635                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        22685                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        29043                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.917084                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1401156946                       # Number of tag accesses
system.l3cache.tags.data_accesses          1401156946                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   9197717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   8601437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   8626902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   8605824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   8621636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.045914127104                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       574150                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       574150                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            50559470                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8742617                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    34458026                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9197717                       # Number of write requests accepted
system.mem_ctrls.readBursts                  34458026                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9197717                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1137                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       9.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      62.38                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        61                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              34458026                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9197717                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1965066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3031944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3696452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3783154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3277660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2705545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2140463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1667718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1268831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1014483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 841573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 733727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 664136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 621538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 592577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 572804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 559087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 549940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 543022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 533288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 518500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 496210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 465621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 425586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 378262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 326903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 273201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 220909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 172699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 131296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                  95935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  67624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                  45350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                  30013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                  19068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                  11575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                   6853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                   3934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                   2099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                   1092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                    547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                    289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                    148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                     93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  81139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 164219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 261759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 358740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 441898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 505460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 551197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 582190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 605528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 623837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 637705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 644669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 649321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 656479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 642397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 188276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 115577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  77413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  54796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  41108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  32223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  26362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  22363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  19497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  17494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  15659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  14338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  13259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  12484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  11941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  11640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  11316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  11387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  11427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  11670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  12019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  12378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  12773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  13174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  13639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  14092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  14382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  14983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  23145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  35519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  46968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  54488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  59041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  61292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  62132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 62263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 62205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 61991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 61608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 61169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 60833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 60311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 59925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 60568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 22455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  8591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  3818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    71                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       574150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.013737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3397.181310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       574141    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-229375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-393215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::491520-524287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::557056-589823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.57286e+06-1.60563e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.83501e+06-1.86778e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        574150                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       574150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.017094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.354523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           570281     99.33%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1099      0.19%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1135      0.20%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              682      0.12%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              392      0.07%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              208      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              138      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               73      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               45      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::77                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::89                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        574150                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   72768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              2205313664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            588653888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4065.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1085.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  542478907404                       # Total gap between requests
system.mem_ctrls.avgGap                      12426.29                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    550491968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        17152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    552121664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        17792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    550772736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    551784704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    588650624                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 32561.626476670066                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1014770937.523947596550                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 31617.811216476730                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1017775101.497143030167                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 32797.580291718397                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1015288502.217256188393                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 31617.811216476730                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1017153953.079028248787                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1085112191.120174169540                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      8601763                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          268                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      8627124                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          278                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      8606138                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          268                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      8621911                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      9197717                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     29227820                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 1079110960038                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     25837515                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 1069481649281                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     28073465                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 1079069214182                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     28840255                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 1061351627019                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 33423187309565                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    105897.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    125452.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     96408.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    123967.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    100983.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    125383.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    107612.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    123099.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3633856.89                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         26343200                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets             137876                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 328686                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            6                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            6                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            9                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            7                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    550512832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        17152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    552135872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        17792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    550792832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    551802304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    2205314496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        17792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        70272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    588653888                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    588653888                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      8601763                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          268                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      8627123                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          278                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      8606138                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          268                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      8621911                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       34458039                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      9197717                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       9197717                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        32562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   1014809398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        31618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   1017801292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        32798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   1015325547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst        31618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1017186397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4065252881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        32562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        31618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        32798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst        31618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       129539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1085118208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1085118208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1085118208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        32562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   1014809398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        31618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   1017801292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        32798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   1015325547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst        31618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1017186397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5150371089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             34456888                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             9197666                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1086600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1087777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1058382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1073201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1059725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1061975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1072336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1065796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1081485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1078173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1079546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1080288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1078403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1077679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1080518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1086500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      1103085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      1101531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      1063583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      1066840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      1069681                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      1080154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      1082825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      1086192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      1098811                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      1100577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      1083803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      1075369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      1050709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      1049624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      1067470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      1068250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       286345                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       288476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       283141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       286718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       283811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       285687                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       286505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       287579                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       289341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       289755                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       287447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       288954                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       286924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       288448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       287635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       289663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       290686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       291682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       285851                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       287666                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       286556                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       289429                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       287246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       289034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       291551                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       293110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       287393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       287600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       282151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       283179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       283463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       284640                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            3686405544679                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          114810350816                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       4289125429575                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               106986.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          124478.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            15169395                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            2141956                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            44.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           23.29                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     26343203                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   106.057394                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.075388                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   111.884175                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     18532415     70.35%     70.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      6018273     22.85%     93.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       991934      3.77%     96.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       313525      1.19%     98.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       159042      0.60%     98.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        89574      0.34%     99.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        56763      0.22%     99.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        42451      0.16%     99.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       139226      0.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     26343203                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            2205240832                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          588650624                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4065.117089                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1085.112191                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   26.81                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               21.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               39.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    82157917042.658188                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    109227897401.578598                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   144936586870.117523                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  34569390870.332535                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 193404258267.323669                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 457334883523.690918                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2731860002.729442                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1024362793978.764771                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1888.299291                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    199479240                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  48861211712                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 493418341993                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           25598573                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      9197717                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25185981                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8859466                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8859466                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       25598574                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port    103299777                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total    103299777                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              103299777                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2793968384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2793968384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2793968384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          34458040                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                34458040    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            34458040                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         35176005549                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               6.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        62855104482                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       36890114                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     34456948                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       611544                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     19962403                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19956793                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.971897                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         916439                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       913451                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       900020                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        13431                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          243                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    135472851                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1041                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       611258                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1610396718                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.277452                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.294548                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1504219011     93.41%     93.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     37367604      2.32%     95.73% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5368407      0.33%     96.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9269579      0.58%     96.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4     10306590      0.64%     97.28% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3214607      0.20%     97.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3865856      0.24%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3879729      0.24%     97.96% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     32905335      2.04%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1610396718                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249896914                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     446808469                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          107908237                       # Number of memory references committed
system.switch_cpus0.commit.loads             80207548                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          23606038                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         287041051                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          242551943                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       832945                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       267803      0.06%      0.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    187256579     41.91%     41.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     41.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     41.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     72676114     16.27%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     28556157      6.39%     64.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp     29484339      6.60%     71.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      5674029      1.27%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14931851      3.34%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     16927554      3.79%     79.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7919876      1.77%     81.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     63279994     14.16%     95.57% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19780813      4.43%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    446808469                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     32905335                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15437802                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1529535418                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         52491135                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     29862909                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1694034                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17735053                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          393                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     625794388                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         2432                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          124090818                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           65092438                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              2728000                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               329558                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       853797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             359950022                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           36890114                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     21773252                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1626470110                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        3388826                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           99                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles         2888                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         46430436                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1629021307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.422247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.664659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1514471194     92.97%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4927260      0.30%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        12904982      0.79%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7638171      0.47%     94.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         6715848      0.41%     94.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        10235310      0.63%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         6401806      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         8066321      0.50%     96.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        57660415      3.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1629021307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.022645                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.220955                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           46430622                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  214                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            1086934                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       35991021                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1355                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         7827                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      38957679                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      7471397                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8368                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 542479043934                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1694034                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        26944604                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      903819561                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         68964228                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    627598871                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     611783893                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      8964468                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents     143363010                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     281339733                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     308159953                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    624912262                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1461373375                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       606875471                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        384869655                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    472316701                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       152595393                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        164947013                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              2145774979                       # The number of ROB reads
system.switch_cpus0.rob.writes             1183195266                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249896914                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          446808469                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       33622084                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     31916527                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       529320                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     18496018                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       18492289                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.979839                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         700894                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       707420                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       695179                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        12241                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          187                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    129651708                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          486                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       529071                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1611203033                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.255567                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.243137                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1512705897     93.89%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     35057557      2.18%     96.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5064944      0.31%     96.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      8730601      0.54%     96.92% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      9149500      0.57%     97.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3066026      0.19%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3642707      0.23%     97.90% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3679620      0.23%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     30106181      1.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1611203033                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    231053933                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     411770408                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           99335419                       # Number of memory references committed
system.switch_cpus1.commit.loads             74164999                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                 40                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          21144953                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         268916695                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          220251010                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       662133                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       129933      0.03%      0.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    170543365     41.42%     41.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     67783746     16.46%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        26004      0.01%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     26909120      6.53%     64.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp     27752708      6.74%     71.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      5216217      1.27%     72.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     14073896      3.42%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15009664      3.65%     79.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6794429      1.65%     81.17% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     59155335     14.37%     95.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     18375991      4.46%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    411770408                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     30106181                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        14588282                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1536650416                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         47733415                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     28472694                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1582817                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     16373903                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     582293213                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         1526                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          116785367                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           61633633                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              2705653                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               327695                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       787773                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             336217836                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           33622084                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     19888362                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1626656600                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        3166140                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          177                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         43325019                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          183                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1629027627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.394373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.611246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1521839663     93.42%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4668185      0.29%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        12144985      0.75%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7074129      0.43%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         6416283      0.39%     95.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         9518960      0.58%     95.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         6174663      0.38%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         7569539      0.46%     96.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        53621220      3.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1629027627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.020639                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.206387                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           43325064                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   73                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             788684                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       34751469                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          737                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         4383                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      37776863                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      7351371                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          9247                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 542479043934                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1582817                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        25718526                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      888891033                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         63213827                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    649621421                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     569039037                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      8768053                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents     156040029                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     295546608                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     315563170                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    581187344                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1359286330                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       562566210                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        361438378                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    436011981                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       145175241                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        159667762                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              2108862260                       # The number of ROB reads
system.switch_cpus1.rob.writes             1100673925                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        231053933                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          411770408                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       36915399                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     34475922                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       611843                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     19972317                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       19966710                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.971926                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         919619                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       916614                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       903095                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        13519                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          230                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    135526879                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1042                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       611587                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1610387298                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.277568                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.295155                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1504572958     93.43%     93.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     37097461      2.30%     95.73% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      4970820      0.31%     96.04% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9319349      0.58%     96.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4     10433167      0.65%     97.27% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3193299      0.20%     97.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      4065676      0.25%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3974476      0.25%     97.97% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     32760092      2.03%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1610387298                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     446992435                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          107949271                       # Number of memory references committed
system.switch_cpus2.commit.loads             80236816                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          23624430                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         287099445                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          242688981                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       836070                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       267809      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    187368802     41.92%     41.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     72687698     16.26%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     28564268      6.39%     64.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp     29488972      6.60%     71.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      5675767      1.27%     72.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     14936488      3.34%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     16947031      3.79%     79.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      7929960      1.77%     81.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     63289785     14.16%     95.57% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19782495      4.43%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    446992435                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     32760092                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        15311509                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1529620842                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         52826856                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     29565379                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1694785                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17744270                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          386                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     626059330                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         2400                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          124218782                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           65133266                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              2728254                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               329645                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       849180                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             360092631                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           36915399                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     21789424                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1626469610                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3390308                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          120                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         5316                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         46460889                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          186                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1629019380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.422425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.665212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1514510029     92.97%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4869787      0.30%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        12897727      0.79%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7620067      0.47%     94.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6696761      0.41%     94.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        10212229      0.63%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         6393755      0.39%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         8149550      0.50%     96.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        57669475      3.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1629019380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.022660                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.221042                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           46461090                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  229                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            1088699                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       36012478                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1364                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         7421                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      38987149                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      7548724                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          8435                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 542479043934                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1694785                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        26831108                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      891173960                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         68990635                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    640328883                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     612043539                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      9005592                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents     142358881                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     293989552                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     308369640                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    625177473                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1462048926                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       607226137                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        384917925                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    472518032                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       152659208                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        164428020                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              2146137928                       # The number of ROB reads
system.switch_cpus2.rob.writes             1183678925                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          446992435                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       33241488                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     31625379                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       521084                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18324181                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18320646                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.980709                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         675218                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       682958                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       671136                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        11822                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          210                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    129081833                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          438                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       520846                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1611270426                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.253158                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.233167                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1512646288     93.88%     93.88% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     35624238      2.21%     96.09% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4799632      0.30%     96.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      8768133      0.54%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9774947      0.61%     97.54% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2932835      0.18%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3709843      0.23%     97.95% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3761016      0.23%     98.18% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     29253494      1.82%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1611270426                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    228998305                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     407905986                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           98385702                       # Number of memory references committed
system.switch_cpus3.commit.loads             73504849                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                 40                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          20857677                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         267031237                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          217705788                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       640823                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       111164      0.03%      0.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    168649211     41.35%     41.37% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     41.37% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     41.37% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     67263106     16.49%     57.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     57.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     57.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     57.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     57.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     57.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     57.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     57.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        22270      0.01%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     26743858      6.56%     64.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp     27577581      6.76%     71.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      5165140      1.27%     72.45% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     13987954      3.43%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     14783347      3.62%     79.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6656633      1.63%     81.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     58721502     14.40%     95.53% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     18224220      4.47%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    407905986                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     29253494                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        14697760                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1537205483                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         46741955                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     28801614                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1572981                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     16214936                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          253                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     577661363                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         1429                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          115548365                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           61305904                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              2704962                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               327625                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       777462                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             333736935                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           33241488                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     19667000                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1626668959                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3146446                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          145                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         43005658                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          188                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1629019796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.391433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.605066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1522623800     93.47%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4498671      0.28%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        12101366      0.74%     94.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         7068751      0.43%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6429222      0.39%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         9478802      0.58%     95.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6174583      0.38%     96.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         7570822      0.46%     96.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        53073779      3.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1629019796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.020405                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.204864                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           43005697                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   68                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18761641287957                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             747658                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       34660538                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          629                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         3789                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      37701370                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      6924634                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          8770                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 542479043934                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1572981                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        25742007                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      893665545                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         62634826                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    645404434                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     564464020                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      8749229                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents     146203105                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     290314895                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     316973550                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    576488195                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1348383919                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       557786334                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        359058600                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    432033057                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       144455038                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        160003278                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              2105363019                       # The number of ROB reads
system.switch_cpus3.rob.writes             1091729912                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        228998305                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          407905986                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
