// -----------------------------------------------------------------------------
// Simulation: Final_GSIM
// -----------------------------------------------------------------------------

// testbench
// -----------------------------------------------------------------------------
../00_TESTBED/testbench.v
/home/raid7_2/course/cvsd/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v


// design files
// -----------------------------------------------------------------------------
../02_SYN/Netlist/GSIM_syn.v
