
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jz2292' on host 'en-ec-brg-zhang-xcel.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Fri Dec 08 06:27:30 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3'
Sourcing Tcl script 'Bert_layer_dataflow_region_3.tcl'
INFO: [HLS 200-1510] Running: open_project Bert_layer_dataflow_region_3 
INFO: [HLS 200-10] Creating and opening project '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3'.
INFO: [HLS 200-1510] Running: set_top Bert_layer_dataflow_region_3 
INFO: [HLS 200-1510] Running: add_files /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp -cflags  -I /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L 
INFO: [HLS 200-10] Adding design file '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname Bert_layer_dataflow_region_3 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Analyzing design file '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:51:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:92:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:144:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:195:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:247:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:436:28)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:436:35)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.53 seconds. CPU system time: 2.74 seconds. Elapsed time: 33.35 seconds; current allocated memory: 464.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_1' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:189:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_1' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:98:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_2' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:102:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_138_1' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:138:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_1' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:57:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:61:20)
INFO: [HLS 214-186] Unrolling loop 'l_gemm' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:196:10) in function 'Linear_layer_ds2' completely with a factor of 4 (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:174:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_1' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:189:27) in function 'Linear_layer_ds2' completely with a factor of 4 (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:174:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_3' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:107:23) in function 'systolic_array_ds2' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_1' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:98:20) in function 'systolic_array_ds2' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_2' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:102:21) in function 'systolic_array_ds2' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'l_gemm' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:145:10) in function 'Linear_layer_ds1' completely with a factor of 4 (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_1' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:138:27) in function 'Linear_layer_ds1' completely with a factor of 4 (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_3' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:66:22) in function 'systolic_array_ds1' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_1' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:57:20) in function 'systolic_array_ds1' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:61:20) in function 'systolic_array_ds1' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:40:0)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:48:13)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:124:15)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:127:25)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:131:26)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:175:15)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:178:25)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:182:26)
INFO: [HLS 214-248] Applying array_partition to 'block_w_ds1_loader': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:420:29)
INFO: [HLS 214-248] Applying array_partition to 'block_w_ds2_loader': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:423:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_17' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_18' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_19' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_20' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_21' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_22' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_23' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_24' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_25' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_26' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_27' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_28' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_29' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_30' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_31' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:41:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_16' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_17' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_18' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_19' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_20' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_21' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_22' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_23' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_24' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_25' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_26' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_27' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_28' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_29' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_30' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_31' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:42:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_17' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_18' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_19' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_20' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_21' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_22' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_23' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_24' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_25' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_26' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_27' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_28' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_29' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_30' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_31' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_16' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_17' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_18' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_19' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_20' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_21' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_22' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_23' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_24' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_25' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_26' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_27' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_28' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_29' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_30' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_31' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_w_ds1_loader_0' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:420:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_w_ds1_loader_1' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:420:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_w_ds1_loader_2' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:420:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_w_ds1_loader_3' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:420:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_w_ds2_loader_0' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:423:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_w_ds2_loader_1' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:423:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_w_ds2_loader_2' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:423:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_w_ds2_loader_3' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:423:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:127:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:127:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:127:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:127:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 64-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:131:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 64-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:131:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 64-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:131:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 64-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:131:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:178:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:178:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:178:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:178:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 64-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:182:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 64-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:182:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 64-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:182:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 64-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:182:26)
INFO: [HLS 214-241] Aggregating maxi variable 'w_ds2_addr_3' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:386:0)
INFO: [HLS 214-241] Aggregating maxi variable 'w_ds2_addr_2' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:386:0)
INFO: [HLS 214-241] Aggregating maxi variable 'w_ds2_addr_1' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:386:0)
INFO: [HLS 214-241] Aggregating maxi variable 'w_ds2_addr_0' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:386:0)
INFO: [HLS 214-241] Aggregating maxi variable 'w_ds1_addr_3' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:386:0)
INFO: [HLS 214-241] Aggregating maxi variable 'w_ds1_addr_2' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:386:0)
INFO: [HLS 214-241] Aggregating maxi variable 'w_ds1_addr_1' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:386:0)
INFO: [HLS 214-241] Aggregating maxi variable 'w_ds1_addr_0' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:386:0)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 512 in loop 'block_w_ds1_load'(/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:248:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:248:24)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 512 in loop 'block_w_ds1_load'(/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:248:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:248:24)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 512 in loop 'block_w_ds1_load'(/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:248:20) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:248:24)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 512 in loop 'block_w_ds1_load'(/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:248:20) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:248:24)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 512 in loop 'block_w_ds2_load'(/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:262:23) has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:262:27)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 512 in loop 'block_w_ds2_load'(/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:262:23) has been inferred on bundle 'gmem5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:262:27)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 512 in loop 'block_w_ds2_load'(/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:262:23) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:262:27)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 512 in loop 'block_w_ds2_load'(/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:262:23) has been inferred on bundle 'gmem7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:262:27)
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 512 has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:361:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'input_loader_ds1_res1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'input_loader_ds1_res1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'input_loader_ds1_res1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'input_loader_ds1_res1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'weight_loader_r3.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_ds1.144.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_ds1.144.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_ds1.144.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_ds1.145.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_ds1.145.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_ds1.145.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_ds1.146.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_ds1.146.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_ds1.146.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Linear_layer_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'Linear_layer_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Gelu_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_ds2.13.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_ds2.13.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_ds2.13.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_ds2.14.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_ds2.14.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_ds2.14.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_ds2.15.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_ds2.15.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_ds2.15.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Linear_layer_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'Linear_layer_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 26.76 seconds. CPU system time: 6.8 seconds. Elapsed time: 35.64 seconds; current allocated memory: 464.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 464.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 14.3 seconds. CPU system time: 0.24 seconds. Elapsed time: 14.6 seconds; current allocated memory: 656.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 17.69 seconds. CPU system time: 0.35 seconds. Elapsed time: 18.11 seconds; current allocated memory: 944.188 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_block_w_ds1_load_proc' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:249) to a process function for dataflow in function 'weight_loader_r3.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_block_w_ds2_load_proc' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:263) to a process function for dataflow in function 'weight_loader_r3.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_ds1.144.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_ds1.144.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_ds1.145.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_ds1.145.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_ds1.146.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_ds1.146.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_ds2.13.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_ds2.13.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_ds2.14.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_ds2.14.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_ds2.15.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_ds2.15.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_ds2.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_ds2.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_147_2' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:147)  to a process function for dataflow in function 'Linear_layer_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_147_2' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:147)  to a process function for dataflow in function 'Linear_layer_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_147_2' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:147)  to a process function for dataflow in function 'Linear_layer_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_147_2' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:147)  to a process function for dataflow in function 'Linear_layer_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:155)  to a process function for dataflow in function 'Linear_layer_ds1.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:145)  of function 'Linear_layer_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_198_2' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:198)  to a process function for dataflow in function 'Linear_layer_ds2.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_198_2' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:198)  to a process function for dataflow in function 'Linear_layer_ds2.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_198_2' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:198)  to a process function for dataflow in function 'Linear_layer_ds2.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_198_2' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:198)  to a process function for dataflow in function 'Linear_layer_ds2.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:206)  to a process function for dataflow in function 'Linear_layer_ds2.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:196)  of function 'Linear_layer_ds2.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'weight_loader_r3.1' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:247:1), detected/extracted 2 process function(s): 
	 'weight_loader_r3.1_Loop_block_w_ds1_load_proc10'
	 'weight_loader_r3.1_Loop_block_w_ds2_load_proc11'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_ds1.144.1' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:43:1), detected/extracted 66 process function(s): 
	 'systolic_array_ds1.144.1_Block_entry2_proc'
	 'systolic_array_ds1.144.1_Loop_data_load_AB_proc12'
	 'PE_int8_int16_r3.147.1'
	 'PE_int8_int16_r3.148.1'
	 'PE_int8_int16_r3.149.1'
	 'PE_int8_int16_r3.150.1'
	 'PE_int8_int16_r3.151.1'
	 'PE_int8_int16_r3.152.1'
	 'PE_int8_int16_r3.153.1'
	 'PE_int8_int16_r3.154.1'
	 'PE_int8_int16_r3.155.1'
	 'PE_int8_int16_r3.156.1'
	 'PE_int8_int16_r3.157.1'
	 'PE_int8_int16_r3.158.1'
	 'PE_int8_int16_r3.159.1'
	 'PE_int8_int16_r3.160.1'
	 'PE_int8_int16_r3.161.1'
	 'PE_int8_int16_r3.162.1'
	 'PE_int8_int16_r3.163.1'
	 'PE_int8_int16_r3.164.1'
	 'PE_int8_int16_r3.165.1'
	 'PE_int8_int16_r3.166.1'
	 'PE_int8_int16_r3.167.1'
	 'PE_int8_int16_r3.168.1'
	 'PE_int8_int16_r3.169.1'
	 'PE_int8_int16_r3.170.1'
	 'PE_int8_int16_r3.171.1'
	 'PE_int8_int16_r3.172.1'
	 'PE_int8_int16_r3.173.1'
	 'PE_int8_int16_r3.174.1'
	 'PE_int8_int16_r3.175.1'
	 'PE_int8_int16_r3.176.1'
	 'PE_int8_int16_r3.177.1'
	 'PE_int8_int16_r3.178.1'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit34_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit35_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit36_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit37_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit38_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit39_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit40_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit41_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit42_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit43_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit44_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit45_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit46_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit47_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit48_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit49_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit50_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit51_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit52_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit53_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit54_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit55_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit56_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit57_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit58_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit59_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit60_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit61_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit62_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit63_proc'
	 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit64_proc'
	 'systolic_array_ds1.144.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_ds1.145.1' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:43:1), detected/extracted 66 process function(s): 
	 'systolic_array_ds1.145.1_Block_entry2_proc'
	 'systolic_array_ds1.145.1_Loop_data_load_AB_proc13'
	 'PE_int8_int16_r3.179.1'
	 'PE_int8_int16_r3.180.1'
	 'PE_int8_int16_r3.181.1'
	 'PE_int8_int16_r3.182.1'
	 'PE_int8_int16_r3.183.1'
	 'PE_int8_int16_r3.184.1'
	 'PE_int8_int16_r3.185.1'
	 'PE_int8_int16_r3.186.1'
	 'PE_int8_int16_r3.187.1'
	 'PE_int8_int16_r3.188.1'
	 'PE_int8_int16_r3.189.1'
	 'PE_int8_int16_r3.190.1'
	 'PE_int8_int16_r3.191.1'
	 'PE_int8_int16_r3.192.1'
	 'PE_int8_int16_r3.193.1'
	 'PE_int8_int16_r3.194.1'
	 'PE_int8_int16_r3.195.1'
	 'PE_int8_int16_r3.196.1'
	 'PE_int8_int16_r3.197.1'
	 'PE_int8_int16_r3.198.1'
	 'PE_int8_int16_r3.199.1'
	 'PE_int8_int16_r3.200.1'
	 'PE_int8_int16_r3.201.1'
	 'PE_int8_int16_r3.202.1'
	 'PE_int8_int16_r3.203.1'
	 'PE_int8_int16_r3.204.1'
	 'PE_int8_int16_r3.205.1'
	 'PE_int8_int16_r3.206.1'
	 'PE_int8_int16_r3.207.1'
	 'PE_int8_int16_r3.208.1'
	 'PE_int8_int16_r3.209.1'
	 'PE_int8_int16_r3.210.1'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit34_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit35_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit36_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit37_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit38_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit39_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit40_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit41_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit42_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit43_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit44_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit45_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit46_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit47_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit48_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit49_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit50_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit51_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit52_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit53_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit54_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit55_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit56_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit57_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit58_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit59_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit60_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit61_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit62_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit63_proc'
	 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit64_proc'
	 'systolic_array_ds1.145.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_ds1.146.1' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:43:1), detected/extracted 66 process function(s): 
	 'systolic_array_ds1.146.1_Block_entry2_proc'
	 'systolic_array_ds1.146.1_Loop_data_load_AB_proc14'
	 'PE_int8_int16_r3.211.1'
	 'PE_int8_int16_r3.212.1'
	 'PE_int8_int16_r3.213.1'
	 'PE_int8_int16_r3.214.1'
	 'PE_int8_int16_r3.215.1'
	 'PE_int8_int16_r3.216.1'
	 'PE_int8_int16_r3.217.1'
	 'PE_int8_int16_r3.218.1'
	 'PE_int8_int16_r3.219.1'
	 'PE_int8_int16_r3.220.1'
	 'PE_int8_int16_r3.221.1'
	 'PE_int8_int16_r3.222.1'
	 'PE_int8_int16_r3.223.1'
	 'PE_int8_int16_r3.224.1'
	 'PE_int8_int16_r3.225.1'
	 'PE_int8_int16_r3.226.1'
	 'PE_int8_int16_r3.227.1'
	 'PE_int8_int16_r3.228.1'
	 'PE_int8_int16_r3.229.1'
	 'PE_int8_int16_r3.230.1'
	 'PE_int8_int16_r3.231.1'
	 'PE_int8_int16_r3.232.1'
	 'PE_int8_int16_r3.233.1'
	 'PE_int8_int16_r3.234.1'
	 'PE_int8_int16_r3.235.1'
	 'PE_int8_int16_r3.236.1'
	 'PE_int8_int16_r3.237.1'
	 'PE_int8_int16_r3.238.1'
	 'PE_int8_int16_r3.239.1'
	 'PE_int8_int16_r3.240.1'
	 'PE_int8_int16_r3.241.1'
	 'PE_int8_int16_r3.242.1'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit34_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit35_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit36_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit37_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit38_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit39_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit40_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit41_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit42_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit43_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit44_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit45_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit46_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit47_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit48_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit49_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit50_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit51_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit52_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit53_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit54_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit55_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit56_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit57_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit58_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit59_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit60_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit61_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit62_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit63_proc'
	 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit64_proc'
	 'systolic_array_ds1.146.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_ds1.1' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:43:1), detected/extracted 66 process function(s): 
	 'systolic_array_ds1.1_Block_entry2_proc'
	 'systolic_array_ds1.1_Loop_data_load_AB_proc15'
	 'PE_int8_int16_r3.243.1'
	 'PE_int8_int16_r3.244.1'
	 'PE_int8_int16_r3.245.1'
	 'PE_int8_int16_r3.246.1'
	 'PE_int8_int16_r3.247.1'
	 'PE_int8_int16_r3.248.1'
	 'PE_int8_int16_r3.249.1'
	 'PE_int8_int16_r3.250.1'
	 'PE_int8_int16_r3.251.1'
	 'PE_int8_int16_r3.252.1'
	 'PE_int8_int16_r3.253.1'
	 'PE_int8_int16_r3.254.1'
	 'PE_int8_int16_r3.255.1'
	 'PE_int8_int16_r3.256.1'
	 'PE_int8_int16_r3.257.1'
	 'PE_int8_int16_r3.258.1'
	 'PE_int8_int16_r3.259.1'
	 'PE_int8_int16_r3.260.1'
	 'PE_int8_int16_r3.261.1'
	 'PE_int8_int16_r3.262.1'
	 'PE_int8_int16_r3.263.1'
	 'PE_int8_int16_r3.264.1'
	 'PE_int8_int16_r3.265.1'
	 'PE_int8_int16_r3.266.1'
	 'PE_int8_int16_r3.267.1'
	 'PE_int8_int16_r3.268.1'
	 'PE_int8_int16_r3.269.1'
	 'PE_int8_int16_r3.270.1'
	 'PE_int8_int16_r3.271.1'
	 'PE_int8_int16_r3.272.1'
	 'PE_int8_int16_r3.273.1'
	 'PE_int8_int16_r3.1'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit34_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit35_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit36_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit37_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit38_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit39_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit40_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit41_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit42_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit43_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit44_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit45_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit46_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit47_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit48_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit49_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit50_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit51_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit52_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit53_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit54_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit55_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit56_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit57_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit58_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit59_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit60_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit61_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit62_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit63_proc'
	 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit64_proc'
	 'systolic_array_ds1.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:128:13), detected/extracted 9 process function(s): 
	 'VITIS_LOOP_147_2_proc'
	 'systolic_array_ds1.144.1'
	 'VITIS_LOOP_147_2_proc20'
	 'systolic_array_ds1.145.1'
	 'VITIS_LOOP_147_2_proc21'
	 'systolic_array_ds1.146.1'
	 'VITIS_LOOP_147_2_proc22'
	 'systolic_array_ds1.1'
	 'l_bias_scale_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_ds2.13.1' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:84:1), detected/extracted 66 process function(s): 
	 'systolic_array_ds2.13.1_Block_entry2_proc'
	 'systolic_array_ds2.13.1_Loop_data_load_AB_proc16'
	 'PE_int8_int16_r3.16.1'
	 'PE_int8_int16_r3.17.1'
	 'PE_int8_int16_r3.18.1'
	 'PE_int8_int16_r3.19.1'
	 'PE_int8_int16_r3.20.1'
	 'PE_int8_int16_r3.21.1'
	 'PE_int8_int16_r3.22.1'
	 'PE_int8_int16_r3.23.1'
	 'PE_int8_int16_r3.24.1'
	 'PE_int8_int16_r3.25.1'
	 'PE_int8_int16_r3.26.1'
	 'PE_int8_int16_r3.27.1'
	 'PE_int8_int16_r3.28.1'
	 'PE_int8_int16_r3.29.1'
	 'PE_int8_int16_r3.30.1'
	 'PE_int8_int16_r3.31.1'
	 'PE_int8_int16_r3.32.1'
	 'PE_int8_int16_r3.33.1'
	 'PE_int8_int16_r3.34.1'
	 'PE_int8_int16_r3.35.1'
	 'PE_int8_int16_r3.36.1'
	 'PE_int8_int16_r3.37.1'
	 'PE_int8_int16_r3.38.1'
	 'PE_int8_int16_r3.39.1'
	 'PE_int8_int16_r3.40.1'
	 'PE_int8_int16_r3.41.1'
	 'PE_int8_int16_r3.42.1'
	 'PE_int8_int16_r3.43.1'
	 'PE_int8_int16_r3.44.1'
	 'PE_int8_int16_r3.45.1'
	 'PE_int8_int16_r3.46.1'
	 'PE_int8_int16_r3.47.1'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit34_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit35_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit36_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit37_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit38_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit39_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit40_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit41_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit42_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit43_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit44_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit45_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit46_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit47_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit48_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit49_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit50_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit51_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit52_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit53_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit54_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit55_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit56_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit57_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit58_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit59_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit60_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit61_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit62_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit63_proc'
	 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit64_proc'
	 'systolic_array_ds2.13.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_ds2.14.1' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:84:1), detected/extracted 66 process function(s): 
	 'systolic_array_ds2.14.1_Block_entry2_proc'
	 'systolic_array_ds2.14.1_Loop_data_load_AB_proc17'
	 'PE_int8_int16_r3.48.1'
	 'PE_int8_int16_r3.49.1'
	 'PE_int8_int16_r3.50.1'
	 'PE_int8_int16_r3.51.1'
	 'PE_int8_int16_r3.52.1'
	 'PE_int8_int16_r3.53.1'
	 'PE_int8_int16_r3.54.1'
	 'PE_int8_int16_r3.55.1'
	 'PE_int8_int16_r3.56.1'
	 'PE_int8_int16_r3.57.1'
	 'PE_int8_int16_r3.58.1'
	 'PE_int8_int16_r3.59.1'
	 'PE_int8_int16_r3.60.1'
	 'PE_int8_int16_r3.61.1'
	 'PE_int8_int16_r3.62.1'
	 'PE_int8_int16_r3.63.1'
	 'PE_int8_int16_r3.64.1'
	 'PE_int8_int16_r3.65.1'
	 'PE_int8_int16_r3.66.1'
	 'PE_int8_int16_r3.67.1'
	 'PE_int8_int16_r3.68.1'
	 'PE_int8_int16_r3.69.1'
	 'PE_int8_int16_r3.70.1'
	 'PE_int8_int16_r3.71.1'
	 'PE_int8_int16_r3.72.1'
	 'PE_int8_int16_r3.73.1'
	 'PE_int8_int16_r3.74.1'
	 'PE_int8_int16_r3.75.1'
	 'PE_int8_int16_r3.76.1'
	 'PE_int8_int16_r3.77.1'
	 'PE_int8_int16_r3.78.1'
	 'PE_int8_int16_r3.79.1'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit34_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit35_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit36_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit37_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit38_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit39_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit40_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit41_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit42_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit43_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit44_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit45_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit46_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit47_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit48_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit49_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit50_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit51_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit52_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit53_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit54_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit55_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit56_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit57_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit58_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit59_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit60_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit61_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit62_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit63_proc'
	 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit64_proc'
	 'systolic_array_ds2.14.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_ds2.15.1' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:84:1), detected/extracted 66 process function(s): 
	 'systolic_array_ds2.15.1_Block_entry2_proc'
	 'systolic_array_ds2.15.1_Loop_data_load_AB_proc18'
	 'PE_int8_int16_r3.80.1'
	 'PE_int8_int16_r3.81.1'
	 'PE_int8_int16_r3.82.1'
	 'PE_int8_int16_r3.83.1'
	 'PE_int8_int16_r3.84.1'
	 'PE_int8_int16_r3.85.1'
	 'PE_int8_int16_r3.86.1'
	 'PE_int8_int16_r3.87.1'
	 'PE_int8_int16_r3.88.1'
	 'PE_int8_int16_r3.89.1'
	 'PE_int8_int16_r3.90.1'
	 'PE_int8_int16_r3.91.1'
	 'PE_int8_int16_r3.92.1'
	 'PE_int8_int16_r3.93.1'
	 'PE_int8_int16_r3.94.1'
	 'PE_int8_int16_r3.95.1'
	 'PE_int8_int16_r3.96.1'
	 'PE_int8_int16_r3.97.1'
	 'PE_int8_int16_r3.98.1'
	 'PE_int8_int16_r3.99.1'
	 'PE_int8_int16_r3.100.1'
	 'PE_int8_int16_r3.101.1'
	 'PE_int8_int16_r3.102.1'
	 'PE_int8_int16_r3.103.1'
	 'PE_int8_int16_r3.104.1'
	 'PE_int8_int16_r3.105.1'
	 'PE_int8_int16_r3.106.1'
	 'PE_int8_int16_r3.107.1'
	 'PE_int8_int16_r3.108.1'
	 'PE_int8_int16_r3.109.1'
	 'PE_int8_int16_r3.110.1'
	 'PE_int8_int16_r3.111.1'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit34_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit35_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit36_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit37_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit38_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit39_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit40_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit41_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit42_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit43_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit44_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit45_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit46_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit47_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit48_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit49_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit50_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit51_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit52_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit53_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit54_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit55_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit56_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit57_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit58_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit59_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit60_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit61_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit62_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit63_proc'
	 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit64_proc'
	 'systolic_array_ds2.15.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_ds2.1' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:84:1), detected/extracted 66 process function(s): 
	 'systolic_array_ds2.1_Block_entry2_proc'
	 'systolic_array_ds2.1_Loop_data_load_AB_proc19'
	 'PE_int8_int16_r3.112.1'
	 'PE_int8_int16_r3.113.1'
	 'PE_int8_int16_r3.114.1'
	 'PE_int8_int16_r3.115.1'
	 'PE_int8_int16_r3.116.1'
	 'PE_int8_int16_r3.117.1'
	 'PE_int8_int16_r3.118.1'
	 'PE_int8_int16_r3.119.1'
	 'PE_int8_int16_r3.120.1'
	 'PE_int8_int16_r3.121.1'
	 'PE_int8_int16_r3.122.1'
	 'PE_int8_int16_r3.123.1'
	 'PE_int8_int16_r3.124.1'
	 'PE_int8_int16_r3.125.1'
	 'PE_int8_int16_r3.126.1'
	 'PE_int8_int16_r3.127.1'
	 'PE_int8_int16_r3.128.1'
	 'PE_int8_int16_r3.129.1'
	 'PE_int8_int16_r3.130.1'
	 'PE_int8_int16_r3.131.1'
	 'PE_int8_int16_r3.132.1'
	 'PE_int8_int16_r3.133.1'
	 'PE_int8_int16_r3.134.1'
	 'PE_int8_int16_r3.135.1'
	 'PE_int8_int16_r3.136.1'
	 'PE_int8_int16_r3.137.1'
	 'PE_int8_int16_r3.138.1'
	 'PE_int8_int16_r3.139.1'
	 'PE_int8_int16_r3.140.1'
	 'PE_int8_int16_r3.141.1'
	 'PE_int8_int16_r3.142.1'
	 'PE_int8_int16_r3.143.1'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit34_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit35_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit36_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit37_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit38_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit39_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit40_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit41_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit42_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit43_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit44_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit45_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit46_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit47_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit48_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit49_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit50_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit51_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit52_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit53_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit54_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit55_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit56_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit57_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit58_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit59_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit60_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit61_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit62_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit63_proc'
	 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit64_proc'
	 'systolic_array_ds2.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm27' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:179:13), detected/extracted 9 process function(s): 
	 'VITIS_LOOP_198_2_proc'
	 'systolic_array_ds2.13.1'
	 'VITIS_LOOP_198_2_proc23'
	 'systolic_array_ds2.14.1'
	 'VITIS_LOOP_198_2_proc24'
	 'systolic_array_ds2.15.1'
	 'VITIS_LOOP_198_2_proc25'
	 'systolic_array_ds2.1'
	 'l_bias_scale_proc26'.
INFO: [XFORM 203-712] Applying dataflow to function 'Bert_layer_dataflow_region_3' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:375:1), detected/extracted 9 process function(s): 
	 'entry_proc'
	 'input_loader_ds1_res1.1'
	 'weight_loader_r3.1'
	 'Linear_layer_ds1.1'
	 'Gelu_layer.1'
	 'Linear_layer_ds2.1'
	 'Res_layer1.1'
	 'Layer_norm1.1'
	 'output_writer.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:227:9) to (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:226:17) in function 'input_loader_ds1_res1.1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:283:9) to (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:282:12) in function 'Gelu_layer.1'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 29.16 seconds. CPU system time: 0.43 seconds. Elapsed time: 30.03 seconds; current allocated memory: 1.235 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'block_w_ds2_load' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:263:35) in function 'weight_loader_r3.1_Loop_block_w_ds2_load_proc11'.
INFO: [XFORM 203-541] Flattening a loop nest 'block_w_ds1_load' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:249:35) in function 'weight_loader_r3.1_Loop_block_w_ds1_load_proc10'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_scale' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:206:40) in function 'l_bias_scale_proc26'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_scale' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:155:40) in function 'l_bias_scale_proc'.
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:190:21)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:139:21)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:341:18)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_ds1.144.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_ds1.145.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_ds1.146.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_ds1.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_ds2.13.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_ds2.14.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_ds2.15.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_ds2.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 22.41 seconds. CPU system time: 2.16 seconds. Elapsed time: 24.69 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer_dataflow_region_3' ...
WARNING: [SYN 201-103] Legalizing function name 'input_loader_ds1_res1.1' to 'input_loader_ds1_res1_1'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r3.1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_' to 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r3.1_Loop_block_w_ds1_load_proc10' to 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r3.1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_' to 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r3.1_Loop_block_w_ds2_load_proc11' to 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r3.1' to 'weight_loader_r3_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Loop_data_load_AB_proc12' to 'systolic_array_ds1_144_1_Loop_data_load_AB_proc12'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.147.1' to 'PE_int8_int16_r3_147_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.148.1' to 'PE_int8_int16_r3_148_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.149.1' to 'PE_int8_int16_r3_149_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.150.1' to 'PE_int8_int16_r3_150_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.151.1' to 'PE_int8_int16_r3_151_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.152.1' to 'PE_int8_int16_r3_152_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.153.1' to 'PE_int8_int16_r3_153_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.154.1' to 'PE_int8_int16_r3_154_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.155.1' to 'PE_int8_int16_r3_155_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.156.1' to 'PE_int8_int16_r3_156_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.157.1' to 'PE_int8_int16_r3_157_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.158.1' to 'PE_int8_int16_r3_158_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.159.1' to 'PE_int8_int16_r3_159_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.160.1' to 'PE_int8_int16_r3_160_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.161.1' to 'PE_int8_int16_r3_161_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.162.1' to 'PE_int8_int16_r3_162_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.163.1' to 'PE_int8_int16_r3_163_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.164.1' to 'PE_int8_int16_r3_164_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.165.1' to 'PE_int8_int16_r3_165_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.166.1' to 'PE_int8_int16_r3_166_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.167.1' to 'PE_int8_int16_r3_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.168.1' to 'PE_int8_int16_r3_168_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.169.1' to 'PE_int8_int16_r3_169_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.170.1' to 'PE_int8_int16_r3_170_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.171.1' to 'PE_int8_int16_r3_171_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.172.1' to 'PE_int8_int16_r3_172_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.173.1' to 'PE_int8_int16_r3_173_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.174.1' to 'PE_int8_int16_r3_174_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.175.1' to 'PE_int8_int16_r3_175_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.176.1' to 'PE_int8_int16_r3_176_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.177.1' to 'PE_int8_int16_r3_177_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.178.1' to 'PE_int8_int16_r3_178_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit34_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit35_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit36_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit37_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit38_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit39_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit40_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit41_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit42_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit43_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit44_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit45_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit46_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit47_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit48_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit49_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit50_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit51_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit52_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit53_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit54_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit55_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit56_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit57_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit58_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit59_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit60_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit61_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit62_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit63_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Block_systolic_array_ds1.144.1_for.cond.i.exit64_proc' to 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1_Loop_data_drain_C_proc' to 'systolic_array_ds1_144_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.144.1' to 'systolic_array_ds1_144_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Loop_data_load_AB_proc13' to 'systolic_array_ds1_145_1_Loop_data_load_AB_proc13'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.179.1' to 'PE_int8_int16_r3_179_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.180.1' to 'PE_int8_int16_r3_180_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.181.1' to 'PE_int8_int16_r3_181_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.182.1' to 'PE_int8_int16_r3_182_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.183.1' to 'PE_int8_int16_r3_183_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.184.1' to 'PE_int8_int16_r3_184_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.185.1' to 'PE_int8_int16_r3_185_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.186.1' to 'PE_int8_int16_r3_186_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.187.1' to 'PE_int8_int16_r3_187_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.188.1' to 'PE_int8_int16_r3_188_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.189.1' to 'PE_int8_int16_r3_189_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.190.1' to 'PE_int8_int16_r3_190_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.191.1' to 'PE_int8_int16_r3_191_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.192.1' to 'PE_int8_int16_r3_192_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.193.1' to 'PE_int8_int16_r3_193_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.194.1' to 'PE_int8_int16_r3_194_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.195.1' to 'PE_int8_int16_r3_195_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.196.1' to 'PE_int8_int16_r3_196_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.197.1' to 'PE_int8_int16_r3_197_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.198.1' to 'PE_int8_int16_r3_198_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.199.1' to 'PE_int8_int16_r3_199_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.200.1' to 'PE_int8_int16_r3_200_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.201.1' to 'PE_int8_int16_r3_201_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.202.1' to 'PE_int8_int16_r3_202_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.203.1' to 'PE_int8_int16_r3_203_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.204.1' to 'PE_int8_int16_r3_204_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.205.1' to 'PE_int8_int16_r3_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.206.1' to 'PE_int8_int16_r3_206_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.207.1' to 'PE_int8_int16_r3_207_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.208.1' to 'PE_int8_int16_r3_208_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.209.1' to 'PE_int8_int16_r3_209_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.210.1' to 'PE_int8_int16_r3_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit34_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit35_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit36_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit37_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit38_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit39_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit40_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit41_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit42_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit43_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit44_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit45_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit46_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit47_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit48_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit49_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit50_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit51_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit52_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit53_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit54_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit55_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit56_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit57_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit58_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit59_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit60_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit61_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit62_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit63_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Block_systolic_array_ds1.145.1_for.cond.i.exit64_proc' to 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1_Loop_data_drain_C_proc' to 'systolic_array_ds1_145_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.145.1' to 'systolic_array_ds1_145_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Loop_data_load_AB_proc14' to 'systolic_array_ds1_146_1_Loop_data_load_AB_proc14'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.211.1' to 'PE_int8_int16_r3_211_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.212.1' to 'PE_int8_int16_r3_212_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.213.1' to 'PE_int8_int16_r3_213_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.214.1' to 'PE_int8_int16_r3_214_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.215.1' to 'PE_int8_int16_r3_215_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.216.1' to 'PE_int8_int16_r3_216_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.217.1' to 'PE_int8_int16_r3_217_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.218.1' to 'PE_int8_int16_r3_218_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.219.1' to 'PE_int8_int16_r3_219_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.220.1' to 'PE_int8_int16_r3_220_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.221.1' to 'PE_int8_int16_r3_221_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.222.1' to 'PE_int8_int16_r3_222_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.223.1' to 'PE_int8_int16_r3_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.224.1' to 'PE_int8_int16_r3_224_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.225.1' to 'PE_int8_int16_r3_225_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.226.1' to 'PE_int8_int16_r3_226_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.227.1' to 'PE_int8_int16_r3_227_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.228.1' to 'PE_int8_int16_r3_228_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.229.1' to 'PE_int8_int16_r3_229_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.230.1' to 'PE_int8_int16_r3_230_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.231.1' to 'PE_int8_int16_r3_231_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.232.1' to 'PE_int8_int16_r3_232_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.233.1' to 'PE_int8_int16_r3_233_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.234.1' to 'PE_int8_int16_r3_234_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.235.1' to 'PE_int8_int16_r3_235_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.236.1' to 'PE_int8_int16_r3_236_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.237.1' to 'PE_int8_int16_r3_237_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.238.1' to 'PE_int8_int16_r3_238_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.239.1' to 'PE_int8_int16_r3_239_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.240.1' to 'PE_int8_int16_r3_240_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.241.1' to 'PE_int8_int16_r3_241_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.242.1' to 'PE_int8_int16_r3_242_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit34_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit35_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit36_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit37_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit38_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit39_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit40_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit41_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit42_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit43_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit44_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit45_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit46_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit47_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit48_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit49_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit50_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit51_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit52_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit53_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit54_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit55_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit56_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit57_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit58_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit59_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit60_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit61_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit62_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit63_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Block_systolic_array_ds1.146.1_for.cond.i.exit64_proc' to 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1_Loop_data_drain_C_proc' to 'systolic_array_ds1_146_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.146.1' to 'systolic_array_ds1_146_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Loop_data_load_AB_proc15' to 'systolic_array_ds1_1_Loop_data_load_AB_proc15'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.243.1' to 'PE_int8_int16_r3_243_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.244.1' to 'PE_int8_int16_r3_244_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.245.1' to 'PE_int8_int16_r3_245_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.246.1' to 'PE_int8_int16_r3_246_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.247.1' to 'PE_int8_int16_r3_247_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.248.1' to 'PE_int8_int16_r3_248_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.249.1' to 'PE_int8_int16_r3_249_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.250.1' to 'PE_int8_int16_r3_250_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.251.1' to 'PE_int8_int16_r3_251_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.252.1' to 'PE_int8_int16_r3_252_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.253.1' to 'PE_int8_int16_r3_253_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.254.1' to 'PE_int8_int16_r3_254_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.255.1' to 'PE_int8_int16_r3_255_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.256.1' to 'PE_int8_int16_r3_256_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.257.1' to 'PE_int8_int16_r3_257_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.258.1' to 'PE_int8_int16_r3_258_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.259.1' to 'PE_int8_int16_r3_259_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.260.1' to 'PE_int8_int16_r3_260_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.261.1' to 'PE_int8_int16_r3_261_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.262.1' to 'PE_int8_int16_r3_262_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.263.1' to 'PE_int8_int16_r3_263_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.264.1' to 'PE_int8_int16_r3_264_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.265.1' to 'PE_int8_int16_r3_265_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.266.1' to 'PE_int8_int16_r3_266_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.267.1' to 'PE_int8_int16_r3_267_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.268.1' to 'PE_int8_int16_r3_268_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.269.1' to 'PE_int8_int16_r3_269_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.270.1' to 'PE_int8_int16_r3_270_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.271.1' to 'PE_int8_int16_r3_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.272.1' to 'PE_int8_int16_r3_272_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.273.1' to 'PE_int8_int16_r3_273_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.1' to 'PE_int8_int16_r3_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit34_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit35_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit36_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit37_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit38_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit39_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit40_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit41_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit42_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit43_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit44_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit45_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit46_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit47_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit48_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit49_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit50_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit51_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit52_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit53_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit54_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit55_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit56_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit57_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit58_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit59_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit60_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit61_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit62_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit63_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_systolic_array_ds1.1_for.cond.i.exit64_proc' to 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Loop_data_drain_C_proc' to 'systolic_array_ds1_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1' to 'systolic_array_ds1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_ds1.1' to 'Linear_layer_ds1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Gelu_layer.1' to 'Gelu_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Loop_data_load_AB_proc16' to 'systolic_array_ds2_13_1_Loop_data_load_AB_proc16'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.16.1' to 'PE_int8_int16_r3_16_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.17.1' to 'PE_int8_int16_r3_17_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.18.1' to 'PE_int8_int16_r3_18_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.19.1' to 'PE_int8_int16_r3_19_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.20.1' to 'PE_int8_int16_r3_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.21.1' to 'PE_int8_int16_r3_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.22.1' to 'PE_int8_int16_r3_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.23.1' to 'PE_int8_int16_r3_23_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.24.1' to 'PE_int8_int16_r3_24_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.25.1' to 'PE_int8_int16_r3_25_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.26.1' to 'PE_int8_int16_r3_26_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.27.1' to 'PE_int8_int16_r3_27_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.28.1' to 'PE_int8_int16_r3_28_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.29.1' to 'PE_int8_int16_r3_29_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.30.1' to 'PE_int8_int16_r3_30_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.31.1' to 'PE_int8_int16_r3_31_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.32.1' to 'PE_int8_int16_r3_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.33.1' to 'PE_int8_int16_r3_33_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.34.1' to 'PE_int8_int16_r3_34_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.35.1' to 'PE_int8_int16_r3_35_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.36.1' to 'PE_int8_int16_r3_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.37.1' to 'PE_int8_int16_r3_37_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.38.1' to 'PE_int8_int16_r3_38_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.39.1' to 'PE_int8_int16_r3_39_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.40.1' to 'PE_int8_int16_r3_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.41.1' to 'PE_int8_int16_r3_41_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.42.1' to 'PE_int8_int16_r3_42_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.43.1' to 'PE_int8_int16_r3_43_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.44.1' to 'PE_int8_int16_r3_44_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.45.1' to 'PE_int8_int16_r3_45_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.46.1' to 'PE_int8_int16_r3_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.47.1' to 'PE_int8_int16_r3_47_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit34_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit35_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit36_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit37_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit38_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit39_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit40_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit41_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit42_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit43_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit44_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit45_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit46_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit47_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit48_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit49_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit50_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit51_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit52_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit53_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit54_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit55_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit56_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit57_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit58_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit59_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit60_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit61_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit62_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit63_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Block_systolic_array_ds2.13.1_for.cond.i.exit64_proc' to 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1_Loop_data_drain_C_proc' to 'systolic_array_ds2_13_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.13.1' to 'systolic_array_ds2_13_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Loop_data_load_AB_proc17' to 'systolic_array_ds2_14_1_Loop_data_load_AB_proc17'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.48.1' to 'PE_int8_int16_r3_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.49.1' to 'PE_int8_int16_r3_49_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.50.1' to 'PE_int8_int16_r3_50_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.51.1' to 'PE_int8_int16_r3_51_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.52.1' to 'PE_int8_int16_r3_52_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.53.1' to 'PE_int8_int16_r3_53_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.54.1' to 'PE_int8_int16_r3_54_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.55.1' to 'PE_int8_int16_r3_55_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.56.1' to 'PE_int8_int16_r3_56_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.57.1' to 'PE_int8_int16_r3_57_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.58.1' to 'PE_int8_int16_r3_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.59.1' to 'PE_int8_int16_r3_59_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.60.1' to 'PE_int8_int16_r3_60_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.61.1' to 'PE_int8_int16_r3_61_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.62.1' to 'PE_int8_int16_r3_62_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.63.1' to 'PE_int8_int16_r3_63_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.64.1' to 'PE_int8_int16_r3_64_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.65.1' to 'PE_int8_int16_r3_65_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.66.1' to 'PE_int8_int16_r3_66_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.67.1' to 'PE_int8_int16_r3_67_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.68.1' to 'PE_int8_int16_r3_68_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.69.1' to 'PE_int8_int16_r3_69_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.70.1' to 'PE_int8_int16_r3_70_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.71.1' to 'PE_int8_int16_r3_71_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.72.1' to 'PE_int8_int16_r3_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.73.1' to 'PE_int8_int16_r3_73_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.74.1' to 'PE_int8_int16_r3_74_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.75.1' to 'PE_int8_int16_r3_75_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.76.1' to 'PE_int8_int16_r3_76_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.77.1' to 'PE_int8_int16_r3_77_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.78.1' to 'PE_int8_int16_r3_78_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.79.1' to 'PE_int8_int16_r3_79_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit34_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit35_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit36_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit37_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit38_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit39_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit40_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit41_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit42_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit43_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit44_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit45_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit46_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit47_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit48_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit49_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit50_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit51_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit52_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit53_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit54_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit55_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit56_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit57_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit58_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit59_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit60_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit61_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit62_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit63_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Block_systolic_array_ds2.14.1_for.cond.i.exit64_proc' to 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1_Loop_data_drain_C_proc' to 'systolic_array_ds2_14_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.14.1' to 'systolic_array_ds2_14_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Loop_data_load_AB_proc18' to 'systolic_array_ds2_15_1_Loop_data_load_AB_proc18'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.80.1' to 'PE_int8_int16_r3_80_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.81.1' to 'PE_int8_int16_r3_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.82.1' to 'PE_int8_int16_r3_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.83.1' to 'PE_int8_int16_r3_83_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.84.1' to 'PE_int8_int16_r3_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.85.1' to 'PE_int8_int16_r3_85_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.86.1' to 'PE_int8_int16_r3_86_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.87.1' to 'PE_int8_int16_r3_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.88.1' to 'PE_int8_int16_r3_88_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.89.1' to 'PE_int8_int16_r3_89_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.90.1' to 'PE_int8_int16_r3_90_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.91.1' to 'PE_int8_int16_r3_91_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.92.1' to 'PE_int8_int16_r3_92_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.93.1' to 'PE_int8_int16_r3_93_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.94.1' to 'PE_int8_int16_r3_94_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.95.1' to 'PE_int8_int16_r3_95_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.96.1' to 'PE_int8_int16_r3_96_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.97.1' to 'PE_int8_int16_r3_97_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.98.1' to 'PE_int8_int16_r3_98_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.99.1' to 'PE_int8_int16_r3_99_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.100.1' to 'PE_int8_int16_r3_100_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.101.1' to 'PE_int8_int16_r3_101_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.102.1' to 'PE_int8_int16_r3_102_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.103.1' to 'PE_int8_int16_r3_103_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.104.1' to 'PE_int8_int16_r3_104_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.105.1' to 'PE_int8_int16_r3_105_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.106.1' to 'PE_int8_int16_r3_106_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.107.1' to 'PE_int8_int16_r3_107_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.108.1' to 'PE_int8_int16_r3_108_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.109.1' to 'PE_int8_int16_r3_109_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.110.1' to 'PE_int8_int16_r3_110_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.111.1' to 'PE_int8_int16_r3_111_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit34_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit35_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit36_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit37_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit38_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit39_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit40_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit41_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit42_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit43_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit44_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit45_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit46_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit47_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit48_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit49_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit50_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit51_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit52_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit53_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit54_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit55_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit56_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit57_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit58_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit59_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit60_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit61_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit62_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit63_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Block_systolic_array_ds2.15.1_for.cond.i.exit64_proc' to 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1_Loop_data_drain_C_proc' to 'systolic_array_ds2_15_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.15.1' to 'systolic_array_ds2_15_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Loop_data_load_AB_proc19' to 'systolic_array_ds2_1_Loop_data_load_AB_proc19'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.112.1' to 'PE_int8_int16_r3_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.113.1' to 'PE_int8_int16_r3_113_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.114.1' to 'PE_int8_int16_r3_114_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.115.1' to 'PE_int8_int16_r3_115_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.116.1' to 'PE_int8_int16_r3_116_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.117.1' to 'PE_int8_int16_r3_117_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.118.1' to 'PE_int8_int16_r3_118_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.119.1' to 'PE_int8_int16_r3_119_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.120.1' to 'PE_int8_int16_r3_120_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.121.1' to 'PE_int8_int16_r3_121_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.122.1' to 'PE_int8_int16_r3_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.123.1' to 'PE_int8_int16_r3_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.124.1' to 'PE_int8_int16_r3_124_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.125.1' to 'PE_int8_int16_r3_125_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.126.1' to 'PE_int8_int16_r3_126_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.127.1' to 'PE_int8_int16_r3_127_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.128.1' to 'PE_int8_int16_r3_128_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.129.1' to 'PE_int8_int16_r3_129_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.130.1' to 'PE_int8_int16_r3_130_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.131.1' to 'PE_int8_int16_r3_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.132.1' to 'PE_int8_int16_r3_132_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.133.1' to 'PE_int8_int16_r3_133_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.134.1' to 'PE_int8_int16_r3_134_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.135.1' to 'PE_int8_int16_r3_135_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.136.1' to 'PE_int8_int16_r3_136_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.137.1' to 'PE_int8_int16_r3_137_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.138.1' to 'PE_int8_int16_r3_138_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.139.1' to 'PE_int8_int16_r3_139_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.140.1' to 'PE_int8_int16_r3_140_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.141.1' to 'PE_int8_int16_r3_141_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.142.1' to 'PE_int8_int16_r3_142_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.143.1' to 'PE_int8_int16_r3_143_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit34_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit35_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit36_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit37_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit38_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit39_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit40_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit41_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit42_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit43_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit44_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit45_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit46_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit47_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit48_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit49_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit50_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit51_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit52_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit53_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit54_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit55_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit56_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit57_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit58_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit59_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit60_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit61_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit62_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit63_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_systolic_array_ds2.1_for.cond.i.exit64_proc' to 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Loop_data_drain_C_proc' to 'systolic_array_ds2_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1' to 'systolic_array_ds2_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_ds2.1' to 'Linear_layer_ds2_1'.
WARNING: [SYN 201-103] Legalizing function name 'Res_layer1.1' to 'Res_layer1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm1.1_Pipeline_l_mean_var_j14' to 'Layer_norm1_1_Pipeline_l_mean_var_j14'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm1.1_Pipeline_l_j16' to 'Layer_norm1_1_Pipeline_l_j16'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm1.1' to 'Layer_norm1_1'.
WARNING: [SYN 201-103] Legalizing function name 'output_writer.1_Pipeline_l_j' to 'output_writer_1_Pipeline_l_j'.
WARNING: [SYN 201-103] Legalizing function name 'output_writer.1' to 'output_writer_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.3 seconds. CPU system time: 0.86 seconds. Elapsed time: 12.45 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_loader_ds1_res1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_loader_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'l_loader_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'block_w_ds1_load_VITIS_LOOP_249_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'block_w_ds1_load_VITIS_LOOP_249_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'block_w_ds2_load_VITIS_LOOP_263_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'block_w_ds2_load_VITIS_LOOP_263_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_147_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_147_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Loop_data_load_AB_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_150_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_159_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_162_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_166_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_170_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_210 (from PE_int8_int16_r3_178_1_U0 to systolic_array_ds1_144_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_147_2_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_147_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Loop_data_load_AB_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 7.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 7.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_180 (from PE_int8_int16_r3_210_1_U0 to systolic_array_ds1_145_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_147_2_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_147_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Loop_data_load_AB_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_150 (from PE_int8_int16_r3_242_1_U0 to systolic_array_ds1_146_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_147_2_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_147_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Loop_data_load_AB_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_272_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_240 (from PE_int8_int16_r3_1_U0 to systolic_array_ds1_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_VITIS_LOOP_155_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'l_bias_scale_VITIS_LOOP_155_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.3 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.65 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Gelu_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j20'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 37, loop 'l_j20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.73 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_198_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_198_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Loop_data_load_AB_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_90 (from PE_int8_int16_r3_47_1_U0 to systolic_array_ds2_13_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_198_2_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_198_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Loop_data_load_AB_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_55_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_61_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_67_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 23.06 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_74_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.84 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.85 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.43 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_60 (from PE_int8_int16_r3_79_1_U0 to systolic_array_ds2_14_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_198_2_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_198_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Loop_data_load_AB_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_80_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_94_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_98_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.77 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.93 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.41 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_102_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.87 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.94 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.61 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.47 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.49 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.27 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.1 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 2 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.76 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.76 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.56 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_30 (from PE_int8_int16_r3_111_1_U0 to systolic_array_ds2_15_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_198_2_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_198_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.07 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Loop_data_load_AB_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_119_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_121_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_130_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 7.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 7.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.05 seconds; current allocated memory: 7.394 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_132_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 7.394 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 7.394 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.02 seconds; current allocated memory: 7.394 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.96 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.72 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.12 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_120 (from PE_int8_int16_r3_143_1_U0 to systolic_array_ds2_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_VITIS_LOOP_206_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'l_bias_scale_VITIS_LOOP_206_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.82 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.02 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.42 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.49 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Res_layer1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'l_j13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.15 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm1_1_Pipeline_l_mean_var_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_j14'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm1_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('mean_write_ln338', /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:338) of variable 'mean', /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:342 on local variable 'mean' and 'load' operation ('mean_load_1', /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:342) on local variable 'mean'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm1_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('mean_write_ln338', /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:338) of variable 'mean', /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:342 on local variable 'mean' and 'load' operation ('mean_load_1', /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:342) on local variable 'mean'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm1_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('mean_write_ln338', /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:338) of variable 'mean', /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:342 on local variable 'mean' and 'load' operation ('mean_load_1', /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:342) on local variable 'mean'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 12, loop 'l_mean_var_j14'
WARNING: [HLS 200-871] Estimated clock period (2.47ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Layer_norm1_1_Pipeline_l_mean_var_j14' consists of the following:	'fadd' operation ('mean', /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:342) [30]  (2.08 ns)
	'store' operation ('mean_write_ln338', /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:338) of variable 'mean', /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp:342 on local variable 'mean' [35]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm1_1_Pipeline_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 56, loop 'l_j16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_writer_1_Pipeline_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_writer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.88 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_dataflow_region_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 7.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.26 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.44 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.45 seconds. CPU system time: 0.26 seconds. Elapsed time: 6.15 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_loader_ds1_res1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'input_loader_ds1_res1_1' pipeline 'l_loader_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_loader_ds1_res1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.01 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s' pipeline 'block_w_ds1_load_VITIS_LOOP_249_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s/m_axi_gmem3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10_Pipeline_block_w_ds1_load_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.48 seconds. CPU system time: 0.32 seconds. Elapsed time: 7.27 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r3_1_Loop_block_w_ds1_load_proc10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.73 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s' pipeline 'block_w_ds2_load_VITIS_LOOP_263_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s/m_axi_gmem7_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11_Pipeline_block_w_ds2_load_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.78 seconds. CPU system time: 0.31 seconds. Elapsed time: 6.56 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r3_1_Loop_block_w_ds2_load_proc11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.69 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem7_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.66 seconds. CPU system time: 0.85 seconds. Elapsed time: 17.98 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_147_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_147_2_proc' pipeline 'VITIS_LOOP_147_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_147_2_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.84 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Loop_data_load_AB_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds1_144_1_Loop_data_load_AB_proc12' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Loop_data_load_AB_proc12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_147_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_147_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_148_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_149_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_149_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.9 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_150_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_150_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_150_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_151_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_151_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_152_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_152_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_153_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_153_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_154_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_154_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_155_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.97 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_156_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_156_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_157_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_157_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_158_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_158_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_159_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_159_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_159_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.82 seconds; current allocated memory: 7.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_160_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_161_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_161_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.95 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_162_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_162_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_162_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_163_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_163_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_164_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_164_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.82 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_165_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.85 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_166_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_166_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_166_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.86 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_167_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.79 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_168_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.96 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_169_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.95 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_170_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_170_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_170_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.91 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_171_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 1 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_172_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_172_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_173_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_173_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_174_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_174_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.85 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_175_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_175_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.11 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_176_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.03 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_177_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_177_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_178_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Block_systolic_array_ds1_144_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds1_144_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 7.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_144_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.71 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_147_2_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_147_2_proc20' pipeline 'VITIS_LOOP_147_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_147_2_proc20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Loop_data_load_AB_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds1_145_1_Loop_data_load_AB_proc13' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Loop_data_load_AB_proc13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_179_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_179_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.11 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_180_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_181_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_182_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_182_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_183_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_184_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_184_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_185_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_186_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_186_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_187_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_188_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_188_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_189_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_189_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_190_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_191_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_192_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_192_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_193_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.07 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_194_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_194_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_195_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_195_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 1 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_196_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.03 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_197_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_197_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.97 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_198_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_198_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_199_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_199_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_200_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_200_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.88 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_201_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_201_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.97 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_202_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_202_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_203_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_203_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.03 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_204_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_204_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.89 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_205_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.96 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_206_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_206_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.03 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_207_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_207_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.95 seconds; current allocated memory: 7.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_208_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_208_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_209_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_209_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_210_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.83 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.72 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Block_systolic_array_ds1_145_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds1_145_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_145_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.37 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_147_2_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_147_2_proc21' pipeline 'VITIS_LOOP_147_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_147_2_proc21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.92 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Loop_data_load_AB_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds1_146_1_Loop_data_load_AB_proc14' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Loop_data_load_AB_proc14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.97 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_211_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_211_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.25 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_212_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_213_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.01 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_214_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_214_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.08 seconds; current allocated memory: 7.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_215_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.04 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_216_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_216_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_217_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_217_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.15 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_218_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_218_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.84 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_219_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_219_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_220_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_220_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.02 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_221_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_221_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.1 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_222_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_222_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.12 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_223_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.07 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_224_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_224_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_225_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_225_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.06 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_226_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_226_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.18 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_227_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_227_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.02 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_228_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_228_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.98 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_229_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_229_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.97 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_230_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_231_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_231_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_232_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_232_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.05 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_233_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_233_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.03 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_234_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_234_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.08 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_235_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_235_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.98 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_236_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_236_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.87 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_237_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_237_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.19 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_238_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_238_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.98 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_239_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_239_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.02 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_240_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_240_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.07 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_241_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.1 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_242_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_242_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.13 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.73 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.71 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.69 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Block_systolic_array_ds1_146_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds1_146_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_146_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.25 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_147_2_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_147_2_proc22' pipeline 'VITIS_LOOP_147_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_147_2_proc22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Loop_data_load_AB_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds1_1_Loop_data_load_AB_proc15' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Loop_data_load_AB_proc15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_243_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_244_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_244_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_245_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_245_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.01 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_246_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_246_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_247_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_247_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_248_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_248_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.88 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_249_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_249_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_250_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_250_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_251_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_251_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_252_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_252_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_253_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_253_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_254_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_254_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_255_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 7.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_256_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_256_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_257_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_257_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_258_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_259_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_259_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_260_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_260_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_261_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_261_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.06 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_262_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_262_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_263_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_263_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.29 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_264_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_264_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_265_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_265_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.87 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_266_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_266_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_267_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_267_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_268_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_269_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_269_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_270_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_270_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_271_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_272_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_272_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_272_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.05 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_273_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_273_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 7.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_systolic_array_ds1_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds1_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.79 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.18 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_proc' pipeline 'l_bias_scale_VITIS_LOOP_155_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.36 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.93 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.15 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.93 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.12 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Gelu_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Gelu_layer_1' pipeline 'l_j20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Gelu_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.31 seconds. CPU system time: 0.17 seconds. Elapsed time: 4.66 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_198_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_198_2_proc' pipeline 'VITIS_LOOP_198_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_198_2_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.51 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Loop_data_load_AB_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds2_13_1_Loop_data_load_AB_proc16' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Loop_data_load_AB_proc16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.08 seconds. Elapsed time: 1 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_16_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.21 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_17_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.96 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_18_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_18_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.19 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_19_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_19_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.2 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_20_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.11 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_21_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_22_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_23_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.19 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_24_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_24_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_25_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.22 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_26_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.16 seconds; current allocated memory: 7.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_27_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.03 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_28_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.01 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_29_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_30_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_31_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.14 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_32_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_33_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.07 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_34_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.1 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_35_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_35_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.11 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_36_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.08 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_37_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.06 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_38_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.2 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_39_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.07 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_40_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.99 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_41_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.03 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_42_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_42_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.24 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_43_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.12 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_44_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.99 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_45_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.05 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_46_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.97 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_47_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.92 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.83 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.82 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.66 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 7.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.79 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.73 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Block_systolic_array_ds2_13_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds2_13_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.92 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.31 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_198_2_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_198_2_proc23' pipeline 'VITIS_LOOP_198_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_198_2_proc23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.12 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Loop_data_load_AB_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds2_14_1_Loop_data_load_AB_proc17' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Loop_data_load_AB_proc17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.87 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_48_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_49_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_50_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_50_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_51_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.07 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_52_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_52_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.1 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_53_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.08 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_54_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.03 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_55_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_55_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_55_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_56_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_56_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_57_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_57_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.97 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_58_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_59_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_59_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_60_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_60_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 8.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_61_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_61_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_61_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_62_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_62_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_63_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_63_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_64_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_64_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.99 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_65_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_65_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.98 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_66_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_66_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.01 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_67_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_67_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_67_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_68_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_69_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_69_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_70_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_70_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_71_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_72_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_73_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_73_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_74_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_74_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_74_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_75_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_76_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_76_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.11 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_77_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_77_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 1 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_78_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_78_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_79_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_79_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.07 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.83 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.6 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.7 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.81 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.6 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.75 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.75 seconds; current allocated memory: 8.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.65 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.8 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.7 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Block_systolic_array_ds2_14_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds2_14_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x4' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x3' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.38 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_198_2_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_198_2_proc24' pipeline 'VITIS_LOOP_198_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_198_2_proc24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.38 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Loop_data_load_AB_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds2_15_1_Loop_data_load_AB_proc18' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Loop_data_load_AB_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.96 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_80_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_80_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_80_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.45 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_81_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.28 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_82_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.12 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_83_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_83_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.97 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_84_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_85_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_85_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_86_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.97 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_87_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.13 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_88_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_88_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.96 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_89_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_89_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.05 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_90_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_90_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.03 seconds; current allocated memory: 8.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_91_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_91_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_92_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_92_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.07 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_93_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_93_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.23 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_94_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_94_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_94_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.01 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_95_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_95_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_96_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_97_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_97_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_98_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_98_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_98_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.97 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_99_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_99_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_100_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_100_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_101_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_101_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_102_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_102_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_102_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_103_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_104_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_104_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_105_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_105_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_106_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_106_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.03 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_107_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_107_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.08 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_108_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_109_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_109_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_110_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_110_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_111_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_111_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.76 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 8.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Block_systolic_array_ds2_15_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds2_15_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x5' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x4' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x4' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x4' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.58 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_198_2_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_198_2_proc25' pipeline 'VITIS_LOOP_198_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_198_2_proc25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Loop_data_load_AB_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds2_1_Loop_data_load_AB_proc19' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Loop_data_load_AB_proc19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_112_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_113_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_113_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_114_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_115_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_115_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_116_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_117_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_117_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_118_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_118_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 8.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_119_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_119_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_119_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_120_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_120_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_121_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_121_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_121_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.07 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_122_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.05 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_123_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_124_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_124_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.05 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_125_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 1 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_126_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_126_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.01 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_127_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_127_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.03 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_128_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_128_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.18 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_129_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_129_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_130_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_130_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_130_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.02 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_131_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 1 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_132_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_132_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_132_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.01 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_133_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_134_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_134_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.18 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_135_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.06 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_136_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_136_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_137_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_137_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.18 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_138_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_138_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_139_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_139_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_140_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_140_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_141_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_141_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_142_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_142_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_143_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_143_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 8.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_systolic_array_ds2_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds2_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x6' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x5' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x5' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x5' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.5 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_proc26' pipeline 'l_bias_scale_VITIS_LOOP_206_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_proc26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.48 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x7' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.19 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.08 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.27 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.09 seconds; current allocated memory: 8.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Res_layer1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Res_layer1_1' pipeline 'l_j13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Res_layer1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.49 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.67 seconds; current allocated memory: 8.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm1_1_Pipeline_l_mean_var_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm1_1_Pipeline_l_mean_var_j14' pipeline 'l_mean_var_j14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm1_1_Pipeline_l_mean_var_j14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.26 seconds; current allocated memory: 8.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm1_1_Pipeline_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm1_1_Pipeline_l_j16' pipeline 'l_j16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm1_1_Pipeline_l_j16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.85 seconds; current allocated memory: 8.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.72 seconds; current allocated memory: 8.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_writer_1_Pipeline_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'output_writer_1_Pipeline_l_j' pipeline 'l_j' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_j/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_j/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_j/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_j/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_j/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_j/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_j/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_j/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_j/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_j/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_j/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_j/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_j/m_axi_gmem4_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_writer_1_Pipeline_l_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.65 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.93 seconds; current allocated memory: 8.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_writer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_writer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 8.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_dataflow_region_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/w_ds1_addr_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/w_ds1_addr_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/w_ds1_addr_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/w_ds1_addr_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/w_ds2_addr_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/w_ds2_addr_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/w_ds2_addr_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/w_ds2_addr_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/outp_ln0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/outp_ln0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/outp_ln0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/outp_ln0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/outp_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer_dataflow_region_3' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'w_ds1_addr_0', 'w_ds1_addr_1', 'w_ds1_addr_2', 'w_ds1_addr_3', 'w_ds2_addr_0', 'w_ds2_addr_1', 'w_ds2_addr_2', 'w_ds2_addr_3', 'outp_addr' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x8' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_dataflow_region_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.11 seconds. CPU system time: 0.19 seconds. Elapsed time: 4.61 seconds; current allocated memory: 8.459 GB.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_181_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_182_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_183_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_184_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_185_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_186_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_187_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_188_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_189_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_190_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_191_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_192_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_193_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_194_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_195_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_196_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_197_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_198_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_199_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_200_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_201_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_202_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_203_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_204_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_205_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_206_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_207_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_208_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_209_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_210_U(Bert_layer_dataflow_region_3_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_187_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_188_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_189_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_190_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_191_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_192_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_193_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_194_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_195_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_196_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_197_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_198_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_199_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_200_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_201_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_202_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_203_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_204_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_205_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_206_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_207_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_208_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_209_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_210_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_211_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_212_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_213_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_214_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_215_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_216_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_147_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_147_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_148_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_148_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_149_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_149_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_150_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_150_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_151_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_151_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_152_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_152_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_153_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_153_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_154_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_154_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_155_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_155_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_156_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_156_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_157_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_157_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_158_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_158_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_159_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_159_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_160_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_160_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_161_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_161_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_162_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_162_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_163_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_163_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_164_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_164_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_165_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_165_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_166_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_166_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_167_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_167_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_168_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_168_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_169_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_169_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_170_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_170_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_171_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_171_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_172_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_172_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_173_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_173_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_174_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_174_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_175_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_175_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_176_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_176_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_177_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_177_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_178_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_178_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_151_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_152_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_153_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_154_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_155_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_156_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_157_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_158_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_159_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_160_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_161_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_162_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_163_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_164_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_165_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_166_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_167_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_168_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_169_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_170_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_171_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_172_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_173_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_174_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_175_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_176_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_177_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_178_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_179_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_180_U(Bert_layer_dataflow_region_3_fifo_w64_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_156_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_157_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_158_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_159_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_160_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_161_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_162_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_163_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_164_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_165_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_166_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_167_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_168_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_169_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_170_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_171_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_172_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_173_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_174_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_175_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_176_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_177_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_178_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_179_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_180_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_181_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_182_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_183_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_184_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_185_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_179_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_179_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_180_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_180_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_181_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_181_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_182_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_182_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_183_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_183_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_184_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_184_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_185_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_185_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_186_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_186_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_187_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_187_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_188_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_188_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_189_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_189_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_190_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_190_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_191_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_191_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_192_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_192_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_193_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_193_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_194_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_194_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_195_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_195_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_196_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_196_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_197_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_197_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_198_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_198_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_199_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_199_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_200_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_200_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_201_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_201_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_202_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_202_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_203_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_203_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_204_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_204_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_205_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_205_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_206_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_206_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_207_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_207_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_208_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_208_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_209_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_209_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_210_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_210_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_121_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_122_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_123_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_124_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_125_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_126_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_127_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_128_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_129_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_130_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_131_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_132_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_133_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_134_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_135_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_136_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_137_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_138_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_139_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_140_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_141_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_142_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_143_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_144_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_145_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_146_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_147_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_148_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_149_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_150_U(Bert_layer_dataflow_region_3_fifo_w64_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_125_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_126_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_127_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_128_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_129_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_130_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_131_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_132_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_133_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_134_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_135_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_136_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_137_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_138_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_139_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_140_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_141_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_142_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_143_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_144_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_145_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_146_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_147_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_148_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_149_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_150_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_151_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_152_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_153_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_154_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_211_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_211_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_212_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_212_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_213_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_213_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_214_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_214_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_215_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_215_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_216_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_216_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_217_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_217_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_218_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_218_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_219_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_219_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_220_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_220_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_221_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_221_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_222_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_222_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_223_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_223_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_224_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_224_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_225_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_225_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_226_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_226_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_227_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_227_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_228_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_228_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_229_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_229_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_230_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_230_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_231_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_231_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_232_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_232_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_233_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_233_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_234_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_234_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_235_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_235_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_236_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_236_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_237_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_237_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_238_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_238_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_239_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_239_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_240_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_240_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_241_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_241_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_242_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_242_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_211_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_212_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_213_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_214_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_215_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_216_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_217_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_218_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_219_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_220_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_221_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_222_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_223_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_224_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_225_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_226_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_227_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_228_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_229_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_230_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_231_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_232_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_233_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_234_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_235_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_236_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_237_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_238_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_239_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_240_U(Bert_layer_dataflow_region_3_fifo_w64_d3_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_218_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_219_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_220_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_221_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_222_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_223_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_224_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_225_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_226_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_227_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_228_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_229_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_230_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_231_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_232_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_233_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_234_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_235_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_236_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_237_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_238_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_239_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_240_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_241_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_242_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_243_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_244_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_245_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_246_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_247_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_243_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_243_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_244_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_244_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_245_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_245_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_246_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_246_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_247_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_247_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_248_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_248_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_249_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_249_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_250_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_250_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_251_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_251_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_252_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_252_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_253_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_253_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_254_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_254_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_255_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_255_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_256_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_256_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_257_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_257_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_258_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_258_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_259_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_259_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_260_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_260_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_261_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_261_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_262_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_262_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_263_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_263_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_264_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_264_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_265_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_265_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_266_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_266_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_267_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_267_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_268_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_268_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_269_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_269_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_270_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_270_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_271_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_271_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_272_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_272_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_273_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_273_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_02_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_13_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_14_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_25_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_26_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_37_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_38_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds1_144_1_U0_U(Bert_layer_dataflow_region_3_start_for_systolic_array_ds1_144_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_proc_U0_U(Bert_layer_dataflow_region_3_start_for_l_bias_scale_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds1_145_1_U0_U(Bert_layer_dataflow_region_3_start_for_systolic_array_ds1_145_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds1_146_1_U0_U(Bert_layer_dataflow_region_3_start_for_systolic_array_ds1_146_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds1_1_U0_U(Bert_layer_dataflow_region_3_start_for_systolic_array_ds1_1_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_3_Linear_layer_ds1_1_A_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_61_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_62_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_63_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_64_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_65_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_66_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_67_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_68_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_69_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_70_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_71_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_72_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_73_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_74_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_75_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_76_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_77_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_78_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_79_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_80_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_81_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_82_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_83_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_84_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_85_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_86_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_87_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_88_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_89_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_90_U(Bert_layer_dataflow_region_3_fifo_w64_d3_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_63_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_64_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_65_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_66_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_67_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_68_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_69_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_70_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_71_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_72_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_73_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_74_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_75_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_76_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_77_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_78_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_79_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_80_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_81_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_82_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_83_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_84_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_85_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_86_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_87_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_88_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_89_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_90_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_91_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_92_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_16_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_16_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_17_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_17_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_18_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_18_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_19_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_19_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_20_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_20_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_21_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_21_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_22_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_22_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_23_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_23_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_24_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_24_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_25_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_25_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_26_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_26_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_27_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_27_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_28_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_28_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_29_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_29_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_30_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_30_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_31_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_31_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_32_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_32_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_33_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_33_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_34_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_34_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_35_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_35_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_36_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_36_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_37_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_37_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_38_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_38_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_39_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_39_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_40_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_40_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_41_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_41_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_42_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_42_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_43_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_43_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_44_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_44_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_45_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_45_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_46_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_46_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_47_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_47_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_31_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_32_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_33_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_34_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_35_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_36_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_37_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_38_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_39_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_40_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_41_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_42_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_43_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_44_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_45_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_46_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_47_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_48_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_49_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_50_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_51_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_52_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_53_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_54_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_55_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_56_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_57_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_58_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_59_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_60_U(Bert_layer_dataflow_region_3_fifo_w64_d3_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_32_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_33_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_34_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_35_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_36_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_37_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_38_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_39_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_40_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_41_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_42_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_43_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_44_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_45_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_46_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_47_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_48_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_49_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_50_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_51_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_52_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_53_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_54_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_55_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_56_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_57_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_58_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_59_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_60_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_61_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_48_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_48_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_49_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_49_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_50_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_50_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_51_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_51_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_52_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_52_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_53_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_53_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_54_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_54_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_55_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_55_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_56_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_56_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_57_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_57_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_58_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_58_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_59_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_59_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_60_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_60_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_61_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_61_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_62_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_62_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_63_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_63_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_64_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_64_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_65_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_65_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_66_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_66_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_67_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_67_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_68_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_68_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_69_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_69_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_70_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_70_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_71_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_71_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_72_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_72_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_73_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_73_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_74_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_74_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_75_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_75_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_76_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_76_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_77_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_77_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_78_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_78_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_79_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_79_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_1_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_2_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_3_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_4_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_5_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_6_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_7_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_8_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_9_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_10_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_11_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_12_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_13_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_14_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_15_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_16_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_17_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_18_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_19_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_20_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_21_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_22_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_23_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_24_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_25_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_26_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_27_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_28_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_29_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_30_U(Bert_layer_dataflow_region_3_fifo_w64_d3_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_1_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_2_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_3_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_4_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_5_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_6_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_7_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_8_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_9_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_10_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_11_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_12_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_13_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_14_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_15_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_16_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_17_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_18_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_19_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_20_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_21_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_22_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_23_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_24_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_25_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_26_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_27_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_28_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_29_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_30_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_80_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_80_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_81_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_81_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_82_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_82_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_83_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_83_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_84_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_84_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_85_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_85_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_86_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_86_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_87_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_87_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_88_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_88_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_89_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_89_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_90_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_90_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_91_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_91_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_92_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_92_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_93_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_93_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_94_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_94_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_95_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_95_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_96_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_96_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_97_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_97_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_98_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_98_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_99_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_99_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_100_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_100_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_101_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_101_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_102_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_102_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_103_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_103_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_104_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_104_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_105_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_105_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_106_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_106_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_107_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_107_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_108_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_108_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_109_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_109_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_110_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_110_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_111_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_111_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_3_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_91_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_92_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_93_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_94_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_95_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_96_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_97_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_98_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_99_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_100_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_101_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_102_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_103_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_104_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_105_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_106_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_107_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_108_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_109_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_110_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_111_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_112_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_113_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_114_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_115_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_116_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_117_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_118_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_119_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_120_U(Bert_layer_dataflow_region_3_fifo_w64_d3_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_94_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_95_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_96_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_97_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_98_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_99_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_100_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_101_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_102_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_103_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_104_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_105_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_106_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_107_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_108_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_109_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_110_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_111_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_112_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_113_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_114_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_115_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_116_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_117_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_118_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_119_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_120_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_121_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_122_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_123_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_112_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_112_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_113_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_113_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_114_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_114_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_115_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_115_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_116_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_116_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_117_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_117_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_118_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_118_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_119_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_119_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_120_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_120_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_121_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_121_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_122_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_122_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_123_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_123_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_124_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_124_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_125_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_125_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_126_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_126_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_127_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_127_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_128_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_128_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_129_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_129_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_130_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_130_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_131_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_131_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_132_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_132_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_133_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_133_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_134_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_134_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_135_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_135_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_136_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_136_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_137_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_137_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_138_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_138_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_139_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_139_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_140_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_140_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_141_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_141_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_142_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_142_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_143_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_143_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_02_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_13_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_14_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_25_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_26_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_37_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_38_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds2_13_1_U0_U(Bert_layer_dataflow_region_3_start_for_systolic_array_ds2_13_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_proc26_U0_U(Bert_layer_dataflow_region_3_start_for_l_bias_scale_proc26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds2_14_1_U0_U(Bert_layer_dataflow_region_3_start_for_systolic_array_ds2_14_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds2_15_1_U0_U(Bert_layer_dataflow_region_3_start_for_systolic_array_ds2_15_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds2_1_U0_U(Bert_layer_dataflow_region_3_start_for_systolic_array_ds2_1_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_3_Linear_layer_ds2_1_A_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_Layer_norm1_1_Pipeline_l_j16_buf15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_Layer_norm1_1_Pipeline_l_j16_buf16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_3_Layer_norm1_1_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'outp_addr_c_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inp_res1_U(Bert_layer_dataflow_region_3_fifo_w32_d1024_U)' using Ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inp_ds1_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_w_ds1_loader_0_U(Bert_layer_dataflow_region_3_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_w_ds1_loader_1_U(Bert_layer_dataflow_region_3_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_w_ds1_loader_2_U(Bert_layer_dataflow_region_3_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_w_ds1_loader_3_U(Bert_layer_dataflow_region_3_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_w_ds2_loader_0_U(Bert_layer_dataflow_region_3_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_w_ds2_loader_1_U(Bert_layer_dataflow_region_3_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_w_ds2_loader_2_U(Bert_layer_dataflow_region_3_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_w_ds2_loader_3_U(Bert_layer_dataflow_region_3_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outp_ds1_U(Bert_layer_dataflow_region_3_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outp_gelu_U(Bert_layer_dataflow_region_3_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outp_ds2_U(Bert_layer_dataflow_region_3_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outp_res1_U(Bert_layer_dataflow_region_3_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outp_ln1_U(Bert_layer_dataflow_region_3_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_writer_1_U0_U(Bert_layer_dataflow_region_3_start_for_output_writer_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Linear_layer_ds1_1_U0_U(Bert_layer_dataflow_region_3_start_for_Linear_layer_ds1_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Res_layer1_1_U0_U(Bert_layer_dataflow_region_3_start_for_Res_layer1_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Linear_layer_ds2_1_U0_U(Bert_layer_dataflow_region_3_start_for_Linear_layer_ds2_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Gelu_layer_1_U0_U(Bert_layer_dataflow_region_3_start_for_Gelu_layer_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Layer_norm1_1_U0_U(Bert_layer_dataflow_region_3_start_for_Layer_norm1_1_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 337.85 seconds. CPU system time: 13.68 seconds. Elapsed time: 397.63 seconds; current allocated memory: 8.459 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 90.29 seconds. CPU system time: 1.81 seconds. Elapsed time: 94.29 seconds; current allocated memory: 8.584 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer_dataflow_region_3.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer_dataflow_region_3.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 404.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1594.03 seconds. CPU system time: 77.85 seconds. Elapsed time: 1897.85 seconds; current allocated memory: 7.129 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3015.738 ; gain = 2.023 ; free physical = 14790 ; free virtual = 116848
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_ddiv_64ns_64ns_64_31_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_dsqrt_64ns_64ns_64_30_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_fpext_32ns_64_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_fptrunc_64ns_32_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_sitofp_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_sitofp_32ns_32_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_uitofp_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_uitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_uitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
ipx::update_checksums: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3053.723 ; gain = 0.000 ; free physical = 14524 ; free virtual = 116616
Running package_xo -xo_path /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3/solution/impl/export.xo -kernel_name Bert_layer_dataflow_region_3 -kernel_xml /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3/solution/impl/ip/../kernel/kernel.xml -kernel_files /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/bert_region_3.cpp -ip_directory /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3/solution/impl/ip/ip_unzip_dir -design_xml /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3/solution/.autopilot/db/Bert_layer_dataflow_region_3.design.xml -debug_directory /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3/solution/.debug -hls_directory /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_M128_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3/solution/impl/ip/hls_files
package_xo: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3053.730 ; gain = 0.004 ; free physical = 14495 ; free virtual = 116649
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 07:16:41 2023...
INFO: [HLS 200-802] Generated output file Bert_layer_dataflow_region_3/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 842.63 seconds. CPU system time: 160.77 seconds. Elapsed time: 1059.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 2443.65 seconds. Total CPU system time: 241 seconds. Total elapsed time: 2963.78 seconds; peak allocated memory: 8.584 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Dec  8 07:16:53 2023...
