# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_PL2PS_DMA_0/sim/design_1_PL2PS_DMA_0.vhd" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_PL_GEN_ARESETN_50_0/sim/design_1_PL_GEN_ARESETN_50_0.vhd" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_PL_GEN_ARESETN_100_0/sim/design_1_PL_GEN_ARESETN_100_0.vhd" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_PS2PL_DMA_0/sim/design_1_PS2PL_DMA_0.vhd" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.vhd" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/sim/bd_a878_psr_aclk_0.vhd" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.vhd" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../../../Fifth Exercise/Fifth Exercise.srcs/sources_1/new/debayer.vhd" \
"../../../../../vhdl_srcs/design_1_wrapper.vhd" \
"../../../../../vhdl_srcs/dvlsi2021_lab5_top.vhd" \

# Do not sort compile order
nosort
