
IO_Tile_3_33

 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (5 0)  (197 528)  (197 528)  routing T_4_33.span4_horz_r_1 <X> T_4_33.lc_trk_g0_1
 (7 0)  (199 528)  (199 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (8 1)  (200 529)  (200 529)  routing T_4_33.span4_horz_r_1 <X> T_4_33.lc_trk_g0_1
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (16 14)  (184 543)  (184 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (17 2)  (239 531)  (239 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (1 3)  (313 530)  (313 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (16 14)  (292 543)  (292 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_5 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g1_5 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (5 6)  (359 535)  (359 535)  routing T_7_33.span12_vert_7 <X> T_7_33.lc_trk_g0_7
 (7 6)  (361 535)  (361 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_7 lc_trk_g0_7
 (8 6)  (362 535)  (362 535)  routing T_7_33.span12_vert_7 <X> T_7_33.lc_trk_g0_7
 (8 7)  (362 534)  (362 534)  routing T_7_33.span12_vert_7 <X> T_7_33.lc_trk_g0_7
 (13 10)  (377 539)  (377 539)  routing T_7_33.lc_trk_g0_7 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (12 11)  (376 538)  (376 538)  routing T_7_33.lc_trk_g0_7 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (359 540)  (359 540)  routing T_7_33.span12_vert_5 <X> T_7_33.lc_trk_g1_5
 (7 12)  (361 540)  (361 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_5 lc_trk_g1_5
 (8 12)  (362 540)  (362 540)  routing T_7_33.span12_vert_5 <X> T_7_33.lc_trk_g1_5
 (8 13)  (362 541)  (362 541)  routing T_7_33.span12_vert_5 <X> T_7_33.lc_trk_g1_5
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (11 2)  (429 531)  (429 531)  routing T_8_33.span4_vert_7 <X> T_8_33.span4_horz_l_13
 (12 2)  (430 531)  (430 531)  routing T_8_33.span4_vert_7 <X> T_8_33.span4_horz_l_13
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_3 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g1_3 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (6 10)  (414 539)  (414 539)  routing T_8_33.span4_vert_11 <X> T_8_33.lc_trk_g1_3
 (7 10)  (415 539)  (415 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_11 lc_trk_g1_3
 (8 10)  (416 539)  (416 539)  routing T_8_33.span4_vert_11 <X> T_8_33.lc_trk_g1_3
 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (8 11)  (416 538)  (416 538)  routing T_8_33.span4_vert_11 <X> T_8_33.lc_trk_g1_3
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (412 540)  (412 540)  routing T_8_33.span4_vert_12 <X> T_8_33.lc_trk_g1_4
 (4 13)  (412 541)  (412 541)  routing T_8_33.span4_vert_12 <X> T_8_33.lc_trk_g1_4
 (6 13)  (414 541)  (414 541)  routing T_8_33.span4_vert_12 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_12 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_10_33

 (11 1)  (525 529)  (525 529)  routing T_10_33.span4_horz_l_12 <X> T_10_33.span4_vert_25


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (12 10)  (580 539)  (580 539)  routing T_11_33.lc_trk_g1_2 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (5 11)  (563 538)  (563 538)  routing T_11_33.span4_vert_18 <X> T_11_33.lc_trk_g1_2
 (6 11)  (564 538)  (564 538)  routing T_11_33.span4_vert_18 <X> T_11_33.lc_trk_g1_2
 (7 11)  (565 538)  (565 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_18 lc_trk_g1_2
 (12 11)  (580 538)  (580 538)  routing T_11_33.lc_trk_g1_2 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (5 4)  (999 532)  (999 532)  routing T_19_33.span4_vert_21 <X> T_19_33.lc_trk_g0_5
 (6 4)  (1000 532)  (1000 532)  routing T_19_33.span4_vert_21 <X> T_19_33.lc_trk_g0_5
 (7 4)  (1001 532)  (1001 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_21 lc_trk_g0_5
 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g0_5 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (4 0)  (1052 528)  (1052 528)  routing T_20_33.span12_vert_0 <X> T_20_33.lc_trk_g0_0
 (6 0)  (1054 528)  (1054 528)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g0_1
 (7 0)  (1055 528)  (1055 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1056 528)  (1056 528)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g0_1
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (4 1)  (1052 529)  (1052 529)  routing T_20_33.span12_vert_0 <X> T_20_33.lc_trk_g0_0
 (5 1)  (1053 529)  (1053 529)  routing T_20_33.span12_vert_0 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_0 lc_trk_g0_0
 (8 1)  (1056 529)  (1056 529)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g0_1
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_23_33

 (13 1)  (1233 529)  (1233 529)  routing T_23_33.span4_vert_25 <X> T_23_33.span4_horz_r_0


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 14)  (1323 543)  (1323 543)  routing T_25_33.span4_vert_47 <X> T_25_33.lc_trk_g1_7
 (6 14)  (1324 543)  (1324 543)  routing T_25_33.span4_vert_47 <X> T_25_33.lc_trk_g1_7
 (7 14)  (1325 543)  (1325 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_47 lc_trk_g1_7
 (8 14)  (1326 543)  (1326 543)  routing T_25_33.span4_vert_47 <X> T_25_33.lc_trk_g1_7
 (8 15)  (1326 542)  (1326 542)  routing T_25_33.span4_vert_47 <X> T_25_33.lc_trk_g1_7


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (4 1)  (1364 529)  (1364 529)  routing T_26_33.span4_vert_24 <X> T_26_33.lc_trk_g0_0
 (5 1)  (1365 529)  (1365 529)  routing T_26_33.span4_vert_24 <X> T_26_33.lc_trk_g0_0
 (6 1)  (1366 529)  (1366 529)  routing T_26_33.span4_vert_24 <X> T_26_33.lc_trk_g0_0
 (7 1)  (1367 529)  (1367 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (14 1)  (1438 529)  (1438 529)  routing T_27_33.span4_horz_l_12 <X> T_27_33.span4_horz_r_0
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit


IO_Tile_28_33

 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (4 8)  (1526 536)  (1526 536)  routing T_29_33.span4_horz_r_8 <X> T_29_33.lc_trk_g1_0
 (5 9)  (1527 537)  (1527 537)  routing T_29_33.span4_horz_r_8 <X> T_29_33.lc_trk_g1_0
 (7 9)  (1529 537)  (1529 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_0 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (5 0)  (1581 528)  (1581 528)  routing T_30_33.span4_vert_17 <X> T_30_33.lc_trk_g0_1
 (6 0)  (1582 528)  (1582 528)  routing T_30_33.span4_vert_17 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (13 3)  (1599 530)  (1599 530)  routing T_30_33.span4_vert_7 <X> T_30_33.span4_horz_r_1
 (14 3)  (1600 530)  (1600 530)  routing T_30_33.span4_vert_7 <X> T_30_33.span4_horz_r_1
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (12 4)  (1598 532)  (1598 532)  routing T_30_33.lc_trk_g1_1 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1568 532)  (1568 532)  IOB_0 IO Functioning bit
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (6 8)  (1582 536)  (1582 536)  routing T_30_33.span4_vert_9 <X> T_30_33.lc_trk_g1_1
 (7 8)  (1583 536)  (1583 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_9 lc_trk_g1_1
 (8 8)  (1584 536)  (1584 536)  routing T_30_33.span4_vert_9 <X> T_30_33.lc_trk_g1_1
 (8 9)  (1584 537)  (1584 537)  routing T_30_33.span4_vert_9 <X> T_30_33.lc_trk_g1_1
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (5 1)  (1635 529)  (1635 529)  routing T_31_33.span4_vert_16 <X> T_31_33.lc_trk_g0_0
 (6 1)  (1636 529)  (1636 529)  routing T_31_33.span4_vert_16 <X> T_31_33.lc_trk_g0_0
 (7 1)  (1637 529)  (1637 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_16 lc_trk_g0_0
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (5 4)  (1635 532)  (1635 532)  routing T_31_33.span4_horz_r_5 <X> T_31_33.lc_trk_g0_5
 (7 4)  (1637 532)  (1637 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (8 5)  (1638 533)  (1638 533)  routing T_31_33.span4_horz_r_5 <X> T_31_33.lc_trk_g0_5
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_5 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


RAM_Tile_25_32

 (8 15)  (1314 527)  (1314 527)  routing T_25_32.sp4_v_b_7 <X> T_25_32.sp4_v_t_47
 (10 15)  (1316 527)  (1316 527)  routing T_25_32.sp4_v_b_7 <X> T_25_32.sp4_v_t_47


LogicTile_30_32

 (19 7)  (1583 519)  (1583 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_10_31

 (9 1)  (501 497)  (501 497)  routing T_10_31.sp4_v_t_36 <X> T_10_31.sp4_v_b_1


LogicTile_13_31

 (3 12)  (657 508)  (657 508)  routing T_13_31.sp12_v_b_1 <X> T_13_31.sp12_h_r_1
 (3 13)  (657 509)  (657 509)  routing T_13_31.sp12_v_b_1 <X> T_13_31.sp12_h_r_1


LogicTile_22_31

 (8 8)  (1152 504)  (1152 504)  routing T_22_31.sp4_v_b_7 <X> T_22_31.sp4_h_r_7
 (9 8)  (1153 504)  (1153 504)  routing T_22_31.sp4_v_b_7 <X> T_22_31.sp4_h_r_7


LogicTile_23_31

 (9 3)  (1207 499)  (1207 499)  routing T_23_31.sp4_v_b_1 <X> T_23_31.sp4_v_t_36


RAM_Tile_25_31

 (3 9)  (1309 505)  (1309 505)  routing T_25_31.sp12_h_l_22 <X> T_25_31.sp12_v_b_1


LogicTile_26_31

 (6 2)  (1354 498)  (1354 498)  routing T_26_31.sp4_h_l_42 <X> T_26_31.sp4_v_t_37


IO_Tile_33_31

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit


IO_Tile_0_30

 (6 0)  (11 480)  (11 480)  routing T_0_30.span12_horz_17 <X> T_0_30.lc_trk_g0_1
 (7 0)  (10 480)  (10 480)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_17 lc_trk_g0_1
 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 481)  (9 481)  routing T_0_30.span12_horz_17 <X> T_0_30.lc_trk_g0_1
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (6 14)  (11 494)  (11 494)  routing T_0_30.span4_horz_15 <X> T_0_30.lc_trk_g1_7
 (7 14)  (10 494)  (10 494)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_15 lc_trk_g1_7
 (8 14)  (9 494)  (9 494)  routing T_0_30.span4_horz_15 <X> T_0_30.lc_trk_g1_7
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit
 (8 15)  (9 495)  (9 495)  routing T_0_30.span4_horz_15 <X> T_0_30.lc_trk_g1_7


LogicTile_3_30

 (12 2)  (138 482)  (138 482)  routing T_3_30.sp4_v_b_2 <X> T_3_30.sp4_h_l_39


LogicTile_4_30

 (3 10)  (183 490)  (183 490)  routing T_4_30.sp12_h_r_1 <X> T_4_30.sp12_h_l_22
 (3 11)  (183 491)  (183 491)  routing T_4_30.sp12_h_r_1 <X> T_4_30.sp12_h_l_22


RAM_Tile_8_30

 (8 3)  (404 483)  (404 483)  routing T_8_30.sp4_h_r_1 <X> T_8_30.sp4_v_t_36
 (9 3)  (405 483)  (405 483)  routing T_8_30.sp4_h_r_1 <X> T_8_30.sp4_v_t_36


LogicTile_11_30

 (8 11)  (554 491)  (554 491)  routing T_11_30.sp4_v_b_4 <X> T_11_30.sp4_v_t_42
 (10 11)  (556 491)  (556 491)  routing T_11_30.sp4_v_b_4 <X> T_11_30.sp4_v_t_42


LogicTile_12_30

 (10 2)  (610 482)  (610 482)  routing T_12_30.sp4_v_b_8 <X> T_12_30.sp4_h_l_36


LogicTile_13_30

 (3 4)  (657 484)  (657 484)  routing T_13_30.sp12_v_b_0 <X> T_13_30.sp12_h_r_0
 (3 5)  (657 485)  (657 485)  routing T_13_30.sp12_v_b_0 <X> T_13_30.sp12_h_r_0


LogicTile_15_30

 (5 4)  (767 484)  (767 484)  routing T_15_30.sp4_v_b_3 <X> T_15_30.sp4_h_r_3
 (6 5)  (768 485)  (768 485)  routing T_15_30.sp4_v_b_3 <X> T_15_30.sp4_h_r_3


LogicTile_16_30

 (3 11)  (819 491)  (819 491)  routing T_16_30.sp12_v_b_1 <X> T_16_30.sp12_h_l_22


LogicTile_19_30

 (11 10)  (993 490)  (993 490)  routing T_19_30.sp4_h_l_38 <X> T_19_30.sp4_v_t_45


LogicTile_23_30

 (5 12)  (1203 492)  (1203 492)  routing T_23_30.sp4_v_b_9 <X> T_23_30.sp4_h_r_9
 (6 13)  (1204 493)  (1204 493)  routing T_23_30.sp4_v_b_9 <X> T_23_30.sp4_h_r_9


RAM_Tile_25_30

 (3 1)  (1309 481)  (1309 481)  routing T_25_30.sp12_h_l_23 <X> T_25_30.sp12_v_b_0


LogicTile_27_30

 (5 0)  (1407 480)  (1407 480)  routing T_27_30.sp4_h_l_44 <X> T_27_30.sp4_h_r_0
 (4 1)  (1406 481)  (1406 481)  routing T_27_30.sp4_h_l_44 <X> T_27_30.sp4_h_r_0


LogicTile_30_30

 (9 7)  (1573 487)  (1573 487)  routing T_30_30.sp4_v_b_4 <X> T_30_30.sp4_v_t_41


LogicTile_31_30

 (11 6)  (1629 486)  (1629 486)  routing T_31_30.sp4_h_l_37 <X> T_31_30.sp4_v_t_40


IO_Tile_33_30

 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


LogicTile_3_29

 (19 2)  (145 466)  (145 466)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


RAM_Tile_8_29

 (9 11)  (405 475)  (405 475)  routing T_8_29.sp4_v_b_11 <X> T_8_29.sp4_v_t_42
 (10 11)  (406 475)  (406 475)  routing T_8_29.sp4_v_b_11 <X> T_8_29.sp4_v_t_42
 (11 14)  (407 478)  (407 478)  routing T_8_29.sp4_h_r_5 <X> T_8_29.sp4_v_t_46
 (13 14)  (409 478)  (409 478)  routing T_8_29.sp4_h_r_5 <X> T_8_29.sp4_v_t_46
 (12 15)  (408 479)  (408 479)  routing T_8_29.sp4_h_r_5 <X> T_8_29.sp4_v_t_46


LogicTile_12_29

 (13 7)  (613 471)  (613 471)  routing T_12_29.sp4_v_b_0 <X> T_12_29.sp4_h_l_40


LogicTile_13_29

 (3 4)  (657 468)  (657 468)  routing T_13_29.sp12_v_b_0 <X> T_13_29.sp12_h_r_0
 (3 5)  (657 469)  (657 469)  routing T_13_29.sp12_v_b_0 <X> T_13_29.sp12_h_r_0


LogicTile_15_29

 (19 3)  (781 467)  (781 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_20_29

 (4 14)  (1040 478)  (1040 478)  routing T_20_29.sp4_v_b_1 <X> T_20_29.sp4_v_t_44
 (6 14)  (1042 478)  (1042 478)  routing T_20_29.sp4_v_b_1 <X> T_20_29.sp4_v_t_44


RAM_Tile_25_29

 (3 1)  (1309 465)  (1309 465)  routing T_25_29.sp12_h_l_23 <X> T_25_29.sp12_v_b_0


LogicTile_30_29

 (6 14)  (1570 478)  (1570 478)  routing T_30_29.sp4_v_b_6 <X> T_30_29.sp4_v_t_44
 (5 15)  (1569 479)  (1569 479)  routing T_30_29.sp4_v_b_6 <X> T_30_29.sp4_v_t_44


IO_Tile_33_29

 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (4 4)  (13 452)  (13 452)  routing T_0_28.span4_vert_b_12 <X> T_0_28.lc_trk_g0_4
 (6 4)  (11 452)  (11 452)  routing T_0_28.span12_horz_21 <X> T_0_28.lc_trk_g0_5
 (7 4)  (10 452)  (10 452)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_21 lc_trk_g0_5
 (13 4)  (4 452)  (4 452)  routing T_0_28.lc_trk_g0_4 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 452)  (1 452)  IOB_0 IO Functioning bit
 (5 5)  (12 453)  (12 453)  routing T_0_28.span4_vert_b_12 <X> T_0_28.lc_trk_g0_4
 (7 5)  (10 453)  (10 453)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (8 5)  (9 453)  (9 453)  routing T_0_28.span12_horz_21 <X> T_0_28.lc_trk_g0_5
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (13 10)  (4 458)  (4 458)  routing T_0_28.lc_trk_g0_5 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (16 14)  (1 462)  (1 462)  IOB_1 IO Functioning bit


LogicTile_2_28

 (3 10)  (75 458)  (75 458)  routing T_2_28.sp12_h_r_1 <X> T_2_28.sp12_h_l_22
 (3 11)  (75 459)  (75 459)  routing T_2_28.sp12_h_r_1 <X> T_2_28.sp12_h_l_22


LogicTile_9_28

 (3 12)  (441 460)  (441 460)  routing T_9_28.sp12_v_b_1 <X> T_9_28.sp12_h_r_1
 (3 13)  (441 461)  (441 461)  routing T_9_28.sp12_v_b_1 <X> T_9_28.sp12_h_r_1


LogicTile_12_28

 (19 0)  (619 448)  (619 448)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_13_28

 (3 4)  (657 452)  (657 452)  routing T_13_28.sp12_v_b_0 <X> T_13_28.sp12_h_r_0
 (3 5)  (657 453)  (657 453)  routing T_13_28.sp12_v_b_0 <X> T_13_28.sp12_h_r_0


LogicTile_14_28

 (3 11)  (711 459)  (711 459)  routing T_14_28.sp12_v_b_1 <X> T_14_28.sp12_h_l_22


LogicTile_19_28

 (19 11)  (1001 459)  (1001 459)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_20_28

 (2 14)  (1038 462)  (1038 462)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_23_28

 (8 13)  (1206 461)  (1206 461)  routing T_23_28.sp4_h_l_47 <X> T_23_28.sp4_v_b_10
 (9 13)  (1207 461)  (1207 461)  routing T_23_28.sp4_h_l_47 <X> T_23_28.sp4_v_b_10


RAM_Tile_25_28

 (3 1)  (1309 449)  (1309 449)  routing T_25_28.sp12_h_l_23 <X> T_25_28.sp12_v_b_0
 (9 11)  (1315 459)  (1315 459)  routing T_25_28.sp4_v_b_7 <X> T_25_28.sp4_v_t_42


IO_Tile_33_28

 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit


IO_Tile_0_27

 (11 0)  (6 432)  (6 432)  routing T_0_27.span4_horz_1 <X> T_0_27.span4_vert_t_12
 (12 0)  (5 432)  (5 432)  routing T_0_27.span4_horz_1 <X> T_0_27.span4_vert_t_12
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_4_27

 (8 2)  (188 434)  (188 434)  routing T_4_27.sp4_h_r_5 <X> T_4_27.sp4_h_l_36
 (10 2)  (190 434)  (190 434)  routing T_4_27.sp4_h_r_5 <X> T_4_27.sp4_h_l_36


LogicTile_7_27

 (3 4)  (345 436)  (345 436)  routing T_7_27.sp12_v_b_0 <X> T_7_27.sp12_h_r_0
 (3 5)  (345 437)  (345 437)  routing T_7_27.sp12_v_b_0 <X> T_7_27.sp12_h_r_0


RAM_Tile_8_27

 (11 7)  (407 439)  (407 439)  routing T_8_27.sp4_h_r_5 <X> T_8_27.sp4_h_l_40


LogicTile_10_27

 (4 12)  (496 444)  (496 444)  routing T_10_27.sp4_v_t_36 <X> T_10_27.sp4_v_b_9
 (6 12)  (498 444)  (498 444)  routing T_10_27.sp4_v_t_36 <X> T_10_27.sp4_v_b_9


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_h_r_0 <X> T_11_27.sp12_v_b_0
 (3 1)  (549 433)  (549 433)  routing T_11_27.sp12_h_r_0 <X> T_11_27.sp12_v_b_0


LogicTile_12_27

 (13 7)  (613 439)  (613 439)  routing T_12_27.sp4_v_b_0 <X> T_12_27.sp4_h_l_40


LogicTile_13_27

 (3 12)  (657 444)  (657 444)  routing T_13_27.sp12_v_b_1 <X> T_13_27.sp12_h_r_1
 (3 13)  (657 445)  (657 445)  routing T_13_27.sp12_v_b_1 <X> T_13_27.sp12_h_r_1


LogicTile_19_27

 (3 5)  (985 437)  (985 437)  routing T_19_27.sp12_h_l_23 <X> T_19_27.sp12_h_r_0


LogicTile_22_27

 (2 10)  (1146 442)  (1146 442)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (9 11)  (1153 443)  (1153 443)  routing T_22_27.sp4_v_b_7 <X> T_22_27.sp4_v_t_42


LogicTile_23_27

 (2 0)  (1200 432)  (1200 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 3)  (1201 435)  (1201 435)  routing T_23_27.sp12_v_b_0 <X> T_23_27.sp12_h_l_23
 (9 3)  (1207 435)  (1207 435)  routing T_23_27.sp4_v_b_1 <X> T_23_27.sp4_v_t_36


RAM_Tile_25_27

 (13 8)  (1319 440)  (1319 440)  routing T_25_27.sp4_h_l_45 <X> T_25_27.sp4_v_b_8
 (12 9)  (1318 441)  (1318 441)  routing T_25_27.sp4_h_l_45 <X> T_25_27.sp4_v_b_8


LogicTile_26_27

 (13 4)  (1361 436)  (1361 436)  routing T_26_27.sp4_h_l_40 <X> T_26_27.sp4_v_b_5
 (12 5)  (1360 437)  (1360 437)  routing T_26_27.sp4_h_l_40 <X> T_26_27.sp4_v_b_5


IO_Tile_33_27

 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_11_26

 (9 7)  (555 423)  (555 423)  routing T_11_26.sp4_v_b_4 <X> T_11_26.sp4_v_t_41


LogicTile_12_26

 (11 10)  (611 426)  (611 426)  routing T_12_26.sp4_v_b_5 <X> T_12_26.sp4_v_t_45
 (12 11)  (612 427)  (612 427)  routing T_12_26.sp4_v_b_5 <X> T_12_26.sp4_v_t_45


LogicTile_13_26

 (3 4)  (657 420)  (657 420)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_r_0
 (3 5)  (657 421)  (657 421)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_r_0


LogicTile_14_26

 (3 0)  (711 416)  (711 416)  routing T_14_26.sp12_h_r_0 <X> T_14_26.sp12_v_b_0
 (14 0)  (722 416)  (722 416)  routing T_14_26.sp4_v_b_8 <X> T_14_26.lc_trk_g0_0
 (26 0)  (734 416)  (734 416)  routing T_14_26.lc_trk_g0_4 <X> T_14_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 416)  (736 416)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 416)  (737 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 416)  (738 416)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 416)  (740 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 416)  (741 416)  routing T_14_26.lc_trk_g2_3 <X> T_14_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 416)  (745 416)  LC_0 Logic Functioning bit
 (39 0)  (747 416)  (747 416)  LC_0 Logic Functioning bit
 (45 0)  (753 416)  (753 416)  LC_0 Logic Functioning bit
 (3 1)  (711 417)  (711 417)  routing T_14_26.sp12_h_r_0 <X> T_14_26.sp12_v_b_0
 (14 1)  (722 417)  (722 417)  routing T_14_26.sp4_v_b_8 <X> T_14_26.lc_trk_g0_0
 (16 1)  (724 417)  (724 417)  routing T_14_26.sp4_v_b_8 <X> T_14_26.lc_trk_g0_0
 (17 1)  (725 417)  (725 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (29 1)  (737 417)  (737 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 417)  (739 417)  routing T_14_26.lc_trk_g2_3 <X> T_14_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 417)  (740 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (744 417)  (744 417)  LC_0 Logic Functioning bit
 (37 1)  (745 417)  (745 417)  LC_0 Logic Functioning bit
 (38 1)  (746 417)  (746 417)  LC_0 Logic Functioning bit
 (42 1)  (750 417)  (750 417)  LC_0 Logic Functioning bit
 (0 2)  (708 418)  (708 418)  routing T_14_26.glb_netwk_6 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (1 2)  (709 418)  (709 418)  routing T_14_26.glb_netwk_6 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (2 2)  (710 418)  (710 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 418)  (722 418)  routing T_14_26.sp4_h_l_1 <X> T_14_26.lc_trk_g0_4
 (15 3)  (723 419)  (723 419)  routing T_14_26.sp4_h_l_1 <X> T_14_26.lc_trk_g0_4
 (16 3)  (724 419)  (724 419)  routing T_14_26.sp4_h_l_1 <X> T_14_26.lc_trk_g0_4
 (17 3)  (725 419)  (725 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (0 4)  (708 420)  (708 420)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_7/cen
 (1 4)  (709 420)  (709 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 421)  (708 421)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_7/cen
 (1 5)  (709 421)  (709 421)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_7/cen
 (22 8)  (730 424)  (730 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (731 424)  (731 424)  routing T_14_26.sp12_v_b_11 <X> T_14_26.lc_trk_g2_3
 (15 10)  (723 426)  (723 426)  routing T_14_26.sp4_h_l_16 <X> T_14_26.lc_trk_g2_5
 (16 10)  (724 426)  (724 426)  routing T_14_26.sp4_h_l_16 <X> T_14_26.lc_trk_g2_5
 (17 10)  (725 426)  (725 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (726 427)  (726 427)  routing T_14_26.sp4_h_l_16 <X> T_14_26.lc_trk_g2_5
 (22 12)  (730 428)  (730 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 428)  (731 428)  routing T_14_26.sp4_h_r_27 <X> T_14_26.lc_trk_g3_3
 (24 12)  (732 428)  (732 428)  routing T_14_26.sp4_h_r_27 <X> T_14_26.lc_trk_g3_3
 (21 13)  (729 429)  (729 429)  routing T_14_26.sp4_h_r_27 <X> T_14_26.lc_trk_g3_3


LogicTile_15_26

 (0 0)  (762 416)  (762 416)  Negative Clock bit

 (27 0)  (789 416)  (789 416)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 416)  (790 416)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 416)  (791 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 416)  (794 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 416)  (798 416)  LC_0 Logic Functioning bit
 (39 0)  (801 416)  (801 416)  LC_0 Logic Functioning bit
 (41 0)  (803 416)  (803 416)  LC_0 Logic Functioning bit
 (42 0)  (804 416)  (804 416)  LC_0 Logic Functioning bit
 (44 0)  (806 416)  (806 416)  LC_0 Logic Functioning bit
 (45 0)  (807 416)  (807 416)  LC_0 Logic Functioning bit
 (36 1)  (798 417)  (798 417)  LC_0 Logic Functioning bit
 (39 1)  (801 417)  (801 417)  LC_0 Logic Functioning bit
 (41 1)  (803 417)  (803 417)  LC_0 Logic Functioning bit
 (42 1)  (804 417)  (804 417)  LC_0 Logic Functioning bit
 (48 1)  (810 417)  (810 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (811 417)  (811 417)  Carry_In_Mux bit 

 (0 2)  (762 418)  (762 418)  routing T_15_26.glb_netwk_6 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (1 2)  (763 418)  (763 418)  routing T_15_26.glb_netwk_6 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (2 2)  (764 418)  (764 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (789 418)  (789 418)  routing T_15_26.lc_trk_g3_1 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 418)  (790 418)  routing T_15_26.lc_trk_g3_1 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 418)  (791 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 418)  (794 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 418)  (798 418)  LC_1 Logic Functioning bit
 (39 2)  (801 418)  (801 418)  LC_1 Logic Functioning bit
 (41 2)  (803 418)  (803 418)  LC_1 Logic Functioning bit
 (42 2)  (804 418)  (804 418)  LC_1 Logic Functioning bit
 (44 2)  (806 418)  (806 418)  LC_1 Logic Functioning bit
 (45 2)  (807 418)  (807 418)  LC_1 Logic Functioning bit
 (36 3)  (798 419)  (798 419)  LC_1 Logic Functioning bit
 (39 3)  (801 419)  (801 419)  LC_1 Logic Functioning bit
 (41 3)  (803 419)  (803 419)  LC_1 Logic Functioning bit
 (42 3)  (804 419)  (804 419)  LC_1 Logic Functioning bit
 (48 3)  (810 419)  (810 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (762 420)  (762 420)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_7/cen
 (1 4)  (763 420)  (763 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (783 420)  (783 420)  routing T_15_26.wire_logic_cluster/lc_3/out <X> T_15_26.lc_trk_g1_3
 (22 4)  (784 420)  (784 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 420)  (787 420)  routing T_15_26.wire_logic_cluster/lc_2/out <X> T_15_26.lc_trk_g1_2
 (27 4)  (789 420)  (789 420)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 420)  (791 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 420)  (794 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 420)  (798 420)  LC_2 Logic Functioning bit
 (39 4)  (801 420)  (801 420)  LC_2 Logic Functioning bit
 (41 4)  (803 420)  (803 420)  LC_2 Logic Functioning bit
 (42 4)  (804 420)  (804 420)  LC_2 Logic Functioning bit
 (44 4)  (806 420)  (806 420)  LC_2 Logic Functioning bit
 (45 4)  (807 420)  (807 420)  LC_2 Logic Functioning bit
 (0 5)  (762 421)  (762 421)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_7/cen
 (1 5)  (763 421)  (763 421)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_7/cen
 (22 5)  (784 421)  (784 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 421)  (792 421)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 421)  (798 421)  LC_2 Logic Functioning bit
 (39 5)  (801 421)  (801 421)  LC_2 Logic Functioning bit
 (41 5)  (803 421)  (803 421)  LC_2 Logic Functioning bit
 (42 5)  (804 421)  (804 421)  LC_2 Logic Functioning bit
 (52 5)  (814 421)  (814 421)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (16 6)  (778 422)  (778 422)  routing T_15_26.sp4_v_b_13 <X> T_15_26.lc_trk_g1_5
 (17 6)  (779 422)  (779 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 422)  (780 422)  routing T_15_26.sp4_v_b_13 <X> T_15_26.lc_trk_g1_5
 (27 6)  (789 422)  (789 422)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 422)  (791 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 422)  (794 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 422)  (798 422)  LC_3 Logic Functioning bit
 (39 6)  (801 422)  (801 422)  LC_3 Logic Functioning bit
 (41 6)  (803 422)  (803 422)  LC_3 Logic Functioning bit
 (42 6)  (804 422)  (804 422)  LC_3 Logic Functioning bit
 (44 6)  (806 422)  (806 422)  LC_3 Logic Functioning bit
 (45 6)  (807 422)  (807 422)  LC_3 Logic Functioning bit
 (18 7)  (780 423)  (780 423)  routing T_15_26.sp4_v_b_13 <X> T_15_26.lc_trk_g1_5
 (30 7)  (792 423)  (792 423)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 423)  (798 423)  LC_3 Logic Functioning bit
 (39 7)  (801 423)  (801 423)  LC_3 Logic Functioning bit
 (41 7)  (803 423)  (803 423)  LC_3 Logic Functioning bit
 (42 7)  (804 423)  (804 423)  LC_3 Logic Functioning bit
 (48 7)  (810 423)  (810 423)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (789 424)  (789 424)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 424)  (790 424)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 424)  (791 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 424)  (792 424)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 424)  (794 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 424)  (798 424)  LC_4 Logic Functioning bit
 (39 8)  (801 424)  (801 424)  LC_4 Logic Functioning bit
 (41 8)  (803 424)  (803 424)  LC_4 Logic Functioning bit
 (42 8)  (804 424)  (804 424)  LC_4 Logic Functioning bit
 (44 8)  (806 424)  (806 424)  LC_4 Logic Functioning bit
 (45 8)  (807 424)  (807 424)  LC_4 Logic Functioning bit
 (36 9)  (798 425)  (798 425)  LC_4 Logic Functioning bit
 (39 9)  (801 425)  (801 425)  LC_4 Logic Functioning bit
 (41 9)  (803 425)  (803 425)  LC_4 Logic Functioning bit
 (42 9)  (804 425)  (804 425)  LC_4 Logic Functioning bit
 (52 9)  (814 425)  (814 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (27 10)  (789 426)  (789 426)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 426)  (790 426)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 426)  (791 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 426)  (792 426)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 426)  (794 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 426)  (798 426)  LC_5 Logic Functioning bit
 (39 10)  (801 426)  (801 426)  LC_5 Logic Functioning bit
 (41 10)  (803 426)  (803 426)  LC_5 Logic Functioning bit
 (42 10)  (804 426)  (804 426)  LC_5 Logic Functioning bit
 (44 10)  (806 426)  (806 426)  LC_5 Logic Functioning bit
 (45 10)  (807 426)  (807 426)  LC_5 Logic Functioning bit
 (36 11)  (798 427)  (798 427)  LC_5 Logic Functioning bit
 (39 11)  (801 427)  (801 427)  LC_5 Logic Functioning bit
 (41 11)  (803 427)  (803 427)  LC_5 Logic Functioning bit
 (42 11)  (804 427)  (804 427)  LC_5 Logic Functioning bit
 (52 11)  (814 427)  (814 427)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (776 428)  (776 428)  routing T_15_26.wire_logic_cluster/lc_0/out <X> T_15_26.lc_trk_g3_0
 (17 12)  (779 428)  (779 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 428)  (780 428)  routing T_15_26.wire_logic_cluster/lc_1/out <X> T_15_26.lc_trk_g3_1
 (22 12)  (784 428)  (784 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (789 428)  (789 428)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 428)  (790 428)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 428)  (791 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 428)  (792 428)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 428)  (794 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 428)  (798 428)  LC_6 Logic Functioning bit
 (39 12)  (801 428)  (801 428)  LC_6 Logic Functioning bit
 (41 12)  (803 428)  (803 428)  LC_6 Logic Functioning bit
 (42 12)  (804 428)  (804 428)  LC_6 Logic Functioning bit
 (45 12)  (807 428)  (807 428)  LC_6 Logic Functioning bit
 (10 13)  (772 429)  (772 429)  routing T_15_26.sp4_h_r_5 <X> T_15_26.sp4_v_b_10
 (17 13)  (779 429)  (779 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 429)  (792 429)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 429)  (798 429)  LC_6 Logic Functioning bit
 (39 13)  (801 429)  (801 429)  LC_6 Logic Functioning bit
 (41 13)  (803 429)  (803 429)  LC_6 Logic Functioning bit
 (42 13)  (804 429)  (804 429)  LC_6 Logic Functioning bit
 (52 13)  (814 429)  (814 429)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (763 430)  (763 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 430)  (776 430)  routing T_15_26.wire_logic_cluster/lc_4/out <X> T_15_26.lc_trk_g3_4
 (17 14)  (779 430)  (779 430)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 430)  (780 430)  routing T_15_26.wire_logic_cluster/lc_5/out <X> T_15_26.lc_trk_g3_5
 (25 14)  (787 430)  (787 430)  routing T_15_26.wire_logic_cluster/lc_6/out <X> T_15_26.lc_trk_g3_6
 (0 15)  (762 431)  (762 431)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 431)  (763 431)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 431)  (779 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (784 431)  (784 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_26

 (19 2)  (835 418)  (835 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (5 6)  (821 422)  (821 422)  routing T_16_26.sp4_h_r_0 <X> T_16_26.sp4_h_l_38
 (4 7)  (820 423)  (820 423)  routing T_16_26.sp4_h_r_0 <X> T_16_26.sp4_h_l_38
 (11 7)  (827 423)  (827 423)  routing T_16_26.sp4_h_r_5 <X> T_16_26.sp4_h_l_40


LogicTile_17_26

 (0 2)  (874 418)  (874 418)  routing T_17_26.glb_netwk_6 <X> T_17_26.wire_logic_cluster/lc_7/clk
 (1 2)  (875 418)  (875 418)  routing T_17_26.glb_netwk_6 <X> T_17_26.wire_logic_cluster/lc_7/clk
 (2 2)  (876 418)  (876 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (882 418)  (882 418)  routing T_17_26.sp4_h_r_5 <X> T_17_26.sp4_h_l_36
 (10 2)  (884 418)  (884 418)  routing T_17_26.sp4_h_r_5 <X> T_17_26.sp4_h_l_36
 (14 4)  (888 420)  (888 420)  routing T_17_26.sp4_h_l_5 <X> T_17_26.lc_trk_g1_0
 (14 5)  (888 421)  (888 421)  routing T_17_26.sp4_h_l_5 <X> T_17_26.lc_trk_g1_0
 (15 5)  (889 421)  (889 421)  routing T_17_26.sp4_h_l_5 <X> T_17_26.lc_trk_g1_0
 (16 5)  (890 421)  (890 421)  routing T_17_26.sp4_h_l_5 <X> T_17_26.lc_trk_g1_0
 (17 5)  (891 421)  (891 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (14 6)  (888 422)  (888 422)  routing T_17_26.wire_logic_cluster/lc_4/out <X> T_17_26.lc_trk_g1_4
 (17 7)  (891 423)  (891 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (900 424)  (900 424)  routing T_17_26.lc_trk_g2_4 <X> T_17_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 424)  (901 424)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 424)  (903 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 424)  (904 424)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 424)  (906 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 424)  (908 424)  routing T_17_26.lc_trk_g1_0 <X> T_17_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 424)  (910 424)  LC_4 Logic Functioning bit
 (38 8)  (912 424)  (912 424)  LC_4 Logic Functioning bit
 (41 8)  (915 424)  (915 424)  LC_4 Logic Functioning bit
 (43 8)  (917 424)  (917 424)  LC_4 Logic Functioning bit
 (45 8)  (919 424)  (919 424)  LC_4 Logic Functioning bit
 (47 8)  (921 424)  (921 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (28 9)  (902 425)  (902 425)  routing T_17_26.lc_trk_g2_4 <X> T_17_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 425)  (903 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (911 425)  (911 425)  LC_4 Logic Functioning bit
 (39 9)  (913 425)  (913 425)  LC_4 Logic Functioning bit
 (41 9)  (915 425)  (915 425)  LC_4 Logic Functioning bit
 (43 9)  (917 425)  (917 425)  LC_4 Logic Functioning bit
 (14 10)  (888 426)  (888 426)  routing T_17_26.sp4_v_b_36 <X> T_17_26.lc_trk_g2_4
 (14 11)  (888 427)  (888 427)  routing T_17_26.sp4_v_b_36 <X> T_17_26.lc_trk_g2_4
 (16 11)  (890 427)  (890 427)  routing T_17_26.sp4_v_b_36 <X> T_17_26.lc_trk_g2_4
 (17 11)  (891 427)  (891 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (10 13)  (884 429)  (884 429)  routing T_17_26.sp4_h_r_5 <X> T_17_26.sp4_v_b_10


LogicTile_18_26

 (14 0)  (942 416)  (942 416)  routing T_18_26.sp12_h_r_0 <X> T_18_26.lc_trk_g0_0
 (27 0)  (955 416)  (955 416)  routing T_18_26.lc_trk_g1_0 <X> T_18_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 416)  (957 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 416)  (959 416)  routing T_18_26.lc_trk_g2_5 <X> T_18_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 416)  (960 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 416)  (961 416)  routing T_18_26.lc_trk_g2_5 <X> T_18_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 416)  (965 416)  LC_0 Logic Functioning bit
 (39 0)  (967 416)  (967 416)  LC_0 Logic Functioning bit
 (45 0)  (973 416)  (973 416)  LC_0 Logic Functioning bit
 (46 0)  (974 416)  (974 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (975 416)  (975 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (942 417)  (942 417)  routing T_18_26.sp12_h_r_0 <X> T_18_26.lc_trk_g0_0
 (15 1)  (943 417)  (943 417)  routing T_18_26.sp12_h_r_0 <X> T_18_26.lc_trk_g0_0
 (17 1)  (945 417)  (945 417)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (19 1)  (947 417)  (947 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (37 1)  (965 417)  (965 417)  LC_0 Logic Functioning bit
 (39 1)  (967 417)  (967 417)  LC_0 Logic Functioning bit
 (51 1)  (979 417)  (979 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (981 417)  (981 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (928 418)  (928 418)  routing T_18_26.glb_netwk_6 <X> T_18_26.wire_logic_cluster/lc_7/clk
 (1 2)  (929 418)  (929 418)  routing T_18_26.glb_netwk_6 <X> T_18_26.wire_logic_cluster/lc_7/clk
 (2 2)  (930 418)  (930 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (947 418)  (947 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 4)  (931 420)  (931 420)  routing T_18_26.sp12_v_b_0 <X> T_18_26.sp12_h_r_0
 (14 4)  (942 420)  (942 420)  routing T_18_26.wire_logic_cluster/lc_0/out <X> T_18_26.lc_trk_g1_0
 (3 5)  (931 421)  (931 421)  routing T_18_26.sp12_v_b_0 <X> T_18_26.sp12_h_r_0
 (17 5)  (945 421)  (945 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 8)  (942 424)  (942 424)  routing T_18_26.rgt_op_0 <X> T_18_26.lc_trk_g2_0
 (27 8)  (955 424)  (955 424)  routing T_18_26.lc_trk_g1_0 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 424)  (957 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 424)  (959 424)  routing T_18_26.lc_trk_g2_5 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 424)  (960 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 424)  (961 424)  routing T_18_26.lc_trk_g2_5 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 424)  (964 424)  LC_4 Logic Functioning bit
 (38 8)  (966 424)  (966 424)  LC_4 Logic Functioning bit
 (46 8)  (974 424)  (974 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (979 424)  (979 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (943 425)  (943 425)  routing T_18_26.rgt_op_0 <X> T_18_26.lc_trk_g2_0
 (17 9)  (945 425)  (945 425)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (28 9)  (956 425)  (956 425)  routing T_18_26.lc_trk_g2_0 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 425)  (957 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 425)  (960 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (964 425)  (964 425)  LC_4 Logic Functioning bit
 (38 9)  (966 425)  (966 425)  LC_4 Logic Functioning bit
 (40 9)  (968 425)  (968 425)  LC_4 Logic Functioning bit
 (41 9)  (969 425)  (969 425)  LC_4 Logic Functioning bit
 (43 9)  (971 425)  (971 425)  LC_4 Logic Functioning bit
 (47 9)  (975 425)  (975 425)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (15 10)  (943 426)  (943 426)  routing T_18_26.sp4_h_l_16 <X> T_18_26.lc_trk_g2_5
 (16 10)  (944 426)  (944 426)  routing T_18_26.sp4_h_l_16 <X> T_18_26.lc_trk_g2_5
 (17 10)  (945 426)  (945 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (946 427)  (946 427)  routing T_18_26.sp4_h_l_16 <X> T_18_26.lc_trk_g2_5


LogicTile_19_26

 (14 0)  (996 416)  (996 416)  routing T_19_26.wire_logic_cluster/lc_0/out <X> T_19_26.lc_trk_g0_0
 (15 0)  (997 416)  (997 416)  routing T_19_26.bot_op_1 <X> T_19_26.lc_trk_g0_1
 (17 0)  (999 416)  (999 416)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (1011 416)  (1011 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 416)  (1014 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 416)  (1016 416)  routing T_19_26.lc_trk_g1_0 <X> T_19_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 416)  (1018 416)  LC_0 Logic Functioning bit
 (40 0)  (1022 416)  (1022 416)  LC_0 Logic Functioning bit
 (42 0)  (1024 416)  (1024 416)  LC_0 Logic Functioning bit
 (45 0)  (1027 416)  (1027 416)  LC_0 Logic Functioning bit
 (46 0)  (1028 416)  (1028 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (999 417)  (999 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (19 1)  (1001 417)  (1001 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (29 1)  (1011 417)  (1011 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 417)  (1014 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 417)  (1016 417)  routing T_19_26.lc_trk_g1_1 <X> T_19_26.input_2_0
 (36 1)  (1018 417)  (1018 417)  LC_0 Logic Functioning bit
 (41 1)  (1023 417)  (1023 417)  LC_0 Logic Functioning bit
 (43 1)  (1025 417)  (1025 417)  LC_0 Logic Functioning bit
 (51 1)  (1033 417)  (1033 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (982 418)  (982 418)  routing T_19_26.glb_netwk_6 <X> T_19_26.wire_logic_cluster/lc_7/clk
 (1 2)  (983 418)  (983 418)  routing T_19_26.glb_netwk_6 <X> T_19_26.wire_logic_cluster/lc_7/clk
 (2 2)  (984 418)  (984 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (982 420)  (982 420)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.wire_logic_cluster/lc_7/cen
 (1 4)  (983 420)  (983 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (996 420)  (996 420)  routing T_19_26.bnr_op_0 <X> T_19_26.lc_trk_g1_0
 (15 4)  (997 420)  (997 420)  routing T_19_26.sp4_v_b_17 <X> T_19_26.lc_trk_g1_1
 (16 4)  (998 420)  (998 420)  routing T_19_26.sp4_v_b_17 <X> T_19_26.lc_trk_g1_1
 (17 4)  (999 420)  (999 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (1 5)  (983 421)  (983 421)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.wire_logic_cluster/lc_7/cen
 (14 5)  (996 421)  (996 421)  routing T_19_26.bnr_op_0 <X> T_19_26.lc_trk_g1_0
 (17 5)  (999 421)  (999 421)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 9)  (1004 425)  (1004 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1007 425)  (1007 425)  routing T_19_26.sp4_r_v_b_34 <X> T_19_26.lc_trk_g2_2
 (3 14)  (985 430)  (985 430)  routing T_19_26.sp12_v_b_1 <X> T_19_26.sp12_v_t_22


LogicTile_20_26

 (14 0)  (1050 416)  (1050 416)  routing T_20_26.lft_op_0 <X> T_20_26.lc_trk_g0_0
 (25 0)  (1061 416)  (1061 416)  routing T_20_26.wire_logic_cluster/lc_2/out <X> T_20_26.lc_trk_g0_2
 (15 1)  (1051 417)  (1051 417)  routing T_20_26.lft_op_0 <X> T_20_26.lc_trk_g0_0
 (17 1)  (1053 417)  (1053 417)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (1058 417)  (1058 417)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (1036 418)  (1036 418)  routing T_20_26.glb_netwk_6 <X> T_20_26.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 418)  (1037 418)  routing T_20_26.glb_netwk_6 <X> T_20_26.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 418)  (1038 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 418)  (1050 418)  routing T_20_26.sp12_h_l_3 <X> T_20_26.lc_trk_g0_4
 (14 3)  (1050 419)  (1050 419)  routing T_20_26.sp12_h_l_3 <X> T_20_26.lc_trk_g0_4
 (15 3)  (1051 419)  (1051 419)  routing T_20_26.sp12_h_l_3 <X> T_20_26.lc_trk_g0_4
 (17 3)  (1053 419)  (1053 419)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (12 4)  (1048 420)  (1048 420)  routing T_20_26.sp4_v_b_5 <X> T_20_26.sp4_h_r_5
 (27 4)  (1063 420)  (1063 420)  routing T_20_26.lc_trk_g3_0 <X> T_20_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 420)  (1064 420)  routing T_20_26.lc_trk_g3_0 <X> T_20_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 420)  (1065 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 420)  (1068 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 420)  (1070 420)  routing T_20_26.lc_trk_g1_0 <X> T_20_26.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 420)  (1073 420)  LC_2 Logic Functioning bit
 (40 4)  (1076 420)  (1076 420)  LC_2 Logic Functioning bit
 (42 4)  (1078 420)  (1078 420)  LC_2 Logic Functioning bit
 (43 4)  (1079 420)  (1079 420)  LC_2 Logic Functioning bit
 (45 4)  (1081 420)  (1081 420)  LC_2 Logic Functioning bit
 (46 4)  (1082 420)  (1082 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (11 5)  (1047 421)  (1047 421)  routing T_20_26.sp4_v_b_5 <X> T_20_26.sp4_h_r_5
 (15 5)  (1051 421)  (1051 421)  routing T_20_26.bot_op_0 <X> T_20_26.lc_trk_g1_0
 (17 5)  (1053 421)  (1053 421)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (29 5)  (1065 421)  (1065 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 421)  (1068 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1071 421)  (1071 421)  routing T_20_26.lc_trk_g0_2 <X> T_20_26.input_2_2
 (37 5)  (1073 421)  (1073 421)  LC_2 Logic Functioning bit
 (39 5)  (1075 421)  (1075 421)  LC_2 Logic Functioning bit
 (42 5)  (1078 421)  (1078 421)  LC_2 Logic Functioning bit
 (12 6)  (1048 422)  (1048 422)  routing T_20_26.sp4_v_b_5 <X> T_20_26.sp4_h_l_40
 (14 12)  (1050 428)  (1050 428)  routing T_20_26.sp4_h_r_40 <X> T_20_26.lc_trk_g3_0
 (27 12)  (1063 428)  (1063 428)  routing T_20_26.lc_trk_g3_0 <X> T_20_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 428)  (1064 428)  routing T_20_26.lc_trk_g3_0 <X> T_20_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 428)  (1065 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 428)  (1068 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 428)  (1070 428)  routing T_20_26.lc_trk_g1_0 <X> T_20_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 428)  (1071 428)  routing T_20_26.lc_trk_g0_4 <X> T_20_26.input_2_6
 (36 12)  (1072 428)  (1072 428)  LC_6 Logic Functioning bit
 (38 12)  (1074 428)  (1074 428)  LC_6 Logic Functioning bit
 (40 12)  (1076 428)  (1076 428)  LC_6 Logic Functioning bit
 (41 12)  (1077 428)  (1077 428)  LC_6 Logic Functioning bit
 (42 12)  (1078 428)  (1078 428)  LC_6 Logic Functioning bit
 (43 12)  (1079 428)  (1079 428)  LC_6 Logic Functioning bit
 (46 12)  (1082 428)  (1082 428)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (10 13)  (1046 429)  (1046 429)  routing T_20_26.sp4_h_r_5 <X> T_20_26.sp4_v_b_10
 (14 13)  (1050 429)  (1050 429)  routing T_20_26.sp4_h_r_40 <X> T_20_26.lc_trk_g3_0
 (15 13)  (1051 429)  (1051 429)  routing T_20_26.sp4_h_r_40 <X> T_20_26.lc_trk_g3_0
 (16 13)  (1052 429)  (1052 429)  routing T_20_26.sp4_h_r_40 <X> T_20_26.lc_trk_g3_0
 (17 13)  (1053 429)  (1053 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (29 13)  (1065 429)  (1065 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (1068 429)  (1068 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (1072 429)  (1072 429)  LC_6 Logic Functioning bit
 (38 13)  (1074 429)  (1074 429)  LC_6 Logic Functioning bit
 (40 13)  (1076 429)  (1076 429)  LC_6 Logic Functioning bit


LogicTile_21_26

 (0 2)  (1090 418)  (1090 418)  routing T_21_26.glb_netwk_6 <X> T_21_26.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 418)  (1091 418)  routing T_21_26.glb_netwk_6 <X> T_21_26.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 418)  (1092 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1090 420)  (1090 420)  routing T_21_26.lc_trk_g2_2 <X> T_21_26.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 420)  (1091 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (13 4)  (1103 420)  (1103 420)  routing T_21_26.sp4_h_l_40 <X> T_21_26.sp4_v_b_5
 (1 5)  (1091 421)  (1091 421)  routing T_21_26.lc_trk_g2_2 <X> T_21_26.wire_logic_cluster/lc_7/cen
 (12 5)  (1102 421)  (1102 421)  routing T_21_26.sp4_h_l_40 <X> T_21_26.sp4_v_b_5
 (16 6)  (1106 422)  (1106 422)  routing T_21_26.sp4_v_b_5 <X> T_21_26.lc_trk_g1_5
 (17 6)  (1107 422)  (1107 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1108 422)  (1108 422)  routing T_21_26.sp4_v_b_5 <X> T_21_26.lc_trk_g1_5
 (14 8)  (1104 424)  (1104 424)  routing T_21_26.bnl_op_0 <X> T_21_26.lc_trk_g2_0
 (14 9)  (1104 425)  (1104 425)  routing T_21_26.bnl_op_0 <X> T_21_26.lc_trk_g2_0
 (17 9)  (1107 425)  (1107 425)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (1112 425)  (1112 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (14 12)  (1104 428)  (1104 428)  routing T_21_26.sp4_h_r_40 <X> T_21_26.lc_trk_g3_0
 (14 13)  (1104 429)  (1104 429)  routing T_21_26.sp4_h_r_40 <X> T_21_26.lc_trk_g3_0
 (15 13)  (1105 429)  (1105 429)  routing T_21_26.sp4_h_r_40 <X> T_21_26.lc_trk_g3_0
 (16 13)  (1106 429)  (1106 429)  routing T_21_26.sp4_h_r_40 <X> T_21_26.lc_trk_g3_0
 (17 13)  (1107 429)  (1107 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (27 14)  (1117 430)  (1117 430)  routing T_21_26.lc_trk_g1_5 <X> T_21_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 430)  (1119 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 430)  (1120 430)  routing T_21_26.lc_trk_g1_5 <X> T_21_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 430)  (1122 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 430)  (1123 430)  routing T_21_26.lc_trk_g2_0 <X> T_21_26.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 430)  (1127 430)  LC_7 Logic Functioning bit
 (39 14)  (1129 430)  (1129 430)  LC_7 Logic Functioning bit
 (40 14)  (1130 430)  (1130 430)  LC_7 Logic Functioning bit
 (41 14)  (1131 430)  (1131 430)  LC_7 Logic Functioning bit
 (42 14)  (1132 430)  (1132 430)  LC_7 Logic Functioning bit
 (43 14)  (1133 430)  (1133 430)  LC_7 Logic Functioning bit
 (45 14)  (1135 430)  (1135 430)  LC_7 Logic Functioning bit
 (47 14)  (1137 430)  (1137 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (1117 431)  (1117 431)  routing T_21_26.lc_trk_g3_0 <X> T_21_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 431)  (1118 431)  routing T_21_26.lc_trk_g3_0 <X> T_21_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 431)  (1119 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (41 15)  (1131 431)  (1131 431)  LC_7 Logic Functioning bit
 (43 15)  (1133 431)  (1133 431)  LC_7 Logic Functioning bit


LogicTile_22_26

 (8 13)  (1152 429)  (1152 429)  routing T_22_26.sp4_h_l_41 <X> T_22_26.sp4_v_b_10
 (9 13)  (1153 429)  (1153 429)  routing T_22_26.sp4_h_l_41 <X> T_22_26.sp4_v_b_10
 (10 13)  (1154 429)  (1154 429)  routing T_22_26.sp4_h_l_41 <X> T_22_26.sp4_v_b_10


LogicTile_23_26

 (3 0)  (1201 416)  (1201 416)  routing T_23_26.sp12_h_r_0 <X> T_23_26.sp12_v_b_0
 (3 1)  (1201 417)  (1201 417)  routing T_23_26.sp12_h_r_0 <X> T_23_26.sp12_v_b_0
 (5 15)  (1203 431)  (1203 431)  routing T_23_26.sp4_h_l_44 <X> T_23_26.sp4_v_t_44


RAM_Tile_25_26

 (0 0)  (1306 416)  (1306 416)  Negative Clock bit

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (1332 416)  (1332 416)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.input0_0
 (27 1)  (1333 417)  (1333 417)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.input0_0
 (29 1)  (1335 417)  (1335 417)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_5 input0_0
 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (25 2)  (1331 418)  (1331 418)  routing T_25_26.sp4_v_b_6 <X> T_25_26.lc_trk_g0_6
 (22 3)  (1328 419)  (1328 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1329 419)  (1329 419)  routing T_25_26.sp4_v_b_6 <X> T_25_26.lc_trk_g0_6
 (27 3)  (1333 419)  (1333 419)  routing T_25_26.lc_trk_g1_0 <X> T_25_26.input0_1
 (29 3)  (1335 419)  (1335 419)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (14 4)  (1320 420)  (1320 420)  routing T_25_26.sp12_h_r_0 <X> T_25_26.lc_trk_g1_0
 (25 4)  (1331 420)  (1331 420)  routing T_25_26.sp4_v_b_10 <X> T_25_26.lc_trk_g1_2
 (26 4)  (1332 420)  (1332 420)  routing T_25_26.lc_trk_g2_6 <X> T_25_26.input0_2
 (28 4)  (1334 420)  (1334 420)  routing T_25_26.lc_trk_g2_3 <X> T_25_26.wire_bram/ram/WDATA_5
 (29 4)  (1335 420)  (1335 420)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_5
 (3 5)  (1309 421)  (1309 421)  routing T_25_26.sp12_h_l_23 <X> T_25_26.sp12_h_r_0
 (14 5)  (1320 421)  (1320 421)  routing T_25_26.sp12_h_r_0 <X> T_25_26.lc_trk_g1_0
 (15 5)  (1321 421)  (1321 421)  routing T_25_26.sp12_h_r_0 <X> T_25_26.lc_trk_g1_0
 (17 5)  (1323 421)  (1323 421)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (1328 421)  (1328 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1329 421)  (1329 421)  routing T_25_26.sp4_v_b_10 <X> T_25_26.lc_trk_g1_2
 (25 5)  (1331 421)  (1331 421)  routing T_25_26.sp4_v_b_10 <X> T_25_26.lc_trk_g1_2
 (26 5)  (1332 421)  (1332 421)  routing T_25_26.lc_trk_g2_6 <X> T_25_26.input0_2
 (28 5)  (1334 421)  (1334 421)  routing T_25_26.lc_trk_g2_6 <X> T_25_26.input0_2
 (29 5)  (1335 421)  (1335 421)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (30 5)  (1336 421)  (1336 421)  routing T_25_26.lc_trk_g2_3 <X> T_25_26.wire_bram/ram/WDATA_5
 (39 5)  (1345 421)  (1345 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (14 6)  (1320 422)  (1320 422)  routing T_25_26.sp4_v_b_4 <X> T_25_26.lc_trk_g1_4
 (15 6)  (1321 422)  (1321 422)  routing T_25_26.sp4_v_t_8 <X> T_25_26.lc_trk_g1_5
 (16 6)  (1322 422)  (1322 422)  routing T_25_26.sp4_v_t_8 <X> T_25_26.lc_trk_g1_5
 (17 6)  (1323 422)  (1323 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (16 7)  (1322 423)  (1322 423)  routing T_25_26.sp4_v_b_4 <X> T_25_26.lc_trk_g1_4
 (17 7)  (1323 423)  (1323 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (26 7)  (1332 423)  (1332 423)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.input0_3
 (27 7)  (1333 423)  (1333 423)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.input0_3
 (29 7)  (1335 423)  (1335 423)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (22 8)  (1328 424)  (1328 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_16 lc_trk_g2_3
 (23 8)  (1329 424)  (1329 424)  routing T_25_26.sp12_v_t_16 <X> T_25_26.lc_trk_g2_3
 (21 9)  (1327 425)  (1327 425)  routing T_25_26.sp12_v_t_16 <X> T_25_26.lc_trk_g2_3
 (22 9)  (1328 425)  (1328 425)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (1329 425)  (1329 425)  routing T_25_26.sp12_v_t_9 <X> T_25_26.lc_trk_g2_2
 (26 9)  (1332 425)  (1332 425)  routing T_25_26.lc_trk_g2_2 <X> T_25_26.input0_4
 (28 9)  (1334 425)  (1334 425)  routing T_25_26.lc_trk_g2_2 <X> T_25_26.input0_4
 (29 9)  (1335 425)  (1335 425)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (21 10)  (1327 426)  (1327 426)  routing T_25_26.sp12_v_b_7 <X> T_25_26.lc_trk_g2_7
 (22 10)  (1328 426)  (1328 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1330 426)  (1330 426)  routing T_25_26.sp12_v_b_7 <X> T_25_26.lc_trk_g2_7
 (26 10)  (1332 426)  (1332 426)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.input0_5
 (21 11)  (1327 427)  (1327 427)  routing T_25_26.sp12_v_b_7 <X> T_25_26.lc_trk_g2_7
 (22 11)  (1328 427)  (1328 427)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1329 427)  (1329 427)  routing T_25_26.sp12_v_t_21 <X> T_25_26.lc_trk_g2_6
 (25 11)  (1331 427)  (1331 427)  routing T_25_26.sp12_v_t_21 <X> T_25_26.lc_trk_g2_6
 (27 11)  (1333 427)  (1333 427)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.input0_5
 (29 11)  (1335 427)  (1335 427)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (16 12)  (1322 428)  (1322 428)  routing T_25_26.sp12_v_b_9 <X> T_25_26.lc_trk_g3_1
 (17 12)  (1323 428)  (1323 428)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_9 lc_trk_g3_1
 (26 12)  (1332 428)  (1332 428)  routing T_25_26.lc_trk_g0_6 <X> T_25_26.input0_6
 (27 12)  (1333 428)  (1333 428)  routing T_25_26.lc_trk_g3_0 <X> T_25_26.wire_bram/ram/WDATA_1
 (28 12)  (1334 428)  (1334 428)  routing T_25_26.lc_trk_g3_0 <X> T_25_26.wire_bram/ram/WDATA_1
 (29 12)  (1335 428)  (1335 428)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_1
 (37 12)  (1343 428)  (1343 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (17 13)  (1323 429)  (1323 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (1332 429)  (1332 429)  routing T_25_26.lc_trk_g0_6 <X> T_25_26.input0_6
 (29 13)  (1335 429)  (1335 429)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (32 13)  (1338 429)  (1338 429)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_1 input2_6
 (33 13)  (1339 429)  (1339 429)  routing T_25_26.lc_trk_g3_1 <X> T_25_26.input2_6
 (34 13)  (1340 429)  (1340 429)  routing T_25_26.lc_trk_g3_1 <X> T_25_26.input2_6
 (0 14)  (1306 430)  (1306 430)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (14 14)  (1320 430)  (1320 430)  routing T_25_26.sp12_v_t_3 <X> T_25_26.lc_trk_g3_4
 (15 14)  (1321 430)  (1321 430)  routing T_25_26.sp4_v_b_45 <X> T_25_26.lc_trk_g3_5
 (16 14)  (1322 430)  (1322 430)  routing T_25_26.sp4_v_b_45 <X> T_25_26.lc_trk_g3_5
 (17 14)  (1323 430)  (1323 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (26 14)  (1332 430)  (1332 430)  routing T_25_26.lc_trk_g3_4 <X> T_25_26.input0_7
 (35 14)  (1341 430)  (1341 430)  routing T_25_26.lc_trk_g2_7 <X> T_25_26.input2_7
 (0 15)  (1306 431)  (1306 431)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (14 15)  (1320 431)  (1320 431)  routing T_25_26.sp12_v_t_3 <X> T_25_26.lc_trk_g3_4
 (15 15)  (1321 431)  (1321 431)  routing T_25_26.sp12_v_t_3 <X> T_25_26.lc_trk_g3_4
 (17 15)  (1323 431)  (1323 431)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (27 15)  (1333 431)  (1333 431)  routing T_25_26.lc_trk_g3_4 <X> T_25_26.input0_7
 (28 15)  (1334 431)  (1334 431)  routing T_25_26.lc_trk_g3_4 <X> T_25_26.input0_7
 (29 15)  (1335 431)  (1335 431)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 431)  (1338 431)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1339 431)  (1339 431)  routing T_25_26.lc_trk_g2_7 <X> T_25_26.input2_7
 (35 15)  (1341 431)  (1341 431)  routing T_25_26.lc_trk_g2_7 <X> T_25_26.input2_7


LogicTile_27_26

 (2 12)  (1404 428)  (1404 428)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_26

 (10 7)  (1574 423)  (1574 423)  routing T_30_26.sp4_h_l_46 <X> T_30_26.sp4_v_t_41
 (3 15)  (1567 431)  (1567 431)  routing T_30_26.sp12_h_l_22 <X> T_30_26.sp12_v_t_22


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (4 10)  (13 410)  (13 410)  routing T_0_25.span4_horz_10 <X> T_0_25.lc_trk_g1_2
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_2 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (4 11)  (13 411)  (13 411)  routing T_0_25.span4_horz_10 <X> T_0_25.lc_trk_g1_2
 (6 11)  (11 411)  (11 411)  routing T_0_25.span4_horz_10 <X> T_0_25.lc_trk_g1_2
 (7 11)  (10 411)  (10 411)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (12 11)  (5 411)  (5 411)  routing T_0_25.lc_trk_g1_2 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (6 14)  (11 414)  (11 414)  routing T_0_25.span12_horz_15 <X> T_0_25.lc_trk_g1_7
 (7 14)  (10 414)  (10 414)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_15 lc_trk_g1_7
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (9 14)  (189 414)  (189 414)  routing T_4_25.sp4_h_r_7 <X> T_4_25.sp4_h_l_47
 (10 14)  (190 414)  (190 414)  routing T_4_25.sp4_h_r_7 <X> T_4_25.sp4_h_l_47


LogicTile_5_25

 (3 3)  (237 403)  (237 403)  routing T_5_25.sp12_v_b_0 <X> T_5_25.sp12_h_l_23
 (3 4)  (237 404)  (237 404)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_h_r_0


LogicTile_6_25



LogicTile_7_25

 (19 15)  (361 415)  (361 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_25

 (9 10)  (405 410)  (405 410)  routing T_8_25.sp4_h_r_4 <X> T_8_25.sp4_h_l_42
 (10 10)  (406 410)  (406 410)  routing T_8_25.sp4_h_r_4 <X> T_8_25.sp4_h_l_42
 (13 14)  (409 414)  (409 414)  routing T_8_25.sp4_h_r_11 <X> T_8_25.sp4_v_t_46
 (12 15)  (408 415)  (408 415)  routing T_8_25.sp4_h_r_11 <X> T_8_25.sp4_v_t_46


LogicTile_9_25

 (2 0)  (440 400)  (440 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 0)  (441 400)  (441 400)  routing T_9_25.sp12_h_r_0 <X> T_9_25.sp12_v_b_0
 (3 1)  (441 401)  (441 401)  routing T_9_25.sp12_h_r_0 <X> T_9_25.sp12_v_b_0
 (32 6)  (470 406)  (470 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 406)  (471 406)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (40 6)  (478 406)  (478 406)  LC_3 Logic Functioning bit
 (41 6)  (479 406)  (479 406)  LC_3 Logic Functioning bit
 (42 6)  (480 406)  (480 406)  LC_3 Logic Functioning bit
 (43 6)  (481 406)  (481 406)  LC_3 Logic Functioning bit
 (46 6)  (484 406)  (484 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (31 7)  (469 407)  (469 407)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (40 7)  (478 407)  (478 407)  LC_3 Logic Functioning bit
 (41 7)  (479 407)  (479 407)  LC_3 Logic Functioning bit
 (42 7)  (480 407)  (480 407)  LC_3 Logic Functioning bit
 (43 7)  (481 407)  (481 407)  LC_3 Logic Functioning bit
 (22 9)  (460 409)  (460 409)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (461 409)  (461 409)  routing T_9_25.sp12_v_b_18 <X> T_9_25.lc_trk_g2_2
 (25 9)  (463 409)  (463 409)  routing T_9_25.sp12_v_b_18 <X> T_9_25.lc_trk_g2_2


LogicTile_10_25

 (4 12)  (496 412)  (496 412)  routing T_10_25.sp4_h_l_38 <X> T_10_25.sp4_v_b_9
 (6 12)  (498 412)  (498 412)  routing T_10_25.sp4_h_l_38 <X> T_10_25.sp4_v_b_9
 (5 13)  (497 413)  (497 413)  routing T_10_25.sp4_h_l_38 <X> T_10_25.sp4_v_b_9


LogicTile_11_25

 (3 0)  (549 400)  (549 400)  routing T_11_25.sp12_h_r_0 <X> T_11_25.sp12_v_b_0
 (3 1)  (549 401)  (549 401)  routing T_11_25.sp12_h_r_0 <X> T_11_25.sp12_v_b_0


LogicTile_12_25

 (15 0)  (615 400)  (615 400)  routing T_12_25.bot_op_1 <X> T_12_25.lc_trk_g0_1
 (17 0)  (617 400)  (617 400)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (600 402)  (600 402)  routing T_12_25.glb_netwk_6 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (1 2)  (601 402)  (601 402)  routing T_12_25.glb_netwk_6 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (2 2)  (602 402)  (602 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 4)  (613 404)  (613 404)  routing T_12_25.sp4_h_l_40 <X> T_12_25.sp4_v_b_5
 (21 4)  (621 404)  (621 404)  routing T_12_25.sp4_v_b_3 <X> T_12_25.lc_trk_g1_3
 (22 4)  (622 404)  (622 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (623 404)  (623 404)  routing T_12_25.sp4_v_b_3 <X> T_12_25.lc_trk_g1_3
 (12 5)  (612 405)  (612 405)  routing T_12_25.sp4_h_l_40 <X> T_12_25.sp4_v_b_5
 (9 6)  (609 406)  (609 406)  routing T_12_25.sp4_v_b_4 <X> T_12_25.sp4_h_l_41
 (21 10)  (621 410)  (621 410)  routing T_12_25.wire_logic_cluster/lc_7/out <X> T_12_25.lc_trk_g2_7
 (22 10)  (622 410)  (622 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (8 12)  (608 412)  (608 412)  routing T_12_25.sp4_v_b_10 <X> T_12_25.sp4_h_r_10
 (9 12)  (609 412)  (609 412)  routing T_12_25.sp4_v_b_10 <X> T_12_25.sp4_h_r_10
 (11 12)  (611 412)  (611 412)  routing T_12_25.sp4_h_l_40 <X> T_12_25.sp4_v_b_11
 (13 12)  (613 412)  (613 412)  routing T_12_25.sp4_h_l_40 <X> T_12_25.sp4_v_b_11
 (12 13)  (612 413)  (612 413)  routing T_12_25.sp4_h_l_40 <X> T_12_25.sp4_v_b_11
 (16 14)  (616 414)  (616 414)  routing T_12_25.sp4_v_t_16 <X> T_12_25.lc_trk_g3_5
 (17 14)  (617 414)  (617 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (618 414)  (618 414)  routing T_12_25.sp4_v_t_16 <X> T_12_25.lc_trk_g3_5
 (26 14)  (626 414)  (626 414)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 414)  (627 414)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 414)  (629 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 414)  (631 414)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 414)  (632 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 414)  (633 414)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 414)  (634 414)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 414)  (636 414)  LC_7 Logic Functioning bit
 (41 14)  (641 414)  (641 414)  LC_7 Logic Functioning bit
 (43 14)  (643 414)  (643 414)  LC_7 Logic Functioning bit
 (45 14)  (645 414)  (645 414)  LC_7 Logic Functioning bit
 (7 15)  (607 415)  (607 415)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (626 415)  (626 415)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 415)  (628 415)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 415)  (629 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 415)  (630 415)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 415)  (632 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (636 415)  (636 415)  LC_7 Logic Functioning bit
 (40 15)  (640 415)  (640 415)  LC_7 Logic Functioning bit
 (42 15)  (642 415)  (642 415)  LC_7 Logic Functioning bit
 (51 15)  (651 415)  (651 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_25

 (3 0)  (657 400)  (657 400)  routing T_13_25.sp12_h_r_0 <X> T_13_25.sp12_v_b_0
 (3 1)  (657 401)  (657 401)  routing T_13_25.sp12_h_r_0 <X> T_13_25.sp12_v_b_0
 (3 12)  (657 412)  (657 412)  routing T_13_25.sp12_v_b_1 <X> T_13_25.sp12_h_r_1
 (3 13)  (657 413)  (657 413)  routing T_13_25.sp12_v_b_1 <X> T_13_25.sp12_h_r_1


LogicTile_14_25

 (14 0)  (722 400)  (722 400)  routing T_14_25.wire_logic_cluster/lc_0/out <X> T_14_25.lc_trk_g0_0
 (15 0)  (723 400)  (723 400)  routing T_14_25.sp4_h_r_1 <X> T_14_25.lc_trk_g0_1
 (16 0)  (724 400)  (724 400)  routing T_14_25.sp4_h_r_1 <X> T_14_25.lc_trk_g0_1
 (17 0)  (725 400)  (725 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (733 400)  (733 400)  routing T_14_25.wire_logic_cluster/lc_2/out <X> T_14_25.lc_trk_g0_2
 (28 0)  (736 400)  (736 400)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 400)  (737 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 400)  (738 400)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 400)  (740 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 400)  (742 400)  routing T_14_25.lc_trk_g1_0 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 400)  (743 400)  routing T_14_25.lc_trk_g1_5 <X> T_14_25.input_2_0
 (37 0)  (745 400)  (745 400)  LC_0 Logic Functioning bit
 (42 0)  (750 400)  (750 400)  LC_0 Logic Functioning bit
 (45 0)  (753 400)  (753 400)  LC_0 Logic Functioning bit
 (17 1)  (725 401)  (725 401)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (726 401)  (726 401)  routing T_14_25.sp4_h_r_1 <X> T_14_25.lc_trk_g0_1
 (22 1)  (730 401)  (730 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (734 401)  (734 401)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 401)  (735 401)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 401)  (736 401)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 401)  (737 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 401)  (740 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (742 401)  (742 401)  routing T_14_25.lc_trk_g1_5 <X> T_14_25.input_2_0
 (36 1)  (744 401)  (744 401)  LC_0 Logic Functioning bit
 (37 1)  (745 401)  (745 401)  LC_0 Logic Functioning bit
 (39 1)  (747 401)  (747 401)  LC_0 Logic Functioning bit
 (43 1)  (751 401)  (751 401)  LC_0 Logic Functioning bit
 (0 2)  (708 402)  (708 402)  routing T_14_25.glb_netwk_6 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (1 2)  (709 402)  (709 402)  routing T_14_25.glb_netwk_6 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (2 2)  (710 402)  (710 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 402)  (722 402)  routing T_14_25.wire_logic_cluster/lc_4/out <X> T_14_25.lc_trk_g0_4
 (17 3)  (725 403)  (725 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (1 4)  (709 404)  (709 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (729 404)  (729 404)  routing T_14_25.sp4_h_r_11 <X> T_14_25.lc_trk_g1_3
 (22 4)  (730 404)  (730 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (731 404)  (731 404)  routing T_14_25.sp4_h_r_11 <X> T_14_25.lc_trk_g1_3
 (24 4)  (732 404)  (732 404)  routing T_14_25.sp4_h_r_11 <X> T_14_25.lc_trk_g1_3
 (28 4)  (736 404)  (736 404)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 404)  (737 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 404)  (738 404)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 404)  (739 404)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 404)  (740 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 404)  (742 404)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 404)  (745 404)  LC_2 Logic Functioning bit
 (39 4)  (747 404)  (747 404)  LC_2 Logic Functioning bit
 (45 4)  (753 404)  (753 404)  LC_2 Logic Functioning bit
 (0 5)  (708 405)  (708 405)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_7/cen
 (1 5)  (709 405)  (709 405)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_7/cen
 (14 5)  (722 405)  (722 405)  routing T_14_25.top_op_0 <X> T_14_25.lc_trk_g1_0
 (15 5)  (723 405)  (723 405)  routing T_14_25.top_op_0 <X> T_14_25.lc_trk_g1_0
 (17 5)  (725 405)  (725 405)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (734 405)  (734 405)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 405)  (735 405)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 405)  (736 405)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 405)  (737 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 405)  (739 405)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 405)  (740 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (744 405)  (744 405)  LC_2 Logic Functioning bit
 (37 5)  (745 405)  (745 405)  LC_2 Logic Functioning bit
 (38 5)  (746 405)  (746 405)  LC_2 Logic Functioning bit
 (42 5)  (750 405)  (750 405)  LC_2 Logic Functioning bit
 (16 6)  (724 406)  (724 406)  routing T_14_25.sp4_v_b_13 <X> T_14_25.lc_trk_g1_5
 (17 6)  (725 406)  (725 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (726 406)  (726 406)  routing T_14_25.sp4_v_b_13 <X> T_14_25.lc_trk_g1_5
 (22 6)  (730 406)  (730 406)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 406)  (732 406)  routing T_14_25.bot_op_7 <X> T_14_25.lc_trk_g1_7
 (18 7)  (726 407)  (726 407)  routing T_14_25.sp4_v_b_13 <X> T_14_25.lc_trk_g1_5
 (22 7)  (730 407)  (730 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (28 8)  (736 408)  (736 408)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 408)  (737 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 408)  (738 408)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 408)  (740 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 408)  (741 408)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 408)  (742 408)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 408)  (745 408)  LC_4 Logic Functioning bit
 (39 8)  (747 408)  (747 408)  LC_4 Logic Functioning bit
 (45 8)  (753 408)  (753 408)  LC_4 Logic Functioning bit
 (26 9)  (734 409)  (734 409)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 409)  (735 409)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 409)  (736 409)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 409)  (737 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 409)  (739 409)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 409)  (740 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (743 409)  (743 409)  routing T_14_25.lc_trk_g0_2 <X> T_14_25.input_2_4
 (36 9)  (744 409)  (744 409)  LC_4 Logic Functioning bit
 (37 9)  (745 409)  (745 409)  LC_4 Logic Functioning bit
 (38 9)  (746 409)  (746 409)  LC_4 Logic Functioning bit
 (42 9)  (750 409)  (750 409)  LC_4 Logic Functioning bit
 (15 10)  (723 410)  (723 410)  routing T_14_25.sp4_h_r_45 <X> T_14_25.lc_trk_g2_5
 (16 10)  (724 410)  (724 410)  routing T_14_25.sp4_h_r_45 <X> T_14_25.lc_trk_g2_5
 (17 10)  (725 410)  (725 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 410)  (726 410)  routing T_14_25.sp4_h_r_45 <X> T_14_25.lc_trk_g2_5
 (18 11)  (726 411)  (726 411)  routing T_14_25.sp4_h_r_45 <X> T_14_25.lc_trk_g2_5
 (21 12)  (729 412)  (729 412)  routing T_14_25.sp12_v_t_0 <X> T_14_25.lc_trk_g3_3
 (22 12)  (730 412)  (730 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (732 412)  (732 412)  routing T_14_25.sp12_v_t_0 <X> T_14_25.lc_trk_g3_3
 (25 12)  (733 412)  (733 412)  routing T_14_25.sp4_h_r_34 <X> T_14_25.lc_trk_g3_2
 (28 12)  (736 412)  (736 412)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 412)  (737 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 412)  (738 412)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 412)  (739 412)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 412)  (740 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 412)  (741 412)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 412)  (742 412)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 412)  (743 412)  routing T_14_25.lc_trk_g0_4 <X> T_14_25.input_2_6
 (37 12)  (745 412)  (745 412)  LC_6 Logic Functioning bit
 (39 12)  (747 412)  (747 412)  LC_6 Logic Functioning bit
 (45 12)  (753 412)  (753 412)  LC_6 Logic Functioning bit
 (21 13)  (729 413)  (729 413)  routing T_14_25.sp12_v_t_0 <X> T_14_25.lc_trk_g3_3
 (22 13)  (730 413)  (730 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 413)  (731 413)  routing T_14_25.sp4_h_r_34 <X> T_14_25.lc_trk_g3_2
 (24 13)  (732 413)  (732 413)  routing T_14_25.sp4_h_r_34 <X> T_14_25.lc_trk_g3_2
 (26 13)  (734 413)  (734 413)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 413)  (735 413)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 413)  (736 413)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 413)  (737 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 413)  (740 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (744 413)  (744 413)  LC_6 Logic Functioning bit
 (37 13)  (745 413)  (745 413)  LC_6 Logic Functioning bit
 (38 13)  (746 413)  (746 413)  LC_6 Logic Functioning bit
 (42 13)  (750 413)  (750 413)  LC_6 Logic Functioning bit
 (46 13)  (754 413)  (754 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (722 414)  (722 414)  routing T_14_25.bnl_op_4 <X> T_14_25.lc_trk_g3_4
 (26 14)  (734 414)  (734 414)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 414)  (735 414)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 414)  (736 414)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 414)  (737 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 414)  (739 414)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 414)  (740 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 414)  (742 414)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 414)  (745 414)  LC_7 Logic Functioning bit
 (42 14)  (750 414)  (750 414)  LC_7 Logic Functioning bit
 (45 14)  (753 414)  (753 414)  LC_7 Logic Functioning bit
 (7 15)  (715 415)  (715 415)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (722 415)  (722 415)  routing T_14_25.bnl_op_4 <X> T_14_25.lc_trk_g3_4
 (17 15)  (725 415)  (725 415)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (28 15)  (736 415)  (736 415)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 415)  (737 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 415)  (738 415)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 415)  (739 415)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 415)  (740 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (744 415)  (744 415)  LC_7 Logic Functioning bit
 (37 15)  (745 415)  (745 415)  LC_7 Logic Functioning bit
 (38 15)  (746 415)  (746 415)  LC_7 Logic Functioning bit
 (42 15)  (750 415)  (750 415)  LC_7 Logic Functioning bit


LogicTile_15_25

 (0 0)  (762 400)  (762 400)  Negative Clock bit

 (27 0)  (789 400)  (789 400)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 400)  (790 400)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 400)  (791 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 400)  (794 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 400)  (798 400)  LC_0 Logic Functioning bit
 (39 0)  (801 400)  (801 400)  LC_0 Logic Functioning bit
 (41 0)  (803 400)  (803 400)  LC_0 Logic Functioning bit
 (42 0)  (804 400)  (804 400)  LC_0 Logic Functioning bit
 (44 0)  (806 400)  (806 400)  LC_0 Logic Functioning bit
 (45 0)  (807 400)  (807 400)  LC_0 Logic Functioning bit
 (48 0)  (810 400)  (810 400)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (784 401)  (784 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 401)  (785 401)  routing T_15_25.sp4_v_b_18 <X> T_15_25.lc_trk_g0_2
 (24 1)  (786 401)  (786 401)  routing T_15_25.sp4_v_b_18 <X> T_15_25.lc_trk_g0_2
 (36 1)  (798 401)  (798 401)  LC_0 Logic Functioning bit
 (39 1)  (801 401)  (801 401)  LC_0 Logic Functioning bit
 (41 1)  (803 401)  (803 401)  LC_0 Logic Functioning bit
 (42 1)  (804 401)  (804 401)  LC_0 Logic Functioning bit
 (49 1)  (811 401)  (811 401)  Carry_In_Mux bit 

 (0 2)  (762 402)  (762 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (1 2)  (763 402)  (763 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (789 402)  (789 402)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 402)  (790 402)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 402)  (791 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 402)  (794 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 402)  (798 402)  LC_1 Logic Functioning bit
 (39 2)  (801 402)  (801 402)  LC_1 Logic Functioning bit
 (41 2)  (803 402)  (803 402)  LC_1 Logic Functioning bit
 (42 2)  (804 402)  (804 402)  LC_1 Logic Functioning bit
 (44 2)  (806 402)  (806 402)  LC_1 Logic Functioning bit
 (45 2)  (807 402)  (807 402)  LC_1 Logic Functioning bit
 (36 3)  (798 403)  (798 403)  LC_1 Logic Functioning bit
 (39 3)  (801 403)  (801 403)  LC_1 Logic Functioning bit
 (41 3)  (803 403)  (803 403)  LC_1 Logic Functioning bit
 (42 3)  (804 403)  (804 403)  LC_1 Logic Functioning bit
 (51 3)  (813 403)  (813 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (763 404)  (763 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (770 404)  (770 404)  routing T_15_25.sp4_v_b_10 <X> T_15_25.sp4_h_r_4
 (9 4)  (771 404)  (771 404)  routing T_15_25.sp4_v_b_10 <X> T_15_25.sp4_h_r_4
 (10 4)  (772 404)  (772 404)  routing T_15_25.sp4_v_b_10 <X> T_15_25.sp4_h_r_4
 (21 4)  (783 404)  (783 404)  routing T_15_25.wire_logic_cluster/lc_3/out <X> T_15_25.lc_trk_g1_3
 (22 4)  (784 404)  (784 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 404)  (787 404)  routing T_15_25.wire_logic_cluster/lc_2/out <X> T_15_25.lc_trk_g1_2
 (27 4)  (789 404)  (789 404)  routing T_15_25.lc_trk_g1_2 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 404)  (791 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 404)  (794 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 404)  (798 404)  LC_2 Logic Functioning bit
 (39 4)  (801 404)  (801 404)  LC_2 Logic Functioning bit
 (41 4)  (803 404)  (803 404)  LC_2 Logic Functioning bit
 (42 4)  (804 404)  (804 404)  LC_2 Logic Functioning bit
 (44 4)  (806 404)  (806 404)  LC_2 Logic Functioning bit
 (45 4)  (807 404)  (807 404)  LC_2 Logic Functioning bit
 (1 5)  (763 405)  (763 405)  routing T_15_25.lc_trk_g0_2 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (12 5)  (774 405)  (774 405)  routing T_15_25.sp4_h_r_5 <X> T_15_25.sp4_v_b_5
 (22 5)  (784 405)  (784 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 405)  (792 405)  routing T_15_25.lc_trk_g1_2 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 405)  (798 405)  LC_2 Logic Functioning bit
 (39 5)  (801 405)  (801 405)  LC_2 Logic Functioning bit
 (41 5)  (803 405)  (803 405)  LC_2 Logic Functioning bit
 (42 5)  (804 405)  (804 405)  LC_2 Logic Functioning bit
 (51 5)  (813 405)  (813 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (779 406)  (779 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 406)  (780 406)  routing T_15_25.wire_logic_cluster/lc_5/out <X> T_15_25.lc_trk_g1_5
 (25 6)  (787 406)  (787 406)  routing T_15_25.wire_logic_cluster/lc_6/out <X> T_15_25.lc_trk_g1_6
 (27 6)  (789 406)  (789 406)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 406)  (791 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 406)  (794 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 406)  (798 406)  LC_3 Logic Functioning bit
 (39 6)  (801 406)  (801 406)  LC_3 Logic Functioning bit
 (41 6)  (803 406)  (803 406)  LC_3 Logic Functioning bit
 (42 6)  (804 406)  (804 406)  LC_3 Logic Functioning bit
 (44 6)  (806 406)  (806 406)  LC_3 Logic Functioning bit
 (45 6)  (807 406)  (807 406)  LC_3 Logic Functioning bit
 (22 7)  (784 407)  (784 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 407)  (792 407)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 407)  (798 407)  LC_3 Logic Functioning bit
 (39 7)  (801 407)  (801 407)  LC_3 Logic Functioning bit
 (41 7)  (803 407)  (803 407)  LC_3 Logic Functioning bit
 (42 7)  (804 407)  (804 407)  LC_3 Logic Functioning bit
 (46 7)  (808 407)  (808 407)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (27 8)  (789 408)  (789 408)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 408)  (790 408)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 408)  (791 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 408)  (792 408)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 408)  (794 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 408)  (798 408)  LC_4 Logic Functioning bit
 (39 8)  (801 408)  (801 408)  LC_4 Logic Functioning bit
 (41 8)  (803 408)  (803 408)  LC_4 Logic Functioning bit
 (42 8)  (804 408)  (804 408)  LC_4 Logic Functioning bit
 (44 8)  (806 408)  (806 408)  LC_4 Logic Functioning bit
 (45 8)  (807 408)  (807 408)  LC_4 Logic Functioning bit
 (51 8)  (813 408)  (813 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (798 409)  (798 409)  LC_4 Logic Functioning bit
 (39 9)  (801 409)  (801 409)  LC_4 Logic Functioning bit
 (41 9)  (803 409)  (803 409)  LC_4 Logic Functioning bit
 (42 9)  (804 409)  (804 409)  LC_4 Logic Functioning bit
 (27 10)  (789 410)  (789 410)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 410)  (791 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 410)  (792 410)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 410)  (794 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 410)  (798 410)  LC_5 Logic Functioning bit
 (39 10)  (801 410)  (801 410)  LC_5 Logic Functioning bit
 (41 10)  (803 410)  (803 410)  LC_5 Logic Functioning bit
 (42 10)  (804 410)  (804 410)  LC_5 Logic Functioning bit
 (44 10)  (806 410)  (806 410)  LC_5 Logic Functioning bit
 (45 10)  (807 410)  (807 410)  LC_5 Logic Functioning bit
 (11 11)  (773 411)  (773 411)  routing T_15_25.sp4_h_r_8 <X> T_15_25.sp4_h_l_45
 (14 11)  (776 411)  (776 411)  routing T_15_25.sp4_r_v_b_36 <X> T_15_25.lc_trk_g2_4
 (17 11)  (779 411)  (779 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (36 11)  (798 411)  (798 411)  LC_5 Logic Functioning bit
 (39 11)  (801 411)  (801 411)  LC_5 Logic Functioning bit
 (41 11)  (803 411)  (803 411)  LC_5 Logic Functioning bit
 (42 11)  (804 411)  (804 411)  LC_5 Logic Functioning bit
 (53 11)  (815 411)  (815 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (776 412)  (776 412)  routing T_15_25.wire_logic_cluster/lc_0/out <X> T_15_25.lc_trk_g3_0
 (17 12)  (779 412)  (779 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 412)  (780 412)  routing T_15_25.wire_logic_cluster/lc_1/out <X> T_15_25.lc_trk_g3_1
 (27 12)  (789 412)  (789 412)  routing T_15_25.lc_trk_g1_6 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 412)  (791 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 412)  (792 412)  routing T_15_25.lc_trk_g1_6 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 412)  (794 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 412)  (798 412)  LC_6 Logic Functioning bit
 (39 12)  (801 412)  (801 412)  LC_6 Logic Functioning bit
 (41 12)  (803 412)  (803 412)  LC_6 Logic Functioning bit
 (42 12)  (804 412)  (804 412)  LC_6 Logic Functioning bit
 (44 12)  (806 412)  (806 412)  LC_6 Logic Functioning bit
 (45 12)  (807 412)  (807 412)  LC_6 Logic Functioning bit
 (53 12)  (815 412)  (815 412)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (779 413)  (779 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 413)  (792 413)  routing T_15_25.lc_trk_g1_6 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 413)  (798 413)  LC_6 Logic Functioning bit
 (39 13)  (801 413)  (801 413)  LC_6 Logic Functioning bit
 (41 13)  (803 413)  (803 413)  LC_6 Logic Functioning bit
 (42 13)  (804 413)  (804 413)  LC_6 Logic Functioning bit
 (0 14)  (762 414)  (762 414)  routing T_15_25.lc_trk_g2_4 <X> T_15_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 414)  (763 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 414)  (776 414)  routing T_15_25.wire_logic_cluster/lc_4/out <X> T_15_25.lc_trk_g3_4
 (21 14)  (783 414)  (783 414)  routing T_15_25.wire_logic_cluster/lc_7/out <X> T_15_25.lc_trk_g3_7
 (22 14)  (784 414)  (784 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 414)  (789 414)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 414)  (790 414)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 414)  (791 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 414)  (792 414)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 414)  (794 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 414)  (798 414)  LC_7 Logic Functioning bit
 (39 14)  (801 414)  (801 414)  LC_7 Logic Functioning bit
 (41 14)  (803 414)  (803 414)  LC_7 Logic Functioning bit
 (42 14)  (804 414)  (804 414)  LC_7 Logic Functioning bit
 (44 14)  (806 414)  (806 414)  LC_7 Logic Functioning bit
 (45 14)  (807 414)  (807 414)  LC_7 Logic Functioning bit
 (1 15)  (763 415)  (763 415)  routing T_15_25.lc_trk_g2_4 <X> T_15_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (769 415)  (769 415)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (779 415)  (779 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 415)  (792 415)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 415)  (798 415)  LC_7 Logic Functioning bit
 (39 15)  (801 415)  (801 415)  LC_7 Logic Functioning bit
 (41 15)  (803 415)  (803 415)  LC_7 Logic Functioning bit
 (42 15)  (804 415)  (804 415)  LC_7 Logic Functioning bit
 (52 15)  (814 415)  (814 415)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_25

 (4 0)  (820 400)  (820 400)  routing T_16_25.sp4_v_t_41 <X> T_16_25.sp4_v_b_0
 (6 0)  (822 400)  (822 400)  routing T_16_25.sp4_v_t_41 <X> T_16_25.sp4_v_b_0
 (12 0)  (828 400)  (828 400)  routing T_16_25.sp4_v_b_8 <X> T_16_25.sp4_h_r_2
 (14 0)  (830 400)  (830 400)  routing T_16_25.wire_logic_cluster/lc_0/out <X> T_16_25.lc_trk_g0_0
 (25 0)  (841 400)  (841 400)  routing T_16_25.wire_logic_cluster/lc_2/out <X> T_16_25.lc_trk_g0_2
 (26 0)  (842 400)  (842 400)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 400)  (845 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 400)  (846 400)  routing T_16_25.lc_trk_g0_5 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 400)  (848 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 400)  (849 400)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 400)  (850 400)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 400)  (853 400)  LC_0 Logic Functioning bit
 (39 0)  (855 400)  (855 400)  LC_0 Logic Functioning bit
 (45 0)  (861 400)  (861 400)  LC_0 Logic Functioning bit
 (11 1)  (827 401)  (827 401)  routing T_16_25.sp4_v_b_8 <X> T_16_25.sp4_h_r_2
 (13 1)  (829 401)  (829 401)  routing T_16_25.sp4_v_b_8 <X> T_16_25.sp4_h_r_2
 (17 1)  (833 401)  (833 401)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (838 401)  (838 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (842 401)  (842 401)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 401)  (843 401)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 401)  (844 401)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 401)  (845 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 401)  (848 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 401)  (851 401)  routing T_16_25.lc_trk_g0_2 <X> T_16_25.input_2_0
 (36 1)  (852 401)  (852 401)  LC_0 Logic Functioning bit
 (37 1)  (853 401)  (853 401)  LC_0 Logic Functioning bit
 (38 1)  (854 401)  (854 401)  LC_0 Logic Functioning bit
 (42 1)  (858 401)  (858 401)  LC_0 Logic Functioning bit
 (0 2)  (816 402)  (816 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (1 2)  (817 402)  (817 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 402)  (831 402)  routing T_16_25.sp4_h_r_21 <X> T_16_25.lc_trk_g0_5
 (16 2)  (832 402)  (832 402)  routing T_16_25.sp4_h_r_21 <X> T_16_25.lc_trk_g0_5
 (17 2)  (833 402)  (833 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (834 402)  (834 402)  routing T_16_25.sp4_h_r_21 <X> T_16_25.lc_trk_g0_5
 (22 2)  (838 402)  (838 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (18 3)  (834 403)  (834 403)  routing T_16_25.sp4_h_r_21 <X> T_16_25.lc_trk_g0_5
 (21 3)  (837 403)  (837 403)  routing T_16_25.sp4_r_v_b_31 <X> T_16_25.lc_trk_g0_7
 (0 4)  (816 404)  (816 404)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_7/cen
 (1 4)  (817 404)  (817 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (819 404)  (819 404)  routing T_16_25.sp12_v_b_0 <X> T_16_25.sp12_h_r_0
 (26 4)  (842 404)  (842 404)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 404)  (845 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 404)  (846 404)  routing T_16_25.lc_trk_g0_5 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 404)  (847 404)  routing T_16_25.lc_trk_g0_7 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 404)  (848 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (851 404)  (851 404)  routing T_16_25.lc_trk_g2_4 <X> T_16_25.input_2_2
 (37 4)  (853 404)  (853 404)  LC_2 Logic Functioning bit
 (39 4)  (855 404)  (855 404)  LC_2 Logic Functioning bit
 (45 4)  (861 404)  (861 404)  LC_2 Logic Functioning bit
 (0 5)  (816 405)  (816 405)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_7/cen
 (1 5)  (817 405)  (817 405)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_7/cen
 (3 5)  (819 405)  (819 405)  routing T_16_25.sp12_v_b_0 <X> T_16_25.sp12_h_r_0
 (26 5)  (842 405)  (842 405)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 405)  (843 405)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 405)  (844 405)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 405)  (845 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 405)  (847 405)  routing T_16_25.lc_trk_g0_7 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 405)  (848 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (849 405)  (849 405)  routing T_16_25.lc_trk_g2_4 <X> T_16_25.input_2_2
 (36 5)  (852 405)  (852 405)  LC_2 Logic Functioning bit
 (37 5)  (853 405)  (853 405)  LC_2 Logic Functioning bit
 (38 5)  (854 405)  (854 405)  LC_2 Logic Functioning bit
 (42 5)  (858 405)  (858 405)  LC_2 Logic Functioning bit
 (26 6)  (842 406)  (842 406)  routing T_16_25.lc_trk_g0_5 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 406)  (843 406)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 406)  (844 406)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 406)  (845 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 406)  (846 406)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 406)  (847 406)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 406)  (848 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 406)  (849 406)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 406)  (850 406)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 406)  (851 406)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.input_2_3
 (37 6)  (853 406)  (853 406)  LC_3 Logic Functioning bit
 (39 6)  (855 406)  (855 406)  LC_3 Logic Functioning bit
 (45 6)  (861 406)  (861 406)  LC_3 Logic Functioning bit
 (9 7)  (825 407)  (825 407)  routing T_16_25.sp4_v_b_8 <X> T_16_25.sp4_v_t_41
 (10 7)  (826 407)  (826 407)  routing T_16_25.sp4_v_b_8 <X> T_16_25.sp4_v_t_41
 (29 7)  (845 407)  (845 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 407)  (846 407)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 407)  (848 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (849 407)  (849 407)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.input_2_3
 (34 7)  (850 407)  (850 407)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.input_2_3
 (35 7)  (851 407)  (851 407)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.input_2_3
 (36 7)  (852 407)  (852 407)  LC_3 Logic Functioning bit
 (37 7)  (853 407)  (853 407)  LC_3 Logic Functioning bit
 (39 7)  (855 407)  (855 407)  LC_3 Logic Functioning bit
 (43 7)  (859 407)  (859 407)  LC_3 Logic Functioning bit
 (51 7)  (867 407)  (867 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 10)  (830 410)  (830 410)  routing T_16_25.sp4_h_r_36 <X> T_16_25.lc_trk_g2_4
 (15 11)  (831 411)  (831 411)  routing T_16_25.sp4_h_r_36 <X> T_16_25.lc_trk_g2_4
 (16 11)  (832 411)  (832 411)  routing T_16_25.sp4_h_r_36 <X> T_16_25.lc_trk_g2_4
 (17 11)  (833 411)  (833 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (14 12)  (830 412)  (830 412)  routing T_16_25.rgt_op_0 <X> T_16_25.lc_trk_g3_0
 (21 12)  (837 412)  (837 412)  routing T_16_25.sp4_h_r_35 <X> T_16_25.lc_trk_g3_3
 (22 12)  (838 412)  (838 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 412)  (839 412)  routing T_16_25.sp4_h_r_35 <X> T_16_25.lc_trk_g3_3
 (24 12)  (840 412)  (840 412)  routing T_16_25.sp4_h_r_35 <X> T_16_25.lc_trk_g3_3
 (26 12)  (842 412)  (842 412)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 412)  (845 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 412)  (846 412)  routing T_16_25.lc_trk_g0_5 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 412)  (848 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 412)  (849 412)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 412)  (850 412)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 412)  (853 412)  LC_6 Logic Functioning bit
 (39 12)  (855 412)  (855 412)  LC_6 Logic Functioning bit
 (45 12)  (861 412)  (861 412)  LC_6 Logic Functioning bit
 (15 13)  (831 413)  (831 413)  routing T_16_25.rgt_op_0 <X> T_16_25.lc_trk_g3_0
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (838 413)  (838 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 413)  (841 413)  routing T_16_25.sp4_r_v_b_42 <X> T_16_25.lc_trk_g3_2
 (26 13)  (842 413)  (842 413)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 413)  (843 413)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 413)  (844 413)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 413)  (845 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 413)  (847 413)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 413)  (848 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (852 413)  (852 413)  LC_6 Logic Functioning bit
 (37 13)  (853 413)  (853 413)  LC_6 Logic Functioning bit
 (38 13)  (854 413)  (854 413)  LC_6 Logic Functioning bit
 (42 13)  (858 413)  (858 413)  LC_6 Logic Functioning bit
 (15 14)  (831 414)  (831 414)  routing T_16_25.rgt_op_5 <X> T_16_25.lc_trk_g3_5
 (17 14)  (833 414)  (833 414)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (834 414)  (834 414)  routing T_16_25.rgt_op_5 <X> T_16_25.lc_trk_g3_5
 (22 14)  (838 414)  (838 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (841 414)  (841 414)  routing T_16_25.wire_logic_cluster/lc_6/out <X> T_16_25.lc_trk_g3_6
 (7 15)  (823 415)  (823 415)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (838 415)  (838 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_25

 (26 0)  (900 400)  (900 400)  routing T_17_25.lc_trk_g2_6 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 400)  (901 400)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 400)  (903 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 400)  (904 400)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 400)  (906 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 400)  (908 400)  routing T_17_25.lc_trk_g1_0 <X> T_17_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 400)  (909 400)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.input_2_0
 (37 0)  (911 400)  (911 400)  LC_0 Logic Functioning bit
 (38 0)  (912 400)  (912 400)  LC_0 Logic Functioning bit
 (39 0)  (913 400)  (913 400)  LC_0 Logic Functioning bit
 (41 0)  (915 400)  (915 400)  LC_0 Logic Functioning bit
 (45 0)  (919 400)  (919 400)  LC_0 Logic Functioning bit
 (53 0)  (927 400)  (927 400)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (896 401)  (896 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (900 401)  (900 401)  routing T_17_25.lc_trk_g2_6 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 401)  (902 401)  routing T_17_25.lc_trk_g2_6 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 401)  (903 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 401)  (904 401)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 401)  (906 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (907 401)  (907 401)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.input_2_0
 (34 1)  (908 401)  (908 401)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.input_2_0
 (35 1)  (909 401)  (909 401)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.input_2_0
 (36 1)  (910 401)  (910 401)  LC_0 Logic Functioning bit
 (38 1)  (912 401)  (912 401)  LC_0 Logic Functioning bit
 (0 2)  (874 402)  (874 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (1 2)  (875 402)  (875 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (2 2)  (876 402)  (876 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (895 402)  (895 402)  routing T_17_25.sp4_v_b_15 <X> T_17_25.lc_trk_g0_7
 (22 2)  (896 402)  (896 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 402)  (897 402)  routing T_17_25.sp4_v_b_15 <X> T_17_25.lc_trk_g0_7
 (27 2)  (901 402)  (901 402)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 402)  (903 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 402)  (906 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 402)  (907 402)  routing T_17_25.lc_trk_g2_2 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (38 2)  (912 402)  (912 402)  LC_1 Logic Functioning bit
 (41 2)  (915 402)  (915 402)  LC_1 Logic Functioning bit
 (43 2)  (917 402)  (917 402)  LC_1 Logic Functioning bit
 (45 2)  (919 402)  (919 402)  LC_1 Logic Functioning bit
 (8 3)  (882 403)  (882 403)  routing T_17_25.sp4_h_l_36 <X> T_17_25.sp4_v_t_36
 (21 3)  (895 403)  (895 403)  routing T_17_25.sp4_v_b_15 <X> T_17_25.lc_trk_g0_7
 (26 3)  (900 403)  (900 403)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 403)  (901 403)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 403)  (902 403)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 403)  (903 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 403)  (904 403)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 403)  (905 403)  routing T_17_25.lc_trk_g2_2 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 403)  (906 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (907 403)  (907 403)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.input_2_1
 (35 3)  (909 403)  (909 403)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.input_2_1
 (38 3)  (912 403)  (912 403)  LC_1 Logic Functioning bit
 (40 3)  (914 403)  (914 403)  LC_1 Logic Functioning bit
 (42 3)  (916 403)  (916 403)  LC_1 Logic Functioning bit
 (52 3)  (926 403)  (926 403)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (888 404)  (888 404)  routing T_17_25.wire_logic_cluster/lc_0/out <X> T_17_25.lc_trk_g1_0
 (21 4)  (895 404)  (895 404)  routing T_17_25.wire_logic_cluster/lc_3/out <X> T_17_25.lc_trk_g1_3
 (22 4)  (896 404)  (896 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 404)  (899 404)  routing T_17_25.wire_logic_cluster/lc_2/out <X> T_17_25.lc_trk_g1_2
 (26 4)  (900 404)  (900 404)  routing T_17_25.lc_trk_g2_6 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 404)  (902 404)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 404)  (903 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 404)  (904 404)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 404)  (908 404)  routing T_17_25.lc_trk_g1_2 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 404)  (910 404)  LC_2 Logic Functioning bit
 (37 4)  (911 404)  (911 404)  LC_2 Logic Functioning bit
 (38 4)  (912 404)  (912 404)  LC_2 Logic Functioning bit
 (39 4)  (913 404)  (913 404)  LC_2 Logic Functioning bit
 (41 4)  (915 404)  (915 404)  LC_2 Logic Functioning bit
 (43 4)  (917 404)  (917 404)  LC_2 Logic Functioning bit
 (45 4)  (919 404)  (919 404)  LC_2 Logic Functioning bit
 (53 4)  (927 404)  (927 404)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (891 405)  (891 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (896 405)  (896 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (900 405)  (900 405)  routing T_17_25.lc_trk_g2_6 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 405)  (902 405)  routing T_17_25.lc_trk_g2_6 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 405)  (903 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 405)  (904 405)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 405)  (905 405)  routing T_17_25.lc_trk_g1_2 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 405)  (910 405)  LC_2 Logic Functioning bit
 (38 5)  (912 405)  (912 405)  LC_2 Logic Functioning bit
 (47 5)  (921 405)  (921 405)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (891 406)  (891 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 406)  (892 406)  routing T_17_25.wire_logic_cluster/lc_5/out <X> T_17_25.lc_trk_g1_5
 (26 6)  (900 406)  (900 406)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 406)  (901 406)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 406)  (902 406)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 406)  (903 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 406)  (906 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 406)  (910 406)  LC_3 Logic Functioning bit
 (38 6)  (912 406)  (912 406)  LC_3 Logic Functioning bit
 (41 6)  (915 406)  (915 406)  LC_3 Logic Functioning bit
 (43 6)  (917 406)  (917 406)  LC_3 Logic Functioning bit
 (22 7)  (896 407)  (896 407)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (897 407)  (897 407)  routing T_17_25.sp12_h_r_14 <X> T_17_25.lc_trk_g1_6
 (26 7)  (900 407)  (900 407)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 407)  (901 407)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 407)  (903 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 407)  (905 407)  routing T_17_25.lc_trk_g0_2 <X> T_17_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 407)  (910 407)  LC_3 Logic Functioning bit
 (38 7)  (912 407)  (912 407)  LC_3 Logic Functioning bit
 (40 7)  (914 407)  (914 407)  LC_3 Logic Functioning bit
 (42 7)  (916 407)  (916 407)  LC_3 Logic Functioning bit
 (21 8)  (895 408)  (895 408)  routing T_17_25.sp4_h_r_35 <X> T_17_25.lc_trk_g2_3
 (22 8)  (896 408)  (896 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 408)  (897 408)  routing T_17_25.sp4_h_r_35 <X> T_17_25.lc_trk_g2_3
 (24 8)  (898 408)  (898 408)  routing T_17_25.sp4_h_r_35 <X> T_17_25.lc_trk_g2_3
 (25 8)  (899 408)  (899 408)  routing T_17_25.sp12_v_t_1 <X> T_17_25.lc_trk_g2_2
 (28 8)  (902 408)  (902 408)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 408)  (903 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 408)  (906 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 408)  (907 408)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 408)  (908 408)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 408)  (911 408)  LC_4 Logic Functioning bit
 (39 8)  (913 408)  (913 408)  LC_4 Logic Functioning bit
 (47 8)  (921 408)  (921 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (922 408)  (922 408)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (924 408)  (924 408)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (882 409)  (882 409)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_7
 (9 9)  (883 409)  (883 409)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_7
 (22 9)  (896 409)  (896 409)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (898 409)  (898 409)  routing T_17_25.sp12_v_t_1 <X> T_17_25.lc_trk_g2_2
 (25 9)  (899 409)  (899 409)  routing T_17_25.sp12_v_t_1 <X> T_17_25.lc_trk_g2_2
 (26 9)  (900 409)  (900 409)  routing T_17_25.lc_trk_g2_2 <X> T_17_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 409)  (902 409)  routing T_17_25.lc_trk_g2_2 <X> T_17_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 409)  (903 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 409)  (904 409)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 409)  (905 409)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 409)  (910 409)  LC_4 Logic Functioning bit
 (37 9)  (911 409)  (911 409)  LC_4 Logic Functioning bit
 (38 9)  (912 409)  (912 409)  LC_4 Logic Functioning bit
 (42 9)  (916 409)  (916 409)  LC_4 Logic Functioning bit
 (9 10)  (883 410)  (883 410)  routing T_17_25.sp4_h_r_4 <X> T_17_25.sp4_h_l_42
 (10 10)  (884 410)  (884 410)  routing T_17_25.sp4_h_r_4 <X> T_17_25.sp4_h_l_42
 (21 10)  (895 410)  (895 410)  routing T_17_25.sp12_v_b_7 <X> T_17_25.lc_trk_g2_7
 (22 10)  (896 410)  (896 410)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (898 410)  (898 410)  routing T_17_25.sp12_v_b_7 <X> T_17_25.lc_trk_g2_7
 (28 10)  (902 410)  (902 410)  routing T_17_25.lc_trk_g2_6 <X> T_17_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 410)  (903 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 410)  (904 410)  routing T_17_25.lc_trk_g2_6 <X> T_17_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 410)  (905 410)  routing T_17_25.lc_trk_g1_5 <X> T_17_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 410)  (906 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 410)  (908 410)  routing T_17_25.lc_trk_g1_5 <X> T_17_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 410)  (909 410)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.input_2_5
 (37 10)  (911 410)  (911 410)  LC_5 Logic Functioning bit
 (39 10)  (913 410)  (913 410)  LC_5 Logic Functioning bit
 (45 10)  (919 410)  (919 410)  LC_5 Logic Functioning bit
 (21 11)  (895 411)  (895 411)  routing T_17_25.sp12_v_b_7 <X> T_17_25.lc_trk_g2_7
 (22 11)  (896 411)  (896 411)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (897 411)  (897 411)  routing T_17_25.sp12_v_b_14 <X> T_17_25.lc_trk_g2_6
 (26 11)  (900 411)  (900 411)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 411)  (902 411)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 411)  (903 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 411)  (904 411)  routing T_17_25.lc_trk_g2_6 <X> T_17_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 411)  (906 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (907 411)  (907 411)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.input_2_5
 (34 11)  (908 411)  (908 411)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.input_2_5
 (36 11)  (910 411)  (910 411)  LC_5 Logic Functioning bit
 (37 11)  (911 411)  (911 411)  LC_5 Logic Functioning bit
 (39 11)  (913 411)  (913 411)  LC_5 Logic Functioning bit
 (43 11)  (917 411)  (917 411)  LC_5 Logic Functioning bit
 (51 11)  (925 411)  (925 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (11 12)  (885 412)  (885 412)  routing T_17_25.sp4_h_r_6 <X> T_17_25.sp4_v_b_11
 (17 12)  (891 412)  (891 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 412)  (892 412)  routing T_17_25.wire_logic_cluster/lc_1/out <X> T_17_25.lc_trk_g3_1
 (22 12)  (896 412)  (896 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 412)  (897 412)  routing T_17_25.sp4_h_r_27 <X> T_17_25.lc_trk_g3_3
 (24 12)  (898 412)  (898 412)  routing T_17_25.sp4_h_r_27 <X> T_17_25.lc_trk_g3_3
 (29 12)  (903 412)  (903 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 412)  (904 412)  routing T_17_25.lc_trk_g0_7 <X> T_17_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 412)  (905 412)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 412)  (906 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 412)  (907 412)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 412)  (908 412)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 412)  (910 412)  LC_6 Logic Functioning bit
 (37 12)  (911 412)  (911 412)  LC_6 Logic Functioning bit
 (38 12)  (912 412)  (912 412)  LC_6 Logic Functioning bit
 (39 12)  (913 412)  (913 412)  LC_6 Logic Functioning bit
 (41 12)  (915 412)  (915 412)  LC_6 Logic Functioning bit
 (43 12)  (917 412)  (917 412)  LC_6 Logic Functioning bit
 (45 12)  (919 412)  (919 412)  LC_6 Logic Functioning bit
 (21 13)  (895 413)  (895 413)  routing T_17_25.sp4_h_r_27 <X> T_17_25.lc_trk_g3_3
 (22 13)  (896 413)  (896 413)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (897 413)  (897 413)  routing T_17_25.sp12_v_t_9 <X> T_17_25.lc_trk_g3_2
 (26 13)  (900 413)  (900 413)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 413)  (901 413)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 413)  (902 413)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 413)  (903 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 413)  (904 413)  routing T_17_25.lc_trk_g0_7 <X> T_17_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 413)  (905 413)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 413)  (911 413)  LC_6 Logic Functioning bit
 (39 13)  (913 413)  (913 413)  LC_6 Logic Functioning bit
 (46 13)  (920 413)  (920 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (925 413)  (925 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (896 414)  (896 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (897 414)  (897 414)  routing T_17_25.sp4_h_r_31 <X> T_17_25.lc_trk_g3_7
 (24 14)  (898 414)  (898 414)  routing T_17_25.sp4_h_r_31 <X> T_17_25.lc_trk_g3_7
 (25 14)  (899 414)  (899 414)  routing T_17_25.wire_logic_cluster/lc_6/out <X> T_17_25.lc_trk_g3_6
 (7 15)  (881 415)  (881 415)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (890 415)  (890 415)  routing T_17_25.sp12_v_b_12 <X> T_17_25.lc_trk_g3_4
 (17 15)  (891 415)  (891 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (895 415)  (895 415)  routing T_17_25.sp4_h_r_31 <X> T_17_25.lc_trk_g3_7
 (22 15)  (896 415)  (896 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_18_25

 (17 0)  (945 400)  (945 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (14 6)  (942 406)  (942 406)  routing T_18_25.sp12_h_l_3 <X> T_18_25.lc_trk_g1_4
 (21 6)  (949 406)  (949 406)  routing T_18_25.sp4_v_b_15 <X> T_18_25.lc_trk_g1_7
 (22 6)  (950 406)  (950 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (951 406)  (951 406)  routing T_18_25.sp4_v_b_15 <X> T_18_25.lc_trk_g1_7
 (14 7)  (942 407)  (942 407)  routing T_18_25.sp12_h_l_3 <X> T_18_25.lc_trk_g1_4
 (15 7)  (943 407)  (943 407)  routing T_18_25.sp12_h_l_3 <X> T_18_25.lc_trk_g1_4
 (17 7)  (945 407)  (945 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (949 407)  (949 407)  routing T_18_25.sp4_v_b_15 <X> T_18_25.lc_trk_g1_7
 (16 9)  (944 409)  (944 409)  routing T_18_25.sp12_v_b_8 <X> T_18_25.lc_trk_g2_0
 (17 9)  (945 409)  (945 409)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (27 10)  (955 410)  (955 410)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 410)  (956 410)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 410)  (957 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 410)  (960 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 410)  (961 410)  routing T_18_25.lc_trk_g2_0 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 410)  (964 410)  LC_5 Logic Functioning bit
 (38 10)  (966 410)  (966 410)  LC_5 Logic Functioning bit
 (41 10)  (969 410)  (969 410)  LC_5 Logic Functioning bit
 (43 10)  (971 410)  (971 410)  LC_5 Logic Functioning bit
 (53 10)  (981 410)  (981 410)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (17 11)  (945 411)  (945 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (954 411)  (954 411)  routing T_18_25.lc_trk_g3_2 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 411)  (955 411)  routing T_18_25.lc_trk_g3_2 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 411)  (956 411)  routing T_18_25.lc_trk_g3_2 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 411)  (957 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 411)  (964 411)  LC_5 Logic Functioning bit
 (38 11)  (966 411)  (966 411)  LC_5 Logic Functioning bit
 (40 11)  (968 411)  (968 411)  LC_5 Logic Functioning bit
 (42 11)  (970 411)  (970 411)  LC_5 Logic Functioning bit
 (15 12)  (943 412)  (943 412)  routing T_18_25.sp4_h_r_41 <X> T_18_25.lc_trk_g3_1
 (16 12)  (944 412)  (944 412)  routing T_18_25.sp4_h_r_41 <X> T_18_25.lc_trk_g3_1
 (17 12)  (945 412)  (945 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (946 412)  (946 412)  routing T_18_25.sp4_h_r_41 <X> T_18_25.lc_trk_g3_1
 (27 12)  (955 412)  (955 412)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 412)  (957 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 412)  (958 412)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 412)  (959 412)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 412)  (960 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 412)  (961 412)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 412)  (962 412)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 412)  (964 412)  LC_6 Logic Functioning bit
 (38 12)  (966 412)  (966 412)  LC_6 Logic Functioning bit
 (10 13)  (938 413)  (938 413)  routing T_18_25.sp4_h_r_5 <X> T_18_25.sp4_v_b_10
 (18 13)  (946 413)  (946 413)  routing T_18_25.sp4_h_r_41 <X> T_18_25.lc_trk_g3_1
 (22 13)  (950 413)  (950 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (951 413)  (951 413)  routing T_18_25.sp4_h_l_15 <X> T_18_25.lc_trk_g3_2
 (24 13)  (952 413)  (952 413)  routing T_18_25.sp4_h_l_15 <X> T_18_25.lc_trk_g3_2
 (25 13)  (953 413)  (953 413)  routing T_18_25.sp4_h_l_15 <X> T_18_25.lc_trk_g3_2
 (28 13)  (956 413)  (956 413)  routing T_18_25.lc_trk_g2_0 <X> T_18_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 413)  (957 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 413)  (959 413)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 413)  (964 413)  LC_6 Logic Functioning bit
 (37 13)  (965 413)  (965 413)  LC_6 Logic Functioning bit
 (38 13)  (966 413)  (966 413)  LC_6 Logic Functioning bit
 (39 13)  (967 413)  (967 413)  LC_6 Logic Functioning bit
 (41 13)  (969 413)  (969 413)  LC_6 Logic Functioning bit
 (43 13)  (971 413)  (971 413)  LC_6 Logic Functioning bit
 (46 13)  (974 413)  (974 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (12 14)  (940 414)  (940 414)  routing T_18_25.sp4_v_t_40 <X> T_18_25.sp4_h_l_46
 (25 14)  (953 414)  (953 414)  routing T_18_25.rgt_op_6 <X> T_18_25.lc_trk_g3_6
 (27 14)  (955 414)  (955 414)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 414)  (957 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 414)  (958 414)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 414)  (959 414)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 414)  (960 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 414)  (961 414)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 414)  (965 414)  LC_7 Logic Functioning bit
 (39 14)  (967 414)  (967 414)  LC_7 Logic Functioning bit
 (47 14)  (975 414)  (975 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (976 414)  (976 414)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (978 414)  (978 414)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (935 415)  (935 415)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (939 415)  (939 415)  routing T_18_25.sp4_v_t_40 <X> T_18_25.sp4_h_l_46
 (13 15)  (941 415)  (941 415)  routing T_18_25.sp4_v_t_40 <X> T_18_25.sp4_h_l_46
 (22 15)  (950 415)  (950 415)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 415)  (952 415)  routing T_18_25.rgt_op_6 <X> T_18_25.lc_trk_g3_6
 (29 15)  (957 415)  (957 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 415)  (958 415)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 415)  (964 415)  LC_7 Logic Functioning bit
 (37 15)  (965 415)  (965 415)  LC_7 Logic Functioning bit
 (39 15)  (967 415)  (967 415)  LC_7 Logic Functioning bit
 (43 15)  (971 415)  (971 415)  LC_7 Logic Functioning bit


LogicTile_19_25

 (8 0)  (990 400)  (990 400)  routing T_19_25.sp4_v_b_1 <X> T_19_25.sp4_h_r_1
 (9 0)  (991 400)  (991 400)  routing T_19_25.sp4_v_b_1 <X> T_19_25.sp4_h_r_1
 (14 0)  (996 400)  (996 400)  routing T_19_25.wire_logic_cluster/lc_0/out <X> T_19_25.lc_trk_g0_0
 (27 0)  (1009 400)  (1009 400)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 400)  (1010 400)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 400)  (1011 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 400)  (1012 400)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 400)  (1013 400)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 400)  (1014 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 400)  (1016 400)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 400)  (1019 400)  LC_0 Logic Functioning bit
 (38 0)  (1020 400)  (1020 400)  LC_0 Logic Functioning bit
 (39 0)  (1021 400)  (1021 400)  LC_0 Logic Functioning bit
 (41 0)  (1023 400)  (1023 400)  LC_0 Logic Functioning bit
 (45 0)  (1027 400)  (1027 400)  LC_0 Logic Functioning bit
 (46 0)  (1028 400)  (1028 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (999 401)  (999 401)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (1008 401)  (1008 401)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 401)  (1009 401)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 401)  (1010 401)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 401)  (1011 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 401)  (1013 401)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 401)  (1014 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1015 401)  (1015 401)  routing T_19_25.lc_trk_g2_2 <X> T_19_25.input_2_0
 (35 1)  (1017 401)  (1017 401)  routing T_19_25.lc_trk_g2_2 <X> T_19_25.input_2_0
 (37 1)  (1019 401)  (1019 401)  LC_0 Logic Functioning bit
 (39 1)  (1021 401)  (1021 401)  LC_0 Logic Functioning bit
 (0 2)  (982 402)  (982 402)  routing T_19_25.glb_netwk_6 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (1 2)  (983 402)  (983 402)  routing T_19_25.glb_netwk_6 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (2 2)  (984 402)  (984 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (997 402)  (997 402)  routing T_19_25.lft_op_5 <X> T_19_25.lc_trk_g0_5
 (17 2)  (999 402)  (999 402)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 402)  (1000 402)  routing T_19_25.lft_op_5 <X> T_19_25.lc_trk_g0_5
 (25 2)  (1007 402)  (1007 402)  routing T_19_25.sp4_v_t_3 <X> T_19_25.lc_trk_g0_6
 (32 2)  (1014 402)  (1014 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 402)  (1015 402)  routing T_19_25.lc_trk_g2_0 <X> T_19_25.wire_logic_cluster/lc_1/in_3
 (41 2)  (1023 402)  (1023 402)  LC_1 Logic Functioning bit
 (43 2)  (1025 402)  (1025 402)  LC_1 Logic Functioning bit
 (22 3)  (1004 403)  (1004 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 403)  (1005 403)  routing T_19_25.sp4_v_t_3 <X> T_19_25.lc_trk_g0_6
 (25 3)  (1007 403)  (1007 403)  routing T_19_25.sp4_v_t_3 <X> T_19_25.lc_trk_g0_6
 (27 3)  (1009 403)  (1009 403)  routing T_19_25.lc_trk_g1_0 <X> T_19_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 403)  (1011 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (40 3)  (1022 403)  (1022 403)  LC_1 Logic Functioning bit
 (42 3)  (1024 403)  (1024 403)  LC_1 Logic Functioning bit
 (8 4)  (990 404)  (990 404)  routing T_19_25.sp4_v_b_4 <X> T_19_25.sp4_h_r_4
 (9 4)  (991 404)  (991 404)  routing T_19_25.sp4_v_b_4 <X> T_19_25.sp4_h_r_4
 (22 4)  (1004 404)  (1004 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (1008 404)  (1008 404)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 404)  (1011 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 404)  (1012 404)  routing T_19_25.lc_trk_g0_5 <X> T_19_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 404)  (1013 404)  routing T_19_25.lc_trk_g2_5 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 404)  (1014 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 404)  (1015 404)  routing T_19_25.lc_trk_g2_5 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 404)  (1019 404)  LC_2 Logic Functioning bit
 (38 4)  (1020 404)  (1020 404)  LC_2 Logic Functioning bit
 (39 4)  (1021 404)  (1021 404)  LC_2 Logic Functioning bit
 (41 4)  (1023 404)  (1023 404)  LC_2 Logic Functioning bit
 (46 4)  (1028 404)  (1028 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (1029 404)  (1029 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (997 405)  (997 405)  routing T_19_25.bot_op_0 <X> T_19_25.lc_trk_g1_0
 (17 5)  (999 405)  (999 405)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (28 5)  (1010 405)  (1010 405)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 405)  (1011 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (1014 405)  (1014 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1015 405)  (1015 405)  routing T_19_25.lc_trk_g2_2 <X> T_19_25.input_2_2
 (35 5)  (1017 405)  (1017 405)  routing T_19_25.lc_trk_g2_2 <X> T_19_25.input_2_2
 (36 5)  (1018 405)  (1018 405)  LC_2 Logic Functioning bit
 (38 5)  (1020 405)  (1020 405)  LC_2 Logic Functioning bit
 (5 6)  (987 406)  (987 406)  routing T_19_25.sp4_h_r_0 <X> T_19_25.sp4_h_l_38
 (14 6)  (996 406)  (996 406)  routing T_19_25.sp4_v_t_1 <X> T_19_25.lc_trk_g1_4
 (26 6)  (1008 406)  (1008 406)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 406)  (1011 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 406)  (1013 406)  routing T_19_25.lc_trk_g0_6 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 406)  (1014 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 406)  (1018 406)  LC_3 Logic Functioning bit
 (38 6)  (1020 406)  (1020 406)  LC_3 Logic Functioning bit
 (41 6)  (1023 406)  (1023 406)  LC_3 Logic Functioning bit
 (43 6)  (1025 406)  (1025 406)  LC_3 Logic Functioning bit
 (4 7)  (986 407)  (986 407)  routing T_19_25.sp4_h_r_0 <X> T_19_25.sp4_h_l_38
 (11 7)  (993 407)  (993 407)  routing T_19_25.sp4_h_r_5 <X> T_19_25.sp4_h_l_40
 (14 7)  (996 407)  (996 407)  routing T_19_25.sp4_v_t_1 <X> T_19_25.lc_trk_g1_4
 (16 7)  (998 407)  (998 407)  routing T_19_25.sp4_v_t_1 <X> T_19_25.lc_trk_g1_4
 (17 7)  (999 407)  (999 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (1004 407)  (1004 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (1008 407)  (1008 407)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 407)  (1009 407)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 407)  (1010 407)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 407)  (1011 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 407)  (1013 407)  routing T_19_25.lc_trk_g0_6 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 407)  (1018 407)  LC_3 Logic Functioning bit
 (38 7)  (1020 407)  (1020 407)  LC_3 Logic Functioning bit
 (40 7)  (1022 407)  (1022 407)  LC_3 Logic Functioning bit
 (42 7)  (1024 407)  (1024 407)  LC_3 Logic Functioning bit
 (4 8)  (986 408)  (986 408)  routing T_19_25.sp4_h_l_43 <X> T_19_25.sp4_v_b_6
 (5 8)  (987 408)  (987 408)  routing T_19_25.sp4_v_b_0 <X> T_19_25.sp4_h_r_6
 (25 8)  (1007 408)  (1007 408)  routing T_19_25.sp12_v_t_1 <X> T_19_25.lc_trk_g2_2
 (27 8)  (1009 408)  (1009 408)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 408)  (1010 408)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 408)  (1011 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 408)  (1012 408)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 408)  (1013 408)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 408)  (1014 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 408)  (1016 408)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 408)  (1019 408)  LC_4 Logic Functioning bit
 (39 8)  (1021 408)  (1021 408)  LC_4 Logic Functioning bit
 (47 8)  (1029 408)  (1029 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (1030 408)  (1030 408)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (1032 408)  (1032 408)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (985 409)  (985 409)  routing T_19_25.sp12_h_l_22 <X> T_19_25.sp12_v_b_1
 (4 9)  (986 409)  (986 409)  routing T_19_25.sp4_v_b_0 <X> T_19_25.sp4_h_r_6
 (5 9)  (987 409)  (987 409)  routing T_19_25.sp4_h_l_43 <X> T_19_25.sp4_v_b_6
 (6 9)  (988 409)  (988 409)  routing T_19_25.sp4_v_b_0 <X> T_19_25.sp4_h_r_6
 (11 9)  (993 409)  (993 409)  routing T_19_25.sp4_h_l_45 <X> T_19_25.sp4_h_r_8
 (14 9)  (996 409)  (996 409)  routing T_19_25.tnl_op_0 <X> T_19_25.lc_trk_g2_0
 (15 9)  (997 409)  (997 409)  routing T_19_25.tnl_op_0 <X> T_19_25.lc_trk_g2_0
 (17 9)  (999 409)  (999 409)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (1004 409)  (1004 409)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (1006 409)  (1006 409)  routing T_19_25.sp12_v_t_1 <X> T_19_25.lc_trk_g2_2
 (25 9)  (1007 409)  (1007 409)  routing T_19_25.sp12_v_t_1 <X> T_19_25.lc_trk_g2_2
 (26 9)  (1008 409)  (1008 409)  routing T_19_25.lc_trk_g2_2 <X> T_19_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 409)  (1010 409)  routing T_19_25.lc_trk_g2_2 <X> T_19_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 409)  (1011 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 409)  (1013 409)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 409)  (1018 409)  LC_4 Logic Functioning bit
 (37 9)  (1019 409)  (1019 409)  LC_4 Logic Functioning bit
 (39 9)  (1021 409)  (1021 409)  LC_4 Logic Functioning bit
 (43 9)  (1025 409)  (1025 409)  LC_4 Logic Functioning bit
 (8 10)  (990 410)  (990 410)  routing T_19_25.sp4_h_r_11 <X> T_19_25.sp4_h_l_42
 (10 10)  (992 410)  (992 410)  routing T_19_25.sp4_h_r_11 <X> T_19_25.sp4_h_l_42
 (12 10)  (994 410)  (994 410)  routing T_19_25.sp4_h_r_5 <X> T_19_25.sp4_h_l_45
 (17 10)  (999 410)  (999 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (1008 410)  (1008 410)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 410)  (1009 410)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 410)  (1010 410)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 410)  (1011 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 410)  (1012 410)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 410)  (1014 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 410)  (1016 410)  routing T_19_25.lc_trk_g1_3 <X> T_19_25.wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 410)  (1019 410)  LC_5 Logic Functioning bit
 (38 10)  (1020 410)  (1020 410)  LC_5 Logic Functioning bit
 (39 10)  (1021 410)  (1021 410)  LC_5 Logic Functioning bit
 (41 10)  (1023 410)  (1023 410)  LC_5 Logic Functioning bit
 (45 10)  (1027 410)  (1027 410)  LC_5 Logic Functioning bit
 (13 11)  (995 411)  (995 411)  routing T_19_25.sp4_h_r_5 <X> T_19_25.sp4_h_l_45
 (17 11)  (999 411)  (999 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (1009 411)  (1009 411)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 411)  (1010 411)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 411)  (1011 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 411)  (1012 411)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 411)  (1013 411)  routing T_19_25.lc_trk_g1_3 <X> T_19_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 411)  (1014 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1015 411)  (1015 411)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.input_2_5
 (34 11)  (1016 411)  (1016 411)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.input_2_5
 (35 11)  (1017 411)  (1017 411)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.input_2_5
 (36 11)  (1018 411)  (1018 411)  LC_5 Logic Functioning bit
 (38 11)  (1020 411)  (1020 411)  LC_5 Logic Functioning bit
 (48 11)  (1030 411)  (1030 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (12 12)  (994 412)  (994 412)  routing T_19_25.sp4_v_t_46 <X> T_19_25.sp4_h_r_11
 (15 12)  (997 412)  (997 412)  routing T_19_25.sp4_h_r_25 <X> T_19_25.lc_trk_g3_1
 (16 12)  (998 412)  (998 412)  routing T_19_25.sp4_h_r_25 <X> T_19_25.lc_trk_g3_1
 (17 12)  (999 412)  (999 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1003 412)  (1003 412)  routing T_19_25.wire_logic_cluster/lc_3/out <X> T_19_25.lc_trk_g3_3
 (22 12)  (1004 412)  (1004 412)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (1007 412)  (1007 412)  routing T_19_25.sp12_v_t_1 <X> T_19_25.lc_trk_g3_2
 (27 12)  (1009 412)  (1009 412)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 412)  (1010 412)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 412)  (1011 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 412)  (1012 412)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 412)  (1013 412)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 412)  (1014 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 412)  (1016 412)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 412)  (1019 412)  LC_6 Logic Functioning bit
 (38 12)  (1020 412)  (1020 412)  LC_6 Logic Functioning bit
 (39 12)  (1021 412)  (1021 412)  LC_6 Logic Functioning bit
 (41 12)  (1023 412)  (1023 412)  LC_6 Logic Functioning bit
 (45 12)  (1027 412)  (1027 412)  LC_6 Logic Functioning bit
 (46 12)  (1028 412)  (1028 412)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (18 13)  (1000 413)  (1000 413)  routing T_19_25.sp4_h_r_25 <X> T_19_25.lc_trk_g3_1
 (22 13)  (1004 413)  (1004 413)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (1006 413)  (1006 413)  routing T_19_25.sp12_v_t_1 <X> T_19_25.lc_trk_g3_2
 (25 13)  (1007 413)  (1007 413)  routing T_19_25.sp12_v_t_1 <X> T_19_25.lc_trk_g3_2
 (27 13)  (1009 413)  (1009 413)  routing T_19_25.lc_trk_g3_1 <X> T_19_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 413)  (1010 413)  routing T_19_25.lc_trk_g3_1 <X> T_19_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 413)  (1011 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (1014 413)  (1014 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1015 413)  (1015 413)  routing T_19_25.lc_trk_g2_2 <X> T_19_25.input_2_6
 (35 13)  (1017 413)  (1017 413)  routing T_19_25.lc_trk_g2_2 <X> T_19_25.input_2_6
 (37 13)  (1019 413)  (1019 413)  LC_6 Logic Functioning bit
 (39 13)  (1021 413)  (1021 413)  LC_6 Logic Functioning bit
 (12 14)  (994 414)  (994 414)  routing T_19_25.sp4_v_t_46 <X> T_19_25.sp4_h_l_46
 (21 14)  (1003 414)  (1003 414)  routing T_19_25.bnl_op_7 <X> T_19_25.lc_trk_g3_7
 (22 14)  (1004 414)  (1004 414)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (1008 414)  (1008 414)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 414)  (1009 414)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 414)  (1010 414)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 414)  (1011 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 414)  (1012 414)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 414)  (1014 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 414)  (1016 414)  routing T_19_25.lc_trk_g1_3 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 414)  (1019 414)  LC_7 Logic Functioning bit
 (38 14)  (1020 414)  (1020 414)  LC_7 Logic Functioning bit
 (39 14)  (1021 414)  (1021 414)  LC_7 Logic Functioning bit
 (41 14)  (1023 414)  (1023 414)  LC_7 Logic Functioning bit
 (47 14)  (1029 414)  (1029 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (1030 414)  (1030 414)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (7 15)  (989 415)  (989 415)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (993 415)  (993 415)  routing T_19_25.sp4_v_t_46 <X> T_19_25.sp4_h_l_46
 (17 15)  (999 415)  (999 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (1003 415)  (1003 415)  routing T_19_25.bnl_op_7 <X> T_19_25.lc_trk_g3_7
 (22 15)  (1004 415)  (1004 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1005 415)  (1005 415)  routing T_19_25.sp4_h_r_30 <X> T_19_25.lc_trk_g3_6
 (24 15)  (1006 415)  (1006 415)  routing T_19_25.sp4_h_r_30 <X> T_19_25.lc_trk_g3_6
 (25 15)  (1007 415)  (1007 415)  routing T_19_25.sp4_h_r_30 <X> T_19_25.lc_trk_g3_6
 (27 15)  (1009 415)  (1009 415)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 415)  (1010 415)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 415)  (1011 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 415)  (1012 415)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 415)  (1013 415)  routing T_19_25.lc_trk_g1_3 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 415)  (1014 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1015 415)  (1015 415)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.input_2_7
 (34 15)  (1016 415)  (1016 415)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.input_2_7
 (35 15)  (1017 415)  (1017 415)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.input_2_7
 (36 15)  (1018 415)  (1018 415)  LC_7 Logic Functioning bit
 (38 15)  (1020 415)  (1020 415)  LC_7 Logic Functioning bit


LogicTile_20_25

 (3 0)  (1039 400)  (1039 400)  routing T_20_25.sp12_h_r_0 <X> T_20_25.sp12_v_b_0
 (13 0)  (1049 400)  (1049 400)  routing T_20_25.sp4_h_l_39 <X> T_20_25.sp4_v_b_2
 (32 0)  (1068 400)  (1068 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 400)  (1069 400)  routing T_20_25.lc_trk_g3_0 <X> T_20_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 400)  (1070 400)  routing T_20_25.lc_trk_g3_0 <X> T_20_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 400)  (1073 400)  LC_0 Logic Functioning bit
 (39 0)  (1075 400)  (1075 400)  LC_0 Logic Functioning bit
 (41 0)  (1077 400)  (1077 400)  LC_0 Logic Functioning bit
 (43 0)  (1079 400)  (1079 400)  LC_0 Logic Functioning bit
 (45 0)  (1081 400)  (1081 400)  LC_0 Logic Functioning bit
 (46 0)  (1082 400)  (1082 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (1039 401)  (1039 401)  routing T_20_25.sp12_h_r_0 <X> T_20_25.sp12_v_b_0
 (12 1)  (1048 401)  (1048 401)  routing T_20_25.sp4_h_l_39 <X> T_20_25.sp4_v_b_2
 (22 1)  (1058 401)  (1058 401)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1060 401)  (1060 401)  routing T_20_25.bot_op_2 <X> T_20_25.lc_trk_g0_2
 (28 1)  (1064 401)  (1064 401)  routing T_20_25.lc_trk_g2_0 <X> T_20_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 401)  (1065 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 401)  (1072 401)  LC_0 Logic Functioning bit
 (38 1)  (1074 401)  (1074 401)  LC_0 Logic Functioning bit
 (40 1)  (1076 401)  (1076 401)  LC_0 Logic Functioning bit
 (42 1)  (1078 401)  (1078 401)  LC_0 Logic Functioning bit
 (48 1)  (1084 401)  (1084 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1036 402)  (1036 402)  routing T_20_25.glb_netwk_6 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 402)  (1037 402)  routing T_20_25.glb_netwk_6 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 402)  (1038 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (1055 402)  (1055 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (8 3)  (1044 403)  (1044 403)  routing T_20_25.sp4_h_l_36 <X> T_20_25.sp4_v_t_36
 (1 4)  (1037 404)  (1037 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (19 4)  (1055 404)  (1055 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (1 5)  (1037 405)  (1037 405)  routing T_20_25.lc_trk_g0_2 <X> T_20_25.wire_logic_cluster/lc_7/cen
 (15 6)  (1051 406)  (1051 406)  routing T_20_25.sp4_h_r_21 <X> T_20_25.lc_trk_g1_5
 (16 6)  (1052 406)  (1052 406)  routing T_20_25.sp4_h_r_21 <X> T_20_25.lc_trk_g1_5
 (17 6)  (1053 406)  (1053 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1054 406)  (1054 406)  routing T_20_25.sp4_h_r_21 <X> T_20_25.lc_trk_g1_5
 (18 7)  (1054 407)  (1054 407)  routing T_20_25.sp4_h_r_21 <X> T_20_25.lc_trk_g1_5
 (3 9)  (1039 409)  (1039 409)  routing T_20_25.sp12_h_l_22 <X> T_20_25.sp12_v_b_1
 (14 9)  (1050 409)  (1050 409)  routing T_20_25.tnl_op_0 <X> T_20_25.lc_trk_g2_0
 (15 9)  (1051 409)  (1051 409)  routing T_20_25.tnl_op_0 <X> T_20_25.lc_trk_g2_0
 (17 9)  (1053 409)  (1053 409)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (17 13)  (1053 413)  (1053 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (1037 414)  (1037 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 415)  (1036 415)  routing T_20_25.lc_trk_g1_5 <X> T_20_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 415)  (1037 415)  routing T_20_25.lc_trk_g1_5 <X> T_20_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (1043 415)  (1043 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_25

 (4 11)  (1094 411)  (1094 411)  routing T_21_25.sp4_v_b_1 <X> T_21_25.sp4_h_l_43
 (7 15)  (1097 415)  (1097 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_25

 (5 4)  (1149 404)  (1149 404)  routing T_22_25.sp4_v_b_3 <X> T_22_25.sp4_h_r_3
 (6 5)  (1150 405)  (1150 405)  routing T_22_25.sp4_v_b_3 <X> T_22_25.sp4_h_r_3
 (15 8)  (1159 408)  (1159 408)  routing T_22_25.sp4_h_r_41 <X> T_22_25.lc_trk_g2_1
 (16 8)  (1160 408)  (1160 408)  routing T_22_25.sp4_h_r_41 <X> T_22_25.lc_trk_g2_1
 (17 8)  (1161 408)  (1161 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1162 408)  (1162 408)  routing T_22_25.sp4_h_r_41 <X> T_22_25.lc_trk_g2_1
 (18 9)  (1162 409)  (1162 409)  routing T_22_25.sp4_h_r_41 <X> T_22_25.lc_trk_g2_1
 (25 10)  (1169 410)  (1169 410)  routing T_22_25.sp4_h_r_46 <X> T_22_25.lc_trk_g2_6
 (3 11)  (1147 411)  (1147 411)  routing T_22_25.sp12_v_b_1 <X> T_22_25.sp12_h_l_22
 (22 11)  (1166 411)  (1166 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1167 411)  (1167 411)  routing T_22_25.sp4_h_r_46 <X> T_22_25.lc_trk_g2_6
 (24 11)  (1168 411)  (1168 411)  routing T_22_25.sp4_h_r_46 <X> T_22_25.lc_trk_g2_6
 (25 11)  (1169 411)  (1169 411)  routing T_22_25.sp4_h_r_46 <X> T_22_25.lc_trk_g2_6
 (8 12)  (1152 412)  (1152 412)  routing T_22_25.sp4_v_b_4 <X> T_22_25.sp4_h_r_10
 (9 12)  (1153 412)  (1153 412)  routing T_22_25.sp4_v_b_4 <X> T_22_25.sp4_h_r_10
 (10 12)  (1154 412)  (1154 412)  routing T_22_25.sp4_v_b_4 <X> T_22_25.sp4_h_r_10
 (26 12)  (1170 412)  (1170 412)  routing T_22_25.lc_trk_g3_5 <X> T_22_25.wire_logic_cluster/lc_6/in_0
 (28 12)  (1172 412)  (1172 412)  routing T_22_25.lc_trk_g2_1 <X> T_22_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 412)  (1173 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 412)  (1175 412)  routing T_22_25.lc_trk_g3_4 <X> T_22_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 412)  (1176 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 412)  (1177 412)  routing T_22_25.lc_trk_g3_4 <X> T_22_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 412)  (1178 412)  routing T_22_25.lc_trk_g3_4 <X> T_22_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 412)  (1179 412)  routing T_22_25.lc_trk_g2_6 <X> T_22_25.input_2_6
 (37 12)  (1181 412)  (1181 412)  LC_6 Logic Functioning bit
 (38 12)  (1182 412)  (1182 412)  LC_6 Logic Functioning bit
 (39 12)  (1183 412)  (1183 412)  LC_6 Logic Functioning bit
 (41 12)  (1185 412)  (1185 412)  LC_6 Logic Functioning bit
 (47 12)  (1191 412)  (1191 412)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (6 13)  (1150 413)  (1150 413)  routing T_22_25.sp4_h_l_44 <X> T_22_25.sp4_h_r_9
 (27 13)  (1171 413)  (1171 413)  routing T_22_25.lc_trk_g3_5 <X> T_22_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 413)  (1172 413)  routing T_22_25.lc_trk_g3_5 <X> T_22_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 413)  (1173 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (1176 413)  (1176 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1177 413)  (1177 413)  routing T_22_25.lc_trk_g2_6 <X> T_22_25.input_2_6
 (35 13)  (1179 413)  (1179 413)  routing T_22_25.lc_trk_g2_6 <X> T_22_25.input_2_6
 (36 13)  (1180 413)  (1180 413)  LC_6 Logic Functioning bit
 (38 13)  (1182 413)  (1182 413)  LC_6 Logic Functioning bit
 (14 14)  (1158 414)  (1158 414)  routing T_22_25.sp4_h_r_36 <X> T_22_25.lc_trk_g3_4
 (16 14)  (1160 414)  (1160 414)  routing T_22_25.sp12_v_b_21 <X> T_22_25.lc_trk_g3_5
 (17 14)  (1161 414)  (1161 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (15 15)  (1159 415)  (1159 415)  routing T_22_25.sp4_h_r_36 <X> T_22_25.lc_trk_g3_4
 (16 15)  (1160 415)  (1160 415)  routing T_22_25.sp4_h_r_36 <X> T_22_25.lc_trk_g3_4
 (17 15)  (1161 415)  (1161 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (1162 415)  (1162 415)  routing T_22_25.sp12_v_b_21 <X> T_22_25.lc_trk_g3_5


LogicTile_23_25

 (5 2)  (1203 402)  (1203 402)  routing T_23_25.sp4_v_b_0 <X> T_23_25.sp4_h_l_37
 (5 12)  (1203 412)  (1203 412)  routing T_23_25.sp4_h_l_43 <X> T_23_25.sp4_h_r_9
 (4 13)  (1202 413)  (1202 413)  routing T_23_25.sp4_h_l_43 <X> T_23_25.sp4_h_r_9


LogicTile_24_25



RAM_Tile_25_25

 (22 0)  (1328 400)  (1328 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 400)  (1329 400)  routing T_25_25.sp12_h_r_11 <X> T_25_25.lc_trk_g0_3
 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 401)  (1320 401)  routing T_25_25.sp12_h_l_15 <X> T_25_25.lc_trk_g0_0
 (16 1)  (1322 401)  (1322 401)  routing T_25_25.sp12_h_l_15 <X> T_25_25.lc_trk_g0_0
 (17 1)  (1323 401)  (1323 401)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_l_15 lc_trk_g0_0
 (22 1)  (1328 401)  (1328 401)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1329 401)  (1329 401)  routing T_25_25.sp12_h_l_17 <X> T_25_25.lc_trk_g0_2
 (25 1)  (1331 401)  (1331 401)  routing T_25_25.sp12_h_l_17 <X> T_25_25.lc_trk_g0_2
 (26 1)  (1332 401)  (1332 401)  routing T_25_25.lc_trk_g0_2 <X> T_25_25.input0_0
 (29 1)  (1335 401)  (1335 401)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 2)  (1322 402)  (1322 402)  routing T_25_25.sp12_h_r_21 <X> T_25_25.lc_trk_g0_5
 (17 2)  (1323 402)  (1323 402)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_21 lc_trk_g0_5
 (26 2)  (1332 402)  (1332 402)  routing T_25_25.lc_trk_g1_4 <X> T_25_25.input0_1
 (18 3)  (1324 403)  (1324 403)  routing T_25_25.sp12_h_r_21 <X> T_25_25.lc_trk_g0_5
 (27 3)  (1333 403)  (1333 403)  routing T_25_25.lc_trk_g1_4 <X> T_25_25.input0_1
 (29 3)  (1335 403)  (1335 403)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (19 4)  (1325 404)  (1325 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (26 4)  (1332 404)  (1332 404)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.input0_2
 (27 4)  (1333 404)  (1333 404)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.wire_bram/ram/WDATA_13
 (28 4)  (1334 404)  (1334 404)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.wire_bram/ram/WDATA_13
 (29 4)  (1335 404)  (1335 404)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_13
 (30 4)  (1336 404)  (1336 404)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.wire_bram/ram/WDATA_13
 (38 4)  (1344 404)  (1344 404)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (26 5)  (1332 405)  (1332 405)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.input0_2
 (28 5)  (1334 405)  (1334 405)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.input0_2
 (29 5)  (1335 405)  (1335 405)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (16 7)  (1322 407)  (1322 407)  routing T_25_25.sp12_h_r_12 <X> T_25_25.lc_trk_g1_4
 (17 7)  (1323 407)  (1323 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 7)  (1333 407)  (1333 407)  routing T_25_25.lc_trk_g3_0 <X> T_25_25.input0_3
 (28 7)  (1334 407)  (1334 407)  routing T_25_25.lc_trk_g3_0 <X> T_25_25.input0_3
 (29 7)  (1335 407)  (1335 407)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (14 8)  (1320 408)  (1320 408)  routing T_25_25.sp4_v_t_13 <X> T_25_25.lc_trk_g2_0
 (15 8)  (1321 408)  (1321 408)  routing T_25_25.sp4_h_r_33 <X> T_25_25.lc_trk_g2_1
 (16 8)  (1322 408)  (1322 408)  routing T_25_25.sp4_h_r_33 <X> T_25_25.lc_trk_g2_1
 (17 8)  (1323 408)  (1323 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1324 408)  (1324 408)  routing T_25_25.sp4_h_r_33 <X> T_25_25.lc_trk_g2_1
 (16 9)  (1322 409)  (1322 409)  routing T_25_25.sp4_v_t_13 <X> T_25_25.lc_trk_g2_0
 (17 9)  (1323 409)  (1323 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (28 9)  (1334 409)  (1334 409)  routing T_25_25.lc_trk_g2_0 <X> T_25_25.input0_4
 (29 9)  (1335 409)  (1335 409)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (13 10)  (1319 410)  (1319 410)  routing T_25_25.sp4_v_b_8 <X> T_25_25.sp4_v_t_45
 (14 10)  (1320 410)  (1320 410)  routing T_25_25.sp4_h_r_44 <X> T_25_25.lc_trk_g2_4
 (19 10)  (1325 410)  (1325 410)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (21 10)  (1327 410)  (1327 410)  routing T_25_25.sp4_h_r_47 <X> T_25_25.lc_trk_g2_7
 (22 10)  (1328 410)  (1328 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 410)  (1329 410)  routing T_25_25.sp4_h_r_47 <X> T_25_25.lc_trk_g2_7
 (24 10)  (1330 410)  (1330 410)  routing T_25_25.sp4_h_r_47 <X> T_25_25.lc_trk_g2_7
 (25 10)  (1331 410)  (1331 410)  routing T_25_25.sp4_h_l_27 <X> T_25_25.lc_trk_g2_6
 (14 11)  (1320 411)  (1320 411)  routing T_25_25.sp4_h_r_44 <X> T_25_25.lc_trk_g2_4
 (15 11)  (1321 411)  (1321 411)  routing T_25_25.sp4_h_r_44 <X> T_25_25.lc_trk_g2_4
 (16 11)  (1322 411)  (1322 411)  routing T_25_25.sp4_h_r_44 <X> T_25_25.lc_trk_g2_4
 (17 11)  (1323 411)  (1323 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (1327 411)  (1327 411)  routing T_25_25.sp4_h_r_47 <X> T_25_25.lc_trk_g2_7
 (22 11)  (1328 411)  (1328 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 411)  (1329 411)  routing T_25_25.sp4_h_l_27 <X> T_25_25.lc_trk_g2_6
 (24 11)  (1330 411)  (1330 411)  routing T_25_25.sp4_h_l_27 <X> T_25_25.lc_trk_g2_6
 (28 11)  (1334 411)  (1334 411)  routing T_25_25.lc_trk_g2_1 <X> T_25_25.input0_5
 (29 11)  (1335 411)  (1335 411)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (28 12)  (1334 412)  (1334 412)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.wire_bram/ram/WDATA_9
 (29 12)  (1335 412)  (1335 412)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (1336 412)  (1336 412)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.wire_bram/ram/WDATA_9
 (35 12)  (1341 412)  (1341 412)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.input2_6
 (14 13)  (1320 413)  (1320 413)  routing T_25_25.sp12_v_b_16 <X> T_25_25.lc_trk_g3_0
 (16 13)  (1322 413)  (1322 413)  routing T_25_25.sp12_v_b_16 <X> T_25_25.lc_trk_g3_0
 (17 13)  (1323 413)  (1323 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (29 13)  (1335 413)  (1335 413)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (30 13)  (1336 413)  (1336 413)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.wire_bram/ram/WDATA_9
 (32 13)  (1338 413)  (1338 413)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_4 input2_6
 (33 13)  (1339 413)  (1339 413)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.input2_6
 (41 13)  (1347 413)  (1347 413)  Enable bit of Mux _out_links/OutMux9_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_13
 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (14 14)  (1320 414)  (1320 414)  routing T_25_25.sp4_v_b_28 <X> T_25_25.lc_trk_g3_4
 (17 14)  (1323 414)  (1323 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (35 14)  (1341 414)  (1341 414)  routing T_25_25.lc_trk_g0_5 <X> T_25_25.input2_7
 (0 15)  (1306 415)  (1306 415)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/RE
 (3 15)  (1309 415)  (1309 415)  routing T_25_25.sp12_h_l_22 <X> T_25_25.sp12_v_t_22
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6

 (16 15)  (1322 415)  (1322 415)  routing T_25_25.sp4_v_b_28 <X> T_25_25.lc_trk_g3_4
 (17 15)  (1323 415)  (1323 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (18 15)  (1324 415)  (1324 415)  routing T_25_25.sp4_r_v_b_45 <X> T_25_25.lc_trk_g3_5
 (26 15)  (1332 415)  (1332 415)  routing T_25_25.lc_trk_g0_3 <X> T_25_25.input0_7
 (29 15)  (1335 415)  (1335 415)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (1338 415)  (1338 415)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_5 input2_7


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (6 10)  (1570 410)  (1570 410)  routing T_30_25.sp4_v_b_3 <X> T_30_25.sp4_v_t_43
 (5 11)  (1569 411)  (1569 411)  routing T_30_25.sp4_v_b_3 <X> T_30_25.sp4_v_t_43


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24

 (3 8)  (21 392)  (21 392)  routing T_1_24.sp12_h_r_1 <X> T_1_24.sp12_v_b_1
 (3 9)  (21 393)  (21 393)  routing T_1_24.sp12_h_r_1 <X> T_1_24.sp12_v_b_1


LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (7 15)  (241 399)  (241 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_6_24

 (7 15)  (295 399)  (295 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_24

 (3 6)  (345 390)  (345 390)  routing T_7_24.sp12_h_r_0 <X> T_7_24.sp12_v_t_23
 (3 7)  (345 391)  (345 391)  routing T_7_24.sp12_h_r_0 <X> T_7_24.sp12_v_t_23
 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_24



LogicTile_9_24

 (8 4)  (446 388)  (446 388)  routing T_9_24.sp4_v_b_10 <X> T_9_24.sp4_h_r_4
 (9 4)  (447 388)  (447 388)  routing T_9_24.sp4_v_b_10 <X> T_9_24.sp4_h_r_4
 (10 4)  (448 388)  (448 388)  routing T_9_24.sp4_v_b_10 <X> T_9_24.sp4_h_r_4
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_24

 (0 2)  (492 386)  (492 386)  routing T_10_24.glb_netwk_6 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (1 2)  (493 386)  (493 386)  routing T_10_24.glb_netwk_6 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (2 2)  (494 386)  (494 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (509 386)  (509 386)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (510 386)  (510 386)  routing T_10_24.bnr_op_5 <X> T_10_24.lc_trk_g0_5
 (18 3)  (510 387)  (510 387)  routing T_10_24.bnr_op_5 <X> T_10_24.lc_trk_g0_5
 (29 4)  (521 388)  (521 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 388)  (522 388)  routing T_10_24.lc_trk_g0_5 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 388)  (523 388)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 388)  (524 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 388)  (526 388)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 388)  (527 388)  routing T_10_24.lc_trk_g2_4 <X> T_10_24.input_2_2
 (36 4)  (528 388)  (528 388)  LC_2 Logic Functioning bit
 (41 4)  (533 388)  (533 388)  LC_2 Logic Functioning bit
 (43 4)  (535 388)  (535 388)  LC_2 Logic Functioning bit
 (45 4)  (537 388)  (537 388)  LC_2 Logic Functioning bit
 (26 5)  (518 389)  (518 389)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 389)  (520 389)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 389)  (521 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 389)  (524 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (525 389)  (525 389)  routing T_10_24.lc_trk_g2_4 <X> T_10_24.input_2_2
 (36 5)  (528 389)  (528 389)  LC_2 Logic Functioning bit
 (40 5)  (532 389)  (532 389)  LC_2 Logic Functioning bit
 (42 5)  (534 389)  (534 389)  LC_2 Logic Functioning bit
 (15 7)  (507 391)  (507 391)  routing T_10_24.bot_op_4 <X> T_10_24.lc_trk_g1_4
 (17 7)  (509 391)  (509 391)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (25 8)  (517 392)  (517 392)  routing T_10_24.wire_logic_cluster/lc_2/out <X> T_10_24.lc_trk_g2_2
 (22 9)  (514 393)  (514 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (15 11)  (507 395)  (507 395)  routing T_10_24.sp4_v_t_33 <X> T_10_24.lc_trk_g2_4
 (16 11)  (508 395)  (508 395)  routing T_10_24.sp4_v_t_33 <X> T_10_24.lc_trk_g2_4
 (17 11)  (509 395)  (509 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (12 0)  (558 384)  (558 384)  routing T_11_24.sp4_v_b_2 <X> T_11_24.sp4_h_r_2
 (25 0)  (571 384)  (571 384)  routing T_11_24.lft_op_2 <X> T_11_24.lc_trk_g0_2
 (27 0)  (573 384)  (573 384)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 384)  (574 384)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 384)  (575 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 384)  (576 384)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 384)  (578 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 384)  (579 384)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 384)  (580 384)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 384)  (581 384)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.input_2_0
 (37 0)  (583 384)  (583 384)  LC_0 Logic Functioning bit
 (39 0)  (585 384)  (585 384)  LC_0 Logic Functioning bit
 (40 0)  (586 384)  (586 384)  LC_0 Logic Functioning bit
 (42 0)  (588 384)  (588 384)  LC_0 Logic Functioning bit
 (45 0)  (591 384)  (591 384)  LC_0 Logic Functioning bit
 (47 0)  (593 384)  (593 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (11 1)  (557 385)  (557 385)  routing T_11_24.sp4_v_b_2 <X> T_11_24.sp4_h_r_2
 (22 1)  (568 385)  (568 385)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 385)  (570 385)  routing T_11_24.lft_op_2 <X> T_11_24.lc_trk_g0_2
 (26 1)  (572 385)  (572 385)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 385)  (573 385)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 385)  (574 385)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 385)  (575 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 385)  (576 385)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 385)  (578 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (580 385)  (580 385)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.input_2_0
 (37 1)  (583 385)  (583 385)  LC_0 Logic Functioning bit
 (39 1)  (585 385)  (585 385)  LC_0 Logic Functioning bit
 (42 1)  (588 385)  (588 385)  LC_0 Logic Functioning bit
 (0 2)  (546 386)  (546 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (1 2)  (547 386)  (547 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 386)  (560 386)  routing T_11_24.wire_logic_cluster/lc_4/out <X> T_11_24.lc_trk_g0_4
 (15 2)  (561 386)  (561 386)  routing T_11_24.bot_op_5 <X> T_11_24.lc_trk_g0_5
 (17 2)  (563 386)  (563 386)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (17 3)  (563 387)  (563 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (4 4)  (550 388)  (550 388)  routing T_11_24.sp4_h_l_44 <X> T_11_24.sp4_v_b_3
 (6 4)  (552 388)  (552 388)  routing T_11_24.sp4_h_l_44 <X> T_11_24.sp4_v_b_3
 (21 4)  (567 388)  (567 388)  routing T_11_24.wire_logic_cluster/lc_3/out <X> T_11_24.lc_trk_g1_3
 (22 4)  (568 388)  (568 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (575 388)  (575 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 388)  (576 388)  routing T_11_24.lc_trk_g0_5 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 388)  (577 388)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 388)  (578 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 388)  (579 388)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 388)  (580 388)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 388)  (581 388)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.input_2_2
 (36 4)  (582 388)  (582 388)  LC_2 Logic Functioning bit
 (41 4)  (587 388)  (587 388)  LC_2 Logic Functioning bit
 (43 4)  (589 388)  (589 388)  LC_2 Logic Functioning bit
 (45 4)  (591 388)  (591 388)  LC_2 Logic Functioning bit
 (5 5)  (551 389)  (551 389)  routing T_11_24.sp4_h_l_44 <X> T_11_24.sp4_v_b_3
 (26 5)  (572 389)  (572 389)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 389)  (574 389)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 389)  (575 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 389)  (578 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (579 389)  (579 389)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.input_2_2
 (35 5)  (581 389)  (581 389)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.input_2_2
 (36 5)  (582 389)  (582 389)  LC_2 Logic Functioning bit
 (40 5)  (586 389)  (586 389)  LC_2 Logic Functioning bit
 (42 5)  (588 389)  (588 389)  LC_2 Logic Functioning bit
 (15 6)  (561 390)  (561 390)  routing T_11_24.bot_op_5 <X> T_11_24.lc_trk_g1_5
 (17 6)  (563 390)  (563 390)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (572 390)  (572 390)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 390)  (573 390)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 390)  (575 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 390)  (578 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 390)  (579 390)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 390)  (581 390)  routing T_11_24.lc_trk_g0_5 <X> T_11_24.input_2_3
 (36 6)  (582 390)  (582 390)  LC_3 Logic Functioning bit
 (45 6)  (591 390)  (591 390)  LC_3 Logic Functioning bit
 (27 7)  (573 391)  (573 391)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 391)  (574 391)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 391)  (575 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 391)  (576 391)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 391)  (577 391)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 391)  (578 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (582 391)  (582 391)  LC_3 Logic Functioning bit
 (37 7)  (583 391)  (583 391)  LC_3 Logic Functioning bit
 (38 7)  (584 391)  (584 391)  LC_3 Logic Functioning bit
 (41 7)  (587 391)  (587 391)  LC_3 Logic Functioning bit
 (43 7)  (589 391)  (589 391)  LC_3 Logic Functioning bit
 (3 8)  (549 392)  (549 392)  routing T_11_24.sp12_h_r_1 <X> T_11_24.sp12_v_b_1
 (25 8)  (571 392)  (571 392)  routing T_11_24.wire_logic_cluster/lc_2/out <X> T_11_24.lc_trk_g2_2
 (29 8)  (575 392)  (575 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 392)  (576 392)  routing T_11_24.lc_trk_g0_5 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 392)  (577 392)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 392)  (578 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 392)  (579 392)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 392)  (580 392)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 392)  (581 392)  routing T_11_24.lc_trk_g0_4 <X> T_11_24.input_2_4
 (36 8)  (582 392)  (582 392)  LC_4 Logic Functioning bit
 (38 8)  (584 392)  (584 392)  LC_4 Logic Functioning bit
 (42 8)  (588 392)  (588 392)  LC_4 Logic Functioning bit
 (43 8)  (589 392)  (589 392)  LC_4 Logic Functioning bit
 (45 8)  (591 392)  (591 392)  LC_4 Logic Functioning bit
 (3 9)  (549 393)  (549 393)  routing T_11_24.sp12_h_r_1 <X> T_11_24.sp12_v_b_1
 (22 9)  (568 393)  (568 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (572 393)  (572 393)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 393)  (573 393)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 393)  (575 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 393)  (578 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (588 393)  (588 393)  LC_4 Logic Functioning bit
 (43 9)  (589 393)  (589 393)  LC_4 Logic Functioning bit
 (25 10)  (571 394)  (571 394)  routing T_11_24.wire_logic_cluster/lc_6/out <X> T_11_24.lc_trk_g2_6
 (26 10)  (572 394)  (572 394)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 394)  (573 394)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 394)  (574 394)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 394)  (575 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 394)  (576 394)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 394)  (577 394)  routing T_11_24.lc_trk_g0_4 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 394)  (578 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (581 394)  (581 394)  routing T_11_24.lc_trk_g0_5 <X> T_11_24.input_2_5
 (36 10)  (582 394)  (582 394)  LC_5 Logic Functioning bit
 (45 10)  (591 394)  (591 394)  LC_5 Logic Functioning bit
 (51 10)  (597 394)  (597 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (568 395)  (568 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (573 395)  (573 395)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 395)  (574 395)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 395)  (575 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 395)  (578 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (582 395)  (582 395)  LC_5 Logic Functioning bit
 (37 11)  (583 395)  (583 395)  LC_5 Logic Functioning bit
 (38 11)  (584 395)  (584 395)  LC_5 Logic Functioning bit
 (41 11)  (587 395)  (587 395)  LC_5 Logic Functioning bit
 (43 11)  (589 395)  (589 395)  LC_5 Logic Functioning bit
 (21 12)  (567 396)  (567 396)  routing T_11_24.bnl_op_3 <X> T_11_24.lc_trk_g3_3
 (22 12)  (568 396)  (568 396)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (572 396)  (572 396)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 396)  (575 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 396)  (576 396)  routing T_11_24.lc_trk_g0_5 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 396)  (577 396)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 396)  (578 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 396)  (579 396)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 396)  (580 396)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 396)  (582 396)  LC_6 Logic Functioning bit
 (41 12)  (587 396)  (587 396)  LC_6 Logic Functioning bit
 (43 12)  (589 396)  (589 396)  LC_6 Logic Functioning bit
 (45 12)  (591 396)  (591 396)  LC_6 Logic Functioning bit
 (17 13)  (563 397)  (563 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (567 397)  (567 397)  routing T_11_24.bnl_op_3 <X> T_11_24.lc_trk_g3_3
 (26 13)  (572 397)  (572 397)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 397)  (574 397)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 397)  (575 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 397)  (578 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (581 397)  (581 397)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.input_2_6
 (36 13)  (582 397)  (582 397)  LC_6 Logic Functioning bit
 (40 13)  (586 397)  (586 397)  LC_6 Logic Functioning bit
 (42 13)  (588 397)  (588 397)  LC_6 Logic Functioning bit
 (14 14)  (560 398)  (560 398)  routing T_11_24.bnl_op_4 <X> T_11_24.lc_trk_g3_4
 (17 14)  (563 398)  (563 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 398)  (564 398)  routing T_11_24.wire_logic_cluster/lc_5/out <X> T_11_24.lc_trk_g3_5
 (25 14)  (571 398)  (571 398)  routing T_11_24.bnl_op_6 <X> T_11_24.lc_trk_g3_6
 (4 15)  (550 399)  (550 399)  routing T_11_24.sp4_v_b_4 <X> T_11_24.sp4_h_l_44
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (560 399)  (560 399)  routing T_11_24.bnl_op_4 <X> T_11_24.lc_trk_g3_4
 (17 15)  (563 399)  (563 399)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (568 399)  (568 399)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (571 399)  (571 399)  routing T_11_24.bnl_op_6 <X> T_11_24.lc_trk_g3_6


LogicTile_12_24

 (17 0)  (617 384)  (617 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 384)  (618 384)  routing T_12_24.wire_logic_cluster/lc_1/out <X> T_12_24.lc_trk_g0_1
 (0 2)  (600 386)  (600 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (1 2)  (601 386)  (601 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (617 386)  (617 386)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (618 386)  (618 386)  routing T_12_24.wire_logic_cluster/lc_5/out <X> T_12_24.lc_trk_g0_5
 (27 2)  (627 386)  (627 386)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 386)  (628 386)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 386)  (629 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 386)  (630 386)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 386)  (632 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 386)  (633 386)  routing T_12_24.lc_trk_g2_0 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 386)  (635 386)  routing T_12_24.lc_trk_g0_5 <X> T_12_24.input_2_1
 (36 2)  (636 386)  (636 386)  LC_1 Logic Functioning bit
 (41 2)  (641 386)  (641 386)  LC_1 Logic Functioning bit
 (43 2)  (643 386)  (643 386)  LC_1 Logic Functioning bit
 (45 2)  (645 386)  (645 386)  LC_1 Logic Functioning bit
 (53 2)  (653 386)  (653 386)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (22 3)  (622 387)  (622 387)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 387)  (624 387)  routing T_12_24.bot_op_6 <X> T_12_24.lc_trk_g0_6
 (29 3)  (629 387)  (629 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 387)  (632 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (636 387)  (636 387)  LC_1 Logic Functioning bit
 (40 3)  (640 387)  (640 387)  LC_1 Logic Functioning bit
 (42 3)  (642 387)  (642 387)  LC_1 Logic Functioning bit
 (19 4)  (619 388)  (619 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (27 4)  (627 388)  (627 388)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 388)  (628 388)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 388)  (629 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 388)  (631 388)  routing T_12_24.lc_trk_g2_5 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 388)  (632 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 388)  (633 388)  routing T_12_24.lc_trk_g2_5 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 388)  (635 388)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.input_2_2
 (36 4)  (636 388)  (636 388)  LC_2 Logic Functioning bit
 (45 4)  (645 388)  (645 388)  LC_2 Logic Functioning bit
 (28 5)  (628 389)  (628 389)  routing T_12_24.lc_trk_g2_0 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 389)  (629 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 389)  (630 389)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 389)  (632 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (635 389)  (635 389)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.input_2_2
 (36 5)  (636 389)  (636 389)  LC_2 Logic Functioning bit
 (37 5)  (637 389)  (637 389)  LC_2 Logic Functioning bit
 (38 5)  (638 389)  (638 389)  LC_2 Logic Functioning bit
 (41 5)  (641 389)  (641 389)  LC_2 Logic Functioning bit
 (43 5)  (643 389)  (643 389)  LC_2 Logic Functioning bit
 (52 5)  (652 389)  (652 389)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (6 8)  (606 392)  (606 392)  routing T_12_24.sp4_h_r_1 <X> T_12_24.sp4_v_b_6
 (15 8)  (615 392)  (615 392)  routing T_12_24.sp4_h_r_41 <X> T_12_24.lc_trk_g2_1
 (16 8)  (616 392)  (616 392)  routing T_12_24.sp4_h_r_41 <X> T_12_24.lc_trk_g2_1
 (17 8)  (617 392)  (617 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 392)  (618 392)  routing T_12_24.sp4_h_r_41 <X> T_12_24.lc_trk_g2_1
 (15 9)  (615 393)  (615 393)  routing T_12_24.sp4_v_t_29 <X> T_12_24.lc_trk_g2_0
 (16 9)  (616 393)  (616 393)  routing T_12_24.sp4_v_t_29 <X> T_12_24.lc_trk_g2_0
 (17 9)  (617 393)  (617 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (618 393)  (618 393)  routing T_12_24.sp4_h_r_41 <X> T_12_24.lc_trk_g2_1
 (17 10)  (617 394)  (617 394)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (618 394)  (618 394)  routing T_12_24.bnl_op_5 <X> T_12_24.lc_trk_g2_5
 (26 10)  (626 394)  (626 394)  routing T_12_24.lc_trk_g0_5 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 394)  (627 394)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 394)  (628 394)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 394)  (629 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 394)  (630 394)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 394)  (632 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 394)  (633 394)  routing T_12_24.lc_trk_g2_0 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 394)  (636 394)  LC_5 Logic Functioning bit
 (41 10)  (641 394)  (641 394)  LC_5 Logic Functioning bit
 (43 10)  (643 394)  (643 394)  LC_5 Logic Functioning bit
 (45 10)  (645 394)  (645 394)  LC_5 Logic Functioning bit
 (48 10)  (648 394)  (648 394)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (18 11)  (618 395)  (618 395)  routing T_12_24.bnl_op_5 <X> T_12_24.lc_trk_g2_5
 (29 11)  (629 395)  (629 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 395)  (632 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (633 395)  (633 395)  routing T_12_24.lc_trk_g2_1 <X> T_12_24.input_2_5
 (36 11)  (636 395)  (636 395)  LC_5 Logic Functioning bit
 (40 11)  (640 395)  (640 395)  LC_5 Logic Functioning bit
 (42 11)  (642 395)  (642 395)  LC_5 Logic Functioning bit
 (25 12)  (625 396)  (625 396)  routing T_12_24.wire_logic_cluster/lc_2/out <X> T_12_24.lc_trk_g3_2
 (22 13)  (622 397)  (622 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (17 14)  (617 398)  (617 398)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (618 398)  (618 398)  routing T_12_24.bnl_op_5 <X> T_12_24.lc_trk_g3_5
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (618 399)  (618 399)  routing T_12_24.bnl_op_5 <X> T_12_24.lc_trk_g3_5


LogicTile_13_24

 (17 0)  (671 384)  (671 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 384)  (672 384)  routing T_13_24.wire_logic_cluster/lc_1/out <X> T_13_24.lc_trk_g0_1
 (25 0)  (679 384)  (679 384)  routing T_13_24.sp4_v_b_10 <X> T_13_24.lc_trk_g0_2
 (27 0)  (681 384)  (681 384)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 384)  (682 384)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 384)  (683 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 384)  (686 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 384)  (687 384)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 384)  (688 384)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 384)  (690 384)  LC_0 Logic Functioning bit
 (37 0)  (691 384)  (691 384)  LC_0 Logic Functioning bit
 (39 0)  (693 384)  (693 384)  LC_0 Logic Functioning bit
 (41 0)  (695 384)  (695 384)  LC_0 Logic Functioning bit
 (43 0)  (697 384)  (697 384)  LC_0 Logic Functioning bit
 (22 1)  (676 385)  (676 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 385)  (677 385)  routing T_13_24.sp4_v_b_10 <X> T_13_24.lc_trk_g0_2
 (25 1)  (679 385)  (679 385)  routing T_13_24.sp4_v_b_10 <X> T_13_24.lc_trk_g0_2
 (26 1)  (680 385)  (680 385)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 385)  (682 385)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 385)  (683 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 385)  (685 385)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 385)  (686 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 385)  (688 385)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.input_2_0
 (35 1)  (689 385)  (689 385)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.input_2_0
 (36 1)  (690 385)  (690 385)  LC_0 Logic Functioning bit
 (37 1)  (691 385)  (691 385)  LC_0 Logic Functioning bit
 (39 1)  (693 385)  (693 385)  LC_0 Logic Functioning bit
 (0 2)  (654 386)  (654 386)  routing T_13_24.glb_netwk_6 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (1 2)  (655 386)  (655 386)  routing T_13_24.glb_netwk_6 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (685 386)  (685 386)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 386)  (686 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 386)  (687 386)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 386)  (688 386)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 386)  (690 386)  LC_1 Logic Functioning bit
 (37 2)  (691 386)  (691 386)  LC_1 Logic Functioning bit
 (41 2)  (695 386)  (695 386)  LC_1 Logic Functioning bit
 (43 2)  (697 386)  (697 386)  LC_1 Logic Functioning bit
 (45 2)  (699 386)  (699 386)  LC_1 Logic Functioning bit
 (29 3)  (683 387)  (683 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 387)  (685 387)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 387)  (686 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (687 387)  (687 387)  routing T_13_24.lc_trk_g2_3 <X> T_13_24.input_2_1
 (35 3)  (689 387)  (689 387)  routing T_13_24.lc_trk_g2_3 <X> T_13_24.input_2_1
 (36 3)  (690 387)  (690 387)  LC_1 Logic Functioning bit
 (37 3)  (691 387)  (691 387)  LC_1 Logic Functioning bit
 (40 3)  (694 387)  (694 387)  LC_1 Logic Functioning bit
 (42 3)  (696 387)  (696 387)  LC_1 Logic Functioning bit
 (3 4)  (657 388)  (657 388)  routing T_13_24.sp12_v_b_0 <X> T_13_24.sp12_h_r_0
 (15 4)  (669 388)  (669 388)  routing T_13_24.sp4_v_b_17 <X> T_13_24.lc_trk_g1_1
 (16 4)  (670 388)  (670 388)  routing T_13_24.sp4_v_b_17 <X> T_13_24.lc_trk_g1_1
 (17 4)  (671 388)  (671 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (676 388)  (676 388)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 388)  (678 388)  routing T_13_24.bot_op_3 <X> T_13_24.lc_trk_g1_3
 (3 5)  (657 389)  (657 389)  routing T_13_24.sp12_v_b_0 <X> T_13_24.sp12_h_r_0
 (14 6)  (668 390)  (668 390)  routing T_13_24.wire_logic_cluster/lc_4/out <X> T_13_24.lc_trk_g1_4
 (22 6)  (676 390)  (676 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (679 390)  (679 390)  routing T_13_24.sp4_h_l_11 <X> T_13_24.lc_trk_g1_6
 (17 7)  (671 391)  (671 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 391)  (676 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (677 391)  (677 391)  routing T_13_24.sp4_h_l_11 <X> T_13_24.lc_trk_g1_6
 (24 7)  (678 391)  (678 391)  routing T_13_24.sp4_h_l_11 <X> T_13_24.lc_trk_g1_6
 (25 7)  (679 391)  (679 391)  routing T_13_24.sp4_h_l_11 <X> T_13_24.lc_trk_g1_6
 (22 8)  (676 392)  (676 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (679 392)  (679 392)  routing T_13_24.sp4_h_r_34 <X> T_13_24.lc_trk_g2_2
 (26 8)  (680 392)  (680 392)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 392)  (681 392)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 392)  (683 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 392)  (684 392)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 392)  (685 392)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 392)  (686 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 392)  (688 392)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 392)  (689 392)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.input_2_4
 (37 8)  (691 392)  (691 392)  LC_4 Logic Functioning bit
 (39 8)  (693 392)  (693 392)  LC_4 Logic Functioning bit
 (45 8)  (699 392)  (699 392)  LC_4 Logic Functioning bit
 (22 9)  (676 393)  (676 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 393)  (677 393)  routing T_13_24.sp4_h_r_34 <X> T_13_24.lc_trk_g2_2
 (24 9)  (678 393)  (678 393)  routing T_13_24.sp4_h_r_34 <X> T_13_24.lc_trk_g2_2
 (26 9)  (680 393)  (680 393)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 393)  (681 393)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 393)  (682 393)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 393)  (683 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 393)  (684 393)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 393)  (686 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (687 393)  (687 393)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.input_2_4
 (34 9)  (688 393)  (688 393)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.input_2_4
 (36 9)  (690 393)  (690 393)  LC_4 Logic Functioning bit
 (37 9)  (691 393)  (691 393)  LC_4 Logic Functioning bit
 (38 9)  (692 393)  (692 393)  LC_4 Logic Functioning bit
 (42 9)  (696 393)  (696 393)  LC_4 Logic Functioning bit
 (48 9)  (702 393)  (702 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (3 10)  (657 394)  (657 394)  routing T_13_24.sp12_h_r_1 <X> T_13_24.sp12_h_l_22
 (3 11)  (657 395)  (657 395)  routing T_13_24.sp12_h_r_1 <X> T_13_24.sp12_h_l_22
 (26 12)  (680 396)  (680 396)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 396)  (683 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 396)  (686 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 396)  (687 396)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 396)  (688 396)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 396)  (690 396)  LC_6 Logic Functioning bit
 (38 12)  (692 396)  (692 396)  LC_6 Logic Functioning bit
 (41 12)  (695 396)  (695 396)  LC_6 Logic Functioning bit
 (43 12)  (697 396)  (697 396)  LC_6 Logic Functioning bit
 (14 13)  (668 397)  (668 397)  routing T_13_24.sp4_h_r_24 <X> T_13_24.lc_trk_g3_0
 (15 13)  (669 397)  (669 397)  routing T_13_24.sp4_h_r_24 <X> T_13_24.lc_trk_g3_0
 (16 13)  (670 397)  (670 397)  routing T_13_24.sp4_h_r_24 <X> T_13_24.lc_trk_g3_0
 (17 13)  (671 397)  (671 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (676 397)  (676 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (680 397)  (680 397)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 397)  (681 397)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 397)  (683 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 397)  (685 397)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 397)  (691 397)  LC_6 Logic Functioning bit
 (39 13)  (693 397)  (693 397)  LC_6 Logic Functioning bit
 (41 13)  (695 397)  (695 397)  LC_6 Logic Functioning bit
 (43 13)  (697 397)  (697 397)  LC_6 Logic Functioning bit
 (17 14)  (671 398)  (671 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (676 398)  (676 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (681 398)  (681 398)  routing T_13_24.lc_trk_g1_1 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 398)  (683 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 398)  (686 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 398)  (690 398)  LC_7 Logic Functioning bit
 (37 14)  (691 398)  (691 398)  LC_7 Logic Functioning bit
 (38 14)  (692 398)  (692 398)  LC_7 Logic Functioning bit
 (39 14)  (693 398)  (693 398)  LC_7 Logic Functioning bit
 (41 14)  (695 398)  (695 398)  LC_7 Logic Functioning bit
 (43 14)  (697 398)  (697 398)  LC_7 Logic Functioning bit
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (675 399)  (675 399)  routing T_13_24.sp4_r_v_b_47 <X> T_13_24.lc_trk_g3_7
 (26 15)  (680 399)  (680 399)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 399)  (681 399)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 399)  (682 399)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 399)  (683 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 399)  (685 399)  routing T_13_24.lc_trk_g0_2 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 399)  (690 399)  LC_7 Logic Functioning bit
 (38 15)  (692 399)  (692 399)  LC_7 Logic Functioning bit


LogicTile_14_24

 (14 0)  (722 384)  (722 384)  routing T_14_24.sp4_h_r_8 <X> T_14_24.lc_trk_g0_0
 (15 0)  (723 384)  (723 384)  routing T_14_24.lft_op_1 <X> T_14_24.lc_trk_g0_1
 (17 0)  (725 384)  (725 384)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 384)  (726 384)  routing T_14_24.lft_op_1 <X> T_14_24.lc_trk_g0_1
 (29 0)  (737 384)  (737 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 384)  (740 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 384)  (741 384)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 384)  (742 384)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 384)  (743 384)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.input_2_0
 (43 0)  (751 384)  (751 384)  LC_0 Logic Functioning bit
 (45 0)  (753 384)  (753 384)  LC_0 Logic Functioning bit
 (12 1)  (720 385)  (720 385)  routing T_14_24.sp4_h_r_2 <X> T_14_24.sp4_v_b_2
 (15 1)  (723 385)  (723 385)  routing T_14_24.sp4_h_r_8 <X> T_14_24.lc_trk_g0_0
 (16 1)  (724 385)  (724 385)  routing T_14_24.sp4_h_r_8 <X> T_14_24.lc_trk_g0_0
 (17 1)  (725 385)  (725 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (29 1)  (737 385)  (737 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 385)  (740 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 385)  (741 385)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.input_2_0
 (35 1)  (743 385)  (743 385)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.input_2_0
 (36 1)  (744 385)  (744 385)  LC_0 Logic Functioning bit
 (38 1)  (746 385)  (746 385)  LC_0 Logic Functioning bit
 (41 1)  (749 385)  (749 385)  LC_0 Logic Functioning bit
 (42 1)  (750 385)  (750 385)  LC_0 Logic Functioning bit
 (43 1)  (751 385)  (751 385)  LC_0 Logic Functioning bit
 (51 1)  (759 385)  (759 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 386)  (708 386)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (1 2)  (709 386)  (709 386)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 386)  (722 386)  routing T_14_24.wire_logic_cluster/lc_4/out <X> T_14_24.lc_trk_g0_4
 (15 2)  (723 386)  (723 386)  routing T_14_24.sp4_h_r_21 <X> T_14_24.lc_trk_g0_5
 (16 2)  (724 386)  (724 386)  routing T_14_24.sp4_h_r_21 <X> T_14_24.lc_trk_g0_5
 (17 2)  (725 386)  (725 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (726 386)  (726 386)  routing T_14_24.sp4_h_r_21 <X> T_14_24.lc_trk_g0_5
 (17 3)  (725 387)  (725 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (726 387)  (726 387)  routing T_14_24.sp4_h_r_21 <X> T_14_24.lc_trk_g0_5
 (0 4)  (708 388)  (708 388)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_7/cen
 (1 4)  (709 388)  (709 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (722 388)  (722 388)  routing T_14_24.sp4_h_r_8 <X> T_14_24.lc_trk_g1_0
 (15 4)  (723 388)  (723 388)  routing T_14_24.sp12_h_r_1 <X> T_14_24.lc_trk_g1_1
 (17 4)  (725 388)  (725 388)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (726 388)  (726 388)  routing T_14_24.sp12_h_r_1 <X> T_14_24.lc_trk_g1_1
 (19 4)  (727 388)  (727 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (22 4)  (730 388)  (730 388)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 388)  (732 388)  routing T_14_24.bot_op_3 <X> T_14_24.lc_trk_g1_3
 (25 4)  (733 388)  (733 388)  routing T_14_24.wire_logic_cluster/lc_2/out <X> T_14_24.lc_trk_g1_2
 (27 4)  (735 388)  (735 388)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 388)  (736 388)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 388)  (737 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 388)  (740 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 388)  (741 388)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 388)  (742 388)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 388)  (743 388)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.input_2_2
 (37 4)  (745 388)  (745 388)  LC_2 Logic Functioning bit
 (39 4)  (747 388)  (747 388)  LC_2 Logic Functioning bit
 (45 4)  (753 388)  (753 388)  LC_2 Logic Functioning bit
 (1 5)  (709 389)  (709 389)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_7/cen
 (15 5)  (723 389)  (723 389)  routing T_14_24.sp4_h_r_8 <X> T_14_24.lc_trk_g1_0
 (16 5)  (724 389)  (724 389)  routing T_14_24.sp4_h_r_8 <X> T_14_24.lc_trk_g1_0
 (17 5)  (725 389)  (725 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (726 389)  (726 389)  routing T_14_24.sp12_h_r_1 <X> T_14_24.lc_trk_g1_1
 (22 5)  (730 389)  (730 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (737 389)  (737 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 389)  (739 389)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 389)  (740 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (742 389)  (742 389)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.input_2_2
 (36 5)  (744 389)  (744 389)  LC_2 Logic Functioning bit
 (37 5)  (745 389)  (745 389)  LC_2 Logic Functioning bit
 (38 5)  (746 389)  (746 389)  LC_2 Logic Functioning bit
 (42 5)  (750 389)  (750 389)  LC_2 Logic Functioning bit
 (17 6)  (725 390)  (725 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 390)  (726 390)  routing T_14_24.wire_logic_cluster/lc_5/out <X> T_14_24.lc_trk_g1_5
 (22 6)  (730 390)  (730 390)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 390)  (732 390)  routing T_14_24.top_op_7 <X> T_14_24.lc_trk_g1_7
 (21 7)  (729 391)  (729 391)  routing T_14_24.top_op_7 <X> T_14_24.lc_trk_g1_7
 (27 8)  (735 392)  (735 392)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 392)  (736 392)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 392)  (737 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 392)  (739 392)  routing T_14_24.lc_trk_g0_5 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 392)  (740 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (745 392)  (745 392)  LC_4 Logic Functioning bit
 (39 8)  (747 392)  (747 392)  LC_4 Logic Functioning bit
 (45 8)  (753 392)  (753 392)  LC_4 Logic Functioning bit
 (22 9)  (730 393)  (730 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (733 393)  (733 393)  routing T_14_24.sp4_r_v_b_34 <X> T_14_24.lc_trk_g2_2
 (29 9)  (737 393)  (737 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 393)  (740 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (741 393)  (741 393)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.input_2_4
 (34 9)  (742 393)  (742 393)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.input_2_4
 (36 9)  (744 393)  (744 393)  LC_4 Logic Functioning bit
 (37 9)  (745 393)  (745 393)  LC_4 Logic Functioning bit
 (38 9)  (746 393)  (746 393)  LC_4 Logic Functioning bit
 (42 9)  (750 393)  (750 393)  LC_4 Logic Functioning bit
 (25 10)  (733 394)  (733 394)  routing T_14_24.wire_logic_cluster/lc_6/out <X> T_14_24.lc_trk_g2_6
 (29 10)  (737 394)  (737 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 394)  (739 394)  routing T_14_24.lc_trk_g0_4 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 394)  (740 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 394)  (743 394)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_5
 (37 10)  (745 394)  (745 394)  LC_5 Logic Functioning bit
 (42 10)  (750 394)  (750 394)  LC_5 Logic Functioning bit
 (45 10)  (753 394)  (753 394)  LC_5 Logic Functioning bit
 (22 11)  (730 395)  (730 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (735 395)  (735 395)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 395)  (736 395)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 395)  (737 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 395)  (740 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 395)  (741 395)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_5
 (34 11)  (742 395)  (742 395)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_5
 (36 11)  (744 395)  (744 395)  LC_5 Logic Functioning bit
 (37 11)  (745 395)  (745 395)  LC_5 Logic Functioning bit
 (38 11)  (746 395)  (746 395)  LC_5 Logic Functioning bit
 (42 11)  (750 395)  (750 395)  LC_5 Logic Functioning bit
 (5 12)  (713 396)  (713 396)  routing T_14_24.sp4_v_b_9 <X> T_14_24.sp4_h_r_9
 (12 12)  (720 396)  (720 396)  routing T_14_24.sp4_v_b_11 <X> T_14_24.sp4_h_r_11
 (15 12)  (723 396)  (723 396)  routing T_14_24.sp4_h_r_33 <X> T_14_24.lc_trk_g3_1
 (16 12)  (724 396)  (724 396)  routing T_14_24.sp4_h_r_33 <X> T_14_24.lc_trk_g3_1
 (17 12)  (725 396)  (725 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 396)  (726 396)  routing T_14_24.sp4_h_r_33 <X> T_14_24.lc_trk_g3_1
 (27 12)  (735 396)  (735 396)  routing T_14_24.lc_trk_g1_0 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 396)  (737 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 396)  (740 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 396)  (741 396)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 396)  (742 396)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 396)  (743 396)  routing T_14_24.lc_trk_g1_7 <X> T_14_24.input_2_6
 (43 12)  (751 396)  (751 396)  LC_6 Logic Functioning bit
 (45 12)  (753 396)  (753 396)  LC_6 Logic Functioning bit
 (6 13)  (714 397)  (714 397)  routing T_14_24.sp4_v_b_9 <X> T_14_24.sp4_h_r_9
 (11 13)  (719 397)  (719 397)  routing T_14_24.sp4_v_b_11 <X> T_14_24.sp4_h_r_11
 (17 13)  (725 397)  (725 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (730 397)  (730 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (735 397)  (735 397)  routing T_14_24.lc_trk_g1_1 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 397)  (737 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 397)  (740 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (742 397)  (742 397)  routing T_14_24.lc_trk_g1_7 <X> T_14_24.input_2_6
 (35 13)  (743 397)  (743 397)  routing T_14_24.lc_trk_g1_7 <X> T_14_24.input_2_6
 (37 13)  (745 397)  (745 397)  LC_6 Logic Functioning bit
 (39 13)  (747 397)  (747 397)  LC_6 Logic Functioning bit
 (40 13)  (748 397)  (748 397)  LC_6 Logic Functioning bit
 (42 13)  (750 397)  (750 397)  LC_6 Logic Functioning bit
 (43 13)  (751 397)  (751 397)  LC_6 Logic Functioning bit
 (14 14)  (722 398)  (722 398)  routing T_14_24.sp4_v_t_17 <X> T_14_24.lc_trk_g3_4
 (29 14)  (737 398)  (737 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 398)  (740 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 398)  (742 398)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 398)  (745 398)  LC_7 Logic Functioning bit
 (39 14)  (747 398)  (747 398)  LC_7 Logic Functioning bit
 (45 14)  (753 398)  (753 398)  LC_7 Logic Functioning bit
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (724 399)  (724 399)  routing T_14_24.sp4_v_t_17 <X> T_14_24.lc_trk_g3_4
 (17 15)  (725 399)  (725 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (735 399)  (735 399)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 399)  (736 399)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 399)  (737 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 399)  (739 399)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 399)  (740 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (742 399)  (742 399)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.input_2_7
 (35 15)  (743 399)  (743 399)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.input_2_7
 (36 15)  (744 399)  (744 399)  LC_7 Logic Functioning bit
 (37 15)  (745 399)  (745 399)  LC_7 Logic Functioning bit
 (39 15)  (747 399)  (747 399)  LC_7 Logic Functioning bit
 (43 15)  (751 399)  (751 399)  LC_7 Logic Functioning bit


LogicTile_15_24

 (0 0)  (762 384)  (762 384)  Negative Clock bit

 (14 0)  (776 384)  (776 384)  routing T_15_24.wire_logic_cluster/lc_0/out <X> T_15_24.lc_trk_g0_0
 (27 0)  (789 384)  (789 384)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 384)  (790 384)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 384)  (791 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (36 0)  (798 384)  (798 384)  LC_0 Logic Functioning bit
 (39 0)  (801 384)  (801 384)  LC_0 Logic Functioning bit
 (41 0)  (803 384)  (803 384)  LC_0 Logic Functioning bit
 (42 0)  (804 384)  (804 384)  LC_0 Logic Functioning bit
 (44 0)  (806 384)  (806 384)  LC_0 Logic Functioning bit
 (45 0)  (807 384)  (807 384)  LC_0 Logic Functioning bit
 (46 0)  (808 384)  (808 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (779 385)  (779 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (784 385)  (784 385)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 385)  (786 385)  routing T_15_24.bot_op_2 <X> T_15_24.lc_trk_g0_2
 (30 1)  (792 385)  (792 385)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 385)  (794 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (798 385)  (798 385)  LC_0 Logic Functioning bit
 (39 1)  (801 385)  (801 385)  LC_0 Logic Functioning bit
 (41 1)  (803 385)  (803 385)  LC_0 Logic Functioning bit
 (42 1)  (804 385)  (804 385)  LC_0 Logic Functioning bit
 (0 2)  (762 386)  (762 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (1 2)  (763 386)  (763 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 386)  (776 386)  routing T_15_24.sp4_h_l_9 <X> T_15_24.lc_trk_g0_4
 (27 2)  (789 386)  (789 386)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 386)  (791 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 386)  (792 386)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (44 2)  (806 386)  (806 386)  LC_1 Logic Functioning bit
 (4 3)  (766 387)  (766 387)  routing T_15_24.sp4_v_b_7 <X> T_15_24.sp4_h_l_37
 (14 3)  (776 387)  (776 387)  routing T_15_24.sp4_h_l_9 <X> T_15_24.lc_trk_g0_4
 (15 3)  (777 387)  (777 387)  routing T_15_24.sp4_h_l_9 <X> T_15_24.lc_trk_g0_4
 (16 3)  (778 387)  (778 387)  routing T_15_24.sp4_h_l_9 <X> T_15_24.lc_trk_g0_4
 (17 3)  (779 387)  (779 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (1 4)  (763 388)  (763 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (13 4)  (775 388)  (775 388)  routing T_15_24.sp4_v_t_40 <X> T_15_24.sp4_v_b_5
 (35 4)  (797 388)  (797 388)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.input_2_2
 (44 4)  (806 388)  (806 388)  LC_2 Logic Functioning bit
 (1 5)  (763 389)  (763 389)  routing T_15_24.lc_trk_g0_2 <X> T_15_24.wire_logic_cluster/lc_7/cen
 (8 5)  (770 389)  (770 389)  routing T_15_24.sp4_v_t_36 <X> T_15_24.sp4_v_b_4
 (10 5)  (772 389)  (772 389)  routing T_15_24.sp4_v_t_36 <X> T_15_24.sp4_v_b_4
 (32 5)  (794 389)  (794 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (796 389)  (796 389)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.input_2_2
 (15 6)  (777 390)  (777 390)  routing T_15_24.sp4_h_r_5 <X> T_15_24.lc_trk_g1_5
 (16 6)  (778 390)  (778 390)  routing T_15_24.sp4_h_r_5 <X> T_15_24.lc_trk_g1_5
 (17 6)  (779 390)  (779 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (789 390)  (789 390)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 390)  (791 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 390)  (792 390)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (44 6)  (806 390)  (806 390)  LC_3 Logic Functioning bit
 (18 7)  (780 391)  (780 391)  routing T_15_24.sp4_h_r_5 <X> T_15_24.lc_trk_g1_5
 (35 8)  (797 392)  (797 392)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.input_2_4
 (44 8)  (806 392)  (806 392)  LC_4 Logic Functioning bit
 (32 9)  (794 393)  (794 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (796 393)  (796 393)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.input_2_4
 (27 10)  (789 394)  (789 394)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 394)  (791 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 394)  (792 394)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (44 10)  (806 394)  (806 394)  LC_5 Logic Functioning bit
 (8 12)  (770 396)  (770 396)  routing T_15_24.sp4_h_l_39 <X> T_15_24.sp4_h_r_10
 (10 12)  (772 396)  (772 396)  routing T_15_24.sp4_h_l_39 <X> T_15_24.sp4_h_r_10
 (25 12)  (787 396)  (787 396)  routing T_15_24.bnl_op_2 <X> T_15_24.lc_trk_g3_2
 (35 12)  (797 396)  (797 396)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.input_2_6
 (44 12)  (806 396)  (806 396)  LC_6 Logic Functioning bit
 (3 13)  (765 397)  (765 397)  routing T_15_24.sp12_h_l_22 <X> T_15_24.sp12_h_r_1
 (22 13)  (784 397)  (784 397)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 397)  (787 397)  routing T_15_24.bnl_op_2 <X> T_15_24.lc_trk_g3_2
 (32 13)  (794 397)  (794 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (796 397)  (796 397)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.input_2_6
 (1 14)  (763 398)  (763 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (771 398)  (771 398)  routing T_15_24.sp4_v_b_10 <X> T_15_24.sp4_h_l_47
 (19 14)  (781 398)  (781 398)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (27 14)  (789 398)  (789 398)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 398)  (791 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 398)  (792 398)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (44 14)  (806 398)  (806 398)  LC_7 Logic Functioning bit
 (1 15)  (763 399)  (763 399)  routing T_15_24.lc_trk_g0_4 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (16 0)  (832 384)  (832 384)  routing T_16_24.sp12_h_r_9 <X> T_16_24.lc_trk_g0_1
 (17 0)  (833 384)  (833 384)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 0)  (837 384)  (837 384)  routing T_16_24.sp4_v_b_11 <X> T_16_24.lc_trk_g0_3
 (22 0)  (838 384)  (838 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (839 384)  (839 384)  routing T_16_24.sp4_v_b_11 <X> T_16_24.lc_trk_g0_3
 (25 0)  (841 384)  (841 384)  routing T_16_24.wire_logic_cluster/lc_2/out <X> T_16_24.lc_trk_g0_2
 (21 1)  (837 385)  (837 385)  routing T_16_24.sp4_v_b_11 <X> T_16_24.lc_trk_g0_3
 (22 1)  (838 385)  (838 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (816 386)  (816 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (1 2)  (817 386)  (817 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (824 386)  (824 386)  routing T_16_24.sp4_h_r_5 <X> T_16_24.sp4_h_l_36
 (10 2)  (826 386)  (826 386)  routing T_16_24.sp4_h_r_5 <X> T_16_24.sp4_h_l_36
 (21 2)  (837 386)  (837 386)  routing T_16_24.sp4_v_b_7 <X> T_16_24.lc_trk_g0_7
 (22 2)  (838 386)  (838 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (839 386)  (839 386)  routing T_16_24.sp4_v_b_7 <X> T_16_24.lc_trk_g0_7
 (28 2)  (844 386)  (844 386)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 386)  (845 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 386)  (846 386)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 386)  (848 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 386)  (849 386)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 386)  (850 386)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 386)  (852 386)  LC_1 Logic Functioning bit
 (37 2)  (853 386)  (853 386)  LC_1 Logic Functioning bit
 (38 2)  (854 386)  (854 386)  LC_1 Logic Functioning bit
 (39 2)  (855 386)  (855 386)  LC_1 Logic Functioning bit
 (41 2)  (857 386)  (857 386)  LC_1 Logic Functioning bit
 (43 2)  (859 386)  (859 386)  LC_1 Logic Functioning bit
 (45 2)  (861 386)  (861 386)  LC_1 Logic Functioning bit
 (8 3)  (824 387)  (824 387)  routing T_16_24.sp4_v_b_10 <X> T_16_24.sp4_v_t_36
 (10 3)  (826 387)  (826 387)  routing T_16_24.sp4_v_b_10 <X> T_16_24.sp4_v_t_36
 (26 3)  (842 387)  (842 387)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 387)  (844 387)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 387)  (845 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 387)  (846 387)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (37 3)  (853 387)  (853 387)  LC_1 Logic Functioning bit
 (39 3)  (855 387)  (855 387)  LC_1 Logic Functioning bit
 (21 4)  (837 388)  (837 388)  routing T_16_24.wire_logic_cluster/lc_3/out <X> T_16_24.lc_trk_g1_3
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (842 388)  (842 388)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 388)  (845 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 388)  (848 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 388)  (849 388)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 388)  (850 388)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 388)  (853 388)  LC_2 Logic Functioning bit
 (42 4)  (858 388)  (858 388)  LC_2 Logic Functioning bit
 (45 4)  (861 388)  (861 388)  LC_2 Logic Functioning bit
 (48 4)  (864 388)  (864 388)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (842 389)  (842 389)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 389)  (844 389)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 389)  (845 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 389)  (846 389)  routing T_16_24.lc_trk_g0_3 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 389)  (847 389)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 389)  (848 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 389)  (851 389)  routing T_16_24.lc_trk_g0_2 <X> T_16_24.input_2_2
 (36 5)  (852 389)  (852 389)  LC_2 Logic Functioning bit
 (37 5)  (853 389)  (853 389)  LC_2 Logic Functioning bit
 (39 5)  (855 389)  (855 389)  LC_2 Logic Functioning bit
 (43 5)  (859 389)  (859 389)  LC_2 Logic Functioning bit
 (21 6)  (837 390)  (837 390)  routing T_16_24.wire_logic_cluster/lc_7/out <X> T_16_24.lc_trk_g1_7
 (22 6)  (838 390)  (838 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (844 390)  (844 390)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 390)  (845 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 390)  (846 390)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 390)  (848 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 390)  (850 390)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 390)  (851 390)  routing T_16_24.lc_trk_g0_7 <X> T_16_24.input_2_3
 (37 6)  (853 390)  (853 390)  LC_3 Logic Functioning bit
 (39 6)  (855 390)  (855 390)  LC_3 Logic Functioning bit
 (45 6)  (861 390)  (861 390)  LC_3 Logic Functioning bit
 (15 7)  (831 391)  (831 391)  routing T_16_24.bot_op_4 <X> T_16_24.lc_trk_g1_4
 (17 7)  (833 391)  (833 391)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (842 391)  (842 391)  routing T_16_24.lc_trk_g0_3 <X> T_16_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 391)  (845 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 391)  (847 391)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 391)  (848 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (851 391)  (851 391)  routing T_16_24.lc_trk_g0_7 <X> T_16_24.input_2_3
 (36 7)  (852 391)  (852 391)  LC_3 Logic Functioning bit
 (37 7)  (853 391)  (853 391)  LC_3 Logic Functioning bit
 (39 7)  (855 391)  (855 391)  LC_3 Logic Functioning bit
 (43 7)  (859 391)  (859 391)  LC_3 Logic Functioning bit
 (5 8)  (821 392)  (821 392)  routing T_16_24.sp4_v_t_43 <X> T_16_24.sp4_h_r_6
 (21 8)  (837 392)  (837 392)  routing T_16_24.sp4_h_r_35 <X> T_16_24.lc_trk_g2_3
 (22 8)  (838 392)  (838 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 392)  (839 392)  routing T_16_24.sp4_h_r_35 <X> T_16_24.lc_trk_g2_3
 (24 8)  (840 392)  (840 392)  routing T_16_24.sp4_h_r_35 <X> T_16_24.lc_trk_g2_3
 (26 8)  (842 392)  (842 392)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 392)  (844 392)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 392)  (845 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 392)  (847 392)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 392)  (848 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 392)  (849 392)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 392)  (850 392)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 392)  (852 392)  LC_4 Logic Functioning bit
 (37 8)  (853 392)  (853 392)  LC_4 Logic Functioning bit
 (38 8)  (854 392)  (854 392)  LC_4 Logic Functioning bit
 (39 8)  (855 392)  (855 392)  LC_4 Logic Functioning bit
 (41 8)  (857 392)  (857 392)  LC_4 Logic Functioning bit
 (43 8)  (859 392)  (859 392)  LC_4 Logic Functioning bit
 (45 8)  (861 392)  (861 392)  LC_4 Logic Functioning bit
 (47 8)  (863 392)  (863 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (28 9)  (844 393)  (844 393)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 393)  (845 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 393)  (846 393)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 393)  (852 393)  LC_4 Logic Functioning bit
 (38 9)  (854 393)  (854 393)  LC_4 Logic Functioning bit
 (14 10)  (830 394)  (830 394)  routing T_16_24.sp4_v_t_17 <X> T_16_24.lc_trk_g2_4
 (16 11)  (832 395)  (832 395)  routing T_16_24.sp4_v_t_17 <X> T_16_24.lc_trk_g2_4
 (17 11)  (833 395)  (833 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (838 395)  (838 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 395)  (839 395)  routing T_16_24.sp4_h_r_30 <X> T_16_24.lc_trk_g2_6
 (24 11)  (840 395)  (840 395)  routing T_16_24.sp4_h_r_30 <X> T_16_24.lc_trk_g2_6
 (25 11)  (841 395)  (841 395)  routing T_16_24.sp4_h_r_30 <X> T_16_24.lc_trk_g2_6
 (17 12)  (833 396)  (833 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 396)  (834 396)  routing T_16_24.wire_logic_cluster/lc_1/out <X> T_16_24.lc_trk_g3_1
 (27 12)  (843 396)  (843 396)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 396)  (844 396)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 396)  (845 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 396)  (846 396)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 396)  (847 396)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 396)  (848 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 396)  (850 396)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 396)  (852 396)  LC_6 Logic Functioning bit
 (38 12)  (854 396)  (854 396)  LC_6 Logic Functioning bit
 (52 12)  (868 396)  (868 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (838 397)  (838 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (839 397)  (839 397)  routing T_16_24.sp4_v_b_42 <X> T_16_24.lc_trk_g3_2
 (24 13)  (840 397)  (840 397)  routing T_16_24.sp4_v_b_42 <X> T_16_24.lc_trk_g3_2
 (26 13)  (842 397)  (842 397)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 397)  (843 397)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 397)  (845 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 397)  (846 397)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 397)  (852 397)  LC_6 Logic Functioning bit
 (37 13)  (853 397)  (853 397)  LC_6 Logic Functioning bit
 (38 13)  (854 397)  (854 397)  LC_6 Logic Functioning bit
 (39 13)  (855 397)  (855 397)  LC_6 Logic Functioning bit
 (40 13)  (856 397)  (856 397)  LC_6 Logic Functioning bit
 (42 13)  (858 397)  (858 397)  LC_6 Logic Functioning bit
 (5 14)  (821 398)  (821 398)  routing T_16_24.sp4_v_t_38 <X> T_16_24.sp4_h_l_44
 (12 14)  (828 398)  (828 398)  routing T_16_24.sp4_v_b_11 <X> T_16_24.sp4_h_l_46
 (14 14)  (830 398)  (830 398)  routing T_16_24.wire_logic_cluster/lc_4/out <X> T_16_24.lc_trk_g3_4
 (25 14)  (841 398)  (841 398)  routing T_16_24.sp4_v_b_30 <X> T_16_24.lc_trk_g3_6
 (28 14)  (844 398)  (844 398)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 398)  (845 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 398)  (846 398)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 398)  (847 398)  routing T_16_24.lc_trk_g1_7 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 398)  (848 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 398)  (850 398)  routing T_16_24.lc_trk_g1_7 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 398)  (852 398)  LC_7 Logic Functioning bit
 (37 14)  (853 398)  (853 398)  LC_7 Logic Functioning bit
 (38 14)  (854 398)  (854 398)  LC_7 Logic Functioning bit
 (39 14)  (855 398)  (855 398)  LC_7 Logic Functioning bit
 (41 14)  (857 398)  (857 398)  LC_7 Logic Functioning bit
 (43 14)  (859 398)  (859 398)  LC_7 Logic Functioning bit
 (45 14)  (861 398)  (861 398)  LC_7 Logic Functioning bit
 (47 14)  (863 398)  (863 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (4 15)  (820 399)  (820 399)  routing T_16_24.sp4_v_t_38 <X> T_16_24.sp4_h_l_44
 (6 15)  (822 399)  (822 399)  routing T_16_24.sp4_v_t_38 <X> T_16_24.sp4_h_l_44
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (833 399)  (833 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (838 399)  (838 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (839 399)  (839 399)  routing T_16_24.sp4_v_b_30 <X> T_16_24.lc_trk_g3_6
 (29 15)  (845 399)  (845 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 399)  (847 399)  routing T_16_24.lc_trk_g1_7 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 399)  (853 399)  LC_7 Logic Functioning bit
 (39 15)  (855 399)  (855 399)  LC_7 Logic Functioning bit


LogicTile_17_24

 (27 0)  (901 384)  (901 384)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 384)  (903 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 384)  (904 384)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 384)  (905 384)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 384)  (906 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 384)  (907 384)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 384)  (908 384)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (46 0)  (920 384)  (920 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (901 385)  (901 385)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 385)  (902 385)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 385)  (903 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 385)  (904 385)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (41 1)  (915 385)  (915 385)  LC_0 Logic Functioning bit
 (43 1)  (917 385)  (917 385)  LC_0 Logic Functioning bit
 (0 2)  (874 386)  (874 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (1 2)  (875 386)  (875 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (2 2)  (876 386)  (876 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 386)  (888 386)  routing T_17_24.sp4_h_l_9 <X> T_17_24.lc_trk_g0_4
 (15 2)  (889 386)  (889 386)  routing T_17_24.sp12_h_r_5 <X> T_17_24.lc_trk_g0_5
 (17 2)  (891 386)  (891 386)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (892 386)  (892 386)  routing T_17_24.sp12_h_r_5 <X> T_17_24.lc_trk_g0_5
 (22 2)  (896 386)  (896 386)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (898 386)  (898 386)  routing T_17_24.bot_op_7 <X> T_17_24.lc_trk_g0_7
 (32 2)  (906 386)  (906 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 386)  (907 386)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 386)  (908 386)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 386)  (910 386)  LC_1 Logic Functioning bit
 (37 2)  (911 386)  (911 386)  LC_1 Logic Functioning bit
 (41 2)  (915 386)  (915 386)  LC_1 Logic Functioning bit
 (43 2)  (917 386)  (917 386)  LC_1 Logic Functioning bit
 (45 2)  (919 386)  (919 386)  LC_1 Logic Functioning bit
 (50 2)  (924 386)  (924 386)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (888 387)  (888 387)  routing T_17_24.sp4_h_l_9 <X> T_17_24.lc_trk_g0_4
 (15 3)  (889 387)  (889 387)  routing T_17_24.sp4_h_l_9 <X> T_17_24.lc_trk_g0_4
 (16 3)  (890 387)  (890 387)  routing T_17_24.sp4_h_l_9 <X> T_17_24.lc_trk_g0_4
 (17 3)  (891 387)  (891 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (892 387)  (892 387)  routing T_17_24.sp12_h_r_5 <X> T_17_24.lc_trk_g0_5
 (28 3)  (902 387)  (902 387)  routing T_17_24.lc_trk_g2_1 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 387)  (903 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 387)  (905 387)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 387)  (910 387)  LC_1 Logic Functioning bit
 (37 3)  (911 387)  (911 387)  LC_1 Logic Functioning bit
 (40 3)  (914 387)  (914 387)  LC_1 Logic Functioning bit
 (42 3)  (916 387)  (916 387)  LC_1 Logic Functioning bit
 (52 3)  (926 387)  (926 387)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (15 4)  (889 388)  (889 388)  routing T_17_24.lft_op_1 <X> T_17_24.lc_trk_g1_1
 (17 4)  (891 388)  (891 388)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 388)  (892 388)  routing T_17_24.lft_op_1 <X> T_17_24.lc_trk_g1_1
 (21 4)  (895 388)  (895 388)  routing T_17_24.sp4_h_r_19 <X> T_17_24.lc_trk_g1_3
 (22 4)  (896 388)  (896 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 388)  (897 388)  routing T_17_24.sp4_h_r_19 <X> T_17_24.lc_trk_g1_3
 (24 4)  (898 388)  (898 388)  routing T_17_24.sp4_h_r_19 <X> T_17_24.lc_trk_g1_3
 (28 4)  (902 388)  (902 388)  routing T_17_24.lc_trk_g2_1 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 388)  (903 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 388)  (905 388)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 388)  (906 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 388)  (907 388)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 388)  (911 388)  LC_2 Logic Functioning bit
 (38 4)  (912 388)  (912 388)  LC_2 Logic Functioning bit
 (39 4)  (913 388)  (913 388)  LC_2 Logic Functioning bit
 (41 4)  (915 388)  (915 388)  LC_2 Logic Functioning bit
 (42 4)  (916 388)  (916 388)  LC_2 Logic Functioning bit
 (43 4)  (917 388)  (917 388)  LC_2 Logic Functioning bit
 (53 4)  (927 388)  (927 388)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (8 5)  (882 389)  (882 389)  routing T_17_24.sp4_h_r_4 <X> T_17_24.sp4_v_b_4
 (21 5)  (895 389)  (895 389)  routing T_17_24.sp4_h_r_19 <X> T_17_24.lc_trk_g1_3
 (28 5)  (902 389)  (902 389)  routing T_17_24.lc_trk_g2_0 <X> T_17_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 389)  (903 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 389)  (906 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (908 389)  (908 389)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.input_2_2
 (35 5)  (909 389)  (909 389)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.input_2_2
 (36 5)  (910 389)  (910 389)  LC_2 Logic Functioning bit
 (37 5)  (911 389)  (911 389)  LC_2 Logic Functioning bit
 (38 5)  (912 389)  (912 389)  LC_2 Logic Functioning bit
 (40 5)  (914 389)  (914 389)  LC_2 Logic Functioning bit
 (41 5)  (915 389)  (915 389)  LC_2 Logic Functioning bit
 (42 5)  (916 389)  (916 389)  LC_2 Logic Functioning bit
 (14 6)  (888 390)  (888 390)  routing T_17_24.lft_op_4 <X> T_17_24.lc_trk_g1_4
 (19 6)  (893 390)  (893 390)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (895 390)  (895 390)  routing T_17_24.lft_op_7 <X> T_17_24.lc_trk_g1_7
 (22 6)  (896 390)  (896 390)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (898 390)  (898 390)  routing T_17_24.lft_op_7 <X> T_17_24.lc_trk_g1_7
 (26 6)  (900 390)  (900 390)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 390)  (902 390)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 390)  (903 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 390)  (904 390)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 390)  (906 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 390)  (908 390)  routing T_17_24.lc_trk_g1_1 <X> T_17_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 390)  (910 390)  LC_3 Logic Functioning bit
 (38 6)  (912 390)  (912 390)  LC_3 Logic Functioning bit
 (15 7)  (889 391)  (889 391)  routing T_17_24.lft_op_4 <X> T_17_24.lc_trk_g1_4
 (17 7)  (891 391)  (891 391)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (896 391)  (896 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (897 391)  (897 391)  routing T_17_24.sp4_v_b_22 <X> T_17_24.lc_trk_g1_6
 (24 7)  (898 391)  (898 391)  routing T_17_24.sp4_v_b_22 <X> T_17_24.lc_trk_g1_6
 (27 7)  (901 391)  (901 391)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 391)  (903 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 391)  (910 391)  LC_3 Logic Functioning bit
 (37 7)  (911 391)  (911 391)  LC_3 Logic Functioning bit
 (38 7)  (912 391)  (912 391)  LC_3 Logic Functioning bit
 (39 7)  (913 391)  (913 391)  LC_3 Logic Functioning bit
 (40 7)  (914 391)  (914 391)  LC_3 Logic Functioning bit
 (42 7)  (916 391)  (916 391)  LC_3 Logic Functioning bit
 (52 7)  (926 391)  (926 391)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (888 392)  (888 392)  routing T_17_24.sp4_h_r_40 <X> T_17_24.lc_trk_g2_0
 (17 8)  (891 392)  (891 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 392)  (892 392)  routing T_17_24.wire_logic_cluster/lc_1/out <X> T_17_24.lc_trk_g2_1
 (22 8)  (896 392)  (896 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (899 392)  (899 392)  routing T_17_24.sp4_h_r_34 <X> T_17_24.lc_trk_g2_2
 (26 8)  (900 392)  (900 392)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (31 8)  (905 392)  (905 392)  routing T_17_24.lc_trk_g0_7 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 392)  (906 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (909 392)  (909 392)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.input_2_4
 (36 8)  (910 392)  (910 392)  LC_4 Logic Functioning bit
 (37 8)  (911 392)  (911 392)  LC_4 Logic Functioning bit
 (38 8)  (912 392)  (912 392)  LC_4 Logic Functioning bit
 (42 8)  (916 392)  (916 392)  LC_4 Logic Functioning bit
 (14 9)  (888 393)  (888 393)  routing T_17_24.sp4_h_r_40 <X> T_17_24.lc_trk_g2_0
 (15 9)  (889 393)  (889 393)  routing T_17_24.sp4_h_r_40 <X> T_17_24.lc_trk_g2_0
 (16 9)  (890 393)  (890 393)  routing T_17_24.sp4_h_r_40 <X> T_17_24.lc_trk_g2_0
 (17 9)  (891 393)  (891 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (895 393)  (895 393)  routing T_17_24.sp4_r_v_b_35 <X> T_17_24.lc_trk_g2_3
 (22 9)  (896 393)  (896 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 393)  (897 393)  routing T_17_24.sp4_h_r_34 <X> T_17_24.lc_trk_g2_2
 (24 9)  (898 393)  (898 393)  routing T_17_24.sp4_h_r_34 <X> T_17_24.lc_trk_g2_2
 (28 9)  (902 393)  (902 393)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 393)  (903 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 393)  (905 393)  routing T_17_24.lc_trk_g0_7 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 393)  (906 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (908 393)  (908 393)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.input_2_4
 (35 9)  (909 393)  (909 393)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.input_2_4
 (36 9)  (910 393)  (910 393)  LC_4 Logic Functioning bit
 (37 9)  (911 393)  (911 393)  LC_4 Logic Functioning bit
 (39 9)  (913 393)  (913 393)  LC_4 Logic Functioning bit
 (43 9)  (917 393)  (917 393)  LC_4 Logic Functioning bit
 (48 9)  (922 393)  (922 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (891 394)  (891 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 394)  (892 394)  routing T_17_24.wire_logic_cluster/lc_5/out <X> T_17_24.lc_trk_g2_5
 (22 10)  (896 394)  (896 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (897 394)  (897 394)  routing T_17_24.sp4_v_b_47 <X> T_17_24.lc_trk_g2_7
 (24 10)  (898 394)  (898 394)  routing T_17_24.sp4_v_b_47 <X> T_17_24.lc_trk_g2_7
 (26 10)  (900 394)  (900 394)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 394)  (903 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 394)  (904 394)  routing T_17_24.lc_trk_g0_4 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 394)  (906 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 394)  (907 394)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 394)  (908 394)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 394)  (911 394)  LC_5 Logic Functioning bit
 (41 10)  (915 394)  (915 394)  LC_5 Logic Functioning bit
 (43 10)  (917 394)  (917 394)  LC_5 Logic Functioning bit
 (45 10)  (919 394)  (919 394)  LC_5 Logic Functioning bit
 (8 11)  (882 395)  (882 395)  routing T_17_24.sp4_h_r_1 <X> T_17_24.sp4_v_t_42
 (9 11)  (883 395)  (883 395)  routing T_17_24.sp4_h_r_1 <X> T_17_24.sp4_v_t_42
 (10 11)  (884 395)  (884 395)  routing T_17_24.sp4_h_r_1 <X> T_17_24.sp4_v_t_42
 (11 11)  (885 395)  (885 395)  routing T_17_24.sp4_h_r_8 <X> T_17_24.sp4_h_l_45
 (17 11)  (891 395)  (891 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 11)  (902 395)  (902 395)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 395)  (903 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 395)  (905 395)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 395)  (906 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (907 395)  (907 395)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.input_2_5
 (35 11)  (909 395)  (909 395)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.input_2_5
 (37 11)  (911 395)  (911 395)  LC_5 Logic Functioning bit
 (40 11)  (914 395)  (914 395)  LC_5 Logic Functioning bit
 (42 11)  (916 395)  (916 395)  LC_5 Logic Functioning bit
 (48 11)  (922 395)  (922 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (16 12)  (890 396)  (890 396)  routing T_17_24.sp12_v_t_6 <X> T_17_24.lc_trk_g3_1
 (17 12)  (891 396)  (891 396)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (21 12)  (895 396)  (895 396)  routing T_17_24.sp4_h_r_43 <X> T_17_24.lc_trk_g3_3
 (22 12)  (896 396)  (896 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (897 396)  (897 396)  routing T_17_24.sp4_h_r_43 <X> T_17_24.lc_trk_g3_3
 (24 12)  (898 396)  (898 396)  routing T_17_24.sp4_h_r_43 <X> T_17_24.lc_trk_g3_3
 (21 13)  (895 397)  (895 397)  routing T_17_24.sp4_h_r_43 <X> T_17_24.lc_trk_g3_3
 (21 14)  (895 398)  (895 398)  routing T_17_24.wire_logic_cluster/lc_7/out <X> T_17_24.lc_trk_g3_7
 (22 14)  (896 398)  (896 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (900 398)  (900 398)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 398)  (902 398)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 398)  (903 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 398)  (905 398)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 398)  (906 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 398)  (907 398)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 398)  (908 398)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 398)  (909 398)  routing T_17_24.lc_trk_g0_5 <X> T_17_24.input_2_7
 (36 14)  (910 398)  (910 398)  LC_7 Logic Functioning bit
 (37 14)  (911 398)  (911 398)  LC_7 Logic Functioning bit
 (39 14)  (913 398)  (913 398)  LC_7 Logic Functioning bit
 (43 14)  (917 398)  (917 398)  LC_7 Logic Functioning bit
 (45 14)  (919 398)  (919 398)  LC_7 Logic Functioning bit
 (51 14)  (925 398)  (925 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (888 399)  (888 399)  routing T_17_24.sp4_r_v_b_44 <X> T_17_24.lc_trk_g3_4
 (17 15)  (891 399)  (891 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (900 399)  (900 399)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 399)  (902 399)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 399)  (903 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 399)  (904 399)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 399)  (905 399)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 399)  (906 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (910 399)  (910 399)  LC_7 Logic Functioning bit
 (37 15)  (911 399)  (911 399)  LC_7 Logic Functioning bit
 (38 15)  (912 399)  (912 399)  LC_7 Logic Functioning bit
 (39 15)  (913 399)  (913 399)  LC_7 Logic Functioning bit


LogicTile_18_24

 (5 0)  (933 384)  (933 384)  routing T_18_24.sp4_v_b_0 <X> T_18_24.sp4_h_r_0
 (14 0)  (942 384)  (942 384)  routing T_18_24.sp4_h_r_8 <X> T_18_24.lc_trk_g0_0
 (27 0)  (955 384)  (955 384)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 384)  (957 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 384)  (960 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 384)  (961 384)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 384)  (964 384)  LC_0 Logic Functioning bit
 (38 0)  (966 384)  (966 384)  LC_0 Logic Functioning bit
 (41 0)  (969 384)  (969 384)  LC_0 Logic Functioning bit
 (43 0)  (971 384)  (971 384)  LC_0 Logic Functioning bit
 (46 0)  (974 384)  (974 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (981 384)  (981 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (6 1)  (934 385)  (934 385)  routing T_18_24.sp4_v_b_0 <X> T_18_24.sp4_h_r_0
 (15 1)  (943 385)  (943 385)  routing T_18_24.sp4_h_r_8 <X> T_18_24.lc_trk_g0_0
 (16 1)  (944 385)  (944 385)  routing T_18_24.sp4_h_r_8 <X> T_18_24.lc_trk_g0_0
 (17 1)  (945 385)  (945 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (26 1)  (954 385)  (954 385)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 385)  (955 385)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 385)  (956 385)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 385)  (957 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 385)  (958 385)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 385)  (959 385)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 385)  (964 385)  LC_0 Logic Functioning bit
 (38 1)  (966 385)  (966 385)  LC_0 Logic Functioning bit
 (40 1)  (968 385)  (968 385)  LC_0 Logic Functioning bit
 (42 1)  (970 385)  (970 385)  LC_0 Logic Functioning bit
 (0 2)  (928 386)  (928 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (1 2)  (929 386)  (929 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (2 2)  (930 386)  (930 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (945 386)  (945 386)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (946 386)  (946 386)  routing T_18_24.wire_logic_cluster/lc_5/out <X> T_18_24.lc_trk_g0_5
 (21 2)  (949 386)  (949 386)  routing T_18_24.sp4_h_l_2 <X> T_18_24.lc_trk_g0_7
 (22 2)  (950 386)  (950 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (951 386)  (951 386)  routing T_18_24.sp4_h_l_2 <X> T_18_24.lc_trk_g0_7
 (24 2)  (952 386)  (952 386)  routing T_18_24.sp4_h_l_2 <X> T_18_24.lc_trk_g0_7
 (26 2)  (954 386)  (954 386)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 386)  (957 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 386)  (959 386)  routing T_18_24.lc_trk_g2_4 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 386)  (960 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 386)  (961 386)  routing T_18_24.lc_trk_g2_4 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 386)  (964 386)  LC_1 Logic Functioning bit
 (37 2)  (965 386)  (965 386)  LC_1 Logic Functioning bit
 (40 2)  (968 386)  (968 386)  LC_1 Logic Functioning bit
 (41 2)  (969 386)  (969 386)  LC_1 Logic Functioning bit
 (42 2)  (970 386)  (970 386)  LC_1 Logic Functioning bit
 (43 2)  (971 386)  (971 386)  LC_1 Logic Functioning bit
 (26 3)  (954 387)  (954 387)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 387)  (956 387)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 387)  (957 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 387)  (960 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (961 387)  (961 387)  routing T_18_24.lc_trk_g2_1 <X> T_18_24.input_2_1
 (36 3)  (964 387)  (964 387)  LC_1 Logic Functioning bit
 (41 3)  (969 387)  (969 387)  LC_1 Logic Functioning bit
 (43 3)  (971 387)  (971 387)  LC_1 Logic Functioning bit
 (25 4)  (953 388)  (953 388)  routing T_18_24.sp4_h_r_10 <X> T_18_24.lc_trk_g1_2
 (26 4)  (954 388)  (954 388)  routing T_18_24.lc_trk_g2_4 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 388)  (955 388)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 388)  (957 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 388)  (958 388)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 388)  (960 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 388)  (961 388)  routing T_18_24.lc_trk_g2_1 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 388)  (965 388)  LC_2 Logic Functioning bit
 (38 4)  (966 388)  (966 388)  LC_2 Logic Functioning bit
 (41 4)  (969 388)  (969 388)  LC_2 Logic Functioning bit
 (45 4)  (973 388)  (973 388)  LC_2 Logic Functioning bit
 (47 4)  (975 388)  (975 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (978 388)  (978 388)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (979 388)  (979 388)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (950 389)  (950 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (951 389)  (951 389)  routing T_18_24.sp4_h_r_10 <X> T_18_24.lc_trk_g1_2
 (24 5)  (952 389)  (952 389)  routing T_18_24.sp4_h_r_10 <X> T_18_24.lc_trk_g1_2
 (28 5)  (956 389)  (956 389)  routing T_18_24.lc_trk_g2_4 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 389)  (957 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (964 389)  (964 389)  LC_2 Logic Functioning bit
 (38 5)  (966 389)  (966 389)  LC_2 Logic Functioning bit
 (41 5)  (969 389)  (969 389)  LC_2 Logic Functioning bit
 (16 6)  (944 390)  (944 390)  routing T_18_24.sp4_v_b_13 <X> T_18_24.lc_trk_g1_5
 (17 6)  (945 390)  (945 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (946 390)  (946 390)  routing T_18_24.sp4_v_b_13 <X> T_18_24.lc_trk_g1_5
 (22 6)  (950 390)  (950 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (951 390)  (951 390)  routing T_18_24.sp4_h_r_7 <X> T_18_24.lc_trk_g1_7
 (24 6)  (952 390)  (952 390)  routing T_18_24.sp4_h_r_7 <X> T_18_24.lc_trk_g1_7
 (16 7)  (944 391)  (944 391)  routing T_18_24.sp12_h_r_12 <X> T_18_24.lc_trk_g1_4
 (17 7)  (945 391)  (945 391)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (946 391)  (946 391)  routing T_18_24.sp4_v_b_13 <X> T_18_24.lc_trk_g1_5
 (21 7)  (949 391)  (949 391)  routing T_18_24.sp4_h_r_7 <X> T_18_24.lc_trk_g1_7
 (22 7)  (950 391)  (950 391)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (951 391)  (951 391)  routing T_18_24.sp12_h_r_14 <X> T_18_24.lc_trk_g1_6
 (16 8)  (944 392)  (944 392)  routing T_18_24.sp4_v_t_12 <X> T_18_24.lc_trk_g2_1
 (17 8)  (945 392)  (945 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (946 392)  (946 392)  routing T_18_24.sp4_v_t_12 <X> T_18_24.lc_trk_g2_1
 (22 8)  (950 392)  (950 392)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (951 392)  (951 392)  routing T_18_24.sp12_v_b_11 <X> T_18_24.lc_trk_g2_3
 (26 8)  (954 392)  (954 392)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 392)  (955 392)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 392)  (956 392)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 392)  (957 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 392)  (959 392)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 392)  (960 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 392)  (961 392)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 392)  (962 392)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 392)  (964 392)  LC_4 Logic Functioning bit
 (26 9)  (954 393)  (954 393)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 393)  (956 393)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 393)  (957 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 393)  (958 393)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 393)  (960 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (961 393)  (961 393)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.input_2_4
 (34 9)  (962 393)  (962 393)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.input_2_4
 (53 9)  (981 393)  (981 393)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (933 394)  (933 394)  routing T_18_24.sp4_v_b_6 <X> T_18_24.sp4_h_l_43
 (12 10)  (940 394)  (940 394)  routing T_18_24.sp4_v_t_45 <X> T_18_24.sp4_h_l_45
 (16 10)  (944 394)  (944 394)  routing T_18_24.sp4_v_b_37 <X> T_18_24.lc_trk_g2_5
 (17 10)  (945 394)  (945 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (946 394)  (946 394)  routing T_18_24.sp4_v_b_37 <X> T_18_24.lc_trk_g2_5
 (21 10)  (949 394)  (949 394)  routing T_18_24.sp4_v_t_18 <X> T_18_24.lc_trk_g2_7
 (22 10)  (950 394)  (950 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (951 394)  (951 394)  routing T_18_24.sp4_v_t_18 <X> T_18_24.lc_trk_g2_7
 (25 10)  (953 394)  (953 394)  routing T_18_24.sp4_h_r_38 <X> T_18_24.lc_trk_g2_6
 (26 10)  (954 394)  (954 394)  routing T_18_24.lc_trk_g0_5 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 394)  (955 394)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 394)  (957 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 394)  (958 394)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 394)  (959 394)  routing T_18_24.lc_trk_g2_4 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 394)  (960 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 394)  (961 394)  routing T_18_24.lc_trk_g2_4 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 394)  (963 394)  routing T_18_24.lc_trk_g0_7 <X> T_18_24.input_2_5
 (38 10)  (966 394)  (966 394)  LC_5 Logic Functioning bit
 (41 10)  (969 394)  (969 394)  LC_5 Logic Functioning bit
 (43 10)  (971 394)  (971 394)  LC_5 Logic Functioning bit
 (45 10)  (973 394)  (973 394)  LC_5 Logic Functioning bit
 (11 11)  (939 395)  (939 395)  routing T_18_24.sp4_v_t_45 <X> T_18_24.sp4_h_l_45
 (14 11)  (942 395)  (942 395)  routing T_18_24.sp4_r_v_b_36 <X> T_18_24.lc_trk_g2_4
 (17 11)  (945 395)  (945 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (946 395)  (946 395)  routing T_18_24.sp4_v_b_37 <X> T_18_24.lc_trk_g2_5
 (22 11)  (950 395)  (950 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (951 395)  (951 395)  routing T_18_24.sp4_h_r_38 <X> T_18_24.lc_trk_g2_6
 (24 11)  (952 395)  (952 395)  routing T_18_24.sp4_h_r_38 <X> T_18_24.lc_trk_g2_6
 (29 11)  (957 395)  (957 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 395)  (960 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (963 395)  (963 395)  routing T_18_24.lc_trk_g0_7 <X> T_18_24.input_2_5
 (39 11)  (967 395)  (967 395)  LC_5 Logic Functioning bit
 (40 11)  (968 395)  (968 395)  LC_5 Logic Functioning bit
 (43 11)  (971 395)  (971 395)  LC_5 Logic Functioning bit
 (48 11)  (976 395)  (976 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (943 396)  (943 396)  routing T_18_24.rgt_op_1 <X> T_18_24.lc_trk_g3_1
 (17 12)  (945 396)  (945 396)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 396)  (946 396)  routing T_18_24.rgt_op_1 <X> T_18_24.lc_trk_g3_1
 (21 12)  (949 396)  (949 396)  routing T_18_24.sp4_v_t_22 <X> T_18_24.lc_trk_g3_3
 (22 12)  (950 396)  (950 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (951 396)  (951 396)  routing T_18_24.sp4_v_t_22 <X> T_18_24.lc_trk_g3_3
 (25 12)  (953 396)  (953 396)  routing T_18_24.rgt_op_2 <X> T_18_24.lc_trk_g3_2
 (26 12)  (954 396)  (954 396)  routing T_18_24.lc_trk_g2_4 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 396)  (956 396)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 396)  (957 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 396)  (958 396)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 396)  (959 396)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 396)  (960 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 396)  (961 396)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 396)  (962 396)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 396)  (963 396)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.input_2_6
 (37 12)  (965 396)  (965 396)  LC_6 Logic Functioning bit
 (39 12)  (967 396)  (967 396)  LC_6 Logic Functioning bit
 (45 12)  (973 396)  (973 396)  LC_6 Logic Functioning bit
 (21 13)  (949 397)  (949 397)  routing T_18_24.sp4_v_t_22 <X> T_18_24.lc_trk_g3_3
 (22 13)  (950 397)  (950 397)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 397)  (952 397)  routing T_18_24.rgt_op_2 <X> T_18_24.lc_trk_g3_2
 (28 13)  (956 397)  (956 397)  routing T_18_24.lc_trk_g2_4 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 397)  (957 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 397)  (959 397)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 397)  (960 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (962 397)  (962 397)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.input_2_6
 (35 13)  (963 397)  (963 397)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.input_2_6
 (36 13)  (964 397)  (964 397)  LC_6 Logic Functioning bit
 (37 13)  (965 397)  (965 397)  LC_6 Logic Functioning bit
 (39 13)  (967 397)  (967 397)  LC_6 Logic Functioning bit
 (43 13)  (971 397)  (971 397)  LC_6 Logic Functioning bit
 (46 13)  (974 397)  (974 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (942 398)  (942 398)  routing T_18_24.sp4_h_r_36 <X> T_18_24.lc_trk_g3_4
 (22 14)  (950 398)  (950 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (953 398)  (953 398)  routing T_18_24.wire_logic_cluster/lc_6/out <X> T_18_24.lc_trk_g3_6
 (31 14)  (959 398)  (959 398)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 398)  (960 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 398)  (961 398)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 398)  (962 398)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 398)  (963 398)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.input_2_7
 (36 14)  (964 398)  (964 398)  LC_7 Logic Functioning bit
 (37 14)  (965 398)  (965 398)  LC_7 Logic Functioning bit
 (38 14)  (966 398)  (966 398)  LC_7 Logic Functioning bit
 (42 14)  (970 398)  (970 398)  LC_7 Logic Functioning bit
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (943 399)  (943 399)  routing T_18_24.sp4_h_r_36 <X> T_18_24.lc_trk_g3_4
 (16 15)  (944 399)  (944 399)  routing T_18_24.sp4_h_r_36 <X> T_18_24.lc_trk_g3_4
 (17 15)  (945 399)  (945 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (950 399)  (950 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (954 399)  (954 399)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 399)  (956 399)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 399)  (957 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 399)  (959 399)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 399)  (960 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (962 399)  (962 399)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.input_2_7
 (35 15)  (963 399)  (963 399)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.input_2_7
 (36 15)  (964 399)  (964 399)  LC_7 Logic Functioning bit
 (37 15)  (965 399)  (965 399)  LC_7 Logic Functioning bit
 (39 15)  (967 399)  (967 399)  LC_7 Logic Functioning bit
 (43 15)  (971 399)  (971 399)  LC_7 Logic Functioning bit


LogicTile_19_24

 (10 0)  (992 384)  (992 384)  routing T_19_24.sp4_v_t_45 <X> T_19_24.sp4_h_r_1
 (16 0)  (998 384)  (998 384)  routing T_19_24.sp12_h_l_14 <X> T_19_24.lc_trk_g0_1
 (17 0)  (999 384)  (999 384)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (22 0)  (1004 384)  (1004 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1005 384)  (1005 384)  routing T_19_24.sp4_h_r_3 <X> T_19_24.lc_trk_g0_3
 (24 0)  (1006 384)  (1006 384)  routing T_19_24.sp4_h_r_3 <X> T_19_24.lc_trk_g0_3
 (25 0)  (1007 384)  (1007 384)  routing T_19_24.wire_logic_cluster/lc_2/out <X> T_19_24.lc_trk_g0_2
 (29 0)  (1011 384)  (1011 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 384)  (1014 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 384)  (1016 384)  routing T_19_24.lc_trk_g1_0 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 384)  (1019 384)  LC_0 Logic Functioning bit
 (38 0)  (1020 384)  (1020 384)  LC_0 Logic Functioning bit
 (39 0)  (1021 384)  (1021 384)  LC_0 Logic Functioning bit
 (43 0)  (1025 384)  (1025 384)  LC_0 Logic Functioning bit
 (45 0)  (1027 384)  (1027 384)  LC_0 Logic Functioning bit
 (18 1)  (1000 385)  (1000 385)  routing T_19_24.sp12_h_l_14 <X> T_19_24.lc_trk_g0_1
 (21 1)  (1003 385)  (1003 385)  routing T_19_24.sp4_h_r_3 <X> T_19_24.lc_trk_g0_3
 (22 1)  (1004 385)  (1004 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1008 385)  (1008 385)  routing T_19_24.lc_trk_g0_2 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 385)  (1011 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 385)  (1012 385)  routing T_19_24.lc_trk_g0_3 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 385)  (1014 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1015 385)  (1015 385)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.input_2_0
 (34 1)  (1016 385)  (1016 385)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.input_2_0
 (36 1)  (1018 385)  (1018 385)  LC_0 Logic Functioning bit
 (37 1)  (1019 385)  (1019 385)  LC_0 Logic Functioning bit
 (38 1)  (1020 385)  (1020 385)  LC_0 Logic Functioning bit
 (39 1)  (1021 385)  (1021 385)  LC_0 Logic Functioning bit
 (0 2)  (982 386)  (982 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (1 2)  (983 386)  (983 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (990 386)  (990 386)  routing T_19_24.sp4_h_r_1 <X> T_19_24.sp4_h_l_36
 (32 2)  (1014 386)  (1014 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 386)  (1015 386)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 386)  (1016 386)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 386)  (1019 386)  LC_1 Logic Functioning bit
 (38 2)  (1020 386)  (1020 386)  LC_1 Logic Functioning bit
 (39 2)  (1021 386)  (1021 386)  LC_1 Logic Functioning bit
 (43 2)  (1025 386)  (1025 386)  LC_1 Logic Functioning bit
 (45 2)  (1027 386)  (1027 386)  LC_1 Logic Functioning bit
 (19 3)  (1001 387)  (1001 387)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (1008 387)  (1008 387)  routing T_19_24.lc_trk_g0_3 <X> T_19_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 387)  (1011 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 387)  (1014 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1015 387)  (1015 387)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.input_2_1
 (34 3)  (1016 387)  (1016 387)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.input_2_1
 (35 3)  (1017 387)  (1017 387)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.input_2_1
 (36 3)  (1018 387)  (1018 387)  LC_1 Logic Functioning bit
 (38 3)  (1020 387)  (1020 387)  LC_1 Logic Functioning bit
 (39 3)  (1021 387)  (1021 387)  LC_1 Logic Functioning bit
 (42 3)  (1024 387)  (1024 387)  LC_1 Logic Functioning bit
 (0 4)  (982 388)  (982 388)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_7/cen
 (1 4)  (983 388)  (983 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (996 388)  (996 388)  routing T_19_24.wire_logic_cluster/lc_0/out <X> T_19_24.lc_trk_g1_0
 (21 4)  (1003 388)  (1003 388)  routing T_19_24.sp4_h_r_11 <X> T_19_24.lc_trk_g1_3
 (22 4)  (1004 388)  (1004 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1005 388)  (1005 388)  routing T_19_24.sp4_h_r_11 <X> T_19_24.lc_trk_g1_3
 (24 4)  (1006 388)  (1006 388)  routing T_19_24.sp4_h_r_11 <X> T_19_24.lc_trk_g1_3
 (27 4)  (1009 388)  (1009 388)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 388)  (1010 388)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 388)  (1011 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 388)  (1014 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 388)  (1019 388)  LC_2 Logic Functioning bit
 (39 4)  (1021 388)  (1021 388)  LC_2 Logic Functioning bit
 (41 4)  (1023 388)  (1023 388)  LC_2 Logic Functioning bit
 (43 4)  (1025 388)  (1025 388)  LC_2 Logic Functioning bit
 (45 4)  (1027 388)  (1027 388)  LC_2 Logic Functioning bit
 (1 5)  (983 389)  (983 389)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_7/cen
 (17 5)  (999 389)  (999 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (30 5)  (1012 389)  (1012 389)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 389)  (1013 389)  routing T_19_24.lc_trk_g0_3 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 389)  (1019 389)  LC_2 Logic Functioning bit
 (39 5)  (1021 389)  (1021 389)  LC_2 Logic Functioning bit
 (41 5)  (1023 389)  (1023 389)  LC_2 Logic Functioning bit
 (43 5)  (1025 389)  (1025 389)  LC_2 Logic Functioning bit
 (27 6)  (1009 390)  (1009 390)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 390)  (1010 390)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 390)  (1011 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 390)  (1012 390)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 390)  (1014 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 390)  (1016 390)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (47 6)  (1029 390)  (1029 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (6 7)  (988 391)  (988 391)  routing T_19_24.sp4_h_r_3 <X> T_19_24.sp4_h_l_38
 (13 7)  (995 391)  (995 391)  routing T_19_24.sp4_v_b_0 <X> T_19_24.sp4_h_l_40
 (27 7)  (1009 391)  (1009 391)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 391)  (1010 391)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 391)  (1011 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 391)  (1013 391)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (40 7)  (1022 391)  (1022 391)  LC_3 Logic Functioning bit
 (42 7)  (1024 391)  (1024 391)  LC_3 Logic Functioning bit
 (52 7)  (1034 391)  (1034 391)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (53 7)  (1035 391)  (1035 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (29 8)  (1011 392)  (1011 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (35 8)  (1017 392)  (1017 392)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.input_2_4
 (51 8)  (1033 392)  (1033 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (1034 392)  (1034 392)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (1004 393)  (1004 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1007 393)  (1007 393)  routing T_19_24.sp4_r_v_b_34 <X> T_19_24.lc_trk_g2_2
 (26 9)  (1008 393)  (1008 393)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 393)  (1009 393)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 393)  (1011 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 393)  (1014 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1015 393)  (1015 393)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.input_2_4
 (34 9)  (1016 393)  (1016 393)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.input_2_4
 (38 9)  (1020 393)  (1020 393)  LC_4 Logic Functioning bit
 (41 9)  (1023 393)  (1023 393)  LC_4 Logic Functioning bit
 (51 9)  (1033 393)  (1033 393)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (1004 394)  (1004 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (17 11)  (999 395)  (999 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (3 12)  (985 396)  (985 396)  routing T_19_24.sp12_v_b_1 <X> T_19_24.sp12_h_r_1
 (5 12)  (987 396)  (987 396)  routing T_19_24.sp4_v_t_44 <X> T_19_24.sp4_h_r_9
 (17 12)  (999 396)  (999 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 396)  (1000 396)  routing T_19_24.wire_logic_cluster/lc_1/out <X> T_19_24.lc_trk_g3_1
 (25 12)  (1007 396)  (1007 396)  routing T_19_24.wire_logic_cluster/lc_2/out <X> T_19_24.lc_trk_g3_2
 (28 12)  (1010 396)  (1010 396)  routing T_19_24.lc_trk_g2_7 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 396)  (1011 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 396)  (1012 396)  routing T_19_24.lc_trk_g2_7 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (35 12)  (1017 396)  (1017 396)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.input_2_6
 (46 12)  (1028 396)  (1028 396)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (52 12)  (1034 396)  (1034 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (3 13)  (985 397)  (985 397)  routing T_19_24.sp12_v_b_1 <X> T_19_24.sp12_h_r_1
 (17 13)  (999 397)  (999 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1004 397)  (1004 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1008 397)  (1008 397)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 397)  (1009 397)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 397)  (1011 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 397)  (1012 397)  routing T_19_24.lc_trk_g2_7 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 397)  (1014 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1015 397)  (1015 397)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.input_2_6
 (34 13)  (1016 397)  (1016 397)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.input_2_6
 (38 13)  (1020 397)  (1020 397)  LC_6 Logic Functioning bit
 (41 13)  (1023 397)  (1023 397)  LC_6 Logic Functioning bit
 (46 13)  (1028 397)  (1028 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (982 398)  (982 398)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 398)  (983 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 398)  (999 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (1 15)  (983 399)  (983 399)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (15 0)  (1051 384)  (1051 384)  routing T_20_24.sp4_h_r_9 <X> T_20_24.lc_trk_g0_1
 (16 0)  (1052 384)  (1052 384)  routing T_20_24.sp4_h_r_9 <X> T_20_24.lc_trk_g0_1
 (17 0)  (1053 384)  (1053 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1054 384)  (1054 384)  routing T_20_24.sp4_h_r_9 <X> T_20_24.lc_trk_g0_1
 (14 1)  (1050 385)  (1050 385)  routing T_20_24.sp12_h_r_16 <X> T_20_24.lc_trk_g0_0
 (16 1)  (1052 385)  (1052 385)  routing T_20_24.sp12_h_r_16 <X> T_20_24.lc_trk_g0_0
 (17 1)  (1053 385)  (1053 385)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (0 2)  (1036 386)  (1036 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 386)  (1037 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 386)  (1038 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 386)  (1050 386)  routing T_20_24.sp4_h_l_1 <X> T_20_24.lc_trk_g0_4
 (27 2)  (1063 386)  (1063 386)  routing T_20_24.lc_trk_g3_1 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 386)  (1064 386)  routing T_20_24.lc_trk_g3_1 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 386)  (1065 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 386)  (1067 386)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 386)  (1068 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 386)  (1069 386)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 386)  (1073 386)  LC_1 Logic Functioning bit
 (38 2)  (1074 386)  (1074 386)  LC_1 Logic Functioning bit
 (39 2)  (1075 386)  (1075 386)  LC_1 Logic Functioning bit
 (41 2)  (1077 386)  (1077 386)  LC_1 Logic Functioning bit
 (45 2)  (1081 386)  (1081 386)  LC_1 Logic Functioning bit
 (53 2)  (1089 386)  (1089 386)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (1051 387)  (1051 387)  routing T_20_24.sp4_h_l_1 <X> T_20_24.lc_trk_g0_4
 (16 3)  (1052 387)  (1052 387)  routing T_20_24.sp4_h_l_1 <X> T_20_24.lc_trk_g0_4
 (17 3)  (1053 387)  (1053 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (1058 387)  (1058 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1061 387)  (1061 387)  routing T_20_24.sp4_r_v_b_30 <X> T_20_24.lc_trk_g0_6
 (27 3)  (1063 387)  (1063 387)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 387)  (1064 387)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 387)  (1065 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 387)  (1068 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (1073 387)  (1073 387)  LC_1 Logic Functioning bit
 (39 3)  (1075 387)  (1075 387)  LC_1 Logic Functioning bit
 (47 3)  (1083 387)  (1083 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (26 4)  (1062 388)  (1062 388)  routing T_20_24.lc_trk_g0_4 <X> T_20_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 388)  (1063 388)  routing T_20_24.lc_trk_g1_4 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 388)  (1065 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 388)  (1066 388)  routing T_20_24.lc_trk_g1_4 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 388)  (1068 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 388)  (1070 388)  routing T_20_24.lc_trk_g1_0 <X> T_20_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 388)  (1072 388)  LC_2 Logic Functioning bit
 (37 4)  (1073 388)  (1073 388)  LC_2 Logic Functioning bit
 (38 4)  (1074 388)  (1074 388)  LC_2 Logic Functioning bit
 (39 4)  (1075 388)  (1075 388)  LC_2 Logic Functioning bit
 (41 4)  (1077 388)  (1077 388)  LC_2 Logic Functioning bit
 (42 4)  (1078 388)  (1078 388)  LC_2 Logic Functioning bit
 (43 4)  (1079 388)  (1079 388)  LC_2 Logic Functioning bit
 (14 5)  (1050 389)  (1050 389)  routing T_20_24.top_op_0 <X> T_20_24.lc_trk_g1_0
 (15 5)  (1051 389)  (1051 389)  routing T_20_24.top_op_0 <X> T_20_24.lc_trk_g1_0
 (17 5)  (1053 389)  (1053 389)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (29 5)  (1065 389)  (1065 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 389)  (1068 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1072 389)  (1072 389)  LC_2 Logic Functioning bit
 (37 5)  (1073 389)  (1073 389)  LC_2 Logic Functioning bit
 (38 5)  (1074 389)  (1074 389)  LC_2 Logic Functioning bit
 (39 5)  (1075 389)  (1075 389)  LC_2 Logic Functioning bit
 (40 5)  (1076 389)  (1076 389)  LC_2 Logic Functioning bit
 (41 5)  (1077 389)  (1077 389)  LC_2 Logic Functioning bit
 (43 5)  (1079 389)  (1079 389)  LC_2 Logic Functioning bit
 (46 5)  (1082 389)  (1082 389)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (1050 390)  (1050 390)  routing T_20_24.sp4_h_l_9 <X> T_20_24.lc_trk_g1_4
 (21 6)  (1057 390)  (1057 390)  routing T_20_24.wire_logic_cluster/lc_7/out <X> T_20_24.lc_trk_g1_7
 (22 6)  (1058 390)  (1058 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (1064 390)  (1064 390)  routing T_20_24.lc_trk_g2_0 <X> T_20_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 390)  (1065 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 390)  (1067 390)  routing T_20_24.lc_trk_g0_6 <X> T_20_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 390)  (1068 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 390)  (1072 390)  LC_3 Logic Functioning bit
 (40 6)  (1076 390)  (1076 390)  LC_3 Logic Functioning bit
 (42 6)  (1078 390)  (1078 390)  LC_3 Logic Functioning bit
 (43 6)  (1079 390)  (1079 390)  LC_3 Logic Functioning bit
 (51 6)  (1087 390)  (1087 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (1050 391)  (1050 391)  routing T_20_24.sp4_h_l_9 <X> T_20_24.lc_trk_g1_4
 (15 7)  (1051 391)  (1051 391)  routing T_20_24.sp4_h_l_9 <X> T_20_24.lc_trk_g1_4
 (16 7)  (1052 391)  (1052 391)  routing T_20_24.sp4_h_l_9 <X> T_20_24.lc_trk_g1_4
 (17 7)  (1053 391)  (1053 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (28 7)  (1064 391)  (1064 391)  routing T_20_24.lc_trk_g2_1 <X> T_20_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 391)  (1065 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 391)  (1067 391)  routing T_20_24.lc_trk_g0_6 <X> T_20_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 391)  (1068 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (1073 391)  (1073 391)  LC_3 Logic Functioning bit
 (39 7)  (1075 391)  (1075 391)  LC_3 Logic Functioning bit
 (40 7)  (1076 391)  (1076 391)  LC_3 Logic Functioning bit
 (41 7)  (1077 391)  (1077 391)  LC_3 Logic Functioning bit
 (42 7)  (1078 391)  (1078 391)  LC_3 Logic Functioning bit
 (43 7)  (1079 391)  (1079 391)  LC_3 Logic Functioning bit
 (48 7)  (1084 391)  (1084 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (16 8)  (1052 392)  (1052 392)  routing T_20_24.sp4_v_b_33 <X> T_20_24.lc_trk_g2_1
 (17 8)  (1053 392)  (1053 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1054 392)  (1054 392)  routing T_20_24.sp4_v_b_33 <X> T_20_24.lc_trk_g2_1
 (14 9)  (1050 393)  (1050 393)  routing T_20_24.sp4_h_r_24 <X> T_20_24.lc_trk_g2_0
 (15 9)  (1051 393)  (1051 393)  routing T_20_24.sp4_h_r_24 <X> T_20_24.lc_trk_g2_0
 (16 9)  (1052 393)  (1052 393)  routing T_20_24.sp4_h_r_24 <X> T_20_24.lc_trk_g2_0
 (17 9)  (1053 393)  (1053 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (1054 393)  (1054 393)  routing T_20_24.sp4_v_b_33 <X> T_20_24.lc_trk_g2_1
 (14 11)  (1050 395)  (1050 395)  routing T_20_24.sp4_r_v_b_36 <X> T_20_24.lc_trk_g2_4
 (17 11)  (1053 395)  (1053 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (11 12)  (1047 396)  (1047 396)  routing T_20_24.sp4_h_l_40 <X> T_20_24.sp4_v_b_11
 (13 12)  (1049 396)  (1049 396)  routing T_20_24.sp4_h_l_40 <X> T_20_24.sp4_v_b_11
 (14 12)  (1050 396)  (1050 396)  routing T_20_24.sp4_h_r_40 <X> T_20_24.lc_trk_g3_0
 (16 12)  (1052 396)  (1052 396)  routing T_20_24.sp4_v_b_33 <X> T_20_24.lc_trk_g3_1
 (17 12)  (1053 396)  (1053 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1054 396)  (1054 396)  routing T_20_24.sp4_v_b_33 <X> T_20_24.lc_trk_g3_1
 (26 12)  (1062 396)  (1062 396)  routing T_20_24.lc_trk_g0_4 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 396)  (1063 396)  routing T_20_24.lc_trk_g1_4 <X> T_20_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 396)  (1065 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 396)  (1066 396)  routing T_20_24.lc_trk_g1_4 <X> T_20_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 396)  (1068 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 396)  (1070 396)  routing T_20_24.lc_trk_g1_0 <X> T_20_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 396)  (1072 396)  LC_6 Logic Functioning bit
 (37 12)  (1073 396)  (1073 396)  LC_6 Logic Functioning bit
 (38 12)  (1074 396)  (1074 396)  LC_6 Logic Functioning bit
 (39 12)  (1075 396)  (1075 396)  LC_6 Logic Functioning bit
 (12 13)  (1048 397)  (1048 397)  routing T_20_24.sp4_h_l_40 <X> T_20_24.sp4_v_b_11
 (14 13)  (1050 397)  (1050 397)  routing T_20_24.sp4_h_r_40 <X> T_20_24.lc_trk_g3_0
 (15 13)  (1051 397)  (1051 397)  routing T_20_24.sp4_h_r_40 <X> T_20_24.lc_trk_g3_0
 (16 13)  (1052 397)  (1052 397)  routing T_20_24.sp4_h_r_40 <X> T_20_24.lc_trk_g3_0
 (17 13)  (1053 397)  (1053 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (1054 397)  (1054 397)  routing T_20_24.sp4_v_b_33 <X> T_20_24.lc_trk_g3_1
 (29 13)  (1065 397)  (1065 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (1072 397)  (1072 397)  LC_6 Logic Functioning bit
 (38 13)  (1074 397)  (1074 397)  LC_6 Logic Functioning bit
 (48 13)  (1084 397)  (1084 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (31 14)  (1067 398)  (1067 398)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 398)  (1068 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 398)  (1070 398)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (39 14)  (1075 398)  (1075 398)  LC_7 Logic Functioning bit
 (41 14)  (1077 398)  (1077 398)  LC_7 Logic Functioning bit
 (45 14)  (1081 398)  (1081 398)  LC_7 Logic Functioning bit
 (50 14)  (1086 398)  (1086 398)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (1042 399)  (1042 399)  routing T_20_24.sp4_h_r_9 <X> T_20_24.sp4_h_l_44
 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (1044 399)  (1044 399)  routing T_20_24.sp4_h_r_4 <X> T_20_24.sp4_v_t_47
 (9 15)  (1045 399)  (1045 399)  routing T_20_24.sp4_h_r_4 <X> T_20_24.sp4_v_t_47
 (10 15)  (1046 399)  (1046 399)  routing T_20_24.sp4_h_r_4 <X> T_20_24.sp4_v_t_47
 (27 15)  (1063 399)  (1063 399)  routing T_20_24.lc_trk_g1_0 <X> T_20_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 399)  (1065 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 399)  (1067 399)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (38 15)  (1074 399)  (1074 399)  LC_7 Logic Functioning bit
 (40 15)  (1076 399)  (1076 399)  LC_7 Logic Functioning bit
 (46 15)  (1082 399)  (1082 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_21_24

 (0 2)  (1090 386)  (1090 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 386)  (1091 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 386)  (1092 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (1102 386)  (1102 386)  routing T_21_24.sp4_v_b_2 <X> T_21_24.sp4_h_l_39
 (21 4)  (1111 388)  (1111 388)  routing T_21_24.wire_logic_cluster/lc_3/out <X> T_21_24.lc_trk_g1_3
 (22 4)  (1112 388)  (1112 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 6)  (1116 390)  (1116 390)  routing T_21_24.lc_trk_g3_4 <X> T_21_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 390)  (1117 390)  routing T_21_24.lc_trk_g1_3 <X> T_21_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 390)  (1119 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 390)  (1122 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 390)  (1123 390)  routing T_21_24.lc_trk_g2_0 <X> T_21_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 390)  (1126 390)  LC_3 Logic Functioning bit
 (38 6)  (1128 390)  (1128 390)  LC_3 Logic Functioning bit
 (41 6)  (1131 390)  (1131 390)  LC_3 Logic Functioning bit
 (43 6)  (1133 390)  (1133 390)  LC_3 Logic Functioning bit
 (45 6)  (1135 390)  (1135 390)  LC_3 Logic Functioning bit
 (47 6)  (1137 390)  (1137 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (1142 390)  (1142 390)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (1117 391)  (1117 391)  routing T_21_24.lc_trk_g3_4 <X> T_21_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 391)  (1118 391)  routing T_21_24.lc_trk_g3_4 <X> T_21_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 391)  (1119 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 391)  (1120 391)  routing T_21_24.lc_trk_g1_3 <X> T_21_24.wire_logic_cluster/lc_3/in_1
 (37 7)  (1127 391)  (1127 391)  LC_3 Logic Functioning bit
 (39 7)  (1129 391)  (1129 391)  LC_3 Logic Functioning bit
 (41 7)  (1131 391)  (1131 391)  LC_3 Logic Functioning bit
 (43 7)  (1133 391)  (1133 391)  LC_3 Logic Functioning bit
 (14 8)  (1104 392)  (1104 392)  routing T_21_24.sp4_v_b_24 <X> T_21_24.lc_trk_g2_0
 (16 9)  (1106 393)  (1106 393)  routing T_21_24.sp4_v_b_24 <X> T_21_24.lc_trk_g2_0
 (17 9)  (1107 393)  (1107 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (12 10)  (1102 394)  (1102 394)  routing T_21_24.sp4_v_b_8 <X> T_21_24.sp4_h_l_45
 (14 14)  (1104 398)  (1104 398)  routing T_21_24.sp4_h_r_36 <X> T_21_24.lc_trk_g3_4
 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (1105 399)  (1105 399)  routing T_21_24.sp4_h_r_36 <X> T_21_24.lc_trk_g3_4
 (16 15)  (1106 399)  (1106 399)  routing T_21_24.sp4_h_r_36 <X> T_21_24.lc_trk_g3_4
 (17 15)  (1107 399)  (1107 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_22_24

 (8 1)  (1152 385)  (1152 385)  routing T_22_24.sp4_h_r_1 <X> T_22_24.sp4_v_b_1
 (25 2)  (1169 386)  (1169 386)  routing T_22_24.sp12_h_l_5 <X> T_22_24.lc_trk_g0_6
 (22 3)  (1166 387)  (1166 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1168 387)  (1168 387)  routing T_22_24.sp12_h_l_5 <X> T_22_24.lc_trk_g0_6
 (25 3)  (1169 387)  (1169 387)  routing T_22_24.sp12_h_l_5 <X> T_22_24.lc_trk_g0_6
 (2 4)  (1146 388)  (1146 388)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 6)  (1165 390)  (1165 390)  routing T_22_24.sp4_v_b_15 <X> T_22_24.lc_trk_g1_7
 (22 6)  (1166 390)  (1166 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1167 390)  (1167 390)  routing T_22_24.sp4_v_b_15 <X> T_22_24.lc_trk_g1_7
 (21 7)  (1165 391)  (1165 391)  routing T_22_24.sp4_v_b_15 <X> T_22_24.lc_trk_g1_7
 (10 10)  (1154 394)  (1154 394)  routing T_22_24.sp4_v_b_2 <X> T_22_24.sp4_h_l_42
 (12 10)  (1156 394)  (1156 394)  routing T_22_24.sp4_v_b_8 <X> T_22_24.sp4_h_l_45
 (29 10)  (1173 394)  (1173 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 394)  (1174 394)  routing T_22_24.lc_trk_g0_6 <X> T_22_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 394)  (1175 394)  routing T_22_24.lc_trk_g1_7 <X> T_22_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 394)  (1176 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 394)  (1178 394)  routing T_22_24.lc_trk_g1_7 <X> T_22_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (1181 394)  (1181 394)  LC_5 Logic Functioning bit
 (39 10)  (1183 394)  (1183 394)  LC_5 Logic Functioning bit
 (51 10)  (1195 394)  (1195 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (30 11)  (1174 395)  (1174 395)  routing T_22_24.lc_trk_g0_6 <X> T_22_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 395)  (1175 395)  routing T_22_24.lc_trk_g1_7 <X> T_22_24.wire_logic_cluster/lc_5/in_3
 (37 11)  (1181 395)  (1181 395)  LC_5 Logic Functioning bit
 (39 11)  (1183 395)  (1183 395)  LC_5 Logic Functioning bit
 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_24

 (3 0)  (1201 384)  (1201 384)  routing T_23_24.sp12_h_r_0 <X> T_23_24.sp12_v_b_0
 (3 1)  (1201 385)  (1201 385)  routing T_23_24.sp12_h_r_0 <X> T_23_24.sp12_v_b_0
 (4 5)  (1202 389)  (1202 389)  routing T_23_24.sp4_v_t_47 <X> T_23_24.sp4_h_r_3
 (3 11)  (1201 395)  (1201 395)  routing T_23_24.sp12_v_b_1 <X> T_23_24.sp12_h_l_22
 (12 14)  (1210 398)  (1210 398)  routing T_23_24.sp4_v_b_11 <X> T_23_24.sp4_h_l_46
 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_24

 (27 4)  (1279 388)  (1279 388)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 388)  (1280 388)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 388)  (1281 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 388)  (1282 388)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 388)  (1283 388)  routing T_24_24.lc_trk_g2_7 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 388)  (1284 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 388)  (1285 388)  routing T_24_24.lc_trk_g2_7 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (41 4)  (1293 388)  (1293 388)  LC_2 Logic Functioning bit
 (43 4)  (1295 388)  (1295 388)  LC_2 Logic Functioning bit
 (48 4)  (1300 388)  (1300 388)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (31 5)  (1283 389)  (1283 389)  routing T_24_24.lc_trk_g2_7 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (41 5)  (1293 389)  (1293 389)  LC_2 Logic Functioning bit
 (43 5)  (1295 389)  (1295 389)  LC_2 Logic Functioning bit
 (22 10)  (1274 394)  (1274 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1275 394)  (1275 394)  routing T_24_24.sp4_v_b_47 <X> T_24_24.lc_trk_g2_7
 (24 10)  (1276 394)  (1276 394)  routing T_24_24.sp4_v_b_47 <X> T_24_24.lc_trk_g2_7
 (5 14)  (1257 398)  (1257 398)  routing T_24_24.sp4_v_b_9 <X> T_24_24.sp4_h_l_44
 (14 15)  (1266 399)  (1266 399)  routing T_24_24.sp4_r_v_b_44 <X> T_24_24.lc_trk_g3_4
 (17 15)  (1269 399)  (1269 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


RAM_Tile_25_24

 (0 0)  (1306 384)  (1306 384)  Negative Clock bit

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (28 4)  (1334 388)  (1334 388)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.wire_bram/ram/WDATA_5
 (29 4)  (1335 388)  (1335 388)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_5
 (30 4)  (1336 388)  (1336 388)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.wire_bram/ram/WDATA_5
 (36 4)  (1342 388)  (1342 388)  Enable bit of Mux _out_links/OutMux8_2 => wire_bram/ram/RDATA_5 sp4_h_r_36
 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (30 5)  (1336 389)  (1336 389)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.wire_bram/ram/WDATA_5
 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (15 6)  (1321 390)  (1321 390)  routing T_25_24.sp4_v_t_8 <X> T_25_24.lc_trk_g1_5
 (16 6)  (1322 390)  (1322 390)  routing T_25_24.sp4_v_t_8 <X> T_25_24.lc_trk_g1_5
 (17 6)  (1323 390)  (1323 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (3 7)  (1309 391)  (1309 391)  routing T_25_24.sp12_h_l_23 <X> T_25_24.sp12_v_t_23
 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (22 8)  (1328 392)  (1328 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1329 392)  (1329 392)  routing T_25_24.sp4_h_r_27 <X> T_25_24.lc_trk_g2_3
 (24 8)  (1330 392)  (1330 392)  routing T_25_24.sp4_h_r_27 <X> T_25_24.lc_trk_g2_3
 (21 9)  (1327 393)  (1327 393)  routing T_25_24.sp4_h_r_27 <X> T_25_24.lc_trk_g2_3
 (21 10)  (1327 394)  (1327 394)  routing T_25_24.sp4_v_t_18 <X> T_25_24.lc_trk_g2_7
 (22 10)  (1328 394)  (1328 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1329 394)  (1329 394)  routing T_25_24.sp4_v_t_18 <X> T_25_24.lc_trk_g2_7
 (8 11)  (1314 395)  (1314 395)  routing T_25_24.sp4_h_l_42 <X> T_25_24.sp4_v_t_42
 (4 12)  (1310 396)  (1310 396)  routing T_25_24.sp4_v_t_36 <X> T_25_24.sp4_v_b_9
 (6 12)  (1312 396)  (1312 396)  routing T_25_24.sp4_v_t_36 <X> T_25_24.sp4_v_b_9
 (28 12)  (1334 396)  (1334 396)  routing T_25_24.lc_trk_g2_3 <X> T_25_24.wire_bram/ram/WDATA_1
 (29 12)  (1335 396)  (1335 396)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_1
 (37 12)  (1343 396)  (1343 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (30 13)  (1336 397)  (1336 397)  routing T_25_24.lc_trk_g2_3 <X> T_25_24.wire_bram/ram/WDATA_1
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 399)  (1306 399)  routing T_25_24.lc_trk_g1_5 <X> T_25_24.wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g1_5 <X> T_25_24.wire_bram/ram/WE
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_24

 (11 10)  (1359 394)  (1359 394)  routing T_26_24.sp4_v_b_5 <X> T_26_24.sp4_v_t_45
 (12 11)  (1360 395)  (1360 395)  routing T_26_24.sp4_v_b_5 <X> T_26_24.sp4_v_t_45
 (7 15)  (1355 399)  (1355 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24

 (19 3)  (1583 387)  (1583 387)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_7_23

 (3 14)  (345 382)  (345 382)  routing T_7_23.sp12_h_r_1 <X> T_7_23.sp12_v_t_22
 (3 15)  (345 383)  (345 383)  routing T_7_23.sp12_h_r_1 <X> T_7_23.sp12_v_t_22


LogicTile_10_23

 (25 0)  (517 368)  (517 368)  routing T_10_23.wire_logic_cluster/lc_2/out <X> T_10_23.lc_trk_g0_2
 (28 0)  (520 368)  (520 368)  routing T_10_23.lc_trk_g2_1 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 368)  (521 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 368)  (523 368)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 368)  (524 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 368)  (525 368)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (42 0)  (534 368)  (534 368)  LC_0 Logic Functioning bit
 (53 0)  (545 368)  (545 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (514 369)  (514 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (518 369)  (518 369)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 369)  (521 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 369)  (524 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (525 369)  (525 369)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.input_2_0
 (34 1)  (526 369)  (526 369)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.input_2_0
 (40 1)  (532 369)  (532 369)  LC_0 Logic Functioning bit
 (43 1)  (535 369)  (535 369)  LC_0 Logic Functioning bit
 (0 2)  (492 370)  (492 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (1 2)  (493 370)  (493 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (494 370)  (494 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (518 370)  (518 370)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 370)  (519 370)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 370)  (520 370)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 370)  (529 370)  LC_1 Logic Functioning bit
 (39 2)  (531 370)  (531 370)  LC_1 Logic Functioning bit
 (41 2)  (533 370)  (533 370)  LC_1 Logic Functioning bit
 (43 2)  (535 370)  (535 370)  LC_1 Logic Functioning bit
 (45 2)  (537 370)  (537 370)  LC_1 Logic Functioning bit
 (47 2)  (539 370)  (539 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (28 3)  (520 371)  (520 371)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 371)  (521 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 371)  (523 371)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 371)  (529 371)  LC_1 Logic Functioning bit
 (39 3)  (531 371)  (531 371)  LC_1 Logic Functioning bit
 (1 4)  (493 372)  (493 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (514 372)  (514 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (515 372)  (515 372)  routing T_10_23.sp4_h_r_3 <X> T_10_23.lc_trk_g1_3
 (24 4)  (516 372)  (516 372)  routing T_10_23.sp4_h_r_3 <X> T_10_23.lc_trk_g1_3
 (31 4)  (523 372)  (523 372)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 372)  (524 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 372)  (525 372)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 372)  (529 372)  LC_2 Logic Functioning bit
 (40 4)  (532 372)  (532 372)  LC_2 Logic Functioning bit
 (42 4)  (534 372)  (534 372)  LC_2 Logic Functioning bit
 (45 4)  (537 372)  (537 372)  LC_2 Logic Functioning bit
 (46 4)  (538 372)  (538 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (539 372)  (539 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (545 372)  (545 372)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (492 373)  (492 373)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_7/cen
 (1 5)  (493 373)  (493 373)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_7/cen
 (21 5)  (513 373)  (513 373)  routing T_10_23.sp4_h_r_3 <X> T_10_23.lc_trk_g1_3
 (26 5)  (518 373)  (518 373)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 373)  (521 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 373)  (524 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 373)  (525 373)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.input_2_2
 (34 5)  (526 373)  (526 373)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.input_2_2
 (36 5)  (528 373)  (528 373)  LC_2 Logic Functioning bit
 (41 5)  (533 373)  (533 373)  LC_2 Logic Functioning bit
 (43 5)  (535 373)  (535 373)  LC_2 Logic Functioning bit
 (53 5)  (545 373)  (545 373)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (27 6)  (519 374)  (519 374)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 374)  (520 374)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 374)  (521 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 374)  (524 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (529 374)  (529 374)  LC_3 Logic Functioning bit
 (39 6)  (531 374)  (531 374)  LC_3 Logic Functioning bit
 (31 7)  (523 375)  (523 375)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 375)  (529 375)  LC_3 Logic Functioning bit
 (39 7)  (531 375)  (531 375)  LC_3 Logic Functioning bit
 (16 8)  (508 376)  (508 376)  routing T_10_23.sp4_v_b_33 <X> T_10_23.lc_trk_g2_1
 (17 8)  (509 376)  (509 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (510 376)  (510 376)  routing T_10_23.sp4_v_b_33 <X> T_10_23.lc_trk_g2_1
 (28 8)  (520 376)  (520 376)  routing T_10_23.lc_trk_g2_1 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 376)  (521 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 376)  (523 376)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 376)  (524 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 376)  (525 376)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 376)  (528 376)  LC_4 Logic Functioning bit
 (37 8)  (529 376)  (529 376)  LC_4 Logic Functioning bit
 (42 8)  (534 376)  (534 376)  LC_4 Logic Functioning bit
 (46 8)  (538 376)  (538 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (539 376)  (539 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (542 376)  (542 376)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (543 376)  (543 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (544 376)  (544 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (510 377)  (510 377)  routing T_10_23.sp4_v_b_33 <X> T_10_23.lc_trk_g2_1
 (36 9)  (528 377)  (528 377)  LC_4 Logic Functioning bit
 (37 9)  (529 377)  (529 377)  LC_4 Logic Functioning bit
 (42 9)  (534 377)  (534 377)  LC_4 Logic Functioning bit
 (46 9)  (538 377)  (538 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (544 377)  (544 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (507 378)  (507 378)  routing T_10_23.rgt_op_5 <X> T_10_23.lc_trk_g2_5
 (17 10)  (509 378)  (509 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 378)  (510 378)  routing T_10_23.rgt_op_5 <X> T_10_23.lc_trk_g2_5
 (17 12)  (509 380)  (509 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 380)  (510 380)  routing T_10_23.wire_logic_cluster/lc_1/out <X> T_10_23.lc_trk_g3_1
 (27 12)  (519 380)  (519 380)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 380)  (520 380)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 380)  (521 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 380)  (523 380)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 380)  (524 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 380)  (525 380)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (39 12)  (531 380)  (531 380)  LC_6 Logic Functioning bit
 (42 12)  (534 380)  (534 380)  LC_6 Logic Functioning bit
 (15 13)  (507 381)  (507 381)  routing T_10_23.tnr_op_0 <X> T_10_23.lc_trk_g3_0
 (17 13)  (509 381)  (509 381)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (518 381)  (518 381)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 381)  (521 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 381)  (524 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (525 381)  (525 381)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.input_2_6
 (34 13)  (526 381)  (526 381)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.input_2_6
 (37 13)  (529 381)  (529 381)  LC_6 Logic Functioning bit
 (39 13)  (531 381)  (531 381)  LC_6 Logic Functioning bit
 (40 13)  (532 381)  (532 381)  LC_6 Logic Functioning bit
 (42 13)  (534 381)  (534 381)  LC_6 Logic Functioning bit
 (27 14)  (519 382)  (519 382)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 382)  (520 382)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 382)  (521 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 382)  (524 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (533 382)  (533 382)  LC_7 Logic Functioning bit
 (43 14)  (535 382)  (535 382)  LC_7 Logic Functioning bit
 (46 14)  (538 382)  (538 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (543 382)  (543 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (31 15)  (523 383)  (523 383)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (41 15)  (533 383)  (533 383)  LC_7 Logic Functioning bit
 (43 15)  (535 383)  (535 383)  LC_7 Logic Functioning bit
 (46 15)  (538 383)  (538 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (544 383)  (544 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_11_23

 (15 0)  (561 368)  (561 368)  routing T_11_23.lft_op_1 <X> T_11_23.lc_trk_g0_1
 (17 0)  (563 368)  (563 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 368)  (564 368)  routing T_11_23.lft_op_1 <X> T_11_23.lc_trk_g0_1
 (22 0)  (568 368)  (568 368)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 368)  (570 368)  routing T_11_23.bot_op_3 <X> T_11_23.lc_trk_g0_3
 (26 0)  (572 368)  (572 368)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (32 0)  (578 368)  (578 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 368)  (579 368)  routing T_11_23.lc_trk_g2_1 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 368)  (582 368)  LC_0 Logic Functioning bit
 (37 0)  (583 368)  (583 368)  LC_0 Logic Functioning bit
 (38 0)  (584 368)  (584 368)  LC_0 Logic Functioning bit
 (39 0)  (585 368)  (585 368)  LC_0 Logic Functioning bit
 (40 0)  (586 368)  (586 368)  LC_0 Logic Functioning bit
 (42 0)  (588 368)  (588 368)  LC_0 Logic Functioning bit
 (15 1)  (561 369)  (561 369)  routing T_11_23.bot_op_0 <X> T_11_23.lc_trk_g0_0
 (17 1)  (563 369)  (563 369)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (568 369)  (568 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 369)  (571 369)  routing T_11_23.sp4_r_v_b_33 <X> T_11_23.lc_trk_g0_2
 (27 1)  (573 369)  (573 369)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 369)  (575 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (582 369)  (582 369)  LC_0 Logic Functioning bit
 (37 1)  (583 369)  (583 369)  LC_0 Logic Functioning bit
 (38 1)  (584 369)  (584 369)  LC_0 Logic Functioning bit
 (39 1)  (585 369)  (585 369)  LC_0 Logic Functioning bit
 (41 1)  (587 369)  (587 369)  LC_0 Logic Functioning bit
 (43 1)  (589 369)  (589 369)  LC_0 Logic Functioning bit
 (53 1)  (599 369)  (599 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (1 2)  (547 370)  (547 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 370)  (561 370)  routing T_11_23.bot_op_5 <X> T_11_23.lc_trk_g0_5
 (17 2)  (563 370)  (563 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (573 370)  (573 370)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 370)  (574 370)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 370)  (575 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 370)  (576 370)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 370)  (578 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 370)  (579 370)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 370)  (580 370)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 370)  (582 370)  LC_1 Logic Functioning bit
 (38 2)  (584 370)  (584 370)  LC_1 Logic Functioning bit
 (39 2)  (585 370)  (585 370)  LC_1 Logic Functioning bit
 (40 2)  (586 370)  (586 370)  LC_1 Logic Functioning bit
 (41 2)  (587 370)  (587 370)  LC_1 Logic Functioning bit
 (43 2)  (589 370)  (589 370)  LC_1 Logic Functioning bit
 (15 3)  (561 371)  (561 371)  routing T_11_23.bot_op_4 <X> T_11_23.lc_trk_g0_4
 (17 3)  (563 371)  (563 371)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (29 3)  (575 371)  (575 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 371)  (578 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (579 371)  (579 371)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.input_2_1
 (35 3)  (581 371)  (581 371)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.input_2_1
 (36 3)  (582 371)  (582 371)  LC_1 Logic Functioning bit
 (38 3)  (584 371)  (584 371)  LC_1 Logic Functioning bit
 (40 3)  (586 371)  (586 371)  LC_1 Logic Functioning bit
 (41 3)  (587 371)  (587 371)  LC_1 Logic Functioning bit
 (42 3)  (588 371)  (588 371)  LC_1 Logic Functioning bit
 (43 3)  (589 371)  (589 371)  LC_1 Logic Functioning bit
 (1 4)  (547 372)  (547 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (558 372)  (558 372)  routing T_11_23.sp4_v_b_5 <X> T_11_23.sp4_h_r_5
 (15 4)  (561 372)  (561 372)  routing T_11_23.bot_op_1 <X> T_11_23.lc_trk_g1_1
 (17 4)  (563 372)  (563 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (572 372)  (572 372)  routing T_11_23.lc_trk_g0_4 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 372)  (575 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 372)  (578 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 372)  (580 372)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 372)  (582 372)  LC_2 Logic Functioning bit
 (37 4)  (583 372)  (583 372)  LC_2 Logic Functioning bit
 (38 4)  (584 372)  (584 372)  LC_2 Logic Functioning bit
 (39 4)  (585 372)  (585 372)  LC_2 Logic Functioning bit
 (41 4)  (587 372)  (587 372)  LC_2 Logic Functioning bit
 (42 4)  (588 372)  (588 372)  LC_2 Logic Functioning bit
 (43 4)  (589 372)  (589 372)  LC_2 Logic Functioning bit
 (1 5)  (547 373)  (547 373)  routing T_11_23.lc_trk_g0_2 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (11 5)  (557 373)  (557 373)  routing T_11_23.sp4_v_b_5 <X> T_11_23.sp4_h_r_5
 (22 5)  (568 373)  (568 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 373)  (570 373)  routing T_11_23.bot_op_2 <X> T_11_23.lc_trk_g1_2
 (29 5)  (575 373)  (575 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 373)  (576 373)  routing T_11_23.lc_trk_g0_3 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 373)  (577 373)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 373)  (578 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (580 373)  (580 373)  routing T_11_23.lc_trk_g1_1 <X> T_11_23.input_2_2
 (36 5)  (582 373)  (582 373)  LC_2 Logic Functioning bit
 (37 5)  (583 373)  (583 373)  LC_2 Logic Functioning bit
 (38 5)  (584 373)  (584 373)  LC_2 Logic Functioning bit
 (39 5)  (585 373)  (585 373)  LC_2 Logic Functioning bit
 (40 5)  (586 373)  (586 373)  LC_2 Logic Functioning bit
 (41 5)  (587 373)  (587 373)  LC_2 Logic Functioning bit
 (42 5)  (588 373)  (588 373)  LC_2 Logic Functioning bit
 (43 5)  (589 373)  (589 373)  LC_2 Logic Functioning bit
 (15 6)  (561 374)  (561 374)  routing T_11_23.sp4_v_b_21 <X> T_11_23.lc_trk_g1_5
 (16 6)  (562 374)  (562 374)  routing T_11_23.sp4_v_b_21 <X> T_11_23.lc_trk_g1_5
 (17 6)  (563 374)  (563 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (568 374)  (568 374)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 374)  (570 374)  routing T_11_23.bot_op_7 <X> T_11_23.lc_trk_g1_7
 (26 6)  (572 374)  (572 374)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 374)  (575 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 374)  (577 374)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 374)  (578 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 374)  (580 374)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 374)  (582 374)  LC_3 Logic Functioning bit
 (37 6)  (583 374)  (583 374)  LC_3 Logic Functioning bit
 (38 6)  (584 374)  (584 374)  LC_3 Logic Functioning bit
 (39 6)  (585 374)  (585 374)  LC_3 Logic Functioning bit
 (41 6)  (587 374)  (587 374)  LC_3 Logic Functioning bit
 (42 6)  (588 374)  (588 374)  LC_3 Logic Functioning bit
 (43 6)  (589 374)  (589 374)  LC_3 Logic Functioning bit
 (50 6)  (596 374)  (596 374)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (568 375)  (568 375)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 375)  (570 375)  routing T_11_23.bot_op_6 <X> T_11_23.lc_trk_g1_6
 (26 7)  (572 375)  (572 375)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 375)  (573 375)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 375)  (575 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 375)  (577 375)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 375)  (582 375)  LC_3 Logic Functioning bit
 (37 7)  (583 375)  (583 375)  LC_3 Logic Functioning bit
 (38 7)  (584 375)  (584 375)  LC_3 Logic Functioning bit
 (39 7)  (585 375)  (585 375)  LC_3 Logic Functioning bit
 (40 7)  (586 375)  (586 375)  LC_3 Logic Functioning bit
 (41 7)  (587 375)  (587 375)  LC_3 Logic Functioning bit
 (42 7)  (588 375)  (588 375)  LC_3 Logic Functioning bit
 (43 7)  (589 375)  (589 375)  LC_3 Logic Functioning bit
 (9 8)  (555 376)  (555 376)  routing T_11_23.sp4_v_t_42 <X> T_11_23.sp4_h_r_7
 (17 8)  (563 376)  (563 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 376)  (564 376)  routing T_11_23.wire_logic_cluster/lc_1/out <X> T_11_23.lc_trk_g2_1
 (22 8)  (568 376)  (568 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (572 376)  (572 376)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 376)  (575 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 376)  (576 376)  routing T_11_23.lc_trk_g0_5 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 376)  (577 376)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 376)  (579 376)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (584 376)  (584 376)  LC_4 Logic Functioning bit
 (50 8)  (596 376)  (596 376)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (567 377)  (567 377)  routing T_11_23.sp4_r_v_b_35 <X> T_11_23.lc_trk_g2_3
 (27 9)  (573 377)  (573 377)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 377)  (574 377)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 377)  (575 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (16 10)  (562 378)  (562 378)  routing T_11_23.sp4_v_b_37 <X> T_11_23.lc_trk_g2_5
 (17 10)  (563 378)  (563 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 378)  (564 378)  routing T_11_23.sp4_v_b_37 <X> T_11_23.lc_trk_g2_5
 (27 10)  (573 378)  (573 378)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 378)  (575 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 378)  (576 378)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 378)  (577 378)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 378)  (578 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 378)  (579 378)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 378)  (580 378)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 378)  (583 378)  LC_5 Logic Functioning bit
 (42 10)  (588 378)  (588 378)  LC_5 Logic Functioning bit
 (45 10)  (591 378)  (591 378)  LC_5 Logic Functioning bit
 (46 10)  (592 378)  (592 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (596 378)  (596 378)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (597 378)  (597 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (598 378)  (598 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (53 10)  (599 378)  (599 378)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (18 11)  (564 379)  (564 379)  routing T_11_23.sp4_v_b_37 <X> T_11_23.lc_trk_g2_5
 (29 11)  (575 379)  (575 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 379)  (582 379)  LC_5 Logic Functioning bit
 (40 11)  (586 379)  (586 379)  LC_5 Logic Functioning bit
 (42 11)  (588 379)  (588 379)  LC_5 Logic Functioning bit
 (43 11)  (589 379)  (589 379)  LC_5 Logic Functioning bit
 (47 11)  (593 379)  (593 379)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (594 379)  (594 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (12 12)  (558 380)  (558 380)  routing T_11_23.sp4_v_b_11 <X> T_11_23.sp4_h_r_11
 (17 12)  (563 380)  (563 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (29 12)  (575 380)  (575 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 380)  (578 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 380)  (579 380)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 380)  (581 380)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.input_2_6
 (36 12)  (582 380)  (582 380)  LC_6 Logic Functioning bit
 (37 12)  (583 380)  (583 380)  LC_6 Logic Functioning bit
 (39 12)  (585 380)  (585 380)  LC_6 Logic Functioning bit
 (40 12)  (586 380)  (586 380)  LC_6 Logic Functioning bit
 (43 12)  (589 380)  (589 380)  LC_6 Logic Functioning bit
 (11 13)  (557 381)  (557 381)  routing T_11_23.sp4_v_b_11 <X> T_11_23.sp4_h_r_11
 (27 13)  (573 381)  (573 381)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 381)  (574 381)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 381)  (575 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 381)  (577 381)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 381)  (578 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (580 381)  (580 381)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.input_2_6
 (37 13)  (583 381)  (583 381)  LC_6 Logic Functioning bit
 (17 14)  (563 382)  (563 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 382)  (564 382)  routing T_11_23.wire_logic_cluster/lc_5/out <X> T_11_23.lc_trk_g3_5
 (31 14)  (577 382)  (577 382)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 382)  (578 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 382)  (579 382)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 382)  (580 382)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 382)  (582 382)  LC_7 Logic Functioning bit
 (37 14)  (583 382)  (583 382)  LC_7 Logic Functioning bit
 (38 14)  (584 382)  (584 382)  LC_7 Logic Functioning bit
 (39 14)  (585 382)  (585 382)  LC_7 Logic Functioning bit
 (40 14)  (586 382)  (586 382)  LC_7 Logic Functioning bit
 (41 14)  (587 382)  (587 382)  LC_7 Logic Functioning bit
 (50 14)  (596 382)  (596 382)  Cascade bit: LH_LC07_inmux02_5

 (36 15)  (582 383)  (582 383)  LC_7 Logic Functioning bit
 (37 15)  (583 383)  (583 383)  LC_7 Logic Functioning bit
 (38 15)  (584 383)  (584 383)  LC_7 Logic Functioning bit
 (39 15)  (585 383)  (585 383)  LC_7 Logic Functioning bit
 (40 15)  (586 383)  (586 383)  LC_7 Logic Functioning bit
 (41 15)  (587 383)  (587 383)  LC_7 Logic Functioning bit
 (46 15)  (592 383)  (592 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_23

 (12 0)  (612 368)  (612 368)  routing T_12_23.sp4_v_b_2 <X> T_12_23.sp4_h_r_2
 (14 0)  (614 368)  (614 368)  routing T_12_23.sp4_h_l_5 <X> T_12_23.lc_trk_g0_0
 (17 0)  (617 368)  (617 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 368)  (618 368)  routing T_12_23.wire_logic_cluster/lc_1/out <X> T_12_23.lc_trk_g0_1
 (27 0)  (627 368)  (627 368)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 368)  (629 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 368)  (630 368)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 368)  (631 368)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 368)  (633 368)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 368)  (634 368)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 368)  (636 368)  LC_0 Logic Functioning bit
 (38 0)  (638 368)  (638 368)  LC_0 Logic Functioning bit
 (41 0)  (641 368)  (641 368)  LC_0 Logic Functioning bit
 (43 0)  (643 368)  (643 368)  LC_0 Logic Functioning bit
 (11 1)  (611 369)  (611 369)  routing T_12_23.sp4_v_b_2 <X> T_12_23.sp4_h_r_2
 (14 1)  (614 369)  (614 369)  routing T_12_23.sp4_h_l_5 <X> T_12_23.lc_trk_g0_0
 (15 1)  (615 369)  (615 369)  routing T_12_23.sp4_h_l_5 <X> T_12_23.lc_trk_g0_0
 (16 1)  (616 369)  (616 369)  routing T_12_23.sp4_h_l_5 <X> T_12_23.lc_trk_g0_0
 (17 1)  (617 369)  (617 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (29 1)  (629 369)  (629 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 369)  (630 369)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (37 1)  (637 369)  (637 369)  LC_0 Logic Functioning bit
 (39 1)  (639 369)  (639 369)  LC_0 Logic Functioning bit
 (41 1)  (641 369)  (641 369)  LC_0 Logic Functioning bit
 (43 1)  (643 369)  (643 369)  LC_0 Logic Functioning bit
 (53 1)  (653 369)  (653 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 370)  (600 370)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (1 2)  (601 370)  (601 370)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (604 370)  (604 370)  routing T_12_23.sp4_v_b_0 <X> T_12_23.sp4_v_t_37
 (14 2)  (614 370)  (614 370)  routing T_12_23.wire_logic_cluster/lc_4/out <X> T_12_23.lc_trk_g0_4
 (15 2)  (615 370)  (615 370)  routing T_12_23.lft_op_5 <X> T_12_23.lc_trk_g0_5
 (17 2)  (617 370)  (617 370)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 370)  (618 370)  routing T_12_23.lft_op_5 <X> T_12_23.lc_trk_g0_5
 (26 2)  (626 370)  (626 370)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 370)  (629 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 370)  (630 370)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 370)  (631 370)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 370)  (632 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 370)  (633 370)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 370)  (636 370)  LC_1 Logic Functioning bit
 (37 2)  (637 370)  (637 370)  LC_1 Logic Functioning bit
 (43 2)  (643 370)  (643 370)  LC_1 Logic Functioning bit
 (45 2)  (645 370)  (645 370)  LC_1 Logic Functioning bit
 (47 2)  (647 370)  (647 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (617 371)  (617 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (622 371)  (622 371)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (623 371)  (623 371)  routing T_12_23.sp12_h_r_14 <X> T_12_23.lc_trk_g0_6
 (29 3)  (629 371)  (629 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 371)  (630 371)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 371)  (632 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (636 371)  (636 371)  LC_1 Logic Functioning bit
 (41 3)  (641 371)  (641 371)  LC_1 Logic Functioning bit
 (42 3)  (642 371)  (642 371)  LC_1 Logic Functioning bit
 (43 3)  (643 371)  (643 371)  LC_1 Logic Functioning bit
 (21 4)  (621 372)  (621 372)  routing T_12_23.wire_logic_cluster/lc_3/out <X> T_12_23.lc_trk_g1_3
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (11 6)  (611 374)  (611 374)  routing T_12_23.sp4_h_l_37 <X> T_12_23.sp4_v_t_40
 (15 6)  (615 374)  (615 374)  routing T_12_23.lft_op_5 <X> T_12_23.lc_trk_g1_5
 (17 6)  (617 374)  (617 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 374)  (618 374)  routing T_12_23.lft_op_5 <X> T_12_23.lc_trk_g1_5
 (25 6)  (625 374)  (625 374)  routing T_12_23.sp4_h_r_14 <X> T_12_23.lc_trk_g1_6
 (27 6)  (627 374)  (627 374)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 374)  (629 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 374)  (631 374)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 374)  (632 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 374)  (633 374)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 374)  (634 374)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 374)  (635 374)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.input_2_3
 (36 6)  (636 374)  (636 374)  LC_3 Logic Functioning bit
 (45 6)  (645 374)  (645 374)  LC_3 Logic Functioning bit
 (22 7)  (622 375)  (622 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (623 375)  (623 375)  routing T_12_23.sp4_h_r_14 <X> T_12_23.lc_trk_g1_6
 (24 7)  (624 375)  (624 375)  routing T_12_23.sp4_h_r_14 <X> T_12_23.lc_trk_g1_6
 (27 7)  (627 375)  (627 375)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 375)  (628 375)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 375)  (629 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 375)  (630 375)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 375)  (632 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (636 375)  (636 375)  LC_3 Logic Functioning bit
 (37 7)  (637 375)  (637 375)  LC_3 Logic Functioning bit
 (38 7)  (638 375)  (638 375)  LC_3 Logic Functioning bit
 (41 7)  (641 375)  (641 375)  LC_3 Logic Functioning bit
 (43 7)  (643 375)  (643 375)  LC_3 Logic Functioning bit
 (5 8)  (605 376)  (605 376)  routing T_12_23.sp4_v_t_43 <X> T_12_23.sp4_h_r_6
 (8 8)  (608 376)  (608 376)  routing T_12_23.sp4_h_l_42 <X> T_12_23.sp4_h_r_7
 (26 8)  (626 376)  (626 376)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 376)  (629 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 376)  (630 376)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 376)  (632 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 376)  (633 376)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 376)  (634 376)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 376)  (636 376)  LC_4 Logic Functioning bit
 (41 8)  (641 376)  (641 376)  LC_4 Logic Functioning bit
 (43 8)  (643 376)  (643 376)  LC_4 Logic Functioning bit
 (45 8)  (645 376)  (645 376)  LC_4 Logic Functioning bit
 (29 9)  (629 377)  (629 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 377)  (632 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (633 377)  (633 377)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.input_2_4
 (34 9)  (634 377)  (634 377)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.input_2_4
 (35 9)  (635 377)  (635 377)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.input_2_4
 (36 9)  (636 377)  (636 377)  LC_4 Logic Functioning bit
 (40 9)  (640 377)  (640 377)  LC_4 Logic Functioning bit
 (42 9)  (642 377)  (642 377)  LC_4 Logic Functioning bit
 (48 9)  (648 377)  (648 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (614 378)  (614 378)  routing T_12_23.sp4_h_r_44 <X> T_12_23.lc_trk_g2_4
 (21 10)  (621 378)  (621 378)  routing T_12_23.wire_logic_cluster/lc_7/out <X> T_12_23.lc_trk_g2_7
 (22 10)  (622 378)  (622 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 378)  (625 378)  routing T_12_23.wire_logic_cluster/lc_6/out <X> T_12_23.lc_trk_g2_6
 (27 10)  (627 378)  (627 378)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 378)  (628 378)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 378)  (629 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 378)  (630 378)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 378)  (631 378)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 378)  (632 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 378)  (635 378)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.input_2_5
 (36 10)  (636 378)  (636 378)  LC_5 Logic Functioning bit
 (45 10)  (645 378)  (645 378)  LC_5 Logic Functioning bit
 (14 11)  (614 379)  (614 379)  routing T_12_23.sp4_h_r_44 <X> T_12_23.lc_trk_g2_4
 (15 11)  (615 379)  (615 379)  routing T_12_23.sp4_h_r_44 <X> T_12_23.lc_trk_g2_4
 (16 11)  (616 379)  (616 379)  routing T_12_23.sp4_h_r_44 <X> T_12_23.lc_trk_g2_4
 (17 11)  (617 379)  (617 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (622 379)  (622 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (627 379)  (627 379)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 379)  (628 379)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 379)  (629 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 379)  (632 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 379)  (636 379)  LC_5 Logic Functioning bit
 (37 11)  (637 379)  (637 379)  LC_5 Logic Functioning bit
 (38 11)  (638 379)  (638 379)  LC_5 Logic Functioning bit
 (41 11)  (641 379)  (641 379)  LC_5 Logic Functioning bit
 (43 11)  (643 379)  (643 379)  LC_5 Logic Functioning bit
 (5 12)  (605 380)  (605 380)  routing T_12_23.sp4_h_l_43 <X> T_12_23.sp4_h_r_9
 (14 12)  (614 380)  (614 380)  routing T_12_23.sp4_h_l_21 <X> T_12_23.lc_trk_g3_0
 (21 12)  (621 380)  (621 380)  routing T_12_23.sp4_h_r_43 <X> T_12_23.lc_trk_g3_3
 (22 12)  (622 380)  (622 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (623 380)  (623 380)  routing T_12_23.sp4_h_r_43 <X> T_12_23.lc_trk_g3_3
 (24 12)  (624 380)  (624 380)  routing T_12_23.sp4_h_r_43 <X> T_12_23.lc_trk_g3_3
 (26 12)  (626 380)  (626 380)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 380)  (629 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 380)  (630 380)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 380)  (632 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 380)  (633 380)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 380)  (634 380)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 380)  (636 380)  LC_6 Logic Functioning bit
 (41 12)  (641 380)  (641 380)  LC_6 Logic Functioning bit
 (43 12)  (643 380)  (643 380)  LC_6 Logic Functioning bit
 (45 12)  (645 380)  (645 380)  LC_6 Logic Functioning bit
 (4 13)  (604 381)  (604 381)  routing T_12_23.sp4_h_l_43 <X> T_12_23.sp4_h_r_9
 (5 13)  (605 381)  (605 381)  routing T_12_23.sp4_h_r_9 <X> T_12_23.sp4_v_b_9
 (15 13)  (615 381)  (615 381)  routing T_12_23.sp4_h_l_21 <X> T_12_23.lc_trk_g3_0
 (16 13)  (616 381)  (616 381)  routing T_12_23.sp4_h_l_21 <X> T_12_23.lc_trk_g3_0
 (17 13)  (617 381)  (617 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (621 381)  (621 381)  routing T_12_23.sp4_h_r_43 <X> T_12_23.lc_trk_g3_3
 (26 13)  (626 381)  (626 381)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 381)  (628 381)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 381)  (629 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 381)  (632 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (634 381)  (634 381)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.input_2_6
 (35 13)  (635 381)  (635 381)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.input_2_6
 (36 13)  (636 381)  (636 381)  LC_6 Logic Functioning bit
 (40 13)  (640 381)  (640 381)  LC_6 Logic Functioning bit
 (42 13)  (642 381)  (642 381)  LC_6 Logic Functioning bit
 (17 14)  (617 382)  (617 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 382)  (618 382)  routing T_12_23.wire_logic_cluster/lc_5/out <X> T_12_23.lc_trk_g3_5
 (25 14)  (625 382)  (625 382)  routing T_12_23.sp4_h_r_38 <X> T_12_23.lc_trk_g3_6
 (26 14)  (626 382)  (626 382)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 382)  (627 382)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 382)  (629 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 382)  (630 382)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 382)  (632 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 382)  (634 382)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 382)  (635 382)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.input_2_7
 (36 14)  (636 382)  (636 382)  LC_7 Logic Functioning bit
 (37 14)  (637 382)  (637 382)  LC_7 Logic Functioning bit
 (38 14)  (638 382)  (638 382)  LC_7 Logic Functioning bit
 (42 14)  (642 382)  (642 382)  LC_7 Logic Functioning bit
 (45 14)  (645 382)  (645 382)  LC_7 Logic Functioning bit
 (46 14)  (646 382)  (646 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (53 14)  (653 382)  (653 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (15 15)  (615 383)  (615 383)  routing T_12_23.sp4_v_t_33 <X> T_12_23.lc_trk_g3_4
 (16 15)  (616 383)  (616 383)  routing T_12_23.sp4_v_t_33 <X> T_12_23.lc_trk_g3_4
 (17 15)  (617 383)  (617 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (622 383)  (622 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (623 383)  (623 383)  routing T_12_23.sp4_h_r_38 <X> T_12_23.lc_trk_g3_6
 (24 15)  (624 383)  (624 383)  routing T_12_23.sp4_h_r_38 <X> T_12_23.lc_trk_g3_6
 (26 15)  (626 383)  (626 383)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 383)  (627 383)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 383)  (628 383)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 383)  (629 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 383)  (631 383)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 383)  (632 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 383)  (633 383)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.input_2_7
 (35 15)  (635 383)  (635 383)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.input_2_7
 (36 15)  (636 383)  (636 383)  LC_7 Logic Functioning bit
 (37 15)  (637 383)  (637 383)  LC_7 Logic Functioning bit
 (42 15)  (642 383)  (642 383)  LC_7 Logic Functioning bit
 (43 15)  (643 383)  (643 383)  LC_7 Logic Functioning bit


LogicTile_13_23

 (8 0)  (662 368)  (662 368)  routing T_13_23.sp4_v_b_7 <X> T_13_23.sp4_h_r_1
 (9 0)  (663 368)  (663 368)  routing T_13_23.sp4_v_b_7 <X> T_13_23.sp4_h_r_1
 (10 0)  (664 368)  (664 368)  routing T_13_23.sp4_v_b_7 <X> T_13_23.sp4_h_r_1
 (12 0)  (666 368)  (666 368)  routing T_13_23.sp4_v_b_2 <X> T_13_23.sp4_h_r_2
 (14 0)  (668 368)  (668 368)  routing T_13_23.wire_logic_cluster/lc_0/out <X> T_13_23.lc_trk_g0_0
 (21 0)  (675 368)  (675 368)  routing T_13_23.wire_logic_cluster/lc_3/out <X> T_13_23.lc_trk_g0_3
 (22 0)  (676 368)  (676 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 368)  (680 368)  routing T_13_23.lc_trk_g0_4 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 368)  (681 368)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 368)  (683 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 368)  (685 368)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 368)  (688 368)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 368)  (690 368)  LC_0 Logic Functioning bit
 (37 0)  (691 368)  (691 368)  LC_0 Logic Functioning bit
 (38 0)  (692 368)  (692 368)  LC_0 Logic Functioning bit
 (42 0)  (696 368)  (696 368)  LC_0 Logic Functioning bit
 (45 0)  (699 368)  (699 368)  LC_0 Logic Functioning bit
 (52 0)  (706 368)  (706 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (707 368)  (707 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (11 1)  (665 369)  (665 369)  routing T_13_23.sp4_v_b_2 <X> T_13_23.sp4_h_r_2
 (17 1)  (671 369)  (671 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (683 369)  (683 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 369)  (684 369)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 369)  (685 369)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 369)  (686 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 369)  (690 369)  LC_0 Logic Functioning bit
 (37 1)  (691 369)  (691 369)  LC_0 Logic Functioning bit
 (42 1)  (696 369)  (696 369)  LC_0 Logic Functioning bit
 (43 1)  (697 369)  (697 369)  LC_0 Logic Functioning bit
 (0 2)  (654 370)  (654 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (1 2)  (655 370)  (655 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 370)  (668 370)  routing T_13_23.sp4_h_l_9 <X> T_13_23.lc_trk_g0_4
 (22 2)  (676 370)  (676 370)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 370)  (678 370)  routing T_13_23.top_op_7 <X> T_13_23.lc_trk_g0_7
 (27 2)  (681 370)  (681 370)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 370)  (682 370)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 370)  (683 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 370)  (685 370)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 370)  (686 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 370)  (688 370)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 370)  (689 370)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.input_2_1
 (36 2)  (690 370)  (690 370)  LC_1 Logic Functioning bit
 (41 2)  (695 370)  (695 370)  LC_1 Logic Functioning bit
 (43 2)  (697 370)  (697 370)  LC_1 Logic Functioning bit
 (45 2)  (699 370)  (699 370)  LC_1 Logic Functioning bit
 (14 3)  (668 371)  (668 371)  routing T_13_23.sp4_h_l_9 <X> T_13_23.lc_trk_g0_4
 (15 3)  (669 371)  (669 371)  routing T_13_23.sp4_h_l_9 <X> T_13_23.lc_trk_g0_4
 (16 3)  (670 371)  (670 371)  routing T_13_23.sp4_h_l_9 <X> T_13_23.lc_trk_g0_4
 (17 3)  (671 371)  (671 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (675 371)  (675 371)  routing T_13_23.top_op_7 <X> T_13_23.lc_trk_g0_7
 (22 3)  (676 371)  (676 371)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 371)  (678 371)  routing T_13_23.top_op_6 <X> T_13_23.lc_trk_g0_6
 (25 3)  (679 371)  (679 371)  routing T_13_23.top_op_6 <X> T_13_23.lc_trk_g0_6
 (26 3)  (680 371)  (680 371)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 371)  (681 371)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 371)  (683 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 371)  (685 371)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 371)  (686 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (687 371)  (687 371)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.input_2_1
 (35 3)  (689 371)  (689 371)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.input_2_1
 (37 3)  (691 371)  (691 371)  LC_1 Logic Functioning bit
 (41 3)  (695 371)  (695 371)  LC_1 Logic Functioning bit
 (43 3)  (697 371)  (697 371)  LC_1 Logic Functioning bit
 (12 4)  (666 372)  (666 372)  routing T_13_23.sp4_h_l_39 <X> T_13_23.sp4_h_r_5
 (16 4)  (670 372)  (670 372)  routing T_13_23.sp12_h_l_14 <X> T_13_23.lc_trk_g1_1
 (17 4)  (671 372)  (671 372)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (22 4)  (676 372)  (676 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 372)  (677 372)  routing T_13_23.sp12_h_l_16 <X> T_13_23.lc_trk_g1_3
 (25 4)  (679 372)  (679 372)  routing T_13_23.sp4_h_l_7 <X> T_13_23.lc_trk_g1_2
 (26 4)  (680 372)  (680 372)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 372)  (683 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 372)  (684 372)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 372)  (686 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 372)  (688 372)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 372)  (689 372)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.input_2_2
 (36 4)  (690 372)  (690 372)  LC_2 Logic Functioning bit
 (38 4)  (692 372)  (692 372)  LC_2 Logic Functioning bit
 (41 4)  (695 372)  (695 372)  LC_2 Logic Functioning bit
 (42 4)  (696 372)  (696 372)  LC_2 Logic Functioning bit
 (43 4)  (697 372)  (697 372)  LC_2 Logic Functioning bit
 (13 5)  (667 373)  (667 373)  routing T_13_23.sp4_h_l_39 <X> T_13_23.sp4_h_r_5
 (14 5)  (668 373)  (668 373)  routing T_13_23.sp4_r_v_b_24 <X> T_13_23.lc_trk_g1_0
 (17 5)  (671 373)  (671 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (672 373)  (672 373)  routing T_13_23.sp12_h_l_14 <X> T_13_23.lc_trk_g1_1
 (21 5)  (675 373)  (675 373)  routing T_13_23.sp12_h_l_16 <X> T_13_23.lc_trk_g1_3
 (22 5)  (676 373)  (676 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 373)  (677 373)  routing T_13_23.sp4_h_l_7 <X> T_13_23.lc_trk_g1_2
 (24 5)  (678 373)  (678 373)  routing T_13_23.sp4_h_l_7 <X> T_13_23.lc_trk_g1_2
 (25 5)  (679 373)  (679 373)  routing T_13_23.sp4_h_l_7 <X> T_13_23.lc_trk_g1_2
 (27 5)  (681 373)  (681 373)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 373)  (682 373)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 373)  (683 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 373)  (684 373)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 373)  (686 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (689 373)  (689 373)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.input_2_2
 (37 5)  (691 373)  (691 373)  LC_2 Logic Functioning bit
 (39 5)  (693 373)  (693 373)  LC_2 Logic Functioning bit
 (43 5)  (697 373)  (697 373)  LC_2 Logic Functioning bit
 (48 5)  (702 373)  (702 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (675 374)  (675 374)  routing T_13_23.sp12_h_l_4 <X> T_13_23.lc_trk_g1_7
 (22 6)  (676 374)  (676 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (678 374)  (678 374)  routing T_13_23.sp12_h_l_4 <X> T_13_23.lc_trk_g1_7
 (25 6)  (679 374)  (679 374)  routing T_13_23.lft_op_6 <X> T_13_23.lc_trk_g1_6
 (29 6)  (683 374)  (683 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 374)  (684 374)  routing T_13_23.lc_trk_g0_4 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 374)  (687 374)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 374)  (690 374)  LC_3 Logic Functioning bit
 (37 6)  (691 374)  (691 374)  LC_3 Logic Functioning bit
 (38 6)  (692 374)  (692 374)  LC_3 Logic Functioning bit
 (42 6)  (696 374)  (696 374)  LC_3 Logic Functioning bit
 (45 6)  (699 374)  (699 374)  LC_3 Logic Functioning bit
 (52 6)  (706 374)  (706 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (675 375)  (675 375)  routing T_13_23.sp12_h_l_4 <X> T_13_23.lc_trk_g1_7
 (22 7)  (676 375)  (676 375)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 375)  (678 375)  routing T_13_23.lft_op_6 <X> T_13_23.lc_trk_g1_6
 (26 7)  (680 375)  (680 375)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 375)  (681 375)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 375)  (685 375)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 375)  (686 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 375)  (689 375)  routing T_13_23.lc_trk_g0_3 <X> T_13_23.input_2_3
 (36 7)  (690 375)  (690 375)  LC_3 Logic Functioning bit
 (37 7)  (691 375)  (691 375)  LC_3 Logic Functioning bit
 (42 7)  (696 375)  (696 375)  LC_3 Logic Functioning bit
 (43 7)  (697 375)  (697 375)  LC_3 Logic Functioning bit
 (22 8)  (676 376)  (676 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (682 376)  (682 376)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 376)  (683 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 376)  (684 376)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 376)  (685 376)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 376)  (687 376)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 376)  (688 376)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 376)  (690 376)  LC_4 Logic Functioning bit
 (37 8)  (691 376)  (691 376)  LC_4 Logic Functioning bit
 (38 8)  (692 376)  (692 376)  LC_4 Logic Functioning bit
 (39 8)  (693 376)  (693 376)  LC_4 Logic Functioning bit
 (41 8)  (695 376)  (695 376)  LC_4 Logic Functioning bit
 (43 8)  (697 376)  (697 376)  LC_4 Logic Functioning bit
 (22 9)  (676 377)  (676 377)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 377)  (678 377)  routing T_13_23.tnl_op_2 <X> T_13_23.lc_trk_g2_2
 (25 9)  (679 377)  (679 377)  routing T_13_23.tnl_op_2 <X> T_13_23.lc_trk_g2_2
 (31 9)  (685 377)  (685 377)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 377)  (690 377)  LC_4 Logic Functioning bit
 (37 9)  (691 377)  (691 377)  LC_4 Logic Functioning bit
 (38 9)  (692 377)  (692 377)  LC_4 Logic Functioning bit
 (39 9)  (693 377)  (693 377)  LC_4 Logic Functioning bit
 (41 9)  (695 377)  (695 377)  LC_4 Logic Functioning bit
 (43 9)  (697 377)  (697 377)  LC_4 Logic Functioning bit
 (52 9)  (706 377)  (706 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (5 10)  (659 378)  (659 378)  routing T_13_23.sp4_h_r_3 <X> T_13_23.sp4_h_l_43
 (15 10)  (669 378)  (669 378)  routing T_13_23.rgt_op_5 <X> T_13_23.lc_trk_g2_5
 (17 10)  (671 378)  (671 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 378)  (672 378)  routing T_13_23.rgt_op_5 <X> T_13_23.lc_trk_g2_5
 (22 10)  (676 378)  (676 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 378)  (677 378)  routing T_13_23.sp4_h_r_31 <X> T_13_23.lc_trk_g2_7
 (24 10)  (678 378)  (678 378)  routing T_13_23.sp4_h_r_31 <X> T_13_23.lc_trk_g2_7
 (4 11)  (658 379)  (658 379)  routing T_13_23.sp4_h_r_3 <X> T_13_23.sp4_h_l_43
 (21 11)  (675 379)  (675 379)  routing T_13_23.sp4_h_r_31 <X> T_13_23.lc_trk_g2_7
 (17 12)  (671 380)  (671 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 380)  (672 380)  routing T_13_23.wire_logic_cluster/lc_1/out <X> T_13_23.lc_trk_g3_1
 (27 12)  (681 380)  (681 380)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 380)  (682 380)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 380)  (683 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 380)  (684 380)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 380)  (686 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 380)  (688 380)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 380)  (690 380)  LC_6 Logic Functioning bit
 (38 12)  (692 380)  (692 380)  LC_6 Logic Functioning bit
 (41 12)  (695 380)  (695 380)  LC_6 Logic Functioning bit
 (43 12)  (697 380)  (697 380)  LC_6 Logic Functioning bit
 (45 12)  (699 380)  (699 380)  LC_6 Logic Functioning bit
 (27 13)  (681 381)  (681 381)  routing T_13_23.lc_trk_g1_1 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 381)  (683 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 381)  (684 381)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 381)  (685 381)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 381)  (686 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (688 381)  (688 381)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.input_2_6
 (35 13)  (689 381)  (689 381)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.input_2_6
 (36 13)  (690 381)  (690 381)  LC_6 Logic Functioning bit
 (38 13)  (692 381)  (692 381)  LC_6 Logic Functioning bit
 (42 13)  (696 381)  (696 381)  LC_6 Logic Functioning bit
 (43 13)  (697 381)  (697 381)  LC_6 Logic Functioning bit
 (16 14)  (670 382)  (670 382)  routing T_13_23.sp12_v_t_10 <X> T_13_23.lc_trk_g3_5
 (17 14)  (671 382)  (671 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (675 382)  (675 382)  routing T_13_23.wire_logic_cluster/lc_7/out <X> T_13_23.lc_trk_g3_7
 (22 14)  (676 382)  (676 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (679 382)  (679 382)  routing T_13_23.wire_logic_cluster/lc_6/out <X> T_13_23.lc_trk_g3_6
 (27 14)  (681 382)  (681 382)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 382)  (682 382)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 382)  (683 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 382)  (684 382)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 382)  (685 382)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 382)  (686 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 382)  (688 382)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 382)  (690 382)  LC_7 Logic Functioning bit
 (41 14)  (695 382)  (695 382)  LC_7 Logic Functioning bit
 (43 14)  (697 382)  (697 382)  LC_7 Logic Functioning bit
 (45 14)  (699 382)  (699 382)  LC_7 Logic Functioning bit
 (22 15)  (676 383)  (676 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 383)  (680 383)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 383)  (681 383)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 383)  (683 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 383)  (684 383)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 383)  (685 383)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 383)  (686 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (687 383)  (687 383)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.input_2_7
 (35 15)  (689 383)  (689 383)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.input_2_7
 (37 15)  (691 383)  (691 383)  LC_7 Logic Functioning bit
 (41 15)  (695 383)  (695 383)  LC_7 Logic Functioning bit
 (43 15)  (697 383)  (697 383)  LC_7 Logic Functioning bit
 (46 15)  (700 383)  (700 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_23

 (8 0)  (716 368)  (716 368)  routing T_14_23.sp4_v_b_1 <X> T_14_23.sp4_h_r_1
 (9 0)  (717 368)  (717 368)  routing T_14_23.sp4_v_b_1 <X> T_14_23.sp4_h_r_1
 (22 1)  (730 369)  (730 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (731 369)  (731 369)  routing T_14_23.sp12_h_r_10 <X> T_14_23.lc_trk_g0_2
 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (1 2)  (709 370)  (709 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 370)  (722 370)  routing T_14_23.wire_logic_cluster/lc_4/out <X> T_14_23.lc_trk_g0_4
 (17 2)  (725 370)  (725 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 370)  (726 370)  routing T_14_23.wire_logic_cluster/lc_5/out <X> T_14_23.lc_trk_g0_5
 (21 2)  (729 370)  (729 370)  routing T_14_23.lft_op_7 <X> T_14_23.lc_trk_g0_7
 (22 2)  (730 370)  (730 370)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 370)  (732 370)  routing T_14_23.lft_op_7 <X> T_14_23.lc_trk_g0_7
 (17 3)  (725 371)  (725 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 4)  (729 372)  (729 372)  routing T_14_23.wire_logic_cluster/lc_3/out <X> T_14_23.lc_trk_g1_3
 (22 4)  (730 372)  (730 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (737 372)  (737 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 372)  (738 372)  routing T_14_23.lc_trk_g0_5 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 372)  (739 372)  routing T_14_23.lc_trk_g1_6 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 372)  (740 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 372)  (742 372)  routing T_14_23.lc_trk_g1_6 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 372)  (744 372)  LC_2 Logic Functioning bit
 (38 4)  (746 372)  (746 372)  LC_2 Logic Functioning bit
 (48 4)  (756 372)  (756 372)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (760 372)  (760 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (12 5)  (720 373)  (720 373)  routing T_14_23.sp4_h_r_5 <X> T_14_23.sp4_v_b_5
 (16 5)  (724 373)  (724 373)  routing T_14_23.sp12_h_r_8 <X> T_14_23.lc_trk_g1_0
 (17 5)  (725 373)  (725 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (31 5)  (739 373)  (739 373)  routing T_14_23.lc_trk_g1_6 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 373)  (744 373)  LC_2 Logic Functioning bit
 (38 5)  (746 373)  (746 373)  LC_2 Logic Functioning bit
 (16 6)  (724 374)  (724 374)  routing T_14_23.sp4_v_b_13 <X> T_14_23.lc_trk_g1_5
 (17 6)  (725 374)  (725 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (726 374)  (726 374)  routing T_14_23.sp4_v_b_13 <X> T_14_23.lc_trk_g1_5
 (21 6)  (729 374)  (729 374)  routing T_14_23.sp4_v_b_7 <X> T_14_23.lc_trk_g1_7
 (22 6)  (730 374)  (730 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (731 374)  (731 374)  routing T_14_23.sp4_v_b_7 <X> T_14_23.lc_trk_g1_7
 (25 6)  (733 374)  (733 374)  routing T_14_23.lft_op_6 <X> T_14_23.lc_trk_g1_6
 (26 6)  (734 374)  (734 374)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 374)  (735 374)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 374)  (737 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 374)  (738 374)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 374)  (740 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 374)  (742 374)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 374)  (744 374)  LC_3 Logic Functioning bit
 (37 6)  (745 374)  (745 374)  LC_3 Logic Functioning bit
 (38 6)  (746 374)  (746 374)  LC_3 Logic Functioning bit
 (39 6)  (747 374)  (747 374)  LC_3 Logic Functioning bit
 (41 6)  (749 374)  (749 374)  LC_3 Logic Functioning bit
 (43 6)  (751 374)  (751 374)  LC_3 Logic Functioning bit
 (45 6)  (753 374)  (753 374)  LC_3 Logic Functioning bit
 (18 7)  (726 375)  (726 375)  routing T_14_23.sp4_v_b_13 <X> T_14_23.lc_trk_g1_5
 (22 7)  (730 375)  (730 375)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 375)  (732 375)  routing T_14_23.lft_op_6 <X> T_14_23.lc_trk_g1_6
 (27 7)  (735 375)  (735 375)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 375)  (736 375)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 375)  (737 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 375)  (738 375)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 375)  (739 375)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 375)  (745 375)  LC_3 Logic Functioning bit
 (39 7)  (747 375)  (747 375)  LC_3 Logic Functioning bit
 (47 7)  (755 375)  (755 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (713 376)  (713 376)  routing T_14_23.sp4_v_b_6 <X> T_14_23.sp4_h_r_6
 (8 8)  (716 376)  (716 376)  routing T_14_23.sp4_v_b_7 <X> T_14_23.sp4_h_r_7
 (9 8)  (717 376)  (717 376)  routing T_14_23.sp4_v_b_7 <X> T_14_23.sp4_h_r_7
 (26 8)  (734 376)  (734 376)  routing T_14_23.lc_trk_g0_4 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 376)  (737 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 376)  (738 376)  routing T_14_23.lc_trk_g0_7 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 376)  (740 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 376)  (742 376)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 376)  (743 376)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_4
 (36 8)  (744 376)  (744 376)  LC_4 Logic Functioning bit
 (41 8)  (749 376)  (749 376)  LC_4 Logic Functioning bit
 (43 8)  (751 376)  (751 376)  LC_4 Logic Functioning bit
 (45 8)  (753 376)  (753 376)  LC_4 Logic Functioning bit
 (6 9)  (714 377)  (714 377)  routing T_14_23.sp4_v_b_6 <X> T_14_23.sp4_h_r_6
 (22 9)  (730 377)  (730 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 377)  (731 377)  routing T_14_23.sp4_h_l_15 <X> T_14_23.lc_trk_g2_2
 (24 9)  (732 377)  (732 377)  routing T_14_23.sp4_h_l_15 <X> T_14_23.lc_trk_g2_2
 (25 9)  (733 377)  (733 377)  routing T_14_23.sp4_h_l_15 <X> T_14_23.lc_trk_g2_2
 (29 9)  (737 377)  (737 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 377)  (738 377)  routing T_14_23.lc_trk_g0_7 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 377)  (740 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 377)  (741 377)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_4
 (34 9)  (742 377)  (742 377)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_4
 (35 9)  (743 377)  (743 377)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_4
 (36 9)  (744 377)  (744 377)  LC_4 Logic Functioning bit
 (40 9)  (748 377)  (748 377)  LC_4 Logic Functioning bit
 (42 9)  (750 377)  (750 377)  LC_4 Logic Functioning bit
 (17 10)  (725 378)  (725 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (734 378)  (734 378)  routing T_14_23.lc_trk_g0_5 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 378)  (735 378)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 378)  (736 378)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 378)  (737 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 378)  (738 378)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 378)  (739 378)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 378)  (740 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 378)  (742 378)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 378)  (743 378)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.input_2_5
 (36 10)  (744 378)  (744 378)  LC_5 Logic Functioning bit
 (38 10)  (746 378)  (746 378)  LC_5 Logic Functioning bit
 (41 10)  (749 378)  (749 378)  LC_5 Logic Functioning bit
 (43 10)  (751 378)  (751 378)  LC_5 Logic Functioning bit
 (45 10)  (753 378)  (753 378)  LC_5 Logic Functioning bit
 (29 11)  (737 379)  (737 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 379)  (740 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 379)  (741 379)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.input_2_5
 (37 11)  (745 379)  (745 379)  LC_5 Logic Functioning bit
 (39 11)  (747 379)  (747 379)  LC_5 Logic Functioning bit
 (42 11)  (750 379)  (750 379)  LC_5 Logic Functioning bit
 (43 11)  (751 379)  (751 379)  LC_5 Logic Functioning bit
 (5 12)  (713 380)  (713 380)  routing T_14_23.sp4_h_l_43 <X> T_14_23.sp4_h_r_9
 (27 12)  (735 380)  (735 380)  routing T_14_23.lc_trk_g3_0 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 380)  (736 380)  routing T_14_23.lc_trk_g3_0 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 380)  (737 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 380)  (740 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 380)  (741 380)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 380)  (742 380)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 380)  (744 380)  LC_6 Logic Functioning bit
 (38 12)  (746 380)  (746 380)  LC_6 Logic Functioning bit
 (41 12)  (749 380)  (749 380)  LC_6 Logic Functioning bit
 (42 12)  (750 380)  (750 380)  LC_6 Logic Functioning bit
 (43 12)  (751 380)  (751 380)  LC_6 Logic Functioning bit
 (47 12)  (755 380)  (755 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (4 13)  (712 381)  (712 381)  routing T_14_23.sp4_h_l_43 <X> T_14_23.sp4_h_r_9
 (14 13)  (722 381)  (722 381)  routing T_14_23.tnl_op_0 <X> T_14_23.lc_trk_g3_0
 (15 13)  (723 381)  (723 381)  routing T_14_23.tnl_op_0 <X> T_14_23.lc_trk_g3_0
 (17 13)  (725 381)  (725 381)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (730 381)  (730 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (734 381)  (734 381)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 381)  (736 381)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 381)  (737 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 381)  (739 381)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 381)  (740 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (743 381)  (743 381)  routing T_14_23.lc_trk_g0_2 <X> T_14_23.input_2_6
 (36 13)  (744 381)  (744 381)  LC_6 Logic Functioning bit
 (38 13)  (746 381)  (746 381)  LC_6 Logic Functioning bit
 (42 13)  (750 381)  (750 381)  LC_6 Logic Functioning bit
 (14 14)  (722 382)  (722 382)  routing T_14_23.sp4_h_r_36 <X> T_14_23.lc_trk_g3_4
 (16 14)  (724 382)  (724 382)  routing T_14_23.sp4_v_t_16 <X> T_14_23.lc_trk_g3_5
 (17 14)  (725 382)  (725 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 382)  (726 382)  routing T_14_23.sp4_v_t_16 <X> T_14_23.lc_trk_g3_5
 (22 14)  (730 382)  (730 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 382)  (731 382)  routing T_14_23.sp4_h_r_31 <X> T_14_23.lc_trk_g3_7
 (24 14)  (732 382)  (732 382)  routing T_14_23.sp4_h_r_31 <X> T_14_23.lc_trk_g3_7
 (8 15)  (716 383)  (716 383)  routing T_14_23.sp4_v_b_7 <X> T_14_23.sp4_v_t_47
 (10 15)  (718 383)  (718 383)  routing T_14_23.sp4_v_b_7 <X> T_14_23.sp4_v_t_47
 (15 15)  (723 383)  (723 383)  routing T_14_23.sp4_h_r_36 <X> T_14_23.lc_trk_g3_4
 (16 15)  (724 383)  (724 383)  routing T_14_23.sp4_h_r_36 <X> T_14_23.lc_trk_g3_4
 (17 15)  (725 383)  (725 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (729 383)  (729 383)  routing T_14_23.sp4_h_r_31 <X> T_14_23.lc_trk_g3_7


LogicTile_15_23

 (12 0)  (774 368)  (774 368)  routing T_15_23.sp4_h_l_46 <X> T_15_23.sp4_h_r_2
 (16 0)  (778 368)  (778 368)  routing T_15_23.sp4_v_b_1 <X> T_15_23.lc_trk_g0_1
 (17 0)  (779 368)  (779 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (780 368)  (780 368)  routing T_15_23.sp4_v_b_1 <X> T_15_23.lc_trk_g0_1
 (21 0)  (783 368)  (783 368)  routing T_15_23.bnr_op_3 <X> T_15_23.lc_trk_g0_3
 (22 0)  (784 368)  (784 368)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 368)  (792 368)  routing T_15_23.lc_trk_g0_7 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 368)  (795 368)  routing T_15_23.lc_trk_g2_3 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 368)  (797 368)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.input_2_0
 (36 0)  (798 368)  (798 368)  LC_0 Logic Functioning bit
 (38 0)  (800 368)  (800 368)  LC_0 Logic Functioning bit
 (41 0)  (803 368)  (803 368)  LC_0 Logic Functioning bit
 (13 1)  (775 369)  (775 369)  routing T_15_23.sp4_h_l_46 <X> T_15_23.sp4_h_r_2
 (14 1)  (776 369)  (776 369)  routing T_15_23.sp4_r_v_b_35 <X> T_15_23.lc_trk_g0_0
 (17 1)  (779 369)  (779 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (783 369)  (783 369)  routing T_15_23.bnr_op_3 <X> T_15_23.lc_trk_g0_3
 (28 1)  (790 369)  (790 369)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 369)  (791 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 369)  (792 369)  routing T_15_23.lc_trk_g0_7 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 369)  (793 369)  routing T_15_23.lc_trk_g2_3 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 369)  (794 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (795 369)  (795 369)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.input_2_0
 (34 1)  (796 369)  (796 369)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.input_2_0
 (35 1)  (797 369)  (797 369)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.input_2_0
 (36 1)  (798 369)  (798 369)  LC_0 Logic Functioning bit
 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (1 2)  (763 370)  (763 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (766 370)  (766 370)  routing T_15_23.sp4_h_r_6 <X> T_15_23.sp4_v_t_37
 (6 2)  (768 370)  (768 370)  routing T_15_23.sp4_h_r_6 <X> T_15_23.sp4_v_t_37
 (8 2)  (770 370)  (770 370)  routing T_15_23.sp4_h_r_5 <X> T_15_23.sp4_h_l_36
 (10 2)  (772 370)  (772 370)  routing T_15_23.sp4_h_r_5 <X> T_15_23.sp4_h_l_36
 (21 2)  (783 370)  (783 370)  routing T_15_23.bnr_op_7 <X> T_15_23.lc_trk_g0_7
 (22 2)  (784 370)  (784 370)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (787 370)  (787 370)  routing T_15_23.sp4_v_b_6 <X> T_15_23.lc_trk_g0_6
 (27 2)  (789 370)  (789 370)  routing T_15_23.lc_trk_g1_1 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 370)  (791 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 370)  (793 370)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 370)  (794 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 370)  (795 370)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 370)  (797 370)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.input_2_1
 (37 2)  (799 370)  (799 370)  LC_1 Logic Functioning bit
 (38 2)  (800 370)  (800 370)  LC_1 Logic Functioning bit
 (39 2)  (801 370)  (801 370)  LC_1 Logic Functioning bit
 (41 2)  (803 370)  (803 370)  LC_1 Logic Functioning bit
 (45 2)  (807 370)  (807 370)  LC_1 Logic Functioning bit
 (5 3)  (767 371)  (767 371)  routing T_15_23.sp4_h_r_6 <X> T_15_23.sp4_v_t_37
 (21 3)  (783 371)  (783 371)  routing T_15_23.bnr_op_7 <X> T_15_23.lc_trk_g0_7
 (22 3)  (784 371)  (784 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (785 371)  (785 371)  routing T_15_23.sp4_v_b_6 <X> T_15_23.lc_trk_g0_6
 (26 3)  (788 371)  (788 371)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 371)  (789 371)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 371)  (791 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 371)  (794 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (796 371)  (796 371)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.input_2_1
 (35 3)  (797 371)  (797 371)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.input_2_1
 (36 3)  (798 371)  (798 371)  LC_1 Logic Functioning bit
 (38 3)  (800 371)  (800 371)  LC_1 Logic Functioning bit
 (47 3)  (809 371)  (809 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (813 371)  (813 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (10 4)  (772 372)  (772 372)  routing T_15_23.sp4_v_t_46 <X> T_15_23.sp4_h_r_4
 (15 4)  (777 372)  (777 372)  routing T_15_23.sp4_h_r_9 <X> T_15_23.lc_trk_g1_1
 (16 4)  (778 372)  (778 372)  routing T_15_23.sp4_h_r_9 <X> T_15_23.lc_trk_g1_1
 (17 4)  (779 372)  (779 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (780 372)  (780 372)  routing T_15_23.sp4_h_r_9 <X> T_15_23.lc_trk_g1_1
 (26 4)  (788 372)  (788 372)  routing T_15_23.lc_trk_g0_6 <X> T_15_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 372)  (791 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 372)  (794 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (797 372)  (797 372)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.input_2_2
 (40 4)  (802 372)  (802 372)  LC_2 Logic Functioning bit
 (42 4)  (804 372)  (804 372)  LC_2 Logic Functioning bit
 (4 5)  (766 373)  (766 373)  routing T_15_23.sp4_v_t_47 <X> T_15_23.sp4_h_r_3
 (22 5)  (784 373)  (784 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (785 373)  (785 373)  routing T_15_23.sp12_h_r_10 <X> T_15_23.lc_trk_g1_2
 (26 5)  (788 373)  (788 373)  routing T_15_23.lc_trk_g0_6 <X> T_15_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 373)  (791 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 373)  (793 373)  routing T_15_23.lc_trk_g0_3 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 373)  (794 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (795 373)  (795 373)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.input_2_2
 (35 5)  (797 373)  (797 373)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.input_2_2
 (41 5)  (803 373)  (803 373)  LC_2 Logic Functioning bit
 (47 5)  (809 373)  (809 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (813 373)  (813 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (776 374)  (776 374)  routing T_15_23.wire_logic_cluster/lc_4/out <X> T_15_23.lc_trk_g1_4
 (25 6)  (787 374)  (787 374)  routing T_15_23.sp12_h_l_5 <X> T_15_23.lc_trk_g1_6
 (37 6)  (799 374)  (799 374)  LC_3 Logic Functioning bit
 (42 6)  (804 374)  (804 374)  LC_3 Logic Functioning bit
 (50 6)  (812 374)  (812 374)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (815 374)  (815 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (779 375)  (779 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (19 7)  (781 375)  (781 375)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (784 375)  (784 375)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (786 375)  (786 375)  routing T_15_23.sp12_h_l_5 <X> T_15_23.lc_trk_g1_6
 (25 7)  (787 375)  (787 375)  routing T_15_23.sp12_h_l_5 <X> T_15_23.lc_trk_g1_6
 (29 7)  (791 375)  (791 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 375)  (798 375)  LC_3 Logic Functioning bit
 (43 7)  (805 375)  (805 375)  LC_3 Logic Functioning bit
 (46 7)  (808 375)  (808 375)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (9 8)  (771 376)  (771 376)  routing T_15_23.sp4_v_t_42 <X> T_15_23.sp4_h_r_7
 (21 8)  (783 376)  (783 376)  routing T_15_23.sp4_h_r_35 <X> T_15_23.lc_trk_g2_3
 (22 8)  (784 376)  (784 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 376)  (785 376)  routing T_15_23.sp4_h_r_35 <X> T_15_23.lc_trk_g2_3
 (24 8)  (786 376)  (786 376)  routing T_15_23.sp4_h_r_35 <X> T_15_23.lc_trk_g2_3
 (25 8)  (787 376)  (787 376)  routing T_15_23.sp4_h_r_42 <X> T_15_23.lc_trk_g2_2
 (27 8)  (789 376)  (789 376)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 376)  (790 376)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 376)  (791 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 376)  (792 376)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 376)  (793 376)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 376)  (794 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 376)  (796 376)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 376)  (798 376)  LC_4 Logic Functioning bit
 (37 8)  (799 376)  (799 376)  LC_4 Logic Functioning bit
 (39 8)  (801 376)  (801 376)  LC_4 Logic Functioning bit
 (43 8)  (805 376)  (805 376)  LC_4 Logic Functioning bit
 (45 8)  (807 376)  (807 376)  LC_4 Logic Functioning bit
 (47 8)  (809 376)  (809 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (777 377)  (777 377)  routing T_15_23.sp4_v_t_29 <X> T_15_23.lc_trk_g2_0
 (16 9)  (778 377)  (778 377)  routing T_15_23.sp4_v_t_29 <X> T_15_23.lc_trk_g2_0
 (17 9)  (779 377)  (779 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (784 377)  (784 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 377)  (785 377)  routing T_15_23.sp4_h_r_42 <X> T_15_23.lc_trk_g2_2
 (24 9)  (786 377)  (786 377)  routing T_15_23.sp4_h_r_42 <X> T_15_23.lc_trk_g2_2
 (25 9)  (787 377)  (787 377)  routing T_15_23.sp4_h_r_42 <X> T_15_23.lc_trk_g2_2
 (26 9)  (788 377)  (788 377)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 377)  (790 377)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 377)  (791 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 377)  (794 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (795 377)  (795 377)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.input_2_4
 (34 9)  (796 377)  (796 377)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.input_2_4
 (35 9)  (797 377)  (797 377)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.input_2_4
 (36 9)  (798 377)  (798 377)  LC_4 Logic Functioning bit
 (37 9)  (799 377)  (799 377)  LC_4 Logic Functioning bit
 (38 9)  (800 377)  (800 377)  LC_4 Logic Functioning bit
 (39 9)  (801 377)  (801 377)  LC_4 Logic Functioning bit
 (17 10)  (779 378)  (779 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 378)  (780 378)  routing T_15_23.wire_logic_cluster/lc_5/out <X> T_15_23.lc_trk_g2_5
 (26 10)  (788 378)  (788 378)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 378)  (791 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 378)  (793 378)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 378)  (795 378)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 378)  (796 378)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 378)  (797 378)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.input_2_5
 (42 10)  (804 378)  (804 378)  LC_5 Logic Functioning bit
 (43 10)  (805 378)  (805 378)  LC_5 Logic Functioning bit
 (45 10)  (807 378)  (807 378)  LC_5 Logic Functioning bit
 (14 11)  (776 379)  (776 379)  routing T_15_23.sp4_r_v_b_36 <X> T_15_23.lc_trk_g2_4
 (17 11)  (779 379)  (779 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (784 379)  (784 379)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (785 379)  (785 379)  routing T_15_23.sp12_v_b_14 <X> T_15_23.lc_trk_g2_6
 (26 11)  (788 379)  (788 379)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 379)  (789 379)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 379)  (791 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 379)  (794 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 379)  (795 379)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.input_2_5
 (36 11)  (798 379)  (798 379)  LC_5 Logic Functioning bit
 (38 11)  (800 379)  (800 379)  LC_5 Logic Functioning bit
 (42 11)  (804 379)  (804 379)  LC_5 Logic Functioning bit
 (43 11)  (805 379)  (805 379)  LC_5 Logic Functioning bit
 (10 12)  (772 380)  (772 380)  routing T_15_23.sp4_v_t_40 <X> T_15_23.sp4_h_r_10
 (12 12)  (774 380)  (774 380)  routing T_15_23.sp4_v_b_11 <X> T_15_23.sp4_h_r_11
 (15 12)  (777 380)  (777 380)  routing T_15_23.sp4_h_r_25 <X> T_15_23.lc_trk_g3_1
 (16 12)  (778 380)  (778 380)  routing T_15_23.sp4_h_r_25 <X> T_15_23.lc_trk_g3_1
 (17 12)  (779 380)  (779 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (783 380)  (783 380)  routing T_15_23.rgt_op_3 <X> T_15_23.lc_trk_g3_3
 (22 12)  (784 380)  (784 380)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 380)  (786 380)  routing T_15_23.rgt_op_3 <X> T_15_23.lc_trk_g3_3
 (27 12)  (789 380)  (789 380)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 380)  (790 380)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 380)  (791 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 380)  (792 380)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 380)  (793 380)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 380)  (794 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 380)  (795 380)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 380)  (796 380)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 380)  (798 380)  LC_6 Logic Functioning bit
 (37 12)  (799 380)  (799 380)  LC_6 Logic Functioning bit
 (39 12)  (801 380)  (801 380)  LC_6 Logic Functioning bit
 (43 12)  (805 380)  (805 380)  LC_6 Logic Functioning bit
 (45 12)  (807 380)  (807 380)  LC_6 Logic Functioning bit
 (47 12)  (809 380)  (809 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (11 13)  (773 381)  (773 381)  routing T_15_23.sp4_v_b_11 <X> T_15_23.sp4_h_r_11
 (18 13)  (780 381)  (780 381)  routing T_15_23.sp4_h_r_25 <X> T_15_23.lc_trk_g3_1
 (26 13)  (788 381)  (788 381)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 381)  (790 381)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 381)  (791 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 381)  (793 381)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 381)  (794 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (795 381)  (795 381)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.input_2_6
 (34 13)  (796 381)  (796 381)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.input_2_6
 (36 13)  (798 381)  (798 381)  LC_6 Logic Functioning bit
 (37 13)  (799 381)  (799 381)  LC_6 Logic Functioning bit
 (38 13)  (800 381)  (800 381)  LC_6 Logic Functioning bit
 (39 13)  (801 381)  (801 381)  LC_6 Logic Functioning bit
 (51 13)  (813 381)  (813 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (776 382)  (776 382)  routing T_15_23.sp4_h_r_44 <X> T_15_23.lc_trk_g3_4
 (17 14)  (779 382)  (779 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (784 382)  (784 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (787 382)  (787 382)  routing T_15_23.wire_logic_cluster/lc_6/out <X> T_15_23.lc_trk_g3_6
 (14 15)  (776 383)  (776 383)  routing T_15_23.sp4_h_r_44 <X> T_15_23.lc_trk_g3_4
 (15 15)  (777 383)  (777 383)  routing T_15_23.sp4_h_r_44 <X> T_15_23.lc_trk_g3_4
 (16 15)  (778 383)  (778 383)  routing T_15_23.sp4_h_r_44 <X> T_15_23.lc_trk_g3_4
 (17 15)  (779 383)  (779 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (783 383)  (783 383)  routing T_15_23.sp4_r_v_b_47 <X> T_15_23.lc_trk_g3_7
 (22 15)  (784 383)  (784 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_23

 (13 0)  (829 368)  (829 368)  routing T_16_23.sp4_v_t_39 <X> T_16_23.sp4_v_b_2
 (14 0)  (830 368)  (830 368)  routing T_16_23.wire_logic_cluster/lc_0/out <X> T_16_23.lc_trk_g0_0
 (15 0)  (831 368)  (831 368)  routing T_16_23.sp4_v_b_17 <X> T_16_23.lc_trk_g0_1
 (16 0)  (832 368)  (832 368)  routing T_16_23.sp4_v_b_17 <X> T_16_23.lc_trk_g0_1
 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (837 368)  (837 368)  routing T_16_23.sp4_h_r_11 <X> T_16_23.lc_trk_g0_3
 (22 0)  (838 368)  (838 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (839 368)  (839 368)  routing T_16_23.sp4_h_r_11 <X> T_16_23.lc_trk_g0_3
 (24 0)  (840 368)  (840 368)  routing T_16_23.sp4_h_r_11 <X> T_16_23.lc_trk_g0_3
 (28 0)  (844 368)  (844 368)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 368)  (850 368)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 368)  (852 368)  LC_0 Logic Functioning bit
 (37 0)  (853 368)  (853 368)  LC_0 Logic Functioning bit
 (38 0)  (854 368)  (854 368)  LC_0 Logic Functioning bit
 (42 0)  (858 368)  (858 368)  LC_0 Logic Functioning bit
 (45 0)  (861 368)  (861 368)  LC_0 Logic Functioning bit
 (51 0)  (867 368)  (867 368)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (11 1)  (827 369)  (827 369)  routing T_16_23.sp4_h_l_43 <X> T_16_23.sp4_h_r_2
 (13 1)  (829 369)  (829 369)  routing T_16_23.sp4_h_l_43 <X> T_16_23.sp4_h_r_2
 (17 1)  (833 369)  (833 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (838 369)  (838 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 369)  (839 369)  routing T_16_23.sp4_v_b_18 <X> T_16_23.lc_trk_g0_2
 (24 1)  (840 369)  (840 369)  routing T_16_23.sp4_v_b_18 <X> T_16_23.lc_trk_g0_2
 (26 1)  (842 369)  (842 369)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 369)  (843 369)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 369)  (845 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 369)  (847 369)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 369)  (848 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (852 369)  (852 369)  LC_0 Logic Functioning bit
 (37 1)  (853 369)  (853 369)  LC_0 Logic Functioning bit
 (42 1)  (858 369)  (858 369)  LC_0 Logic Functioning bit
 (43 1)  (859 369)  (859 369)  LC_0 Logic Functioning bit
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 370)  (831 370)  routing T_16_23.sp4_h_r_5 <X> T_16_23.lc_trk_g0_5
 (16 2)  (832 370)  (832 370)  routing T_16_23.sp4_h_r_5 <X> T_16_23.lc_trk_g0_5
 (17 2)  (833 370)  (833 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (842 370)  (842 370)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 370)  (843 370)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 370)  (846 370)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 370)  (850 370)  routing T_16_23.lc_trk_g1_1 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 370)  (853 370)  LC_1 Logic Functioning bit
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (39 2)  (855 370)  (855 370)  LC_1 Logic Functioning bit
 (41 2)  (857 370)  (857 370)  LC_1 Logic Functioning bit
 (42 2)  (858 370)  (858 370)  LC_1 Logic Functioning bit
 (43 2)  (859 370)  (859 370)  LC_1 Logic Functioning bit
 (16 3)  (832 371)  (832 371)  routing T_16_23.sp12_h_r_12 <X> T_16_23.lc_trk_g0_4
 (17 3)  (833 371)  (833 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (834 371)  (834 371)  routing T_16_23.sp4_h_r_5 <X> T_16_23.lc_trk_g0_5
 (22 3)  (838 371)  (838 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (839 371)  (839 371)  routing T_16_23.sp4_v_b_22 <X> T_16_23.lc_trk_g0_6
 (24 3)  (840 371)  (840 371)  routing T_16_23.sp4_v_b_22 <X> T_16_23.lc_trk_g0_6
 (29 3)  (845 371)  (845 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 371)  (846 371)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 371)  (848 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (852 371)  (852 371)  LC_1 Logic Functioning bit
 (37 3)  (853 371)  (853 371)  LC_1 Logic Functioning bit
 (39 3)  (855 371)  (855 371)  LC_1 Logic Functioning bit
 (40 3)  (856 371)  (856 371)  LC_1 Logic Functioning bit
 (41 3)  (857 371)  (857 371)  LC_1 Logic Functioning bit
 (43 3)  (859 371)  (859 371)  LC_1 Logic Functioning bit
 (3 4)  (819 372)  (819 372)  routing T_16_23.sp12_v_b_0 <X> T_16_23.sp12_h_r_0
 (4 4)  (820 372)  (820 372)  routing T_16_23.sp4_h_l_44 <X> T_16_23.sp4_v_b_3
 (6 4)  (822 372)  (822 372)  routing T_16_23.sp4_h_l_44 <X> T_16_23.sp4_v_b_3
 (15 4)  (831 372)  (831 372)  routing T_16_23.bot_op_1 <X> T_16_23.lc_trk_g1_1
 (17 4)  (833 372)  (833 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (837 372)  (837 372)  routing T_16_23.sp4_v_b_3 <X> T_16_23.lc_trk_g1_3
 (22 4)  (838 372)  (838 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (839 372)  (839 372)  routing T_16_23.sp4_v_b_3 <X> T_16_23.lc_trk_g1_3
 (26 4)  (842 372)  (842 372)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 372)  (843 372)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 372)  (844 372)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 372)  (847 372)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 372)  (850 372)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 372)  (851 372)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.input_2_2
 (37 4)  (853 372)  (853 372)  LC_2 Logic Functioning bit
 (38 4)  (854 372)  (854 372)  LC_2 Logic Functioning bit
 (39 4)  (855 372)  (855 372)  LC_2 Logic Functioning bit
 (41 4)  (857 372)  (857 372)  LC_2 Logic Functioning bit
 (42 4)  (858 372)  (858 372)  LC_2 Logic Functioning bit
 (43 4)  (859 372)  (859 372)  LC_2 Logic Functioning bit
 (3 5)  (819 373)  (819 373)  routing T_16_23.sp12_v_b_0 <X> T_16_23.sp12_h_r_0
 (5 5)  (821 373)  (821 373)  routing T_16_23.sp4_h_l_44 <X> T_16_23.sp4_v_b_3
 (13 5)  (829 373)  (829 373)  routing T_16_23.sp4_v_t_37 <X> T_16_23.sp4_h_r_5
 (22 5)  (838 373)  (838 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (839 373)  (839 373)  routing T_16_23.sp4_h_r_2 <X> T_16_23.lc_trk_g1_2
 (24 5)  (840 373)  (840 373)  routing T_16_23.sp4_h_r_2 <X> T_16_23.lc_trk_g1_2
 (25 5)  (841 373)  (841 373)  routing T_16_23.sp4_h_r_2 <X> T_16_23.lc_trk_g1_2
 (26 5)  (842 373)  (842 373)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 373)  (844 373)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 373)  (845 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 373)  (848 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (849 373)  (849 373)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.input_2_2
 (36 5)  (852 373)  (852 373)  LC_2 Logic Functioning bit
 (37 5)  (853 373)  (853 373)  LC_2 Logic Functioning bit
 (38 5)  (854 373)  (854 373)  LC_2 Logic Functioning bit
 (40 5)  (856 373)  (856 373)  LC_2 Logic Functioning bit
 (41 5)  (857 373)  (857 373)  LC_2 Logic Functioning bit
 (42 5)  (858 373)  (858 373)  LC_2 Logic Functioning bit
 (46 5)  (862 373)  (862 373)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (830 374)  (830 374)  routing T_16_23.wire_logic_cluster/lc_4/out <X> T_16_23.lc_trk_g1_4
 (21 6)  (837 374)  (837 374)  routing T_16_23.sp4_h_l_10 <X> T_16_23.lc_trk_g1_7
 (22 6)  (838 374)  (838 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (839 374)  (839 374)  routing T_16_23.sp4_h_l_10 <X> T_16_23.lc_trk_g1_7
 (24 6)  (840 374)  (840 374)  routing T_16_23.sp4_h_l_10 <X> T_16_23.lc_trk_g1_7
 (27 6)  (843 374)  (843 374)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 374)  (844 374)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 374)  (847 374)  routing T_16_23.lc_trk_g0_4 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 374)  (852 374)  LC_3 Logic Functioning bit
 (41 6)  (857 374)  (857 374)  LC_3 Logic Functioning bit
 (43 6)  (859 374)  (859 374)  LC_3 Logic Functioning bit
 (45 6)  (861 374)  (861 374)  LC_3 Logic Functioning bit
 (17 7)  (833 375)  (833 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (837 375)  (837 375)  routing T_16_23.sp4_h_l_10 <X> T_16_23.lc_trk_g1_7
 (28 7)  (844 375)  (844 375)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 375)  (845 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 375)  (846 375)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 375)  (848 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (850 375)  (850 375)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.input_2_3
 (35 7)  (851 375)  (851 375)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.input_2_3
 (37 7)  (853 375)  (853 375)  LC_3 Logic Functioning bit
 (41 7)  (857 375)  (857 375)  LC_3 Logic Functioning bit
 (43 7)  (859 375)  (859 375)  LC_3 Logic Functioning bit
 (47 7)  (863 375)  (863 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (821 376)  (821 376)  routing T_16_23.sp4_v_b_6 <X> T_16_23.sp4_h_r_6
 (16 8)  (832 376)  (832 376)  routing T_16_23.sp4_v_t_12 <X> T_16_23.lc_trk_g2_1
 (17 8)  (833 376)  (833 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (834 376)  (834 376)  routing T_16_23.sp4_v_t_12 <X> T_16_23.lc_trk_g2_1
 (22 8)  (838 376)  (838 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 376)  (839 376)  routing T_16_23.sp4_v_t_30 <X> T_16_23.lc_trk_g2_3
 (24 8)  (840 376)  (840 376)  routing T_16_23.sp4_v_t_30 <X> T_16_23.lc_trk_g2_3
 (25 8)  (841 376)  (841 376)  routing T_16_23.sp4_h_r_42 <X> T_16_23.lc_trk_g2_2
 (26 8)  (842 376)  (842 376)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 376)  (844 376)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 376)  (846 376)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 376)  (847 376)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 376)  (850 376)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 376)  (853 376)  LC_4 Logic Functioning bit
 (39 8)  (855 376)  (855 376)  LC_4 Logic Functioning bit
 (45 8)  (861 376)  (861 376)  LC_4 Logic Functioning bit
 (6 9)  (822 377)  (822 377)  routing T_16_23.sp4_v_b_6 <X> T_16_23.sp4_h_r_6
 (22 9)  (838 377)  (838 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 377)  (839 377)  routing T_16_23.sp4_h_r_42 <X> T_16_23.lc_trk_g2_2
 (24 9)  (840 377)  (840 377)  routing T_16_23.sp4_h_r_42 <X> T_16_23.lc_trk_g2_2
 (25 9)  (841 377)  (841 377)  routing T_16_23.sp4_h_r_42 <X> T_16_23.lc_trk_g2_2
 (26 9)  (842 377)  (842 377)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 377)  (848 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (851 377)  (851 377)  routing T_16_23.lc_trk_g0_2 <X> T_16_23.input_2_4
 (36 9)  (852 377)  (852 377)  LC_4 Logic Functioning bit
 (37 9)  (853 377)  (853 377)  LC_4 Logic Functioning bit
 (39 9)  (855 377)  (855 377)  LC_4 Logic Functioning bit
 (43 9)  (859 377)  (859 377)  LC_4 Logic Functioning bit
 (6 10)  (822 378)  (822 378)  routing T_16_23.sp4_h_l_36 <X> T_16_23.sp4_v_t_43
 (14 10)  (830 378)  (830 378)  routing T_16_23.rgt_op_4 <X> T_16_23.lc_trk_g2_4
 (16 10)  (832 378)  (832 378)  routing T_16_23.sp4_v_b_37 <X> T_16_23.lc_trk_g2_5
 (17 10)  (833 378)  (833 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 378)  (834 378)  routing T_16_23.sp4_v_b_37 <X> T_16_23.lc_trk_g2_5
 (21 10)  (837 378)  (837 378)  routing T_16_23.sp4_h_r_39 <X> T_16_23.lc_trk_g2_7
 (22 10)  (838 378)  (838 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (839 378)  (839 378)  routing T_16_23.sp4_h_r_39 <X> T_16_23.lc_trk_g2_7
 (24 10)  (840 378)  (840 378)  routing T_16_23.sp4_h_r_39 <X> T_16_23.lc_trk_g2_7
 (26 10)  (842 378)  (842 378)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 378)  (849 378)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 378)  (852 378)  LC_5 Logic Functioning bit
 (38 10)  (854 378)  (854 378)  LC_5 Logic Functioning bit
 (39 10)  (855 378)  (855 378)  LC_5 Logic Functioning bit
 (43 10)  (859 378)  (859 378)  LC_5 Logic Functioning bit
 (8 11)  (824 379)  (824 379)  routing T_16_23.sp4_v_b_4 <X> T_16_23.sp4_v_t_42
 (10 11)  (826 379)  (826 379)  routing T_16_23.sp4_v_b_4 <X> T_16_23.sp4_v_t_42
 (15 11)  (831 379)  (831 379)  routing T_16_23.rgt_op_4 <X> T_16_23.lc_trk_g2_4
 (17 11)  (833 379)  (833 379)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (834 379)  (834 379)  routing T_16_23.sp4_v_b_37 <X> T_16_23.lc_trk_g2_5
 (22 11)  (838 379)  (838 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 379)  (839 379)  routing T_16_23.sp4_v_b_46 <X> T_16_23.lc_trk_g2_6
 (24 11)  (840 379)  (840 379)  routing T_16_23.sp4_v_b_46 <X> T_16_23.lc_trk_g2_6
 (26 11)  (842 379)  (842 379)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 379)  (844 379)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 379)  (845 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 379)  (847 379)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 379)  (848 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (849 379)  (849 379)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.input_2_5
 (35 11)  (851 379)  (851 379)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.input_2_5
 (37 11)  (853 379)  (853 379)  LC_5 Logic Functioning bit
 (38 11)  (854 379)  (854 379)  LC_5 Logic Functioning bit
 (39 11)  (855 379)  (855 379)  LC_5 Logic Functioning bit
 (42 11)  (858 379)  (858 379)  LC_5 Logic Functioning bit
 (51 11)  (867 379)  (867 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (3 12)  (819 380)  (819 380)  routing T_16_23.sp12_v_b_1 <X> T_16_23.sp12_h_r_1
 (5 12)  (821 380)  (821 380)  routing T_16_23.sp4_v_b_9 <X> T_16_23.sp4_h_r_9
 (10 12)  (826 380)  (826 380)  routing T_16_23.sp4_v_t_40 <X> T_16_23.sp4_h_r_10
 (21 12)  (837 380)  (837 380)  routing T_16_23.wire_logic_cluster/lc_3/out <X> T_16_23.lc_trk_g3_3
 (22 12)  (838 380)  (838 380)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (3 13)  (819 381)  (819 381)  routing T_16_23.sp12_v_b_1 <X> T_16_23.sp12_h_r_1
 (6 13)  (822 381)  (822 381)  routing T_16_23.sp4_v_b_9 <X> T_16_23.sp4_h_r_9
 (11 13)  (827 381)  (827 381)  routing T_16_23.sp4_h_l_38 <X> T_16_23.sp4_h_r_11
 (13 13)  (829 381)  (829 381)  routing T_16_23.sp4_h_l_38 <X> T_16_23.sp4_h_r_11
 (15 13)  (831 381)  (831 381)  routing T_16_23.sp4_v_t_29 <X> T_16_23.lc_trk_g3_0
 (16 13)  (832 381)  (832 381)  routing T_16_23.sp4_v_t_29 <X> T_16_23.lc_trk_g3_0
 (17 13)  (833 381)  (833 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 14)  (837 382)  (837 382)  routing T_16_23.wire_logic_cluster/lc_7/out <X> T_16_23.lc_trk_g3_7
 (22 14)  (838 382)  (838 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 382)  (843 382)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 382)  (847 382)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 382)  (849 382)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 382)  (850 382)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 382)  (852 382)  LC_7 Logic Functioning bit
 (37 14)  (853 382)  (853 382)  LC_7 Logic Functioning bit
 (39 14)  (855 382)  (855 382)  LC_7 Logic Functioning bit
 (43 14)  (859 382)  (859 382)  LC_7 Logic Functioning bit
 (45 14)  (861 382)  (861 382)  LC_7 Logic Functioning bit
 (47 14)  (863 382)  (863 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (844 383)  (844 383)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 383)  (845 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 383)  (846 383)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 383)  (847 383)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 383)  (848 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (851 383)  (851 383)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.input_2_7
 (36 15)  (852 383)  (852 383)  LC_7 Logic Functioning bit
 (37 15)  (853 383)  (853 383)  LC_7 Logic Functioning bit
 (38 15)  (854 383)  (854 383)  LC_7 Logic Functioning bit
 (39 15)  (855 383)  (855 383)  LC_7 Logic Functioning bit
 (48 15)  (864 383)  (864 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_23

 (15 0)  (889 368)  (889 368)  routing T_17_23.lft_op_1 <X> T_17_23.lc_trk_g0_1
 (17 0)  (891 368)  (891 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (892 368)  (892 368)  routing T_17_23.lft_op_1 <X> T_17_23.lc_trk_g0_1
 (21 0)  (895 368)  (895 368)  routing T_17_23.bnr_op_3 <X> T_17_23.lc_trk_g0_3
 (22 0)  (896 368)  (896 368)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (900 368)  (900 368)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 368)  (901 368)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 368)  (902 368)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 368)  (904 368)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 368)  (905 368)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 368)  (908 368)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 368)  (911 368)  LC_0 Logic Functioning bit
 (38 0)  (912 368)  (912 368)  LC_0 Logic Functioning bit
 (39 0)  (913 368)  (913 368)  LC_0 Logic Functioning bit
 (41 0)  (915 368)  (915 368)  LC_0 Logic Functioning bit
 (21 1)  (895 369)  (895 369)  routing T_17_23.bnr_op_3 <X> T_17_23.lc_trk_g0_3
 (22 1)  (896 369)  (896 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (897 369)  (897 369)  routing T_17_23.sp12_h_r_10 <X> T_17_23.lc_trk_g0_2
 (26 1)  (900 369)  (900 369)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 369)  (903 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 369)  (904 369)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 369)  (905 369)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 369)  (906 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (909 369)  (909 369)  routing T_17_23.lc_trk_g0_2 <X> T_17_23.input_2_0
 (37 1)  (911 369)  (911 369)  LC_0 Logic Functioning bit
 (39 1)  (913 369)  (913 369)  LC_0 Logic Functioning bit
 (46 1)  (920 369)  (920 369)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (922 369)  (922 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (874 370)  (874 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (1 2)  (875 370)  (875 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 370)  (888 370)  routing T_17_23.sp4_h_l_1 <X> T_17_23.lc_trk_g0_4
 (21 2)  (895 370)  (895 370)  routing T_17_23.sp4_h_l_10 <X> T_17_23.lc_trk_g0_7
 (22 2)  (896 370)  (896 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (897 370)  (897 370)  routing T_17_23.sp4_h_l_10 <X> T_17_23.lc_trk_g0_7
 (24 2)  (898 370)  (898 370)  routing T_17_23.sp4_h_l_10 <X> T_17_23.lc_trk_g0_7
 (26 2)  (900 370)  (900 370)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 370)  (901 370)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 370)  (902 370)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 370)  (907 370)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 370)  (911 370)  LC_1 Logic Functioning bit
 (38 2)  (912 370)  (912 370)  LC_1 Logic Functioning bit
 (39 2)  (913 370)  (913 370)  LC_1 Logic Functioning bit
 (41 2)  (915 370)  (915 370)  LC_1 Logic Functioning bit
 (42 2)  (916 370)  (916 370)  LC_1 Logic Functioning bit
 (43 2)  (917 370)  (917 370)  LC_1 Logic Functioning bit
 (15 3)  (889 371)  (889 371)  routing T_17_23.sp4_h_l_1 <X> T_17_23.lc_trk_g0_4
 (16 3)  (890 371)  (890 371)  routing T_17_23.sp4_h_l_1 <X> T_17_23.lc_trk_g0_4
 (17 3)  (891 371)  (891 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (895 371)  (895 371)  routing T_17_23.sp4_h_l_10 <X> T_17_23.lc_trk_g0_7
 (22 3)  (896 371)  (896 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 371)  (898 371)  routing T_17_23.bot_op_6 <X> T_17_23.lc_trk_g0_6
 (26 3)  (900 371)  (900 371)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 371)  (903 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 371)  (904 371)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 371)  (905 371)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 371)  (906 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (909 371)  (909 371)  routing T_17_23.lc_trk_g0_3 <X> T_17_23.input_2_1
 (36 3)  (910 371)  (910 371)  LC_1 Logic Functioning bit
 (37 3)  (911 371)  (911 371)  LC_1 Logic Functioning bit
 (38 3)  (912 371)  (912 371)  LC_1 Logic Functioning bit
 (40 3)  (914 371)  (914 371)  LC_1 Logic Functioning bit
 (41 3)  (915 371)  (915 371)  LC_1 Logic Functioning bit
 (42 3)  (916 371)  (916 371)  LC_1 Logic Functioning bit
 (5 4)  (879 372)  (879 372)  routing T_17_23.sp4_v_b_9 <X> T_17_23.sp4_h_r_3
 (10 4)  (884 372)  (884 372)  routing T_17_23.sp4_v_t_46 <X> T_17_23.sp4_h_r_4
 (11 4)  (885 372)  (885 372)  routing T_17_23.sp4_v_t_39 <X> T_17_23.sp4_v_b_5
 (15 4)  (889 372)  (889 372)  routing T_17_23.sp4_h_l_4 <X> T_17_23.lc_trk_g1_1
 (16 4)  (890 372)  (890 372)  routing T_17_23.sp4_h_l_4 <X> T_17_23.lc_trk_g1_1
 (17 4)  (891 372)  (891 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 372)  (892 372)  routing T_17_23.sp4_h_l_4 <X> T_17_23.lc_trk_g1_1
 (28 4)  (902 372)  (902 372)  routing T_17_23.lc_trk_g2_5 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 372)  (903 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 372)  (904 372)  routing T_17_23.lc_trk_g2_5 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (35 4)  (909 372)  (909 372)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.input_2_2
 (36 4)  (910 372)  (910 372)  LC_2 Logic Functioning bit
 (38 4)  (912 372)  (912 372)  LC_2 Logic Functioning bit
 (41 4)  (915 372)  (915 372)  LC_2 Logic Functioning bit
 (43 4)  (917 372)  (917 372)  LC_2 Logic Functioning bit
 (45 4)  (919 372)  (919 372)  LC_2 Logic Functioning bit
 (47 4)  (921 372)  (921 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (4 5)  (878 373)  (878 373)  routing T_17_23.sp4_v_b_9 <X> T_17_23.sp4_h_r_3
 (6 5)  (880 373)  (880 373)  routing T_17_23.sp4_v_b_9 <X> T_17_23.sp4_h_r_3
 (8 5)  (882 373)  (882 373)  routing T_17_23.sp4_h_l_47 <X> T_17_23.sp4_v_b_4
 (9 5)  (883 373)  (883 373)  routing T_17_23.sp4_h_l_47 <X> T_17_23.sp4_v_b_4
 (10 5)  (884 373)  (884 373)  routing T_17_23.sp4_h_l_47 <X> T_17_23.sp4_v_b_4
 (12 5)  (886 373)  (886 373)  routing T_17_23.sp4_v_t_39 <X> T_17_23.sp4_v_b_5
 (18 5)  (892 373)  (892 373)  routing T_17_23.sp4_h_l_4 <X> T_17_23.lc_trk_g1_1
 (26 5)  (900 373)  (900 373)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 373)  (902 373)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 373)  (903 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 373)  (906 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (908 373)  (908 373)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.input_2_2
 (35 5)  (909 373)  (909 373)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.input_2_2
 (36 5)  (910 373)  (910 373)  LC_2 Logic Functioning bit
 (39 5)  (913 373)  (913 373)  LC_2 Logic Functioning bit
 (40 5)  (914 373)  (914 373)  LC_2 Logic Functioning bit
 (43 5)  (917 373)  (917 373)  LC_2 Logic Functioning bit
 (14 6)  (888 374)  (888 374)  routing T_17_23.wire_logic_cluster/lc_4/out <X> T_17_23.lc_trk_g1_4
 (15 6)  (889 374)  (889 374)  routing T_17_23.sp4_h_r_21 <X> T_17_23.lc_trk_g1_5
 (16 6)  (890 374)  (890 374)  routing T_17_23.sp4_h_r_21 <X> T_17_23.lc_trk_g1_5
 (17 6)  (891 374)  (891 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 374)  (892 374)  routing T_17_23.sp4_h_r_21 <X> T_17_23.lc_trk_g1_5
 (21 6)  (895 374)  (895 374)  routing T_17_23.bnr_op_7 <X> T_17_23.lc_trk_g1_7
 (22 6)  (896 374)  (896 374)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (899 374)  (899 374)  routing T_17_23.sp4_v_t_3 <X> T_17_23.lc_trk_g1_6
 (17 7)  (891 375)  (891 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (892 375)  (892 375)  routing T_17_23.sp4_h_r_21 <X> T_17_23.lc_trk_g1_5
 (21 7)  (895 375)  (895 375)  routing T_17_23.bnr_op_7 <X> T_17_23.lc_trk_g1_7
 (22 7)  (896 375)  (896 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (897 375)  (897 375)  routing T_17_23.sp4_v_t_3 <X> T_17_23.lc_trk_g1_6
 (25 7)  (899 375)  (899 375)  routing T_17_23.sp4_v_t_3 <X> T_17_23.lc_trk_g1_6
 (12 8)  (886 376)  (886 376)  routing T_17_23.sp4_v_b_8 <X> T_17_23.sp4_h_r_8
 (17 8)  (891 376)  (891 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 376)  (892 376)  routing T_17_23.wire_logic_cluster/lc_1/out <X> T_17_23.lc_trk_g2_1
 (25 8)  (899 376)  (899 376)  routing T_17_23.wire_logic_cluster/lc_2/out <X> T_17_23.lc_trk_g2_2
 (26 8)  (900 376)  (900 376)  routing T_17_23.lc_trk_g0_4 <X> T_17_23.wire_logic_cluster/lc_4/in_0
 (31 8)  (905 376)  (905 376)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 376)  (906 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 376)  (908 376)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 376)  (909 376)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.input_2_4
 (36 8)  (910 376)  (910 376)  LC_4 Logic Functioning bit
 (38 8)  (912 376)  (912 376)  LC_4 Logic Functioning bit
 (39 8)  (913 376)  (913 376)  LC_4 Logic Functioning bit
 (43 8)  (917 376)  (917 376)  LC_4 Logic Functioning bit
 (45 8)  (919 376)  (919 376)  LC_4 Logic Functioning bit
 (47 8)  (921 376)  (921 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (11 9)  (885 377)  (885 377)  routing T_17_23.sp4_v_b_8 <X> T_17_23.sp4_h_r_8
 (22 9)  (896 377)  (896 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (903 377)  (903 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 377)  (906 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (908 377)  (908 377)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.input_2_4
 (35 9)  (909 377)  (909 377)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.input_2_4
 (37 9)  (911 377)  (911 377)  LC_4 Logic Functioning bit
 (38 9)  (912 377)  (912 377)  LC_4 Logic Functioning bit
 (39 9)  (913 377)  (913 377)  LC_4 Logic Functioning bit
 (42 9)  (916 377)  (916 377)  LC_4 Logic Functioning bit
 (8 10)  (882 378)  (882 378)  routing T_17_23.sp4_h_r_7 <X> T_17_23.sp4_h_l_42
 (15 10)  (889 378)  (889 378)  routing T_17_23.sp4_h_l_16 <X> T_17_23.lc_trk_g2_5
 (16 10)  (890 378)  (890 378)  routing T_17_23.sp4_h_l_16 <X> T_17_23.lc_trk_g2_5
 (17 10)  (891 378)  (891 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (895 378)  (895 378)  routing T_17_23.wire_logic_cluster/lc_7/out <X> T_17_23.lc_trk_g2_7
 (22 10)  (896 378)  (896 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (900 378)  (900 378)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 378)  (901 378)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 378)  (902 378)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 378)  (903 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 378)  (904 378)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 378)  (906 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 378)  (907 378)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 378)  (908 378)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 378)  (909 378)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.input_2_5
 (37 10)  (911 378)  (911 378)  LC_5 Logic Functioning bit
 (38 10)  (912 378)  (912 378)  LC_5 Logic Functioning bit
 (39 10)  (913 378)  (913 378)  LC_5 Logic Functioning bit
 (41 10)  (915 378)  (915 378)  LC_5 Logic Functioning bit
 (42 10)  (916 378)  (916 378)  LC_5 Logic Functioning bit
 (43 10)  (917 378)  (917 378)  LC_5 Logic Functioning bit
 (8 11)  (882 379)  (882 379)  routing T_17_23.sp4_h_r_7 <X> T_17_23.sp4_v_t_42
 (9 11)  (883 379)  (883 379)  routing T_17_23.sp4_h_r_7 <X> T_17_23.sp4_v_t_42
 (18 11)  (892 379)  (892 379)  routing T_17_23.sp4_h_l_16 <X> T_17_23.lc_trk_g2_5
 (27 11)  (901 379)  (901 379)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 379)  (902 379)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 379)  (903 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 379)  (904 379)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 379)  (906 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (907 379)  (907 379)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.input_2_5
 (35 11)  (909 379)  (909 379)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.input_2_5
 (36 11)  (910 379)  (910 379)  LC_5 Logic Functioning bit
 (37 11)  (911 379)  (911 379)  LC_5 Logic Functioning bit
 (39 11)  (913 379)  (913 379)  LC_5 Logic Functioning bit
 (40 11)  (914 379)  (914 379)  LC_5 Logic Functioning bit
 (41 11)  (915 379)  (915 379)  LC_5 Logic Functioning bit
 (43 11)  (917 379)  (917 379)  LC_5 Logic Functioning bit
 (15 12)  (889 380)  (889 380)  routing T_17_23.tnl_op_1 <X> T_17_23.lc_trk_g3_1
 (17 12)  (891 380)  (891 380)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (896 380)  (896 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 380)  (897 380)  routing T_17_23.sp4_h_r_27 <X> T_17_23.lc_trk_g3_3
 (24 12)  (898 380)  (898 380)  routing T_17_23.sp4_h_r_27 <X> T_17_23.lc_trk_g3_3
 (29 12)  (903 380)  (903 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 380)  (906 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 380)  (907 380)  routing T_17_23.lc_trk_g2_1 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 380)  (910 380)  LC_6 Logic Functioning bit
 (37 12)  (911 380)  (911 380)  LC_6 Logic Functioning bit
 (38 12)  (912 380)  (912 380)  LC_6 Logic Functioning bit
 (39 12)  (913 380)  (913 380)  LC_6 Logic Functioning bit
 (41 12)  (915 380)  (915 380)  LC_6 Logic Functioning bit
 (42 12)  (916 380)  (916 380)  LC_6 Logic Functioning bit
 (43 12)  (917 380)  (917 380)  LC_6 Logic Functioning bit
 (50 12)  (924 380)  (924 380)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (878 381)  (878 381)  routing T_17_23.sp4_v_t_41 <X> T_17_23.sp4_h_r_9
 (8 13)  (882 381)  (882 381)  routing T_17_23.sp4_h_l_47 <X> T_17_23.sp4_v_b_10
 (9 13)  (883 381)  (883 381)  routing T_17_23.sp4_h_l_47 <X> T_17_23.sp4_v_b_10
 (18 13)  (892 381)  (892 381)  routing T_17_23.tnl_op_1 <X> T_17_23.lc_trk_g3_1
 (21 13)  (895 381)  (895 381)  routing T_17_23.sp4_h_r_27 <X> T_17_23.lc_trk_g3_3
 (27 13)  (901 381)  (901 381)  routing T_17_23.lc_trk_g1_1 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 381)  (903 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 381)  (910 381)  LC_6 Logic Functioning bit
 (37 13)  (911 381)  (911 381)  LC_6 Logic Functioning bit
 (38 13)  (912 381)  (912 381)  LC_6 Logic Functioning bit
 (39 13)  (913 381)  (913 381)  LC_6 Logic Functioning bit
 (40 13)  (914 381)  (914 381)  LC_6 Logic Functioning bit
 (41 13)  (915 381)  (915 381)  LC_6 Logic Functioning bit
 (42 13)  (916 381)  (916 381)  LC_6 Logic Functioning bit
 (43 13)  (917 381)  (917 381)  LC_6 Logic Functioning bit
 (22 14)  (896 382)  (896 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (897 382)  (897 382)  routing T_17_23.sp4_h_r_31 <X> T_17_23.lc_trk_g3_7
 (24 14)  (898 382)  (898 382)  routing T_17_23.sp4_h_r_31 <X> T_17_23.lc_trk_g3_7
 (25 14)  (899 382)  (899 382)  routing T_17_23.sp12_v_b_6 <X> T_17_23.lc_trk_g3_6
 (27 14)  (901 382)  (901 382)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 382)  (903 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 382)  (904 382)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 382)  (905 382)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 382)  (906 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 382)  (908 382)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 382)  (909 382)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.input_2_7
 (36 14)  (910 382)  (910 382)  LC_7 Logic Functioning bit
 (38 14)  (912 382)  (912 382)  LC_7 Logic Functioning bit
 (42 14)  (916 382)  (916 382)  LC_7 Logic Functioning bit
 (43 14)  (917 382)  (917 382)  LC_7 Logic Functioning bit
 (45 14)  (919 382)  (919 382)  LC_7 Logic Functioning bit
 (10 15)  (884 383)  (884 383)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_v_t_47
 (13 15)  (887 383)  (887 383)  routing T_17_23.sp4_v_b_6 <X> T_17_23.sp4_h_l_46
 (14 15)  (888 383)  (888 383)  routing T_17_23.sp4_h_l_17 <X> T_17_23.lc_trk_g3_4
 (15 15)  (889 383)  (889 383)  routing T_17_23.sp4_h_l_17 <X> T_17_23.lc_trk_g3_4
 (16 15)  (890 383)  (890 383)  routing T_17_23.sp4_h_l_17 <X> T_17_23.lc_trk_g3_4
 (17 15)  (891 383)  (891 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (895 383)  (895 383)  routing T_17_23.sp4_h_r_31 <X> T_17_23.lc_trk_g3_7
 (22 15)  (896 383)  (896 383)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (898 383)  (898 383)  routing T_17_23.sp12_v_b_6 <X> T_17_23.lc_trk_g3_6
 (25 15)  (899 383)  (899 383)  routing T_17_23.sp12_v_b_6 <X> T_17_23.lc_trk_g3_6
 (31 15)  (905 383)  (905 383)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 383)  (906 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (907 383)  (907 383)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.input_2_7
 (35 15)  (909 383)  (909 383)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.input_2_7
 (36 15)  (910 383)  (910 383)  LC_7 Logic Functioning bit
 (38 15)  (912 383)  (912 383)  LC_7 Logic Functioning bit
 (42 15)  (916 383)  (916 383)  LC_7 Logic Functioning bit
 (43 15)  (917 383)  (917 383)  LC_7 Logic Functioning bit


LogicTile_18_23

 (0 0)  (928 368)  (928 368)  Negative Clock bit

 (5 0)  (933 368)  (933 368)  routing T_18_23.sp4_h_l_44 <X> T_18_23.sp4_h_r_0
 (9 0)  (937 368)  (937 368)  routing T_18_23.sp4_v_t_36 <X> T_18_23.sp4_h_r_1
 (12 0)  (940 368)  (940 368)  routing T_18_23.sp4_v_b_8 <X> T_18_23.sp4_h_r_2
 (27 0)  (955 368)  (955 368)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 368)  (956 368)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 368)  (957 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 368)  (958 368)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 368)  (960 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 368)  (961 368)  routing T_18_23.lc_trk_g2_1 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 368)  (964 368)  LC_0 Logic Functioning bit
 (38 0)  (966 368)  (966 368)  LC_0 Logic Functioning bit
 (41 0)  (969 368)  (969 368)  LC_0 Logic Functioning bit
 (43 0)  (971 368)  (971 368)  LC_0 Logic Functioning bit
 (47 0)  (975 368)  (975 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (932 369)  (932 369)  routing T_18_23.sp4_h_l_44 <X> T_18_23.sp4_h_r_0
 (11 1)  (939 369)  (939 369)  routing T_18_23.sp4_v_b_8 <X> T_18_23.sp4_h_r_2
 (13 1)  (941 369)  (941 369)  routing T_18_23.sp4_v_b_8 <X> T_18_23.sp4_h_r_2
 (27 1)  (955 369)  (955 369)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 369)  (956 369)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 369)  (957 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 369)  (964 369)  LC_0 Logic Functioning bit
 (38 1)  (966 369)  (966 369)  LC_0 Logic Functioning bit
 (40 1)  (968 369)  (968 369)  LC_0 Logic Functioning bit
 (42 1)  (970 369)  (970 369)  LC_0 Logic Functioning bit
 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (1 2)  (929 370)  (929 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (934 370)  (934 370)  routing T_18_23.sp4_h_l_42 <X> T_18_23.sp4_v_t_37
 (25 2)  (953 370)  (953 370)  routing T_18_23.sp4_v_b_6 <X> T_18_23.lc_trk_g0_6
 (14 3)  (942 371)  (942 371)  routing T_18_23.sp4_h_r_4 <X> T_18_23.lc_trk_g0_4
 (15 3)  (943 371)  (943 371)  routing T_18_23.sp4_h_r_4 <X> T_18_23.lc_trk_g0_4
 (16 3)  (944 371)  (944 371)  routing T_18_23.sp4_h_r_4 <X> T_18_23.lc_trk_g0_4
 (17 3)  (945 371)  (945 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (950 371)  (950 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (951 371)  (951 371)  routing T_18_23.sp4_v_b_6 <X> T_18_23.lc_trk_g0_6
 (3 4)  (931 372)  (931 372)  routing T_18_23.sp12_v_b_0 <X> T_18_23.sp12_h_r_0
 (9 4)  (937 372)  (937 372)  routing T_18_23.sp4_h_l_36 <X> T_18_23.sp4_h_r_4
 (10 4)  (938 372)  (938 372)  routing T_18_23.sp4_h_l_36 <X> T_18_23.sp4_h_r_4
 (14 4)  (942 372)  (942 372)  routing T_18_23.sp4_v_b_0 <X> T_18_23.lc_trk_g1_0
 (26 4)  (954 372)  (954 372)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 372)  (955 372)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 372)  (957 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 372)  (958 372)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 372)  (960 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 372)  (961 372)  routing T_18_23.lc_trk_g2_1 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 372)  (964 372)  LC_2 Logic Functioning bit
 (38 4)  (966 372)  (966 372)  LC_2 Logic Functioning bit
 (41 4)  (969 372)  (969 372)  LC_2 Logic Functioning bit
 (43 4)  (971 372)  (971 372)  LC_2 Logic Functioning bit
 (3 5)  (931 373)  (931 373)  routing T_18_23.sp12_v_b_0 <X> T_18_23.sp12_h_r_0
 (16 5)  (944 373)  (944 373)  routing T_18_23.sp4_v_b_0 <X> T_18_23.lc_trk_g1_0
 (17 5)  (945 373)  (945 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (954 373)  (954 373)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 373)  (955 373)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 373)  (956 373)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 373)  (957 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 373)  (958 373)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (37 5)  (965 373)  (965 373)  LC_2 Logic Functioning bit
 (39 5)  (967 373)  (967 373)  LC_2 Logic Functioning bit
 (41 5)  (969 373)  (969 373)  LC_2 Logic Functioning bit
 (43 5)  (971 373)  (971 373)  LC_2 Logic Functioning bit
 (14 6)  (942 374)  (942 374)  routing T_18_23.sp4_v_t_1 <X> T_18_23.lc_trk_g1_4
 (22 6)  (950 374)  (950 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (951 374)  (951 374)  routing T_18_23.sp4_h_r_7 <X> T_18_23.lc_trk_g1_7
 (24 6)  (952 374)  (952 374)  routing T_18_23.sp4_h_r_7 <X> T_18_23.lc_trk_g1_7
 (28 6)  (956 374)  (956 374)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 374)  (957 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 374)  (958 374)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 374)  (961 374)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 374)  (962 374)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 374)  (964 374)  LC_3 Logic Functioning bit
 (38 6)  (966 374)  (966 374)  LC_3 Logic Functioning bit
 (42 6)  (970 374)  (970 374)  LC_3 Logic Functioning bit
 (43 6)  (971 374)  (971 374)  LC_3 Logic Functioning bit
 (50 6)  (978 374)  (978 374)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (939 375)  (939 375)  routing T_18_23.sp4_h_r_5 <X> T_18_23.sp4_h_l_40
 (14 7)  (942 375)  (942 375)  routing T_18_23.sp4_v_t_1 <X> T_18_23.lc_trk_g1_4
 (16 7)  (944 375)  (944 375)  routing T_18_23.sp4_v_t_1 <X> T_18_23.lc_trk_g1_4
 (17 7)  (945 375)  (945 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (949 375)  (949 375)  routing T_18_23.sp4_h_r_7 <X> T_18_23.lc_trk_g1_7
 (22 7)  (950 375)  (950 375)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 375)  (952 375)  routing T_18_23.top_op_6 <X> T_18_23.lc_trk_g1_6
 (25 7)  (953 375)  (953 375)  routing T_18_23.top_op_6 <X> T_18_23.lc_trk_g1_6
 (30 7)  (958 375)  (958 375)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 375)  (959 375)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 375)  (964 375)  LC_3 Logic Functioning bit
 (38 7)  (966 375)  (966 375)  LC_3 Logic Functioning bit
 (42 7)  (970 375)  (970 375)  LC_3 Logic Functioning bit
 (43 7)  (971 375)  (971 375)  LC_3 Logic Functioning bit
 (53 7)  (981 375)  (981 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (16 8)  (944 376)  (944 376)  routing T_18_23.sp4_v_t_12 <X> T_18_23.lc_trk_g2_1
 (17 8)  (945 376)  (945 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (946 376)  (946 376)  routing T_18_23.sp4_v_t_12 <X> T_18_23.lc_trk_g2_1
 (26 8)  (954 376)  (954 376)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 376)  (955 376)  routing T_18_23.lc_trk_g1_0 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 376)  (957 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 376)  (959 376)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 376)  (962 376)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 376)  (964 376)  LC_4 Logic Functioning bit
 (38 8)  (966 376)  (966 376)  LC_4 Logic Functioning bit
 (41 8)  (969 376)  (969 376)  LC_4 Logic Functioning bit
 (43 8)  (971 376)  (971 376)  LC_4 Logic Functioning bit
 (45 8)  (973 376)  (973 376)  LC_4 Logic Functioning bit
 (52 8)  (980 376)  (980 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (6 9)  (934 377)  (934 377)  routing T_18_23.sp4_h_l_43 <X> T_18_23.sp4_h_r_6
 (26 9)  (954 377)  (954 377)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 377)  (955 377)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 377)  (957 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 377)  (964 377)  LC_4 Logic Functioning bit
 (38 9)  (966 377)  (966 377)  LC_4 Logic Functioning bit
 (40 9)  (968 377)  (968 377)  LC_4 Logic Functioning bit
 (42 9)  (970 377)  (970 377)  LC_4 Logic Functioning bit
 (44 9)  (972 377)  (972 377)  LC_4 Logic Functioning bit
 (45 9)  (973 377)  (973 377)  LC_4 Logic Functioning bit
 (22 11)  (950 379)  (950 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (951 379)  (951 379)  routing T_18_23.sp4_h_r_30 <X> T_18_23.lc_trk_g2_6
 (24 11)  (952 379)  (952 379)  routing T_18_23.sp4_h_r_30 <X> T_18_23.lc_trk_g2_6
 (25 11)  (953 379)  (953 379)  routing T_18_23.sp4_h_r_30 <X> T_18_23.lc_trk_g2_6
 (8 12)  (936 380)  (936 380)  routing T_18_23.sp4_v_b_10 <X> T_18_23.sp4_h_r_10
 (9 12)  (937 380)  (937 380)  routing T_18_23.sp4_v_b_10 <X> T_18_23.sp4_h_r_10
 (15 12)  (943 380)  (943 380)  routing T_18_23.sp4_v_t_28 <X> T_18_23.lc_trk_g3_1
 (16 12)  (944 380)  (944 380)  routing T_18_23.sp4_v_t_28 <X> T_18_23.lc_trk_g3_1
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (950 380)  (950 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 380)  (951 380)  routing T_18_23.sp4_h_r_27 <X> T_18_23.lc_trk_g3_3
 (24 12)  (952 380)  (952 380)  routing T_18_23.sp4_h_r_27 <X> T_18_23.lc_trk_g3_3
 (21 13)  (949 381)  (949 381)  routing T_18_23.sp4_h_r_27 <X> T_18_23.lc_trk_g3_3
 (1 14)  (929 382)  (929 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (932 382)  (932 382)  routing T_18_23.sp4_h_r_9 <X> T_18_23.sp4_v_t_44
 (21 14)  (949 382)  (949 382)  routing T_18_23.sp4_h_r_39 <X> T_18_23.lc_trk_g3_7
 (22 14)  (950 382)  (950 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (951 382)  (951 382)  routing T_18_23.sp4_h_r_39 <X> T_18_23.lc_trk_g3_7
 (24 14)  (952 382)  (952 382)  routing T_18_23.sp4_h_r_39 <X> T_18_23.lc_trk_g3_7
 (25 14)  (953 382)  (953 382)  routing T_18_23.sp4_h_r_46 <X> T_18_23.lc_trk_g3_6
 (26 14)  (954 382)  (954 382)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 382)  (957 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 382)  (958 382)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 382)  (961 382)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 382)  (962 382)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 382)  (964 382)  LC_7 Logic Functioning bit
 (38 14)  (966 382)  (966 382)  LC_7 Logic Functioning bit
 (41 14)  (969 382)  (969 382)  LC_7 Logic Functioning bit
 (43 14)  (971 382)  (971 382)  LC_7 Logic Functioning bit
 (1 15)  (929 383)  (929 383)  routing T_18_23.lc_trk_g0_4 <X> T_18_23.wire_logic_cluster/lc_7/s_r
 (5 15)  (933 383)  (933 383)  routing T_18_23.sp4_h_r_9 <X> T_18_23.sp4_v_t_44
 (14 15)  (942 383)  (942 383)  routing T_18_23.sp12_v_b_20 <X> T_18_23.lc_trk_g3_4
 (16 15)  (944 383)  (944 383)  routing T_18_23.sp12_v_b_20 <X> T_18_23.lc_trk_g3_4
 (17 15)  (945 383)  (945 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (950 383)  (950 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (951 383)  (951 383)  routing T_18_23.sp4_h_r_46 <X> T_18_23.lc_trk_g3_6
 (24 15)  (952 383)  (952 383)  routing T_18_23.sp4_h_r_46 <X> T_18_23.lc_trk_g3_6
 (25 15)  (953 383)  (953 383)  routing T_18_23.sp4_h_r_46 <X> T_18_23.lc_trk_g3_6
 (26 15)  (954 383)  (954 383)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 383)  (955 383)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 383)  (956 383)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 383)  (957 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 383)  (958 383)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 383)  (959 383)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 383)  (964 383)  LC_7 Logic Functioning bit
 (38 15)  (966 383)  (966 383)  LC_7 Logic Functioning bit
 (40 15)  (968 383)  (968 383)  LC_7 Logic Functioning bit
 (42 15)  (970 383)  (970 383)  LC_7 Logic Functioning bit
 (52 15)  (980 383)  (980 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_19_23

 (19 0)  (1001 368)  (1001 368)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 0)  (1003 368)  (1003 368)  routing T_19_23.sp4_h_r_19 <X> T_19_23.lc_trk_g0_3
 (22 0)  (1004 368)  (1004 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1005 368)  (1005 368)  routing T_19_23.sp4_h_r_19 <X> T_19_23.lc_trk_g0_3
 (24 0)  (1006 368)  (1006 368)  routing T_19_23.sp4_h_r_19 <X> T_19_23.lc_trk_g0_3
 (25 0)  (1007 368)  (1007 368)  routing T_19_23.sp4_v_b_10 <X> T_19_23.lc_trk_g0_2
 (29 0)  (1011 368)  (1011 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 368)  (1012 368)  routing T_19_23.lc_trk_g0_5 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 368)  (1014 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 368)  (1016 368)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 368)  (1018 368)  LC_0 Logic Functioning bit
 (37 0)  (1019 368)  (1019 368)  LC_0 Logic Functioning bit
 (38 0)  (1020 368)  (1020 368)  LC_0 Logic Functioning bit
 (41 0)  (1023 368)  (1023 368)  LC_0 Logic Functioning bit
 (43 0)  (1025 368)  (1025 368)  LC_0 Logic Functioning bit
 (8 1)  (990 369)  (990 369)  routing T_19_23.sp4_h_r_1 <X> T_19_23.sp4_v_b_1
 (21 1)  (1003 369)  (1003 369)  routing T_19_23.sp4_h_r_19 <X> T_19_23.lc_trk_g0_3
 (22 1)  (1004 369)  (1004 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1005 369)  (1005 369)  routing T_19_23.sp4_v_b_10 <X> T_19_23.lc_trk_g0_2
 (25 1)  (1007 369)  (1007 369)  routing T_19_23.sp4_v_b_10 <X> T_19_23.lc_trk_g0_2
 (26 1)  (1008 369)  (1008 369)  routing T_19_23.lc_trk_g2_2 <X> T_19_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 369)  (1010 369)  routing T_19_23.lc_trk_g2_2 <X> T_19_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 369)  (1011 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 369)  (1013 369)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 369)  (1014 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 369)  (1016 369)  routing T_19_23.lc_trk_g1_1 <X> T_19_23.input_2_0
 (36 1)  (1018 369)  (1018 369)  LC_0 Logic Functioning bit
 (40 1)  (1022 369)  (1022 369)  LC_0 Logic Functioning bit
 (42 1)  (1024 369)  (1024 369)  LC_0 Logic Functioning bit
 (0 2)  (982 370)  (982 370)  routing T_19_23.glb_netwk_6 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (1 2)  (983 370)  (983 370)  routing T_19_23.glb_netwk_6 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (2 2)  (984 370)  (984 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 370)  (996 370)  routing T_19_23.wire_logic_cluster/lc_4/out <X> T_19_23.lc_trk_g0_4
 (15 2)  (997 370)  (997 370)  routing T_19_23.sp12_h_r_5 <X> T_19_23.lc_trk_g0_5
 (17 2)  (999 370)  (999 370)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (1000 370)  (1000 370)  routing T_19_23.sp12_h_r_5 <X> T_19_23.lc_trk_g0_5
 (27 2)  (1009 370)  (1009 370)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 370)  (1011 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 370)  (1013 370)  routing T_19_23.lc_trk_g0_4 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 370)  (1014 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 370)  (1018 370)  LC_1 Logic Functioning bit
 (39 2)  (1021 370)  (1021 370)  LC_1 Logic Functioning bit
 (43 2)  (1025 370)  (1025 370)  LC_1 Logic Functioning bit
 (50 2)  (1032 370)  (1032 370)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (999 371)  (999 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1000 371)  (1000 371)  routing T_19_23.sp12_h_r_5 <X> T_19_23.lc_trk_g0_5
 (26 3)  (1008 371)  (1008 371)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 371)  (1009 371)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 371)  (1011 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 371)  (1012 371)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (1018 371)  (1018 371)  LC_1 Logic Functioning bit
 (37 3)  (1019 371)  (1019 371)  LC_1 Logic Functioning bit
 (38 3)  (1020 371)  (1020 371)  LC_1 Logic Functioning bit
 (42 3)  (1024 371)  (1024 371)  LC_1 Logic Functioning bit
 (43 3)  (1025 371)  (1025 371)  LC_1 Logic Functioning bit
 (8 4)  (990 372)  (990 372)  routing T_19_23.sp4_v_b_10 <X> T_19_23.sp4_h_r_4
 (9 4)  (991 372)  (991 372)  routing T_19_23.sp4_v_b_10 <X> T_19_23.sp4_h_r_4
 (10 4)  (992 372)  (992 372)  routing T_19_23.sp4_v_b_10 <X> T_19_23.sp4_h_r_4
 (17 4)  (999 372)  (999 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (1003 372)  (1003 372)  routing T_19_23.sp12_h_r_3 <X> T_19_23.lc_trk_g1_3
 (22 4)  (1004 372)  (1004 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 372)  (1006 372)  routing T_19_23.sp12_h_r_3 <X> T_19_23.lc_trk_g1_3
 (25 4)  (1007 372)  (1007 372)  routing T_19_23.sp4_v_b_10 <X> T_19_23.lc_trk_g1_2
 (27 4)  (1009 372)  (1009 372)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 372)  (1010 372)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 372)  (1011 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 372)  (1012 372)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 372)  (1014 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 372)  (1015 372)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 372)  (1016 372)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 372)  (1018 372)  LC_2 Logic Functioning bit
 (37 4)  (1019 372)  (1019 372)  LC_2 Logic Functioning bit
 (41 4)  (1023 372)  (1023 372)  LC_2 Logic Functioning bit
 (43 4)  (1025 372)  (1025 372)  LC_2 Logic Functioning bit
 (50 4)  (1032 372)  (1032 372)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (1003 373)  (1003 373)  routing T_19_23.sp12_h_r_3 <X> T_19_23.lc_trk_g1_3
 (22 5)  (1004 373)  (1004 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1005 373)  (1005 373)  routing T_19_23.sp4_v_b_10 <X> T_19_23.lc_trk_g1_2
 (25 5)  (1007 373)  (1007 373)  routing T_19_23.sp4_v_b_10 <X> T_19_23.lc_trk_g1_2
 (30 5)  (1012 373)  (1012 373)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 373)  (1018 373)  LC_2 Logic Functioning bit
 (37 5)  (1019 373)  (1019 373)  LC_2 Logic Functioning bit
 (41 5)  (1023 373)  (1023 373)  LC_2 Logic Functioning bit
 (43 5)  (1025 373)  (1025 373)  LC_2 Logic Functioning bit
 (12 6)  (994 374)  (994 374)  routing T_19_23.sp4_v_t_40 <X> T_19_23.sp4_h_l_40
 (14 6)  (996 374)  (996 374)  routing T_19_23.sp4_h_l_1 <X> T_19_23.lc_trk_g1_4
 (21 6)  (1003 374)  (1003 374)  routing T_19_23.sp12_h_l_4 <X> T_19_23.lc_trk_g1_7
 (22 6)  (1004 374)  (1004 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1006 374)  (1006 374)  routing T_19_23.sp12_h_l_4 <X> T_19_23.lc_trk_g1_7
 (27 6)  (1009 374)  (1009 374)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 374)  (1010 374)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 374)  (1011 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 374)  (1014 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 374)  (1015 374)  routing T_19_23.lc_trk_g2_0 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 374)  (1018 374)  LC_3 Logic Functioning bit
 (38 6)  (1020 374)  (1020 374)  LC_3 Logic Functioning bit
 (42 6)  (1024 374)  (1024 374)  LC_3 Logic Functioning bit
 (43 6)  (1025 374)  (1025 374)  LC_3 Logic Functioning bit
 (48 6)  (1030 374)  (1030 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (1032 374)  (1032 374)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (993 375)  (993 375)  routing T_19_23.sp4_v_t_40 <X> T_19_23.sp4_h_l_40
 (15 7)  (997 375)  (997 375)  routing T_19_23.sp4_h_l_1 <X> T_19_23.lc_trk_g1_4
 (16 7)  (998 375)  (998 375)  routing T_19_23.sp4_h_l_1 <X> T_19_23.lc_trk_g1_4
 (17 7)  (999 375)  (999 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (1003 375)  (1003 375)  routing T_19_23.sp12_h_l_4 <X> T_19_23.lc_trk_g1_7
 (22 7)  (1004 375)  (1004 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (36 7)  (1018 375)  (1018 375)  LC_3 Logic Functioning bit
 (38 7)  (1020 375)  (1020 375)  LC_3 Logic Functioning bit
 (42 7)  (1024 375)  (1024 375)  LC_3 Logic Functioning bit
 (43 7)  (1025 375)  (1025 375)  LC_3 Logic Functioning bit
 (12 8)  (994 376)  (994 376)  routing T_19_23.sp4_v_b_2 <X> T_19_23.sp4_h_r_8
 (14 8)  (996 376)  (996 376)  routing T_19_23.sp4_v_t_21 <X> T_19_23.lc_trk_g2_0
 (26 8)  (1008 376)  (1008 376)  routing T_19_23.lc_trk_g2_6 <X> T_19_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 376)  (1011 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 376)  (1013 376)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 376)  (1014 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 376)  (1015 376)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 376)  (1017 376)  routing T_19_23.lc_trk_g0_4 <X> T_19_23.input_2_4
 (42 8)  (1024 376)  (1024 376)  LC_4 Logic Functioning bit
 (43 8)  (1025 376)  (1025 376)  LC_4 Logic Functioning bit
 (45 8)  (1027 376)  (1027 376)  LC_4 Logic Functioning bit
 (11 9)  (993 377)  (993 377)  routing T_19_23.sp4_v_b_2 <X> T_19_23.sp4_h_r_8
 (13 9)  (995 377)  (995 377)  routing T_19_23.sp4_v_b_2 <X> T_19_23.sp4_h_r_8
 (14 9)  (996 377)  (996 377)  routing T_19_23.sp4_v_t_21 <X> T_19_23.lc_trk_g2_0
 (16 9)  (998 377)  (998 377)  routing T_19_23.sp4_v_t_21 <X> T_19_23.lc_trk_g2_0
 (17 9)  (999 377)  (999 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (19 9)  (1001 377)  (1001 377)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (1004 377)  (1004 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (1008 377)  (1008 377)  routing T_19_23.lc_trk_g2_6 <X> T_19_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 377)  (1010 377)  routing T_19_23.lc_trk_g2_6 <X> T_19_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 377)  (1011 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 377)  (1012 377)  routing T_19_23.lc_trk_g0_3 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 377)  (1013 377)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 377)  (1014 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1018 377)  (1018 377)  LC_4 Logic Functioning bit
 (38 9)  (1020 377)  (1020 377)  LC_4 Logic Functioning bit
 (42 9)  (1024 377)  (1024 377)  LC_4 Logic Functioning bit
 (43 9)  (1025 377)  (1025 377)  LC_4 Logic Functioning bit
 (48 9)  (1030 377)  (1030 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (1003 378)  (1003 378)  routing T_19_23.bnl_op_7 <X> T_19_23.lc_trk_g2_7
 (22 10)  (1004 378)  (1004 378)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (1007 378)  (1007 378)  routing T_19_23.sp12_v_b_6 <X> T_19_23.lc_trk_g2_6
 (26 10)  (1008 378)  (1008 378)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 378)  (1011 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 378)  (1014 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 378)  (1015 378)  routing T_19_23.lc_trk_g2_2 <X> T_19_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 378)  (1017 378)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.input_2_5
 (36 10)  (1018 378)  (1018 378)  LC_5 Logic Functioning bit
 (37 10)  (1019 378)  (1019 378)  LC_5 Logic Functioning bit
 (39 10)  (1021 378)  (1021 378)  LC_5 Logic Functioning bit
 (41 10)  (1023 378)  (1023 378)  LC_5 Logic Functioning bit
 (43 10)  (1025 378)  (1025 378)  LC_5 Logic Functioning bit
 (21 11)  (1003 379)  (1003 379)  routing T_19_23.bnl_op_7 <X> T_19_23.lc_trk_g2_7
 (22 11)  (1004 379)  (1004 379)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1006 379)  (1006 379)  routing T_19_23.sp12_v_b_6 <X> T_19_23.lc_trk_g2_6
 (25 11)  (1007 379)  (1007 379)  routing T_19_23.sp12_v_b_6 <X> T_19_23.lc_trk_g2_6
 (26 11)  (1008 379)  (1008 379)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 379)  (1009 379)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 379)  (1011 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 379)  (1012 379)  routing T_19_23.lc_trk_g0_2 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 379)  (1013 379)  routing T_19_23.lc_trk_g2_2 <X> T_19_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 379)  (1014 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1016 379)  (1016 379)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.input_2_5
 (36 11)  (1018 379)  (1018 379)  LC_5 Logic Functioning bit
 (37 11)  (1019 379)  (1019 379)  LC_5 Logic Functioning bit
 (39 11)  (1021 379)  (1021 379)  LC_5 Logic Functioning bit
 (17 12)  (999 380)  (999 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (1008 380)  (1008 380)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 380)  (1009 380)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 380)  (1010 380)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 380)  (1011 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 380)  (1012 380)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 380)  (1014 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 380)  (1016 380)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 380)  (1018 380)  LC_6 Logic Functioning bit
 (37 12)  (1019 380)  (1019 380)  LC_6 Logic Functioning bit
 (41 12)  (1023 380)  (1023 380)  LC_6 Logic Functioning bit
 (43 12)  (1025 380)  (1025 380)  LC_6 Logic Functioning bit
 (50 12)  (1032 380)  (1032 380)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (998 381)  (998 381)  routing T_19_23.sp12_v_b_8 <X> T_19_23.lc_trk_g3_0
 (17 13)  (999 381)  (999 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (1000 381)  (1000 381)  routing T_19_23.sp4_r_v_b_41 <X> T_19_23.lc_trk_g3_1
 (26 13)  (1008 381)  (1008 381)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 381)  (1009 381)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 381)  (1011 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 381)  (1013 381)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 381)  (1018 381)  LC_6 Logic Functioning bit
 (37 13)  (1019 381)  (1019 381)  LC_6 Logic Functioning bit
 (41 13)  (1023 381)  (1023 381)  LC_6 Logic Functioning bit
 (42 13)  (1024 381)  (1024 381)  LC_6 Logic Functioning bit
 (5 14)  (987 382)  (987 382)  routing T_19_23.sp4_v_t_38 <X> T_19_23.sp4_h_l_44
 (14 14)  (996 382)  (996 382)  routing T_19_23.sp4_h_r_44 <X> T_19_23.lc_trk_g3_4
 (25 14)  (1007 382)  (1007 382)  routing T_19_23.wire_logic_cluster/lc_6/out <X> T_19_23.lc_trk_g3_6
 (4 15)  (986 383)  (986 383)  routing T_19_23.sp4_v_t_38 <X> T_19_23.sp4_h_l_44
 (6 15)  (988 383)  (988 383)  routing T_19_23.sp4_v_t_38 <X> T_19_23.sp4_h_l_44
 (14 15)  (996 383)  (996 383)  routing T_19_23.sp4_h_r_44 <X> T_19_23.lc_trk_g3_4
 (15 15)  (997 383)  (997 383)  routing T_19_23.sp4_h_r_44 <X> T_19_23.lc_trk_g3_4
 (16 15)  (998 383)  (998 383)  routing T_19_23.sp4_h_r_44 <X> T_19_23.lc_trk_g3_4
 (17 15)  (999 383)  (999 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (1004 383)  (1004 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_20_23

 (5 0)  (1041 368)  (1041 368)  routing T_20_23.sp4_v_b_0 <X> T_20_23.sp4_h_r_0
 (22 0)  (1058 368)  (1058 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1059 368)  (1059 368)  routing T_20_23.sp4_v_b_19 <X> T_20_23.lc_trk_g0_3
 (24 0)  (1060 368)  (1060 368)  routing T_20_23.sp4_v_b_19 <X> T_20_23.lc_trk_g0_3
 (26 0)  (1062 368)  (1062 368)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 368)  (1063 368)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 368)  (1064 368)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 368)  (1065 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 368)  (1068 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 368)  (1071 368)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.input_2_0
 (36 0)  (1072 368)  (1072 368)  LC_0 Logic Functioning bit
 (39 0)  (1075 368)  (1075 368)  LC_0 Logic Functioning bit
 (41 0)  (1077 368)  (1077 368)  LC_0 Logic Functioning bit
 (43 0)  (1079 368)  (1079 368)  LC_0 Logic Functioning bit
 (44 0)  (1080 368)  (1080 368)  LC_0 Logic Functioning bit
 (45 0)  (1081 368)  (1081 368)  LC_0 Logic Functioning bit
 (6 1)  (1042 369)  (1042 369)  routing T_20_23.sp4_v_b_0 <X> T_20_23.sp4_h_r_0
 (22 1)  (1058 369)  (1058 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1059 369)  (1059 369)  routing T_20_23.sp4_v_b_18 <X> T_20_23.lc_trk_g0_2
 (24 1)  (1060 369)  (1060 369)  routing T_20_23.sp4_v_b_18 <X> T_20_23.lc_trk_g0_2
 (26 1)  (1062 369)  (1062 369)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 369)  (1064 369)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 369)  (1065 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 369)  (1068 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1069 369)  (1069 369)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.input_2_0
 (37 1)  (1073 369)  (1073 369)  LC_0 Logic Functioning bit
 (39 1)  (1075 369)  (1075 369)  LC_0 Logic Functioning bit
 (41 1)  (1077 369)  (1077 369)  LC_0 Logic Functioning bit
 (42 1)  (1078 369)  (1078 369)  LC_0 Logic Functioning bit
 (49 1)  (1085 369)  (1085 369)  Carry_In_Mux bit 

 (52 1)  (1088 369)  (1088 369)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (1036 370)  (1036 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 370)  (1037 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 370)  (1038 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 370)  (1044 370)  routing T_20_23.sp4_h_r_5 <X> T_20_23.sp4_h_l_36
 (10 2)  (1046 370)  (1046 370)  routing T_20_23.sp4_h_r_5 <X> T_20_23.sp4_h_l_36
 (17 2)  (1053 370)  (1053 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1054 370)  (1054 370)  routing T_20_23.wire_logic_cluster/lc_5/out <X> T_20_23.lc_trk_g0_5
 (26 2)  (1062 370)  (1062 370)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 370)  (1064 370)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 370)  (1065 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 370)  (1066 370)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 370)  (1068 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 370)  (1072 370)  LC_1 Logic Functioning bit
 (38 2)  (1074 370)  (1074 370)  LC_1 Logic Functioning bit
 (39 2)  (1075 370)  (1075 370)  LC_1 Logic Functioning bit
 (41 2)  (1077 370)  (1077 370)  LC_1 Logic Functioning bit
 (42 2)  (1078 370)  (1078 370)  LC_1 Logic Functioning bit
 (43 2)  (1079 370)  (1079 370)  LC_1 Logic Functioning bit
 (44 2)  (1080 370)  (1080 370)  LC_1 Logic Functioning bit
 (45 2)  (1081 370)  (1081 370)  LC_1 Logic Functioning bit
 (26 3)  (1062 371)  (1062 371)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 371)  (1063 371)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 371)  (1064 371)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 371)  (1065 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 371)  (1068 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1069 371)  (1069 371)  routing T_20_23.lc_trk_g2_1 <X> T_20_23.input_2_1
 (39 3)  (1075 371)  (1075 371)  LC_1 Logic Functioning bit
 (42 3)  (1078 371)  (1078 371)  LC_1 Logic Functioning bit
 (0 4)  (1036 372)  (1036 372)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 372)  (1037 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (1061 372)  (1061 372)  routing T_20_23.wire_logic_cluster/lc_2/out <X> T_20_23.lc_trk_g1_2
 (26 4)  (1062 372)  (1062 372)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 372)  (1063 372)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 372)  (1065 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 372)  (1068 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 372)  (1071 372)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.input_2_2
 (36 4)  (1072 372)  (1072 372)  LC_2 Logic Functioning bit
 (39 4)  (1075 372)  (1075 372)  LC_2 Logic Functioning bit
 (41 4)  (1077 372)  (1077 372)  LC_2 Logic Functioning bit
 (43 4)  (1079 372)  (1079 372)  LC_2 Logic Functioning bit
 (44 4)  (1080 372)  (1080 372)  LC_2 Logic Functioning bit
 (45 4)  (1081 372)  (1081 372)  LC_2 Logic Functioning bit
 (0 5)  (1036 373)  (1036 373)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 373)  (1037 373)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_7/cen
 (22 5)  (1058 373)  (1058 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1062 373)  (1062 373)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 373)  (1063 373)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 373)  (1064 373)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 373)  (1065 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 373)  (1066 373)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 373)  (1068 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1069 373)  (1069 373)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.input_2_2
 (37 5)  (1073 373)  (1073 373)  LC_2 Logic Functioning bit
 (39 5)  (1075 373)  (1075 373)  LC_2 Logic Functioning bit
 (41 5)  (1077 373)  (1077 373)  LC_2 Logic Functioning bit
 (42 5)  (1078 373)  (1078 373)  LC_2 Logic Functioning bit
 (14 6)  (1050 374)  (1050 374)  routing T_20_23.sp4_h_l_1 <X> T_20_23.lc_trk_g1_4
 (25 6)  (1061 374)  (1061 374)  routing T_20_23.wire_logic_cluster/lc_6/out <X> T_20_23.lc_trk_g1_6
 (26 6)  (1062 374)  (1062 374)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (1064 374)  (1064 374)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 374)  (1065 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 374)  (1066 374)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 374)  (1068 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 374)  (1072 374)  LC_3 Logic Functioning bit
 (38 6)  (1074 374)  (1074 374)  LC_3 Logic Functioning bit
 (39 6)  (1075 374)  (1075 374)  LC_3 Logic Functioning bit
 (41 6)  (1077 374)  (1077 374)  LC_3 Logic Functioning bit
 (42 6)  (1078 374)  (1078 374)  LC_3 Logic Functioning bit
 (43 6)  (1079 374)  (1079 374)  LC_3 Logic Functioning bit
 (44 6)  (1080 374)  (1080 374)  LC_3 Logic Functioning bit
 (45 6)  (1081 374)  (1081 374)  LC_3 Logic Functioning bit
 (4 7)  (1040 375)  (1040 375)  routing T_20_23.sp4_v_b_10 <X> T_20_23.sp4_h_l_38
 (15 7)  (1051 375)  (1051 375)  routing T_20_23.sp4_h_l_1 <X> T_20_23.lc_trk_g1_4
 (16 7)  (1052 375)  (1052 375)  routing T_20_23.sp4_h_l_1 <X> T_20_23.lc_trk_g1_4
 (17 7)  (1053 375)  (1053 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (1058 375)  (1058 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (1063 375)  (1063 375)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 375)  (1065 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 375)  (1068 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1069 375)  (1069 375)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.input_2_3
 (35 7)  (1071 375)  (1071 375)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.input_2_3
 (39 7)  (1075 375)  (1075 375)  LC_3 Logic Functioning bit
 (42 7)  (1078 375)  (1078 375)  LC_3 Logic Functioning bit
 (51 7)  (1087 375)  (1087 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (1053 376)  (1053 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 376)  (1054 376)  routing T_20_23.wire_logic_cluster/lc_1/out <X> T_20_23.lc_trk_g2_1
 (21 8)  (1057 376)  (1057 376)  routing T_20_23.wire_logic_cluster/lc_3/out <X> T_20_23.lc_trk_g2_3
 (22 8)  (1058 376)  (1058 376)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (1061 376)  (1061 376)  routing T_20_23.sp4_h_r_34 <X> T_20_23.lc_trk_g2_2
 (27 8)  (1063 376)  (1063 376)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 376)  (1064 376)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 376)  (1065 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 376)  (1066 376)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 376)  (1071 376)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.input_2_4
 (36 8)  (1072 376)  (1072 376)  LC_4 Logic Functioning bit
 (39 8)  (1075 376)  (1075 376)  LC_4 Logic Functioning bit
 (41 8)  (1077 376)  (1077 376)  LC_4 Logic Functioning bit
 (43 8)  (1079 376)  (1079 376)  LC_4 Logic Functioning bit
 (44 8)  (1080 376)  (1080 376)  LC_4 Logic Functioning bit
 (45 8)  (1081 376)  (1081 376)  LC_4 Logic Functioning bit
 (22 9)  (1058 377)  (1058 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1059 377)  (1059 377)  routing T_20_23.sp4_h_r_34 <X> T_20_23.lc_trk_g2_2
 (24 9)  (1060 377)  (1060 377)  routing T_20_23.sp4_h_r_34 <X> T_20_23.lc_trk_g2_2
 (26 9)  (1062 377)  (1062 377)  routing T_20_23.lc_trk_g0_2 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 377)  (1065 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 377)  (1068 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1069 377)  (1069 377)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.input_2_4
 (37 9)  (1073 377)  (1073 377)  LC_4 Logic Functioning bit
 (39 9)  (1075 377)  (1075 377)  LC_4 Logic Functioning bit
 (41 9)  (1077 377)  (1077 377)  LC_4 Logic Functioning bit
 (42 9)  (1078 377)  (1078 377)  LC_4 Logic Functioning bit
 (48 9)  (1084 377)  (1084 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (12 10)  (1048 378)  (1048 378)  routing T_20_23.sp4_v_t_39 <X> T_20_23.sp4_h_l_45
 (21 10)  (1057 378)  (1057 378)  routing T_20_23.wire_logic_cluster/lc_7/out <X> T_20_23.lc_trk_g2_7
 (22 10)  (1058 378)  (1058 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1061 378)  (1061 378)  routing T_20_23.sp4_h_r_38 <X> T_20_23.lc_trk_g2_6
 (28 10)  (1064 378)  (1064 378)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 378)  (1065 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 378)  (1066 378)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 378)  (1068 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 378)  (1071 378)  routing T_20_23.lc_trk_g0_5 <X> T_20_23.input_2_5
 (36 10)  (1072 378)  (1072 378)  LC_5 Logic Functioning bit
 (38 10)  (1074 378)  (1074 378)  LC_5 Logic Functioning bit
 (39 10)  (1075 378)  (1075 378)  LC_5 Logic Functioning bit
 (41 10)  (1077 378)  (1077 378)  LC_5 Logic Functioning bit
 (42 10)  (1078 378)  (1078 378)  LC_5 Logic Functioning bit
 (43 10)  (1079 378)  (1079 378)  LC_5 Logic Functioning bit
 (44 10)  (1080 378)  (1080 378)  LC_5 Logic Functioning bit
 (45 10)  (1081 378)  (1081 378)  LC_5 Logic Functioning bit
 (51 10)  (1087 378)  (1087 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (1047 379)  (1047 379)  routing T_20_23.sp4_v_t_39 <X> T_20_23.sp4_h_l_45
 (13 11)  (1049 379)  (1049 379)  routing T_20_23.sp4_v_t_39 <X> T_20_23.sp4_h_l_45
 (15 11)  (1051 379)  (1051 379)  routing T_20_23.sp4_v_t_33 <X> T_20_23.lc_trk_g2_4
 (16 11)  (1052 379)  (1052 379)  routing T_20_23.sp4_v_t_33 <X> T_20_23.lc_trk_g2_4
 (17 11)  (1053 379)  (1053 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (1058 379)  (1058 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1059 379)  (1059 379)  routing T_20_23.sp4_h_r_38 <X> T_20_23.lc_trk_g2_6
 (24 11)  (1060 379)  (1060 379)  routing T_20_23.sp4_h_r_38 <X> T_20_23.lc_trk_g2_6
 (26 11)  (1062 379)  (1062 379)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 379)  (1063 379)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 379)  (1064 379)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 379)  (1065 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 379)  (1068 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (39 11)  (1075 379)  (1075 379)  LC_5 Logic Functioning bit
 (42 11)  (1078 379)  (1078 379)  LC_5 Logic Functioning bit
 (8 12)  (1044 380)  (1044 380)  routing T_20_23.sp4_v_b_10 <X> T_20_23.sp4_h_r_10
 (9 12)  (1045 380)  (1045 380)  routing T_20_23.sp4_v_b_10 <X> T_20_23.sp4_h_r_10
 (14 12)  (1050 380)  (1050 380)  routing T_20_23.wire_logic_cluster/lc_0/out <X> T_20_23.lc_trk_g3_0
 (21 12)  (1057 380)  (1057 380)  routing T_20_23.sp4_v_t_22 <X> T_20_23.lc_trk_g3_3
 (22 12)  (1058 380)  (1058 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1059 380)  (1059 380)  routing T_20_23.sp4_v_t_22 <X> T_20_23.lc_trk_g3_3
 (25 12)  (1061 380)  (1061 380)  routing T_20_23.sp4_v_t_23 <X> T_20_23.lc_trk_g3_2
 (27 12)  (1063 380)  (1063 380)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 380)  (1065 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 380)  (1066 380)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 380)  (1068 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 380)  (1071 380)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.input_2_6
 (36 12)  (1072 380)  (1072 380)  LC_6 Logic Functioning bit
 (39 12)  (1075 380)  (1075 380)  LC_6 Logic Functioning bit
 (41 12)  (1077 380)  (1077 380)  LC_6 Logic Functioning bit
 (43 12)  (1079 380)  (1079 380)  LC_6 Logic Functioning bit
 (44 12)  (1080 380)  (1080 380)  LC_6 Logic Functioning bit
 (45 12)  (1081 380)  (1081 380)  LC_6 Logic Functioning bit
 (17 13)  (1053 381)  (1053 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (1057 381)  (1057 381)  routing T_20_23.sp4_v_t_22 <X> T_20_23.lc_trk_g3_3
 (22 13)  (1058 381)  (1058 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1059 381)  (1059 381)  routing T_20_23.sp4_v_t_23 <X> T_20_23.lc_trk_g3_2
 (25 13)  (1061 381)  (1061 381)  routing T_20_23.sp4_v_t_23 <X> T_20_23.lc_trk_g3_2
 (26 13)  (1062 381)  (1062 381)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 381)  (1064 381)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 381)  (1065 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 381)  (1066 381)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 381)  (1068 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1069 381)  (1069 381)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.input_2_6
 (37 13)  (1073 381)  (1073 381)  LC_6 Logic Functioning bit
 (39 13)  (1075 381)  (1075 381)  LC_6 Logic Functioning bit
 (41 13)  (1077 381)  (1077 381)  LC_6 Logic Functioning bit
 (42 13)  (1078 381)  (1078 381)  LC_6 Logic Functioning bit
 (53 13)  (1089 381)  (1089 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (1050 382)  (1050 382)  routing T_20_23.wire_logic_cluster/lc_4/out <X> T_20_23.lc_trk_g3_4
 (22 14)  (1058 382)  (1058 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (1064 382)  (1064 382)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 382)  (1065 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 382)  (1066 382)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 382)  (1068 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 382)  (1071 382)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.input_2_7
 (36 14)  (1072 382)  (1072 382)  LC_7 Logic Functioning bit
 (38 14)  (1074 382)  (1074 382)  LC_7 Logic Functioning bit
 (39 14)  (1075 382)  (1075 382)  LC_7 Logic Functioning bit
 (41 14)  (1077 382)  (1077 382)  LC_7 Logic Functioning bit
 (42 14)  (1078 382)  (1078 382)  LC_7 Logic Functioning bit
 (43 14)  (1079 382)  (1079 382)  LC_7 Logic Functioning bit
 (45 14)  (1081 382)  (1081 382)  LC_7 Logic Functioning bit
 (17 15)  (1053 383)  (1053 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (1057 383)  (1057 383)  routing T_20_23.sp4_r_v_b_47 <X> T_20_23.lc_trk_g3_7
 (22 15)  (1058 383)  (1058 383)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1060 383)  (1060 383)  routing T_20_23.tnl_op_6 <X> T_20_23.lc_trk_g3_6
 (25 15)  (1061 383)  (1061 383)  routing T_20_23.tnl_op_6 <X> T_20_23.lc_trk_g3_6
 (26 15)  (1062 383)  (1062 383)  routing T_20_23.lc_trk_g0_3 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 383)  (1065 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (1068 383)  (1068 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1069 383)  (1069 383)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.input_2_7
 (35 15)  (1071 383)  (1071 383)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.input_2_7
 (39 15)  (1075 383)  (1075 383)  LC_7 Logic Functioning bit
 (42 15)  (1078 383)  (1078 383)  LC_7 Logic Functioning bit
 (48 15)  (1084 383)  (1084 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_23

 (15 0)  (1105 368)  (1105 368)  routing T_21_23.lft_op_1 <X> T_21_23.lc_trk_g0_1
 (17 0)  (1107 368)  (1107 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1108 368)  (1108 368)  routing T_21_23.lft_op_1 <X> T_21_23.lc_trk_g0_1
 (26 0)  (1116 368)  (1116 368)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 368)  (1119 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 368)  (1120 368)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 368)  (1122 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 368)  (1124 368)  routing T_21_23.lc_trk_g1_2 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 368)  (1126 368)  LC_0 Logic Functioning bit
 (37 0)  (1127 368)  (1127 368)  LC_0 Logic Functioning bit
 (38 0)  (1128 368)  (1128 368)  LC_0 Logic Functioning bit
 (41 0)  (1131 368)  (1131 368)  LC_0 Logic Functioning bit
 (42 0)  (1132 368)  (1132 368)  LC_0 Logic Functioning bit
 (43 0)  (1133 368)  (1133 368)  LC_0 Logic Functioning bit
 (6 1)  (1096 369)  (1096 369)  routing T_21_23.sp4_h_l_37 <X> T_21_23.sp4_h_r_0
 (26 1)  (1116 369)  (1116 369)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 369)  (1117 369)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 369)  (1118 369)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 369)  (1119 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 369)  (1120 369)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 369)  (1121 369)  routing T_21_23.lc_trk_g1_2 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 369)  (1122 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1123 369)  (1123 369)  routing T_21_23.lc_trk_g2_0 <X> T_21_23.input_2_0
 (37 1)  (1127 369)  (1127 369)  LC_0 Logic Functioning bit
 (39 1)  (1129 369)  (1129 369)  LC_0 Logic Functioning bit
 (14 2)  (1104 370)  (1104 370)  routing T_21_23.wire_logic_cluster/lc_4/out <X> T_21_23.lc_trk_g0_4
 (21 2)  (1111 370)  (1111 370)  routing T_21_23.sp4_h_l_10 <X> T_21_23.lc_trk_g0_7
 (22 2)  (1112 370)  (1112 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1113 370)  (1113 370)  routing T_21_23.sp4_h_l_10 <X> T_21_23.lc_trk_g0_7
 (24 2)  (1114 370)  (1114 370)  routing T_21_23.sp4_h_l_10 <X> T_21_23.lc_trk_g0_7
 (28 2)  (1118 370)  (1118 370)  routing T_21_23.lc_trk_g2_4 <X> T_21_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 370)  (1119 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 370)  (1120 370)  routing T_21_23.lc_trk_g2_4 <X> T_21_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 370)  (1121 370)  routing T_21_23.lc_trk_g0_4 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 370)  (1122 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 370)  (1126 370)  LC_1 Logic Functioning bit
 (38 2)  (1128 370)  (1128 370)  LC_1 Logic Functioning bit
 (50 2)  (1140 370)  (1140 370)  Cascade bit: LH_LC01_inmux02_5

 (10 3)  (1100 371)  (1100 371)  routing T_21_23.sp4_h_l_45 <X> T_21_23.sp4_v_t_36
 (17 3)  (1107 371)  (1107 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (1111 371)  (1111 371)  routing T_21_23.sp4_h_l_10 <X> T_21_23.lc_trk_g0_7
 (28 3)  (1118 371)  (1118 371)  routing T_21_23.lc_trk_g2_1 <X> T_21_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 371)  (1119 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 371)  (1126 371)  LC_1 Logic Functioning bit
 (37 3)  (1127 371)  (1127 371)  LC_1 Logic Functioning bit
 (38 3)  (1128 371)  (1128 371)  LC_1 Logic Functioning bit
 (41 3)  (1131 371)  (1131 371)  LC_1 Logic Functioning bit
 (42 3)  (1132 371)  (1132 371)  LC_1 Logic Functioning bit
 (43 3)  (1133 371)  (1133 371)  LC_1 Logic Functioning bit
 (8 4)  (1098 372)  (1098 372)  routing T_21_23.sp4_h_l_41 <X> T_21_23.sp4_h_r_4
 (15 4)  (1105 372)  (1105 372)  routing T_21_23.bot_op_1 <X> T_21_23.lc_trk_g1_1
 (17 4)  (1107 372)  (1107 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (1112 372)  (1112 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1113 372)  (1113 372)  routing T_21_23.sp12_h_l_16 <X> T_21_23.lc_trk_g1_3
 (27 4)  (1117 372)  (1117 372)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 372)  (1118 372)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 372)  (1119 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 372)  (1120 372)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 372)  (1122 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 372)  (1123 372)  routing T_21_23.lc_trk_g2_1 <X> T_21_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 372)  (1126 372)  LC_2 Logic Functioning bit
 (37 4)  (1127 372)  (1127 372)  LC_2 Logic Functioning bit
 (41 4)  (1131 372)  (1131 372)  LC_2 Logic Functioning bit
 (43 4)  (1133 372)  (1133 372)  LC_2 Logic Functioning bit
 (50 4)  (1140 372)  (1140 372)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (1111 373)  (1111 373)  routing T_21_23.sp12_h_l_16 <X> T_21_23.lc_trk_g1_3
 (22 5)  (1112 373)  (1112 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1113 373)  (1113 373)  routing T_21_23.sp12_h_r_10 <X> T_21_23.lc_trk_g1_2
 (26 5)  (1116 373)  (1116 373)  routing T_21_23.lc_trk_g1_3 <X> T_21_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 373)  (1117 373)  routing T_21_23.lc_trk_g1_3 <X> T_21_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 373)  (1119 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 373)  (1120 373)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (1126 373)  (1126 373)  LC_2 Logic Functioning bit
 (37 5)  (1127 373)  (1127 373)  LC_2 Logic Functioning bit
 (40 5)  (1130 373)  (1130 373)  LC_2 Logic Functioning bit
 (43 5)  (1133 373)  (1133 373)  LC_2 Logic Functioning bit
 (48 5)  (1138 373)  (1138 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (1105 374)  (1105 374)  routing T_21_23.sp4_h_r_13 <X> T_21_23.lc_trk_g1_5
 (16 6)  (1106 374)  (1106 374)  routing T_21_23.sp4_h_r_13 <X> T_21_23.lc_trk_g1_5
 (17 6)  (1107 374)  (1107 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1108 374)  (1108 374)  routing T_21_23.sp4_h_r_13 <X> T_21_23.lc_trk_g1_5
 (27 6)  (1117 374)  (1117 374)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 374)  (1119 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 374)  (1120 374)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 374)  (1122 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 374)  (1124 374)  routing T_21_23.lc_trk_g1_1 <X> T_21_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 374)  (1126 374)  LC_3 Logic Functioning bit
 (37 6)  (1127 374)  (1127 374)  LC_3 Logic Functioning bit
 (38 6)  (1128 374)  (1128 374)  LC_3 Logic Functioning bit
 (39 6)  (1129 374)  (1129 374)  LC_3 Logic Functioning bit
 (41 6)  (1131 374)  (1131 374)  LC_3 Logic Functioning bit
 (43 6)  (1133 374)  (1133 374)  LC_3 Logic Functioning bit
 (29 7)  (1119 375)  (1119 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (1127 375)  (1127 375)  LC_3 Logic Functioning bit
 (39 7)  (1129 375)  (1129 375)  LC_3 Logic Functioning bit
 (14 8)  (1104 376)  (1104 376)  routing T_21_23.sp4_h_l_21 <X> T_21_23.lc_trk_g2_0
 (17 8)  (1107 376)  (1107 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (1116 376)  (1116 376)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 376)  (1118 376)  routing T_21_23.lc_trk_g2_5 <X> T_21_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 376)  (1119 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 376)  (1120 376)  routing T_21_23.lc_trk_g2_5 <X> T_21_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 376)  (1121 376)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 376)  (1122 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 376)  (1126 376)  LC_4 Logic Functioning bit
 (38 8)  (1128 376)  (1128 376)  LC_4 Logic Functioning bit
 (42 8)  (1132 376)  (1132 376)  LC_4 Logic Functioning bit
 (43 8)  (1133 376)  (1133 376)  LC_4 Logic Functioning bit
 (50 8)  (1140 376)  (1140 376)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (1105 377)  (1105 377)  routing T_21_23.sp4_h_l_21 <X> T_21_23.lc_trk_g2_0
 (16 9)  (1106 377)  (1106 377)  routing T_21_23.sp4_h_l_21 <X> T_21_23.lc_trk_g2_0
 (17 9)  (1107 377)  (1107 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1108 377)  (1108 377)  routing T_21_23.sp4_r_v_b_33 <X> T_21_23.lc_trk_g2_1
 (27 9)  (1117 377)  (1117 377)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 377)  (1119 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 377)  (1121 377)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 377)  (1126 377)  LC_4 Logic Functioning bit
 (37 9)  (1127 377)  (1127 377)  LC_4 Logic Functioning bit
 (38 9)  (1128 377)  (1128 377)  LC_4 Logic Functioning bit
 (39 9)  (1129 377)  (1129 377)  LC_4 Logic Functioning bit
 (42 9)  (1132 377)  (1132 377)  LC_4 Logic Functioning bit
 (43 9)  (1133 377)  (1133 377)  LC_4 Logic Functioning bit
 (3 10)  (1093 378)  (1093 378)  routing T_21_23.sp12_v_t_22 <X> T_21_23.sp12_h_l_22
 (9 10)  (1099 378)  (1099 378)  routing T_21_23.sp4_v_b_7 <X> T_21_23.sp4_h_l_42
 (17 10)  (1107 378)  (1107 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (14 11)  (1104 379)  (1104 379)  routing T_21_23.sp4_h_l_17 <X> T_21_23.lc_trk_g2_4
 (15 11)  (1105 379)  (1105 379)  routing T_21_23.sp4_h_l_17 <X> T_21_23.lc_trk_g2_4
 (16 11)  (1106 379)  (1106 379)  routing T_21_23.sp4_h_l_17 <X> T_21_23.lc_trk_g2_4
 (17 11)  (1107 379)  (1107 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 12)  (1116 380)  (1116 380)  routing T_21_23.lc_trk_g2_4 <X> T_21_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 380)  (1117 380)  routing T_21_23.lc_trk_g3_4 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 380)  (1118 380)  routing T_21_23.lc_trk_g3_4 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 380)  (1119 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 380)  (1120 380)  routing T_21_23.lc_trk_g3_4 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 380)  (1122 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 380)  (1123 380)  routing T_21_23.lc_trk_g2_1 <X> T_21_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 380)  (1126 380)  LC_6 Logic Functioning bit
 (37 12)  (1127 380)  (1127 380)  LC_6 Logic Functioning bit
 (38 12)  (1128 380)  (1128 380)  LC_6 Logic Functioning bit
 (39 12)  (1129 380)  (1129 380)  LC_6 Logic Functioning bit
 (40 12)  (1130 380)  (1130 380)  LC_6 Logic Functioning bit
 (41 12)  (1131 380)  (1131 380)  LC_6 Logic Functioning bit
 (42 12)  (1132 380)  (1132 380)  LC_6 Logic Functioning bit
 (43 12)  (1133 380)  (1133 380)  LC_6 Logic Functioning bit
 (51 12)  (1141 380)  (1141 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (1142 380)  (1142 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (6 13)  (1096 381)  (1096 381)  routing T_21_23.sp4_h_l_44 <X> T_21_23.sp4_h_r_9
 (28 13)  (1118 381)  (1118 381)  routing T_21_23.lc_trk_g2_4 <X> T_21_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 381)  (1119 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (1126 381)  (1126 381)  LC_6 Logic Functioning bit
 (37 13)  (1127 381)  (1127 381)  LC_6 Logic Functioning bit
 (38 13)  (1128 381)  (1128 381)  LC_6 Logic Functioning bit
 (39 13)  (1129 381)  (1129 381)  LC_6 Logic Functioning bit
 (40 13)  (1130 381)  (1130 381)  LC_6 Logic Functioning bit
 (42 13)  (1132 381)  (1132 381)  LC_6 Logic Functioning bit
 (21 14)  (1111 382)  (1111 382)  routing T_21_23.sp4_h_r_39 <X> T_21_23.lc_trk_g3_7
 (22 14)  (1112 382)  (1112 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1113 382)  (1113 382)  routing T_21_23.sp4_h_r_39 <X> T_21_23.lc_trk_g3_7
 (24 14)  (1114 382)  (1114 382)  routing T_21_23.sp4_h_r_39 <X> T_21_23.lc_trk_g3_7
 (25 14)  (1115 382)  (1115 382)  routing T_21_23.sp12_v_b_6 <X> T_21_23.lc_trk_g3_6
 (14 15)  (1104 383)  (1104 383)  routing T_21_23.sp4_r_v_b_44 <X> T_21_23.lc_trk_g3_4
 (17 15)  (1107 383)  (1107 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (1112 383)  (1112 383)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1114 383)  (1114 383)  routing T_21_23.sp12_v_b_6 <X> T_21_23.lc_trk_g3_6
 (25 15)  (1115 383)  (1115 383)  routing T_21_23.sp12_v_b_6 <X> T_21_23.lc_trk_g3_6


LogicTile_22_23

 (4 0)  (1148 368)  (1148 368)  routing T_22_23.sp4_h_l_37 <X> T_22_23.sp4_v_b_0
 (15 0)  (1159 368)  (1159 368)  routing T_22_23.sp4_h_l_4 <X> T_22_23.lc_trk_g0_1
 (16 0)  (1160 368)  (1160 368)  routing T_22_23.sp4_h_l_4 <X> T_22_23.lc_trk_g0_1
 (17 0)  (1161 368)  (1161 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1162 368)  (1162 368)  routing T_22_23.sp4_h_l_4 <X> T_22_23.lc_trk_g0_1
 (22 0)  (1166 368)  (1166 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1167 368)  (1167 368)  routing T_22_23.sp12_h_r_11 <X> T_22_23.lc_trk_g0_3
 (5 1)  (1149 369)  (1149 369)  routing T_22_23.sp4_h_l_37 <X> T_22_23.sp4_v_b_0
 (14 1)  (1158 369)  (1158 369)  routing T_22_23.sp12_h_r_16 <X> T_22_23.lc_trk_g0_0
 (16 1)  (1160 369)  (1160 369)  routing T_22_23.sp12_h_r_16 <X> T_22_23.lc_trk_g0_0
 (17 1)  (1161 369)  (1161 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (1162 369)  (1162 369)  routing T_22_23.sp4_h_l_4 <X> T_22_23.lc_trk_g0_1
 (14 2)  (1158 370)  (1158 370)  routing T_22_23.sp4_h_l_9 <X> T_22_23.lc_trk_g0_4
 (14 3)  (1158 371)  (1158 371)  routing T_22_23.sp4_h_l_9 <X> T_22_23.lc_trk_g0_4
 (15 3)  (1159 371)  (1159 371)  routing T_22_23.sp4_h_l_9 <X> T_22_23.lc_trk_g0_4
 (16 3)  (1160 371)  (1160 371)  routing T_22_23.sp4_h_l_9 <X> T_22_23.lc_trk_g0_4
 (17 3)  (1161 371)  (1161 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 4)  (1170 372)  (1170 372)  routing T_22_23.lc_trk_g0_4 <X> T_22_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 372)  (1171 372)  routing T_22_23.lc_trk_g3_0 <X> T_22_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 372)  (1172 372)  routing T_22_23.lc_trk_g3_0 <X> T_22_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 372)  (1173 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 372)  (1176 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 372)  (1180 372)  LC_2 Logic Functioning bit
 (38 4)  (1182 372)  (1182 372)  LC_2 Logic Functioning bit
 (53 4)  (1197 372)  (1197 372)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (29 5)  (1173 373)  (1173 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 373)  (1175 373)  routing T_22_23.lc_trk_g0_3 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 373)  (1180 373)  LC_2 Logic Functioning bit
 (37 5)  (1181 373)  (1181 373)  LC_2 Logic Functioning bit
 (38 5)  (1182 373)  (1182 373)  LC_2 Logic Functioning bit
 (39 5)  (1183 373)  (1183 373)  LC_2 Logic Functioning bit
 (40 5)  (1184 373)  (1184 373)  LC_2 Logic Functioning bit
 (42 5)  (1186 373)  (1186 373)  LC_2 Logic Functioning bit
 (11 7)  (1155 375)  (1155 375)  routing T_22_23.sp4_h_r_5 <X> T_22_23.sp4_h_l_40
 (25 8)  (1169 376)  (1169 376)  routing T_22_23.sp4_h_r_34 <X> T_22_23.lc_trk_g2_2
 (22 9)  (1166 377)  (1166 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1167 377)  (1167 377)  routing T_22_23.sp4_h_r_34 <X> T_22_23.lc_trk_g2_2
 (24 9)  (1168 377)  (1168 377)  routing T_22_23.sp4_h_r_34 <X> T_22_23.lc_trk_g2_2
 (10 10)  (1154 378)  (1154 378)  routing T_22_23.sp4_v_b_2 <X> T_22_23.sp4_h_l_42
 (3 11)  (1147 379)  (1147 379)  routing T_22_23.sp12_v_b_1 <X> T_22_23.sp12_h_l_22
 (14 13)  (1158 381)  (1158 381)  routing T_22_23.sp4_h_r_24 <X> T_22_23.lc_trk_g3_0
 (15 13)  (1159 381)  (1159 381)  routing T_22_23.sp4_h_r_24 <X> T_22_23.lc_trk_g3_0
 (16 13)  (1160 381)  (1160 381)  routing T_22_23.sp4_h_r_24 <X> T_22_23.lc_trk_g3_0
 (17 13)  (1161 381)  (1161 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (3 14)  (1147 382)  (1147 382)  routing T_22_23.sp12_v_b_1 <X> T_22_23.sp12_v_t_22
 (29 14)  (1173 382)  (1173 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 382)  (1176 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 382)  (1177 382)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 382)  (1180 382)  LC_7 Logic Functioning bit
 (38 14)  (1182 382)  (1182 382)  LC_7 Logic Functioning bit
 (41 14)  (1185 382)  (1185 382)  LC_7 Logic Functioning bit
 (43 14)  (1187 382)  (1187 382)  LC_7 Logic Functioning bit
 (4 15)  (1148 383)  (1148 383)  routing T_22_23.sp4_v_b_4 <X> T_22_23.sp4_h_l_44
 (29 15)  (1173 383)  (1173 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 383)  (1175 383)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.wire_logic_cluster/lc_7/in_3
 (37 15)  (1181 383)  (1181 383)  LC_7 Logic Functioning bit
 (39 15)  (1183 383)  (1183 383)  LC_7 Logic Functioning bit
 (41 15)  (1185 383)  (1185 383)  LC_7 Logic Functioning bit
 (43 15)  (1187 383)  (1187 383)  LC_7 Logic Functioning bit
 (53 15)  (1197 383)  (1197 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_23_23

 (14 0)  (1212 368)  (1212 368)  routing T_23_23.sp4_h_l_5 <X> T_23_23.lc_trk_g0_0
 (3 1)  (1201 369)  (1201 369)  routing T_23_23.sp12_h_l_23 <X> T_23_23.sp12_v_b_0
 (14 1)  (1212 369)  (1212 369)  routing T_23_23.sp4_h_l_5 <X> T_23_23.lc_trk_g0_0
 (15 1)  (1213 369)  (1213 369)  routing T_23_23.sp4_h_l_5 <X> T_23_23.lc_trk_g0_0
 (16 1)  (1214 369)  (1214 369)  routing T_23_23.sp4_h_l_5 <X> T_23_23.lc_trk_g0_0
 (17 1)  (1215 369)  (1215 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (10 2)  (1208 370)  (1208 370)  routing T_23_23.sp4_v_b_8 <X> T_23_23.sp4_h_l_36
 (10 3)  (1208 371)  (1208 371)  routing T_23_23.sp4_h_l_45 <X> T_23_23.sp4_v_t_36
 (22 4)  (1220 372)  (1220 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1221 372)  (1221 372)  routing T_23_23.sp4_v_b_19 <X> T_23_23.lc_trk_g1_3
 (24 4)  (1222 372)  (1222 372)  routing T_23_23.sp4_v_b_19 <X> T_23_23.lc_trk_g1_3
 (27 4)  (1225 372)  (1225 372)  routing T_23_23.lc_trk_g1_2 <X> T_23_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 372)  (1227 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 372)  (1229 372)  routing T_23_23.lc_trk_g1_6 <X> T_23_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 372)  (1230 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 372)  (1232 372)  routing T_23_23.lc_trk_g1_6 <X> T_23_23.wire_logic_cluster/lc_2/in_3
 (22 5)  (1220 373)  (1220 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1223 373)  (1223 373)  routing T_23_23.sp4_r_v_b_26 <X> T_23_23.lc_trk_g1_2
 (26 5)  (1224 373)  (1224 373)  routing T_23_23.lc_trk_g1_3 <X> T_23_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 373)  (1225 373)  routing T_23_23.lc_trk_g1_3 <X> T_23_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 373)  (1227 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 373)  (1228 373)  routing T_23_23.lc_trk_g1_2 <X> T_23_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 373)  (1229 373)  routing T_23_23.lc_trk_g1_6 <X> T_23_23.wire_logic_cluster/lc_2/in_3
 (40 5)  (1238 373)  (1238 373)  LC_2 Logic Functioning bit
 (42 5)  (1240 373)  (1240 373)  LC_2 Logic Functioning bit
 (48 5)  (1246 373)  (1246 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (1249 373)  (1249 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 7)  (1220 375)  (1220 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1221 375)  (1221 375)  routing T_23_23.sp4_v_b_22 <X> T_23_23.lc_trk_g1_6
 (24 7)  (1222 375)  (1222 375)  routing T_23_23.sp4_v_b_22 <X> T_23_23.lc_trk_g1_6
 (2 8)  (1200 376)  (1200 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (27 8)  (1225 376)  (1225 376)  routing T_23_23.lc_trk_g1_2 <X> T_23_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 376)  (1227 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 376)  (1229 376)  routing T_23_23.lc_trk_g1_6 <X> T_23_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 376)  (1230 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 376)  (1232 376)  routing T_23_23.lc_trk_g1_6 <X> T_23_23.wire_logic_cluster/lc_4/in_3
 (52 8)  (1250 376)  (1250 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (1227 377)  (1227 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 377)  (1228 377)  routing T_23_23.lc_trk_g1_2 <X> T_23_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 377)  (1229 377)  routing T_23_23.lc_trk_g1_6 <X> T_23_23.wire_logic_cluster/lc_4/in_3
 (40 9)  (1238 377)  (1238 377)  LC_4 Logic Functioning bit
 (42 9)  (1240 377)  (1240 377)  LC_4 Logic Functioning bit
 (47 9)  (1245 377)  (1245 377)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (1246 377)  (1246 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1249 377)  (1249 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24


LogicTile_24_23

 (16 4)  (1268 372)  (1268 372)  routing T_24_23.sp4_v_b_9 <X> T_24_23.lc_trk_g1_1
 (17 4)  (1269 372)  (1269 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1270 372)  (1270 372)  routing T_24_23.sp4_v_b_9 <X> T_24_23.lc_trk_g1_1
 (18 5)  (1270 373)  (1270 373)  routing T_24_23.sp4_v_b_9 <X> T_24_23.lc_trk_g1_1
 (28 6)  (1280 374)  (1280 374)  routing T_24_23.lc_trk_g2_2 <X> T_24_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 374)  (1281 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 374)  (1284 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 374)  (1286 374)  routing T_24_23.lc_trk_g1_1 <X> T_24_23.wire_logic_cluster/lc_3/in_3
 (41 6)  (1293 374)  (1293 374)  LC_3 Logic Functioning bit
 (43 6)  (1295 374)  (1295 374)  LC_3 Logic Functioning bit
 (47 6)  (1299 374)  (1299 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (30 7)  (1282 375)  (1282 375)  routing T_24_23.lc_trk_g2_2 <X> T_24_23.wire_logic_cluster/lc_3/in_1
 (41 7)  (1293 375)  (1293 375)  LC_3 Logic Functioning bit
 (43 7)  (1295 375)  (1295 375)  LC_3 Logic Functioning bit
 (4 8)  (1256 376)  (1256 376)  routing T_24_23.sp4_h_l_37 <X> T_24_23.sp4_v_b_6
 (6 8)  (1258 376)  (1258 376)  routing T_24_23.sp4_h_l_37 <X> T_24_23.sp4_v_b_6
 (25 8)  (1277 376)  (1277 376)  routing T_24_23.rgt_op_2 <X> T_24_23.lc_trk_g2_2
 (5 9)  (1257 377)  (1257 377)  routing T_24_23.sp4_h_l_37 <X> T_24_23.sp4_v_b_6
 (22 9)  (1274 377)  (1274 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1276 377)  (1276 377)  routing T_24_23.rgt_op_2 <X> T_24_23.lc_trk_g2_2
 (3 11)  (1255 379)  (1255 379)  routing T_24_23.sp12_v_b_1 <X> T_24_23.sp12_h_l_22
 (9 15)  (1261 383)  (1261 383)  routing T_24_23.sp4_v_b_2 <X> T_24_23.sp4_v_t_47
 (10 15)  (1262 383)  (1262 383)  routing T_24_23.sp4_v_b_2 <X> T_24_23.sp4_v_t_47


RAM_Tile_25_23

 (22 0)  (1328 368)  (1328 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1329 368)  (1329 368)  routing T_25_23.sp12_h_l_16 <X> T_25_23.lc_trk_g0_3
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 369)  (1327 369)  routing T_25_23.sp12_h_l_16 <X> T_25_23.lc_trk_g0_3
 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 3)  (1311 371)  (1311 371)  routing T_25_23.sp4_h_l_37 <X> T_25_23.sp4_v_t_37
 (29 4)  (1335 372)  (1335 372)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_13
 (30 5)  (1336 373)  (1336 373)  routing T_25_23.lc_trk_g0_3 <X> T_25_23.wire_bram/ram/WDATA_13
 (3 7)  (1309 375)  (1309 375)  routing T_25_23.sp12_h_l_23 <X> T_25_23.sp12_v_t_23
 (8 7)  (1314 375)  (1314 375)  routing T_25_23.sp4_h_l_41 <X> T_25_23.sp4_v_t_41
 (22 7)  (1328 375)  (1328 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 375)  (1331 375)  routing T_25_23.sp4_r_v_b_30 <X> T_25_23.lc_trk_g1_6
 (3 9)  (1309 377)  (1309 377)  routing T_25_23.sp12_h_l_22 <X> T_25_23.sp12_v_b_1
 (17 11)  (1323 379)  (1323 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 12)  (1333 380)  (1333 380)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.wire_bram/ram/WDATA_9
 (29 12)  (1335 380)  (1335 380)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_9
 (30 12)  (1336 380)  (1336 380)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.wire_bram/ram/WDATA_9
 (39 12)  (1345 380)  (1345 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_9 sp4_v_b_44
 (30 13)  (1336 381)  (1336 381)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.wire_bram/ram/WDATA_9
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE


LogicTile_26_23

 (13 7)  (1361 375)  (1361 375)  routing T_26_23.sp4_v_b_0 <X> T_26_23.sp4_h_l_40
 (4 12)  (1352 380)  (1352 380)  routing T_26_23.sp4_h_l_44 <X> T_26_23.sp4_v_b_9
 (5 13)  (1353 381)  (1353 381)  routing T_26_23.sp4_h_l_44 <X> T_26_23.sp4_v_b_9


IO_Tile_33_23

 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit
 (6 15)  (11 367)  (11 367)  routing T_0_22.span12_horz_14 <X> T_0_22.lc_trk_g1_6
 (7 15)  (10 367)  (10 367)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


LogicTile_5_22

 (3 11)  (237 363)  (237 363)  routing T_5_22.sp12_v_b_1 <X> T_5_22.sp12_h_l_22


LogicTile_9_22

 (25 2)  (463 354)  (463 354)  routing T_9_22.sp4_h_l_11 <X> T_9_22.lc_trk_g0_6
 (22 3)  (460 355)  (460 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (461 355)  (461 355)  routing T_9_22.sp4_h_l_11 <X> T_9_22.lc_trk_g0_6
 (24 3)  (462 355)  (462 355)  routing T_9_22.sp4_h_l_11 <X> T_9_22.lc_trk_g0_6
 (25 3)  (463 355)  (463 355)  routing T_9_22.sp4_h_l_11 <X> T_9_22.lc_trk_g0_6
 (15 6)  (453 358)  (453 358)  routing T_9_22.bot_op_5 <X> T_9_22.lc_trk_g1_5
 (17 6)  (455 358)  (455 358)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (14 7)  (452 359)  (452 359)  routing T_9_22.sp12_h_r_20 <X> T_9_22.lc_trk_g1_4
 (16 7)  (454 359)  (454 359)  routing T_9_22.sp12_h_r_20 <X> T_9_22.lc_trk_g1_4
 (17 7)  (455 359)  (455 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 10)  (464 362)  (464 362)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 362)  (465 362)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 362)  (467 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 362)  (468 362)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 362)  (469 362)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 362)  (474 362)  LC_5 Logic Functioning bit
 (38 10)  (476 362)  (476 362)  LC_5 Logic Functioning bit
 (41 10)  (479 362)  (479 362)  LC_5 Logic Functioning bit
 (43 10)  (481 362)  (481 362)  LC_5 Logic Functioning bit
 (27 11)  (465 363)  (465 363)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 363)  (467 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 363)  (469 363)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 363)  (475 363)  LC_5 Logic Functioning bit
 (39 11)  (477 363)  (477 363)  LC_5 Logic Functioning bit
 (41 11)  (479 363)  (479 363)  LC_5 Logic Functioning bit
 (43 11)  (481 363)  (481 363)  LC_5 Logic Functioning bit
 (3 14)  (441 366)  (441 366)  routing T_9_22.sp12_h_r_1 <X> T_9_22.sp12_v_t_22
 (3 15)  (441 367)  (441 367)  routing T_9_22.sp12_h_r_1 <X> T_9_22.sp12_v_t_22


LogicTile_10_22

 (3 0)  (495 352)  (495 352)  routing T_10_22.sp12_h_r_0 <X> T_10_22.sp12_v_b_0
 (3 1)  (495 353)  (495 353)  routing T_10_22.sp12_h_r_0 <X> T_10_22.sp12_v_b_0
 (14 1)  (506 353)  (506 353)  routing T_10_22.top_op_0 <X> T_10_22.lc_trk_g0_0
 (15 1)  (507 353)  (507 353)  routing T_10_22.top_op_0 <X> T_10_22.lc_trk_g0_0
 (17 1)  (509 353)  (509 353)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (15 4)  (507 356)  (507 356)  routing T_10_22.top_op_1 <X> T_10_22.lc_trk_g1_1
 (17 4)  (509 356)  (509 356)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (510 357)  (510 357)  routing T_10_22.top_op_1 <X> T_10_22.lc_trk_g1_1
 (15 6)  (507 358)  (507 358)  routing T_10_22.lft_op_5 <X> T_10_22.lc_trk_g1_5
 (17 6)  (509 358)  (509 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (510 358)  (510 358)  routing T_10_22.lft_op_5 <X> T_10_22.lc_trk_g1_5
 (26 8)  (518 360)  (518 360)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 360)  (519 360)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 360)  (520 360)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 360)  (521 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 360)  (523 360)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 360)  (525 360)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 360)  (526 360)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 360)  (527 360)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.input_2_4
 (36 8)  (528 360)  (528 360)  LC_4 Logic Functioning bit
 (37 8)  (529 360)  (529 360)  LC_4 Logic Functioning bit
 (39 8)  (531 360)  (531 360)  LC_4 Logic Functioning bit
 (41 8)  (533 360)  (533 360)  LC_4 Logic Functioning bit
 (43 8)  (535 360)  (535 360)  LC_4 Logic Functioning bit
 (27 9)  (519 361)  (519 361)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 361)  (521 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 361)  (523 361)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 361)  (524 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (525 361)  (525 361)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.input_2_4
 (34 9)  (526 361)  (526 361)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.input_2_4
 (36 9)  (528 361)  (528 361)  LC_4 Logic Functioning bit
 (37 9)  (529 361)  (529 361)  LC_4 Logic Functioning bit
 (39 9)  (531 361)  (531 361)  LC_4 Logic Functioning bit
 (48 9)  (540 361)  (540 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (10 12)  (502 364)  (502 364)  routing T_10_22.sp4_v_t_40 <X> T_10_22.sp4_h_r_10
 (12 12)  (504 364)  (504 364)  routing T_10_22.sp4_v_t_46 <X> T_10_22.sp4_h_r_11
 (13 12)  (505 364)  (505 364)  routing T_10_22.sp4_v_t_46 <X> T_10_22.sp4_v_b_11
 (14 13)  (506 365)  (506 365)  routing T_10_22.sp4_r_v_b_40 <X> T_10_22.lc_trk_g3_0
 (17 13)  (509 365)  (509 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (16 14)  (508 366)  (508 366)  routing T_10_22.sp12_v_b_21 <X> T_10_22.lc_trk_g3_5
 (17 14)  (509 366)  (509 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (29 14)  (521 366)  (521 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 366)  (524 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 366)  (526 366)  routing T_10_22.lc_trk_g1_1 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (41 14)  (533 366)  (533 366)  LC_7 Logic Functioning bit
 (43 14)  (535 366)  (535 366)  LC_7 Logic Functioning bit
 (18 15)  (510 367)  (510 367)  routing T_10_22.sp12_v_b_21 <X> T_10_22.lc_trk_g3_5
 (22 15)  (514 367)  (514 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 367)  (517 367)  routing T_10_22.sp4_r_v_b_46 <X> T_10_22.lc_trk_g3_6
 (41 15)  (533 367)  (533 367)  LC_7 Logic Functioning bit
 (43 15)  (535 367)  (535 367)  LC_7 Logic Functioning bit
 (47 15)  (539 367)  (539 367)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_11_22

 (27 0)  (573 352)  (573 352)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 352)  (574 352)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 352)  (575 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 352)  (582 352)  LC_0 Logic Functioning bit
 (39 0)  (585 352)  (585 352)  LC_0 Logic Functioning bit
 (41 0)  (587 352)  (587 352)  LC_0 Logic Functioning bit
 (42 0)  (588 352)  (588 352)  LC_0 Logic Functioning bit
 (44 0)  (590 352)  (590 352)  LC_0 Logic Functioning bit
 (45 0)  (591 352)  (591 352)  LC_0 Logic Functioning bit
 (4 1)  (550 353)  (550 353)  routing T_11_22.sp4_v_t_42 <X> T_11_22.sp4_h_r_0
 (36 1)  (582 353)  (582 353)  LC_0 Logic Functioning bit
 (39 1)  (585 353)  (585 353)  LC_0 Logic Functioning bit
 (41 1)  (587 353)  (587 353)  LC_0 Logic Functioning bit
 (42 1)  (588 353)  (588 353)  LC_0 Logic Functioning bit
 (50 1)  (596 353)  (596 353)  Carry_In_Mux bit 

 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (1 2)  (547 354)  (547 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (573 354)  (573 354)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 354)  (574 354)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 354)  (575 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 354)  (582 354)  LC_1 Logic Functioning bit
 (39 2)  (585 354)  (585 354)  LC_1 Logic Functioning bit
 (41 2)  (587 354)  (587 354)  LC_1 Logic Functioning bit
 (42 2)  (588 354)  (588 354)  LC_1 Logic Functioning bit
 (44 2)  (590 354)  (590 354)  LC_1 Logic Functioning bit
 (45 2)  (591 354)  (591 354)  LC_1 Logic Functioning bit
 (3 3)  (549 355)  (549 355)  routing T_11_22.sp12_v_b_0 <X> T_11_22.sp12_h_l_23
 (19 3)  (565 355)  (565 355)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (36 3)  (582 355)  (582 355)  LC_1 Logic Functioning bit
 (39 3)  (585 355)  (585 355)  LC_1 Logic Functioning bit
 (41 3)  (587 355)  (587 355)  LC_1 Logic Functioning bit
 (42 3)  (588 355)  (588 355)  LC_1 Logic Functioning bit
 (0 4)  (546 356)  (546 356)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_7/cen
 (1 4)  (547 356)  (547 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (557 356)  (557 356)  routing T_11_22.sp4_h_l_46 <X> T_11_22.sp4_v_b_5
 (13 4)  (559 356)  (559 356)  routing T_11_22.sp4_h_l_46 <X> T_11_22.sp4_v_b_5
 (21 4)  (567 356)  (567 356)  routing T_11_22.wire_logic_cluster/lc_3/out <X> T_11_22.lc_trk_g1_3
 (22 4)  (568 356)  (568 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 356)  (571 356)  routing T_11_22.wire_logic_cluster/lc_2/out <X> T_11_22.lc_trk_g1_2
 (27 4)  (573 356)  (573 356)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 356)  (575 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 356)  (582 356)  LC_2 Logic Functioning bit
 (39 4)  (585 356)  (585 356)  LC_2 Logic Functioning bit
 (41 4)  (587 356)  (587 356)  LC_2 Logic Functioning bit
 (42 4)  (588 356)  (588 356)  LC_2 Logic Functioning bit
 (44 4)  (590 356)  (590 356)  LC_2 Logic Functioning bit
 (45 4)  (591 356)  (591 356)  LC_2 Logic Functioning bit
 (0 5)  (546 357)  (546 357)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_7/cen
 (1 5)  (547 357)  (547 357)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_7/cen
 (8 5)  (554 357)  (554 357)  routing T_11_22.sp4_h_l_41 <X> T_11_22.sp4_v_b_4
 (9 5)  (555 357)  (555 357)  routing T_11_22.sp4_h_l_41 <X> T_11_22.sp4_v_b_4
 (12 5)  (558 357)  (558 357)  routing T_11_22.sp4_h_l_46 <X> T_11_22.sp4_v_b_5
 (22 5)  (568 357)  (568 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (576 357)  (576 357)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 357)  (582 357)  LC_2 Logic Functioning bit
 (39 5)  (585 357)  (585 357)  LC_2 Logic Functioning bit
 (41 5)  (587 357)  (587 357)  LC_2 Logic Functioning bit
 (42 5)  (588 357)  (588 357)  LC_2 Logic Functioning bit
 (9 6)  (555 358)  (555 358)  routing T_11_22.sp4_h_r_1 <X> T_11_22.sp4_h_l_41
 (10 6)  (556 358)  (556 358)  routing T_11_22.sp4_h_r_1 <X> T_11_22.sp4_h_l_41
 (16 6)  (562 358)  (562 358)  routing T_11_22.sp4_v_b_5 <X> T_11_22.lc_trk_g1_5
 (17 6)  (563 358)  (563 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (564 358)  (564 358)  routing T_11_22.sp4_v_b_5 <X> T_11_22.lc_trk_g1_5
 (21 6)  (567 358)  (567 358)  routing T_11_22.wire_logic_cluster/lc_7/out <X> T_11_22.lc_trk_g1_7
 (22 6)  (568 358)  (568 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 358)  (571 358)  routing T_11_22.wire_logic_cluster/lc_6/out <X> T_11_22.lc_trk_g1_6
 (27 6)  (573 358)  (573 358)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 358)  (575 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 358)  (582 358)  LC_3 Logic Functioning bit
 (39 6)  (585 358)  (585 358)  LC_3 Logic Functioning bit
 (41 6)  (587 358)  (587 358)  LC_3 Logic Functioning bit
 (42 6)  (588 358)  (588 358)  LC_3 Logic Functioning bit
 (44 6)  (590 358)  (590 358)  LC_3 Logic Functioning bit
 (45 6)  (591 358)  (591 358)  LC_3 Logic Functioning bit
 (8 7)  (554 359)  (554 359)  routing T_11_22.sp4_h_r_10 <X> T_11_22.sp4_v_t_41
 (9 7)  (555 359)  (555 359)  routing T_11_22.sp4_h_r_10 <X> T_11_22.sp4_v_t_41
 (10 7)  (556 359)  (556 359)  routing T_11_22.sp4_h_r_10 <X> T_11_22.sp4_v_t_41
 (22 7)  (568 359)  (568 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (576 359)  (576 359)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 359)  (582 359)  LC_3 Logic Functioning bit
 (39 7)  (585 359)  (585 359)  LC_3 Logic Functioning bit
 (41 7)  (587 359)  (587 359)  LC_3 Logic Functioning bit
 (42 7)  (588 359)  (588 359)  LC_3 Logic Functioning bit
 (27 8)  (573 360)  (573 360)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 360)  (574 360)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 360)  (575 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 360)  (576 360)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 360)  (582 360)  LC_4 Logic Functioning bit
 (39 8)  (585 360)  (585 360)  LC_4 Logic Functioning bit
 (41 8)  (587 360)  (587 360)  LC_4 Logic Functioning bit
 (42 8)  (588 360)  (588 360)  LC_4 Logic Functioning bit
 (44 8)  (590 360)  (590 360)  LC_4 Logic Functioning bit
 (45 8)  (591 360)  (591 360)  LC_4 Logic Functioning bit
 (36 9)  (582 361)  (582 361)  LC_4 Logic Functioning bit
 (39 9)  (585 361)  (585 361)  LC_4 Logic Functioning bit
 (41 9)  (587 361)  (587 361)  LC_4 Logic Functioning bit
 (42 9)  (588 361)  (588 361)  LC_4 Logic Functioning bit
 (27 10)  (573 362)  (573 362)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 362)  (574 362)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 362)  (575 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 362)  (576 362)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 362)  (578 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (582 362)  (582 362)  LC_5 Logic Functioning bit
 (39 10)  (585 362)  (585 362)  LC_5 Logic Functioning bit
 (41 10)  (587 362)  (587 362)  LC_5 Logic Functioning bit
 (42 10)  (588 362)  (588 362)  LC_5 Logic Functioning bit
 (44 10)  (590 362)  (590 362)  LC_5 Logic Functioning bit
 (45 10)  (591 362)  (591 362)  LC_5 Logic Functioning bit
 (36 11)  (582 363)  (582 363)  LC_5 Logic Functioning bit
 (39 11)  (585 363)  (585 363)  LC_5 Logic Functioning bit
 (41 11)  (587 363)  (587 363)  LC_5 Logic Functioning bit
 (42 11)  (588 363)  (588 363)  LC_5 Logic Functioning bit
 (14 12)  (560 364)  (560 364)  routing T_11_22.wire_logic_cluster/lc_0/out <X> T_11_22.lc_trk_g3_0
 (17 12)  (563 364)  (563 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 364)  (564 364)  routing T_11_22.wire_logic_cluster/lc_1/out <X> T_11_22.lc_trk_g3_1
 (21 12)  (567 364)  (567 364)  routing T_11_22.sp4_v_t_14 <X> T_11_22.lc_trk_g3_3
 (22 12)  (568 364)  (568 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 364)  (569 364)  routing T_11_22.sp4_v_t_14 <X> T_11_22.lc_trk_g3_3
 (27 12)  (573 364)  (573 364)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 364)  (576 364)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (582 364)  (582 364)  LC_6 Logic Functioning bit
 (39 12)  (585 364)  (585 364)  LC_6 Logic Functioning bit
 (41 12)  (587 364)  (587 364)  LC_6 Logic Functioning bit
 (42 12)  (588 364)  (588 364)  LC_6 Logic Functioning bit
 (44 12)  (590 364)  (590 364)  LC_6 Logic Functioning bit
 (45 12)  (591 364)  (591 364)  LC_6 Logic Functioning bit
 (17 13)  (563 365)  (563 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (576 365)  (576 365)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 365)  (582 365)  LC_6 Logic Functioning bit
 (39 13)  (585 365)  (585 365)  LC_6 Logic Functioning bit
 (41 13)  (587 365)  (587 365)  LC_6 Logic Functioning bit
 (42 13)  (588 365)  (588 365)  LC_6 Logic Functioning bit
 (1 14)  (547 366)  (547 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 366)  (560 366)  routing T_11_22.wire_logic_cluster/lc_4/out <X> T_11_22.lc_trk_g3_4
 (17 14)  (563 366)  (563 366)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 366)  (564 366)  routing T_11_22.wire_logic_cluster/lc_5/out <X> T_11_22.lc_trk_g3_5
 (27 14)  (573 366)  (573 366)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 366)  (576 366)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (582 366)  (582 366)  LC_7 Logic Functioning bit
 (39 14)  (585 366)  (585 366)  LC_7 Logic Functioning bit
 (41 14)  (587 366)  (587 366)  LC_7 Logic Functioning bit
 (42 14)  (588 366)  (588 366)  LC_7 Logic Functioning bit
 (45 14)  (591 366)  (591 366)  LC_7 Logic Functioning bit
 (0 15)  (546 367)  (546 367)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 367)  (547 367)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_7/s_r
 (17 15)  (563 367)  (563 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (576 367)  (576 367)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 367)  (582 367)  LC_7 Logic Functioning bit
 (39 15)  (585 367)  (585 367)  LC_7 Logic Functioning bit
 (41 15)  (587 367)  (587 367)  LC_7 Logic Functioning bit
 (42 15)  (588 367)  (588 367)  LC_7 Logic Functioning bit


LogicTile_12_22

 (21 0)  (621 352)  (621 352)  routing T_12_22.wire_logic_cluster/lc_3/out <X> T_12_22.lc_trk_g0_3
 (22 0)  (622 352)  (622 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (600 354)  (600 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (1 2)  (601 354)  (601 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (617 354)  (617 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (618 355)  (618 355)  routing T_12_22.sp4_r_v_b_29 <X> T_12_22.lc_trk_g0_5
 (11 6)  (611 358)  (611 358)  routing T_12_22.sp4_h_r_11 <X> T_12_22.sp4_v_t_40
 (13 6)  (613 358)  (613 358)  routing T_12_22.sp4_h_r_11 <X> T_12_22.sp4_v_t_40
 (15 6)  (615 358)  (615 358)  routing T_12_22.top_op_5 <X> T_12_22.lc_trk_g1_5
 (17 6)  (617 358)  (617 358)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (627 358)  (627 358)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 358)  (628 358)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 358)  (629 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 358)  (630 358)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 358)  (631 358)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 358)  (632 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 358)  (634 358)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 358)  (636 358)  LC_3 Logic Functioning bit
 (37 6)  (637 358)  (637 358)  LC_3 Logic Functioning bit
 (38 6)  (638 358)  (638 358)  LC_3 Logic Functioning bit
 (42 6)  (642 358)  (642 358)  LC_3 Logic Functioning bit
 (45 6)  (645 358)  (645 358)  LC_3 Logic Functioning bit
 (47 6)  (647 358)  (647 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (12 7)  (612 359)  (612 359)  routing T_12_22.sp4_h_r_11 <X> T_12_22.sp4_v_t_40
 (18 7)  (618 359)  (618 359)  routing T_12_22.top_op_5 <X> T_12_22.lc_trk_g1_5
 (26 7)  (626 359)  (626 359)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 359)  (628 359)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 359)  (629 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 359)  (632 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 359)  (635 359)  routing T_12_22.lc_trk_g0_3 <X> T_12_22.input_2_3
 (36 7)  (636 359)  (636 359)  LC_3 Logic Functioning bit
 (37 7)  (637 359)  (637 359)  LC_3 Logic Functioning bit
 (42 7)  (642 359)  (642 359)  LC_3 Logic Functioning bit
 (43 7)  (643 359)  (643 359)  LC_3 Logic Functioning bit
 (48 7)  (648 359)  (648 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (621 360)  (621 360)  routing T_12_22.sp4_h_r_35 <X> T_12_22.lc_trk_g2_3
 (22 8)  (622 360)  (622 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 360)  (623 360)  routing T_12_22.sp4_h_r_35 <X> T_12_22.lc_trk_g2_3
 (24 8)  (624 360)  (624 360)  routing T_12_22.sp4_h_r_35 <X> T_12_22.lc_trk_g2_3
 (25 8)  (625 360)  (625 360)  routing T_12_22.sp4_h_r_34 <X> T_12_22.lc_trk_g2_2
 (26 8)  (626 360)  (626 360)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 360)  (628 360)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 360)  (629 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 360)  (631 360)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 360)  (632 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 360)  (633 360)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 360)  (635 360)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.input_2_4
 (36 8)  (636 360)  (636 360)  LC_4 Logic Functioning bit
 (37 8)  (637 360)  (637 360)  LC_4 Logic Functioning bit
 (38 8)  (638 360)  (638 360)  LC_4 Logic Functioning bit
 (42 8)  (642 360)  (642 360)  LC_4 Logic Functioning bit
 (45 8)  (645 360)  (645 360)  LC_4 Logic Functioning bit
 (47 8)  (647 360)  (647 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (622 361)  (622 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 361)  (623 361)  routing T_12_22.sp4_h_r_34 <X> T_12_22.lc_trk_g2_2
 (24 9)  (624 361)  (624 361)  routing T_12_22.sp4_h_r_34 <X> T_12_22.lc_trk_g2_2
 (27 9)  (627 361)  (627 361)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 361)  (628 361)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 361)  (629 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 361)  (630 361)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 361)  (631 361)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 361)  (632 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 361)  (633 361)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.input_2_4
 (36 9)  (636 361)  (636 361)  LC_4 Logic Functioning bit
 (37 9)  (637 361)  (637 361)  LC_4 Logic Functioning bit
 (42 9)  (642 361)  (642 361)  LC_4 Logic Functioning bit
 (43 9)  (643 361)  (643 361)  LC_4 Logic Functioning bit
 (53 9)  (653 361)  (653 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (614 362)  (614 362)  routing T_12_22.wire_logic_cluster/lc_4/out <X> T_12_22.lc_trk_g2_4
 (21 10)  (621 362)  (621 362)  routing T_12_22.wire_logic_cluster/lc_7/out <X> T_12_22.lc_trk_g2_7
 (22 10)  (622 362)  (622 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 11)  (617 363)  (617 363)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (8 13)  (608 365)  (608 365)  routing T_12_22.sp4_h_r_10 <X> T_12_22.sp4_v_b_10
 (6 14)  (606 366)  (606 366)  routing T_12_22.sp4_v_b_6 <X> T_12_22.sp4_v_t_44
 (15 14)  (615 366)  (615 366)  routing T_12_22.tnl_op_5 <X> T_12_22.lc_trk_g3_5
 (17 14)  (617 366)  (617 366)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (626 366)  (626 366)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 366)  (627 366)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 366)  (628 366)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 366)  (629 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 366)  (630 366)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 366)  (632 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 366)  (633 366)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 366)  (635 366)  routing T_12_22.lc_trk_g0_5 <X> T_12_22.input_2_7
 (36 14)  (636 366)  (636 366)  LC_7 Logic Functioning bit
 (41 14)  (641 366)  (641 366)  LC_7 Logic Functioning bit
 (43 14)  (643 366)  (643 366)  LC_7 Logic Functioning bit
 (45 14)  (645 366)  (645 366)  LC_7 Logic Functioning bit
 (52 14)  (652 366)  (652 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (605 367)  (605 367)  routing T_12_22.sp4_v_b_6 <X> T_12_22.sp4_v_t_44
 (13 15)  (613 367)  (613 367)  routing T_12_22.sp4_v_b_6 <X> T_12_22.sp4_h_l_46
 (18 15)  (618 367)  (618 367)  routing T_12_22.tnl_op_5 <X> T_12_22.lc_trk_g3_5
 (26 15)  (626 367)  (626 367)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 367)  (628 367)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 367)  (629 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 367)  (631 367)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 367)  (632 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (636 367)  (636 367)  LC_7 Logic Functioning bit
 (40 15)  (640 367)  (640 367)  LC_7 Logic Functioning bit
 (42 15)  (642 367)  (642 367)  LC_7 Logic Functioning bit


LogicTile_13_22

 (4 0)  (658 352)  (658 352)  routing T_13_22.sp4_h_l_37 <X> T_13_22.sp4_v_b_0
 (14 0)  (668 352)  (668 352)  routing T_13_22.sp4_h_l_5 <X> T_13_22.lc_trk_g0_0
 (17 0)  (671 352)  (671 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 352)  (672 352)  routing T_13_22.wire_logic_cluster/lc_1/out <X> T_13_22.lc_trk_g0_1
 (21 0)  (675 352)  (675 352)  routing T_13_22.wire_logic_cluster/lc_3/out <X> T_13_22.lc_trk_g0_3
 (22 0)  (676 352)  (676 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 352)  (679 352)  routing T_13_22.sp4_v_b_2 <X> T_13_22.lc_trk_g0_2
 (29 0)  (683 352)  (683 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 352)  (688 352)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 352)  (690 352)  LC_0 Logic Functioning bit
 (38 0)  (692 352)  (692 352)  LC_0 Logic Functioning bit
 (43 0)  (697 352)  (697 352)  LC_0 Logic Functioning bit
 (5 1)  (659 353)  (659 353)  routing T_13_22.sp4_h_l_37 <X> T_13_22.sp4_v_b_0
 (14 1)  (668 353)  (668 353)  routing T_13_22.sp4_h_l_5 <X> T_13_22.lc_trk_g0_0
 (15 1)  (669 353)  (669 353)  routing T_13_22.sp4_h_l_5 <X> T_13_22.lc_trk_g0_0
 (16 1)  (670 353)  (670 353)  routing T_13_22.sp4_h_l_5 <X> T_13_22.lc_trk_g0_0
 (17 1)  (671 353)  (671 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (676 353)  (676 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 353)  (677 353)  routing T_13_22.sp4_v_b_2 <X> T_13_22.lc_trk_g0_2
 (27 1)  (681 353)  (681 353)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 353)  (682 353)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 353)  (683 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 353)  (686 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 353)  (690 353)  LC_0 Logic Functioning bit
 (38 1)  (692 353)  (692 353)  LC_0 Logic Functioning bit
 (41 1)  (695 353)  (695 353)  LC_0 Logic Functioning bit
 (43 1)  (697 353)  (697 353)  LC_0 Logic Functioning bit
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (659 354)  (659 354)  routing T_13_22.sp4_h_r_9 <X> T_13_22.sp4_h_l_37
 (16 2)  (670 354)  (670 354)  routing T_13_22.sp4_v_b_5 <X> T_13_22.lc_trk_g0_5
 (17 2)  (671 354)  (671 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (672 354)  (672 354)  routing T_13_22.sp4_v_b_5 <X> T_13_22.lc_trk_g0_5
 (26 2)  (680 354)  (680 354)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 354)  (685 354)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 354)  (687 354)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 354)  (688 354)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 354)  (690 354)  LC_1 Logic Functioning bit
 (37 2)  (691 354)  (691 354)  LC_1 Logic Functioning bit
 (38 2)  (692 354)  (692 354)  LC_1 Logic Functioning bit
 (41 2)  (695 354)  (695 354)  LC_1 Logic Functioning bit
 (42 2)  (696 354)  (696 354)  LC_1 Logic Functioning bit
 (43 2)  (697 354)  (697 354)  LC_1 Logic Functioning bit
 (45 2)  (699 354)  (699 354)  LC_1 Logic Functioning bit
 (50 2)  (704 354)  (704 354)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (658 355)  (658 355)  routing T_13_22.sp4_h_r_9 <X> T_13_22.sp4_h_l_37
 (14 3)  (668 355)  (668 355)  routing T_13_22.sp4_h_r_4 <X> T_13_22.lc_trk_g0_4
 (15 3)  (669 355)  (669 355)  routing T_13_22.sp4_h_r_4 <X> T_13_22.lc_trk_g0_4
 (16 3)  (670 355)  (670 355)  routing T_13_22.sp4_h_r_4 <X> T_13_22.lc_trk_g0_4
 (17 3)  (671 355)  (671 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (680 355)  (680 355)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 355)  (681 355)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 355)  (682 355)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 355)  (683 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 355)  (684 355)  routing T_13_22.lc_trk_g0_2 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 355)  (685 355)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 355)  (690 355)  LC_1 Logic Functioning bit
 (37 3)  (691 355)  (691 355)  LC_1 Logic Functioning bit
 (38 3)  (692 355)  (692 355)  LC_1 Logic Functioning bit
 (39 3)  (693 355)  (693 355)  LC_1 Logic Functioning bit
 (41 3)  (695 355)  (695 355)  LC_1 Logic Functioning bit
 (42 3)  (696 355)  (696 355)  LC_1 Logic Functioning bit
 (43 3)  (697 355)  (697 355)  LC_1 Logic Functioning bit
 (47 3)  (701 355)  (701 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (705 355)  (705 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (654 356)  (654 356)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (1 4)  (655 356)  (655 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (659 356)  (659 356)  routing T_13_22.sp4_v_b_9 <X> T_13_22.sp4_h_r_3
 (21 4)  (675 356)  (675 356)  routing T_13_22.sp4_h_r_11 <X> T_13_22.lc_trk_g1_3
 (22 4)  (676 356)  (676 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 356)  (677 356)  routing T_13_22.sp4_h_r_11 <X> T_13_22.lc_trk_g1_3
 (24 4)  (678 356)  (678 356)  routing T_13_22.sp4_h_r_11 <X> T_13_22.lc_trk_g1_3
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 356)  (688 356)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 356)  (690 356)  LC_2 Logic Functioning bit
 (38 4)  (692 356)  (692 356)  LC_2 Logic Functioning bit
 (43 4)  (697 356)  (697 356)  LC_2 Logic Functioning bit
 (1 5)  (655 357)  (655 357)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (4 5)  (658 357)  (658 357)  routing T_13_22.sp4_v_b_9 <X> T_13_22.sp4_h_r_3
 (6 5)  (660 357)  (660 357)  routing T_13_22.sp4_v_b_9 <X> T_13_22.sp4_h_r_3
 (10 5)  (664 357)  (664 357)  routing T_13_22.sp4_h_r_11 <X> T_13_22.sp4_v_b_4
 (14 5)  (668 357)  (668 357)  routing T_13_22.sp4_h_r_0 <X> T_13_22.lc_trk_g1_0
 (15 5)  (669 357)  (669 357)  routing T_13_22.sp4_h_r_0 <X> T_13_22.lc_trk_g1_0
 (16 5)  (670 357)  (670 357)  routing T_13_22.sp4_h_r_0 <X> T_13_22.lc_trk_g1_0
 (17 5)  (671 357)  (671 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (27 5)  (681 357)  (681 357)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 357)  (682 357)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 357)  (684 357)  routing T_13_22.lc_trk_g0_3 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 357)  (686 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (690 357)  (690 357)  LC_2 Logic Functioning bit
 (38 5)  (692 357)  (692 357)  LC_2 Logic Functioning bit
 (41 5)  (695 357)  (695 357)  LC_2 Logic Functioning bit
 (43 5)  (697 357)  (697 357)  LC_2 Logic Functioning bit
 (15 6)  (669 358)  (669 358)  routing T_13_22.sp4_h_r_13 <X> T_13_22.lc_trk_g1_5
 (16 6)  (670 358)  (670 358)  routing T_13_22.sp4_h_r_13 <X> T_13_22.lc_trk_g1_5
 (17 6)  (671 358)  (671 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (672 358)  (672 358)  routing T_13_22.sp4_h_r_13 <X> T_13_22.lc_trk_g1_5
 (27 6)  (681 358)  (681 358)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 358)  (682 358)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 358)  (683 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 358)  (684 358)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 358)  (685 358)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 358)  (690 358)  LC_3 Logic Functioning bit
 (37 6)  (691 358)  (691 358)  LC_3 Logic Functioning bit
 (38 6)  (692 358)  (692 358)  LC_3 Logic Functioning bit
 (41 6)  (695 358)  (695 358)  LC_3 Logic Functioning bit
 (42 6)  (696 358)  (696 358)  LC_3 Logic Functioning bit
 (43 6)  (697 358)  (697 358)  LC_3 Logic Functioning bit
 (45 6)  (699 358)  (699 358)  LC_3 Logic Functioning bit
 (46 6)  (700 358)  (700 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (704 358)  (704 358)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (681 359)  (681 359)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 359)  (682 359)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 359)  (683 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 359)  (690 359)  LC_3 Logic Functioning bit
 (37 7)  (691 359)  (691 359)  LC_3 Logic Functioning bit
 (38 7)  (692 359)  (692 359)  LC_3 Logic Functioning bit
 (39 7)  (693 359)  (693 359)  LC_3 Logic Functioning bit
 (41 7)  (695 359)  (695 359)  LC_3 Logic Functioning bit
 (42 7)  (696 359)  (696 359)  LC_3 Logic Functioning bit
 (43 7)  (697 359)  (697 359)  LC_3 Logic Functioning bit
 (48 7)  (702 359)  (702 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (679 360)  (679 360)  routing T_13_22.sp4_v_b_26 <X> T_13_22.lc_trk_g2_2
 (22 9)  (676 361)  (676 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (677 361)  (677 361)  routing T_13_22.sp4_v_b_26 <X> T_13_22.lc_trk_g2_2
 (15 10)  (669 362)  (669 362)  routing T_13_22.sp4_h_l_24 <X> T_13_22.lc_trk_g2_5
 (16 10)  (670 362)  (670 362)  routing T_13_22.sp4_h_l_24 <X> T_13_22.lc_trk_g2_5
 (17 10)  (671 362)  (671 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 362)  (672 362)  routing T_13_22.sp4_h_l_24 <X> T_13_22.lc_trk_g2_5
 (27 10)  (681 362)  (681 362)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 362)  (682 362)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 362)  (683 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 362)  (688 362)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 362)  (689 362)  routing T_13_22.lc_trk_g0_5 <X> T_13_22.input_2_5
 (36 10)  (690 362)  (690 362)  LC_5 Logic Functioning bit
 (26 11)  (680 363)  (680 363)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 363)  (681 363)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 363)  (682 363)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 363)  (684 363)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 363)  (685 363)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 363)  (686 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (690 363)  (690 363)  LC_5 Logic Functioning bit
 (37 11)  (691 363)  (691 363)  LC_5 Logic Functioning bit
 (38 11)  (692 363)  (692 363)  LC_5 Logic Functioning bit
 (3 12)  (657 364)  (657 364)  routing T_13_22.sp12_v_t_22 <X> T_13_22.sp12_h_r_1
 (8 12)  (662 364)  (662 364)  routing T_13_22.sp4_v_b_10 <X> T_13_22.sp4_h_r_10
 (9 12)  (663 364)  (663 364)  routing T_13_22.sp4_v_b_10 <X> T_13_22.sp4_h_r_10
 (17 12)  (671 364)  (671 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (676 364)  (676 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (682 364)  (682 364)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 364)  (683 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 364)  (684 364)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 364)  (688 364)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 364)  (690 364)  LC_6 Logic Functioning bit
 (38 12)  (692 364)  (692 364)  LC_6 Logic Functioning bit
 (43 12)  (697 364)  (697 364)  LC_6 Logic Functioning bit
 (17 13)  (671 365)  (671 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (672 365)  (672 365)  routing T_13_22.sp4_r_v_b_41 <X> T_13_22.lc_trk_g3_1
 (22 13)  (676 365)  (676 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (679 365)  (679 365)  routing T_13_22.sp4_r_v_b_42 <X> T_13_22.lc_trk_g3_2
 (27 13)  (681 365)  (681 365)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 365)  (682 365)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 365)  (683 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 365)  (686 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (690 365)  (690 365)  LC_6 Logic Functioning bit
 (38 13)  (692 365)  (692 365)  LC_6 Logic Functioning bit
 (41 13)  (695 365)  (695 365)  LC_6 Logic Functioning bit
 (43 13)  (697 365)  (697 365)  LC_6 Logic Functioning bit
 (46 13)  (700 365)  (700 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 366)  (671 366)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 366)  (672 366)  routing T_13_22.wire_logic_cluster/lc_5/out <X> T_13_22.lc_trk_g3_5
 (22 14)  (676 366)  (676 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 366)  (677 366)  routing T_13_22.sp4_h_r_31 <X> T_13_22.lc_trk_g3_7
 (24 14)  (678 366)  (678 366)  routing T_13_22.sp4_h_r_31 <X> T_13_22.lc_trk_g3_7
 (25 14)  (679 366)  (679 366)  routing T_13_22.sp4_v_b_30 <X> T_13_22.lc_trk_g3_6
 (0 15)  (654 367)  (654 367)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 367)  (655 367)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (21 15)  (675 367)  (675 367)  routing T_13_22.sp4_h_r_31 <X> T_13_22.lc_trk_g3_7
 (22 15)  (676 367)  (676 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (677 367)  (677 367)  routing T_13_22.sp4_v_b_30 <X> T_13_22.lc_trk_g3_6


LogicTile_14_22

 (17 0)  (725 352)  (725 352)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (726 352)  (726 352)  routing T_14_22.bnr_op_1 <X> T_14_22.lc_trk_g0_1
 (22 0)  (730 352)  (730 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (731 352)  (731 352)  routing T_14_22.sp12_h_r_11 <X> T_14_22.lc_trk_g0_3
 (26 0)  (734 352)  (734 352)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 352)  (737 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 352)  (738 352)  routing T_14_22.lc_trk_g0_5 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 352)  (742 352)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 352)  (743 352)  routing T_14_22.lc_trk_g0_4 <X> T_14_22.input_2_0
 (36 0)  (744 352)  (744 352)  LC_0 Logic Functioning bit
 (37 0)  (745 352)  (745 352)  LC_0 Logic Functioning bit
 (39 0)  (747 352)  (747 352)  LC_0 Logic Functioning bit
 (43 0)  (751 352)  (751 352)  LC_0 Logic Functioning bit
 (45 0)  (753 352)  (753 352)  LC_0 Logic Functioning bit
 (51 0)  (759 352)  (759 352)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (18 1)  (726 353)  (726 353)  routing T_14_22.bnr_op_1 <X> T_14_22.lc_trk_g0_1
 (27 1)  (735 353)  (735 353)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 353)  (736 353)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 353)  (737 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 353)  (740 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (744 353)  (744 353)  LC_0 Logic Functioning bit
 (37 1)  (745 353)  (745 353)  LC_0 Logic Functioning bit
 (38 1)  (746 353)  (746 353)  LC_0 Logic Functioning bit
 (39 1)  (747 353)  (747 353)  LC_0 Logic Functioning bit
 (51 1)  (759 353)  (759 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (1 2)  (709 354)  (709 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (713 354)  (713 354)  routing T_14_22.sp4_h_r_9 <X> T_14_22.sp4_h_l_37
 (6 2)  (714 354)  (714 354)  routing T_14_22.sp4_h_l_42 <X> T_14_22.sp4_v_t_37
 (16 2)  (724 354)  (724 354)  routing T_14_22.sp4_v_b_5 <X> T_14_22.lc_trk_g0_5
 (17 2)  (725 354)  (725 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (726 354)  (726 354)  routing T_14_22.sp4_v_b_5 <X> T_14_22.lc_trk_g0_5
 (26 2)  (734 354)  (734 354)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 354)  (735 354)  routing T_14_22.lc_trk_g1_1 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 354)  (737 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 354)  (740 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 354)  (741 354)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 354)  (742 354)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 354)  (744 354)  LC_1 Logic Functioning bit
 (37 2)  (745 354)  (745 354)  LC_1 Logic Functioning bit
 (38 2)  (746 354)  (746 354)  LC_1 Logic Functioning bit
 (39 2)  (747 354)  (747 354)  LC_1 Logic Functioning bit
 (42 2)  (750 354)  (750 354)  LC_1 Logic Functioning bit
 (43 2)  (751 354)  (751 354)  LC_1 Logic Functioning bit
 (45 2)  (753 354)  (753 354)  LC_1 Logic Functioning bit
 (4 3)  (712 355)  (712 355)  routing T_14_22.sp4_h_r_9 <X> T_14_22.sp4_h_l_37
 (14 3)  (722 355)  (722 355)  routing T_14_22.top_op_4 <X> T_14_22.lc_trk_g0_4
 (15 3)  (723 355)  (723 355)  routing T_14_22.top_op_4 <X> T_14_22.lc_trk_g0_4
 (17 3)  (725 355)  (725 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (730 355)  (730 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 355)  (733 355)  routing T_14_22.sp4_r_v_b_30 <X> T_14_22.lc_trk_g0_6
 (26 3)  (734 355)  (734 355)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 355)  (735 355)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 355)  (737 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 355)  (740 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (743 355)  (743 355)  routing T_14_22.lc_trk_g0_3 <X> T_14_22.input_2_1
 (37 3)  (745 355)  (745 355)  LC_1 Logic Functioning bit
 (38 3)  (746 355)  (746 355)  LC_1 Logic Functioning bit
 (39 3)  (747 355)  (747 355)  LC_1 Logic Functioning bit
 (42 3)  (750 355)  (750 355)  LC_1 Logic Functioning bit
 (51 3)  (759 355)  (759 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (8 4)  (716 356)  (716 356)  routing T_14_22.sp4_v_b_10 <X> T_14_22.sp4_h_r_4
 (9 4)  (717 356)  (717 356)  routing T_14_22.sp4_v_b_10 <X> T_14_22.sp4_h_r_4
 (10 4)  (718 356)  (718 356)  routing T_14_22.sp4_v_b_10 <X> T_14_22.sp4_h_r_4
 (11 4)  (719 356)  (719 356)  routing T_14_22.sp4_h_l_46 <X> T_14_22.sp4_v_b_5
 (13 4)  (721 356)  (721 356)  routing T_14_22.sp4_h_l_46 <X> T_14_22.sp4_v_b_5
 (14 4)  (722 356)  (722 356)  routing T_14_22.wire_logic_cluster/lc_0/out <X> T_14_22.lc_trk_g1_0
 (15 4)  (723 356)  (723 356)  routing T_14_22.sp4_h_r_1 <X> T_14_22.lc_trk_g1_1
 (16 4)  (724 356)  (724 356)  routing T_14_22.sp4_h_r_1 <X> T_14_22.lc_trk_g1_1
 (17 4)  (725 356)  (725 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (733 356)  (733 356)  routing T_14_22.sp4_h_r_10 <X> T_14_22.lc_trk_g1_2
 (26 4)  (734 356)  (734 356)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 356)  (735 356)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 356)  (736 356)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 356)  (737 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 356)  (740 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 356)  (742 356)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 356)  (743 356)  routing T_14_22.lc_trk_g0_4 <X> T_14_22.input_2_2
 (36 4)  (744 356)  (744 356)  LC_2 Logic Functioning bit
 (41 4)  (749 356)  (749 356)  LC_2 Logic Functioning bit
 (43 4)  (751 356)  (751 356)  LC_2 Logic Functioning bit
 (45 4)  (753 356)  (753 356)  LC_2 Logic Functioning bit
 (46 4)  (754 356)  (754 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (12 5)  (720 357)  (720 357)  routing T_14_22.sp4_h_l_46 <X> T_14_22.sp4_v_b_5
 (17 5)  (725 357)  (725 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (726 357)  (726 357)  routing T_14_22.sp4_h_r_1 <X> T_14_22.lc_trk_g1_1
 (22 5)  (730 357)  (730 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 357)  (731 357)  routing T_14_22.sp4_h_r_10 <X> T_14_22.lc_trk_g1_2
 (24 5)  (732 357)  (732 357)  routing T_14_22.sp4_h_r_10 <X> T_14_22.lc_trk_g1_2
 (27 5)  (735 357)  (735 357)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 357)  (736 357)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 357)  (737 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 357)  (738 357)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 357)  (739 357)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 357)  (740 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (745 357)  (745 357)  LC_2 Logic Functioning bit
 (41 5)  (749 357)  (749 357)  LC_2 Logic Functioning bit
 (43 5)  (751 357)  (751 357)  LC_2 Logic Functioning bit
 (47 5)  (755 357)  (755 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (723 358)  (723 358)  routing T_14_22.top_op_5 <X> T_14_22.lc_trk_g1_5
 (17 6)  (725 358)  (725 358)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (733 358)  (733 358)  routing T_14_22.sp4_v_t_3 <X> T_14_22.lc_trk_g1_6
 (9 7)  (717 359)  (717 359)  routing T_14_22.sp4_v_b_4 <X> T_14_22.sp4_v_t_41
 (15 7)  (723 359)  (723 359)  routing T_14_22.bot_op_4 <X> T_14_22.lc_trk_g1_4
 (17 7)  (725 359)  (725 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (726 359)  (726 359)  routing T_14_22.top_op_5 <X> T_14_22.lc_trk_g1_5
 (22 7)  (730 359)  (730 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (731 359)  (731 359)  routing T_14_22.sp4_v_t_3 <X> T_14_22.lc_trk_g1_6
 (25 7)  (733 359)  (733 359)  routing T_14_22.sp4_v_t_3 <X> T_14_22.lc_trk_g1_6
 (15 8)  (723 360)  (723 360)  routing T_14_22.tnl_op_1 <X> T_14_22.lc_trk_g2_1
 (17 8)  (725 360)  (725 360)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (27 8)  (735 360)  (735 360)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 360)  (736 360)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 360)  (738 360)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 360)  (739 360)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 360)  (742 360)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 360)  (743 360)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.input_2_4
 (37 8)  (745 360)  (745 360)  LC_4 Logic Functioning bit
 (38 8)  (746 360)  (746 360)  LC_4 Logic Functioning bit
 (39 8)  (747 360)  (747 360)  LC_4 Logic Functioning bit
 (18 9)  (726 361)  (726 361)  routing T_14_22.tnl_op_1 <X> T_14_22.lc_trk_g2_1
 (30 9)  (738 361)  (738 361)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 361)  (740 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (742 361)  (742 361)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.input_2_4
 (37 9)  (745 361)  (745 361)  LC_4 Logic Functioning bit
 (38 9)  (746 361)  (746 361)  LC_4 Logic Functioning bit
 (39 9)  (747 361)  (747 361)  LC_4 Logic Functioning bit
 (10 10)  (718 362)  (718 362)  routing T_14_22.sp4_v_b_2 <X> T_14_22.sp4_h_l_42
 (25 10)  (733 362)  (733 362)  routing T_14_22.wire_logic_cluster/lc_6/out <X> T_14_22.lc_trk_g2_6
 (26 10)  (734 362)  (734 362)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 362)  (736 362)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 362)  (737 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 362)  (738 362)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 362)  (739 362)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 362)  (740 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 362)  (744 362)  LC_5 Logic Functioning bit
 (37 10)  (745 362)  (745 362)  LC_5 Logic Functioning bit
 (38 10)  (746 362)  (746 362)  LC_5 Logic Functioning bit
 (41 10)  (749 362)  (749 362)  LC_5 Logic Functioning bit
 (43 10)  (751 362)  (751 362)  LC_5 Logic Functioning bit
 (14 11)  (722 363)  (722 363)  routing T_14_22.tnl_op_4 <X> T_14_22.lc_trk_g2_4
 (15 11)  (723 363)  (723 363)  routing T_14_22.tnl_op_4 <X> T_14_22.lc_trk_g2_4
 (17 11)  (725 363)  (725 363)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (730 363)  (730 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (735 363)  (735 363)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 363)  (736 363)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 363)  (737 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 363)  (739 363)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 363)  (740 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (744 363)  (744 363)  LC_5 Logic Functioning bit
 (37 11)  (745 363)  (745 363)  LC_5 Logic Functioning bit
 (38 11)  (746 363)  (746 363)  LC_5 Logic Functioning bit
 (41 11)  (749 363)  (749 363)  LC_5 Logic Functioning bit
 (42 11)  (750 363)  (750 363)  LC_5 Logic Functioning bit
 (8 12)  (716 364)  (716 364)  routing T_14_22.sp4_h_l_47 <X> T_14_22.sp4_h_r_10
 (17 12)  (725 364)  (725 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 364)  (726 364)  routing T_14_22.wire_logic_cluster/lc_1/out <X> T_14_22.lc_trk_g3_1
 (25 12)  (733 364)  (733 364)  routing T_14_22.wire_logic_cluster/lc_2/out <X> T_14_22.lc_trk_g3_2
 (26 12)  (734 364)  (734 364)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 364)  (736 364)  routing T_14_22.lc_trk_g2_1 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 364)  (737 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 364)  (740 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 364)  (742 364)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 364)  (743 364)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_6
 (36 12)  (744 364)  (744 364)  LC_6 Logic Functioning bit
 (38 12)  (746 364)  (746 364)  LC_6 Logic Functioning bit
 (42 12)  (750 364)  (750 364)  LC_6 Logic Functioning bit
 (43 12)  (751 364)  (751 364)  LC_6 Logic Functioning bit
 (45 12)  (753 364)  (753 364)  LC_6 Logic Functioning bit
 (52 12)  (760 364)  (760 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (730 365)  (730 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (735 365)  (735 365)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 365)  (736 365)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 365)  (737 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 365)  (739 365)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 365)  (740 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 365)  (741 365)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_6
 (35 13)  (743 365)  (743 365)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_6
 (42 13)  (750 365)  (750 365)  LC_6 Logic Functioning bit
 (43 13)  (751 365)  (751 365)  LC_6 Logic Functioning bit
 (14 14)  (722 366)  (722 366)  routing T_14_22.sp4_v_b_36 <X> T_14_22.lc_trk_g3_4
 (15 14)  (723 366)  (723 366)  routing T_14_22.sp4_h_l_24 <X> T_14_22.lc_trk_g3_5
 (16 14)  (724 366)  (724 366)  routing T_14_22.sp4_h_l_24 <X> T_14_22.lc_trk_g3_5
 (17 14)  (725 366)  (725 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 366)  (726 366)  routing T_14_22.sp4_h_l_24 <X> T_14_22.lc_trk_g3_5
 (26 14)  (734 366)  (734 366)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 366)  (735 366)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 366)  (737 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 366)  (738 366)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (35 14)  (743 366)  (743 366)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_7
 (14 15)  (722 367)  (722 367)  routing T_14_22.sp4_v_b_36 <X> T_14_22.lc_trk_g3_4
 (16 15)  (724 367)  (724 367)  routing T_14_22.sp4_v_b_36 <X> T_14_22.lc_trk_g3_4
 (17 15)  (725 367)  (725 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (730 367)  (730 367)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 367)  (732 367)  routing T_14_22.tnl_op_6 <X> T_14_22.lc_trk_g3_6
 (25 15)  (733 367)  (733 367)  routing T_14_22.tnl_op_6 <X> T_14_22.lc_trk_g3_6
 (27 15)  (735 367)  (735 367)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 367)  (737 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 367)  (740 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (741 367)  (741 367)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_7
 (34 15)  (742 367)  (742 367)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_7
 (35 15)  (743 367)  (743 367)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_7
 (36 15)  (744 367)  (744 367)  LC_7 Logic Functioning bit
 (43 15)  (751 367)  (751 367)  LC_7 Logic Functioning bit


LogicTile_15_22

 (9 0)  (771 352)  (771 352)  routing T_15_22.sp4_v_t_36 <X> T_15_22.sp4_h_r_1
 (22 0)  (784 352)  (784 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (785 352)  (785 352)  routing T_15_22.sp4_h_r_3 <X> T_15_22.lc_trk_g0_3
 (24 0)  (786 352)  (786 352)  routing T_15_22.sp4_h_r_3 <X> T_15_22.lc_trk_g0_3
 (12 1)  (774 353)  (774 353)  routing T_15_22.sp4_h_r_2 <X> T_15_22.sp4_v_b_2
 (14 1)  (776 353)  (776 353)  routing T_15_22.top_op_0 <X> T_15_22.lc_trk_g0_0
 (15 1)  (777 353)  (777 353)  routing T_15_22.top_op_0 <X> T_15_22.lc_trk_g0_0
 (17 1)  (779 353)  (779 353)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (783 353)  (783 353)  routing T_15_22.sp4_h_r_3 <X> T_15_22.lc_trk_g0_3
 (22 1)  (784 353)  (784 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (774 354)  (774 354)  routing T_15_22.sp4_h_r_11 <X> T_15_22.sp4_h_l_39
 (21 2)  (783 354)  (783 354)  routing T_15_22.bnr_op_7 <X> T_15_22.lc_trk_g0_7
 (22 2)  (784 354)  (784 354)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (788 354)  (788 354)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 354)  (791 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 354)  (793 354)  routing T_15_22.lc_trk_g0_4 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (797 354)  (797 354)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.input_2_1
 (36 2)  (798 354)  (798 354)  LC_1 Logic Functioning bit
 (37 2)  (799 354)  (799 354)  LC_1 Logic Functioning bit
 (38 2)  (800 354)  (800 354)  LC_1 Logic Functioning bit
 (41 2)  (803 354)  (803 354)  LC_1 Logic Functioning bit
 (43 2)  (805 354)  (805 354)  LC_1 Logic Functioning bit
 (45 2)  (807 354)  (807 354)  LC_1 Logic Functioning bit
 (52 2)  (814 354)  (814 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (13 3)  (775 355)  (775 355)  routing T_15_22.sp4_h_r_11 <X> T_15_22.sp4_h_l_39
 (14 3)  (776 355)  (776 355)  routing T_15_22.sp4_h_r_4 <X> T_15_22.lc_trk_g0_4
 (15 3)  (777 355)  (777 355)  routing T_15_22.sp4_h_r_4 <X> T_15_22.lc_trk_g0_4
 (16 3)  (778 355)  (778 355)  routing T_15_22.sp4_h_r_4 <X> T_15_22.lc_trk_g0_4
 (17 3)  (779 355)  (779 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (783 355)  (783 355)  routing T_15_22.bnr_op_7 <X> T_15_22.lc_trk_g0_7
 (26 3)  (788 355)  (788 355)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 355)  (791 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 355)  (794 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (795 355)  (795 355)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.input_2_1
 (36 3)  (798 355)  (798 355)  LC_1 Logic Functioning bit
 (37 3)  (799 355)  (799 355)  LC_1 Logic Functioning bit
 (38 3)  (800 355)  (800 355)  LC_1 Logic Functioning bit
 (39 3)  (801 355)  (801 355)  LC_1 Logic Functioning bit
 (40 3)  (802 355)  (802 355)  LC_1 Logic Functioning bit
 (41 3)  (803 355)  (803 355)  LC_1 Logic Functioning bit
 (42 3)  (804 355)  (804 355)  LC_1 Logic Functioning bit
 (43 3)  (805 355)  (805 355)  LC_1 Logic Functioning bit
 (51 3)  (813 355)  (813 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (763 356)  (763 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (11 4)  (773 356)  (773 356)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_b_5
 (13 4)  (775 356)  (775 356)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_b_5
 (26 4)  (788 356)  (788 356)  routing T_15_22.lc_trk_g0_4 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 356)  (789 356)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 356)  (790 356)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 356)  (792 356)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 356)  (795 356)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 356)  (796 356)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 356)  (797 356)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.input_2_2
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (37 4)  (799 356)  (799 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (39 4)  (801 356)  (801 356)  LC_2 Logic Functioning bit
 (41 4)  (803 356)  (803 356)  LC_2 Logic Functioning bit
 (42 4)  (804 356)  (804 356)  LC_2 Logic Functioning bit
 (43 4)  (805 356)  (805 356)  LC_2 Logic Functioning bit
 (45 4)  (807 356)  (807 356)  LC_2 Logic Functioning bit
 (46 4)  (808 356)  (808 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (814 356)  (814 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (763 357)  (763 357)  routing T_15_22.lc_trk_g0_2 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (10 5)  (772 357)  (772 357)  routing T_15_22.sp4_h_r_11 <X> T_15_22.sp4_v_b_4
 (12 5)  (774 357)  (774 357)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_b_5
 (22 5)  (784 357)  (784 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (785 357)  (785 357)  routing T_15_22.sp4_h_r_2 <X> T_15_22.lc_trk_g1_2
 (24 5)  (786 357)  (786 357)  routing T_15_22.sp4_h_r_2 <X> T_15_22.lc_trk_g1_2
 (25 5)  (787 357)  (787 357)  routing T_15_22.sp4_h_r_2 <X> T_15_22.lc_trk_g1_2
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 357)  (792 357)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 357)  (794 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (795 357)  (795 357)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.input_2_2
 (36 5)  (798 357)  (798 357)  LC_2 Logic Functioning bit
 (37 5)  (799 357)  (799 357)  LC_2 Logic Functioning bit
 (38 5)  (800 357)  (800 357)  LC_2 Logic Functioning bit
 (39 5)  (801 357)  (801 357)  LC_2 Logic Functioning bit
 (42 5)  (804 357)  (804 357)  LC_2 Logic Functioning bit
 (43 5)  (805 357)  (805 357)  LC_2 Logic Functioning bit
 (13 6)  (775 358)  (775 358)  routing T_15_22.sp4_v_b_5 <X> T_15_22.sp4_v_t_40
 (11 8)  (773 360)  (773 360)  routing T_15_22.sp4_h_l_39 <X> T_15_22.sp4_v_b_8
 (13 8)  (775 360)  (775 360)  routing T_15_22.sp4_h_l_39 <X> T_15_22.sp4_v_b_8
 (14 8)  (776 360)  (776 360)  routing T_15_22.sp4_v_t_21 <X> T_15_22.lc_trk_g2_0
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 360)  (795 360)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 360)  (796 360)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (47 8)  (809 360)  (809 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (12 9)  (774 361)  (774 361)  routing T_15_22.sp4_h_l_39 <X> T_15_22.sp4_v_b_8
 (14 9)  (776 361)  (776 361)  routing T_15_22.sp4_v_t_21 <X> T_15_22.lc_trk_g2_0
 (16 9)  (778 361)  (778 361)  routing T_15_22.sp4_v_t_21 <X> T_15_22.lc_trk_g2_0
 (17 9)  (779 361)  (779 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (784 361)  (784 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (785 361)  (785 361)  routing T_15_22.sp12_v_t_9 <X> T_15_22.lc_trk_g2_2
 (28 9)  (790 361)  (790 361)  routing T_15_22.lc_trk_g2_0 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 361)  (792 361)  routing T_15_22.lc_trk_g0_3 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 361)  (793 361)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (41 9)  (803 361)  (803 361)  LC_4 Logic Functioning bit
 (43 9)  (805 361)  (805 361)  LC_4 Logic Functioning bit
 (9 10)  (771 362)  (771 362)  routing T_15_22.sp4_h_r_4 <X> T_15_22.sp4_h_l_42
 (10 10)  (772 362)  (772 362)  routing T_15_22.sp4_h_r_4 <X> T_15_22.sp4_h_l_42
 (14 10)  (776 362)  (776 362)  routing T_15_22.sp4_h_r_36 <X> T_15_22.lc_trk_g2_4
 (17 10)  (779 362)  (779 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (8 11)  (770 363)  (770 363)  routing T_15_22.sp4_h_r_1 <X> T_15_22.sp4_v_t_42
 (9 11)  (771 363)  (771 363)  routing T_15_22.sp4_h_r_1 <X> T_15_22.sp4_v_t_42
 (10 11)  (772 363)  (772 363)  routing T_15_22.sp4_h_r_1 <X> T_15_22.sp4_v_t_42
 (15 11)  (777 363)  (777 363)  routing T_15_22.sp4_h_r_36 <X> T_15_22.lc_trk_g2_4
 (16 11)  (778 363)  (778 363)  routing T_15_22.sp4_h_r_36 <X> T_15_22.lc_trk_g2_4
 (17 11)  (779 363)  (779 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (780 363)  (780 363)  routing T_15_22.sp4_r_v_b_37 <X> T_15_22.lc_trk_g2_5
 (5 12)  (767 364)  (767 364)  routing T_15_22.sp4_v_b_9 <X> T_15_22.sp4_h_r_9
 (14 12)  (776 364)  (776 364)  routing T_15_22.rgt_op_0 <X> T_15_22.lc_trk_g3_0
 (27 12)  (789 364)  (789 364)  routing T_15_22.lc_trk_g1_2 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 364)  (791 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 364)  (795 364)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 364)  (796 364)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (47 12)  (809 364)  (809 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (53 12)  (815 364)  (815 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (6 13)  (768 365)  (768 365)  routing T_15_22.sp4_v_b_9 <X> T_15_22.sp4_h_r_9
 (15 13)  (777 365)  (777 365)  routing T_15_22.rgt_op_0 <X> T_15_22.lc_trk_g3_0
 (17 13)  (779 365)  (779 365)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (784 365)  (784 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (785 365)  (785 365)  routing T_15_22.sp12_v_t_9 <X> T_15_22.lc_trk_g3_2
 (28 13)  (790 365)  (790 365)  routing T_15_22.lc_trk_g2_0 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 365)  (791 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 365)  (792 365)  routing T_15_22.lc_trk_g1_2 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 365)  (793 365)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (41 13)  (803 365)  (803 365)  LC_6 Logic Functioning bit
 (43 13)  (805 365)  (805 365)  LC_6 Logic Functioning bit
 (0 14)  (762 366)  (762 366)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 366)  (763 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 366)  (777 366)  routing T_15_22.sp4_v_t_32 <X> T_15_22.lc_trk_g3_5
 (16 14)  (778 366)  (778 366)  routing T_15_22.sp4_v_t_32 <X> T_15_22.lc_trk_g3_5
 (17 14)  (779 366)  (779 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (788 366)  (788 366)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 366)  (790 366)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 366)  (791 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 366)  (795 366)  routing T_15_22.lc_trk_g2_0 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (47 14)  (809 366)  (809 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (762 367)  (762 367)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 367)  (763 367)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (11 15)  (773 367)  (773 367)  routing T_15_22.sp4_h_r_3 <X> T_15_22.sp4_h_l_46
 (13 15)  (775 367)  (775 367)  routing T_15_22.sp4_h_r_3 <X> T_15_22.sp4_h_l_46
 (22 15)  (784 367)  (784 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 367)  (787 367)  routing T_15_22.sp4_r_v_b_46 <X> T_15_22.lc_trk_g3_6
 (26 15)  (788 367)  (788 367)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 367)  (789 367)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 367)  (790 367)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 367)  (792 367)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (40 15)  (802 367)  (802 367)  LC_7 Logic Functioning bit
 (42 15)  (804 367)  (804 367)  LC_7 Logic Functioning bit
 (46 15)  (808 367)  (808 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (810 367)  (810 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (815 367)  (815 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_22

 (14 0)  (830 352)  (830 352)  routing T_16_22.sp4_v_b_0 <X> T_16_22.lc_trk_g0_0
 (25 0)  (841 352)  (841 352)  routing T_16_22.sp4_v_b_10 <X> T_16_22.lc_trk_g0_2
 (27 0)  (843 352)  (843 352)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 352)  (844 352)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 352)  (846 352)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 352)  (847 352)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 352)  (848 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 352)  (849 352)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 352)  (851 352)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.input_2_0
 (36 0)  (852 352)  (852 352)  LC_0 Logic Functioning bit
 (37 0)  (853 352)  (853 352)  LC_0 Logic Functioning bit
 (38 0)  (854 352)  (854 352)  LC_0 Logic Functioning bit
 (13 1)  (829 353)  (829 353)  routing T_16_22.sp4_v_t_44 <X> T_16_22.sp4_h_r_2
 (16 1)  (832 353)  (832 353)  routing T_16_22.sp4_v_b_0 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (838 353)  (838 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (839 353)  (839 353)  routing T_16_22.sp4_v_b_10 <X> T_16_22.lc_trk_g0_2
 (25 1)  (841 353)  (841 353)  routing T_16_22.sp4_v_b_10 <X> T_16_22.lc_trk_g0_2
 (26 1)  (842 353)  (842 353)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 353)  (845 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 353)  (847 353)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 353)  (848 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (850 353)  (850 353)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.input_2_0
 (35 1)  (851 353)  (851 353)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.input_2_0
 (36 1)  (852 353)  (852 353)  LC_0 Logic Functioning bit
 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (820 354)  (820 354)  routing T_16_22.sp4_h_r_6 <X> T_16_22.sp4_v_t_37
 (6 2)  (822 354)  (822 354)  routing T_16_22.sp4_h_r_6 <X> T_16_22.sp4_v_t_37
 (21 2)  (837 354)  (837 354)  routing T_16_22.sp4_h_l_10 <X> T_16_22.lc_trk_g0_7
 (22 2)  (838 354)  (838 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (839 354)  (839 354)  routing T_16_22.sp4_h_l_10 <X> T_16_22.lc_trk_g0_7
 (24 2)  (840 354)  (840 354)  routing T_16_22.sp4_h_l_10 <X> T_16_22.lc_trk_g0_7
 (26 2)  (842 354)  (842 354)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 354)  (846 354)  routing T_16_22.lc_trk_g0_4 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 354)  (849 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 354)  (850 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 354)  (852 354)  LC_1 Logic Functioning bit
 (37 2)  (853 354)  (853 354)  LC_1 Logic Functioning bit
 (38 2)  (854 354)  (854 354)  LC_1 Logic Functioning bit
 (39 2)  (855 354)  (855 354)  LC_1 Logic Functioning bit
 (41 2)  (857 354)  (857 354)  LC_1 Logic Functioning bit
 (43 2)  (859 354)  (859 354)  LC_1 Logic Functioning bit
 (45 2)  (861 354)  (861 354)  LC_1 Logic Functioning bit
 (51 2)  (867 354)  (867 354)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (4 3)  (820 355)  (820 355)  routing T_16_22.sp4_v_b_7 <X> T_16_22.sp4_h_l_37
 (5 3)  (821 355)  (821 355)  routing T_16_22.sp4_h_r_6 <X> T_16_22.sp4_v_t_37
 (8 3)  (824 355)  (824 355)  routing T_16_22.sp4_h_r_7 <X> T_16_22.sp4_v_t_36
 (9 3)  (825 355)  (825 355)  routing T_16_22.sp4_h_r_7 <X> T_16_22.sp4_v_t_36
 (10 3)  (826 355)  (826 355)  routing T_16_22.sp4_h_r_7 <X> T_16_22.sp4_v_t_36
 (14 3)  (830 355)  (830 355)  routing T_16_22.sp4_r_v_b_28 <X> T_16_22.lc_trk_g0_4
 (17 3)  (833 355)  (833 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (837 355)  (837 355)  routing T_16_22.sp4_h_l_10 <X> T_16_22.lc_trk_g0_7
 (22 3)  (838 355)  (838 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (839 355)  (839 355)  routing T_16_22.sp4_v_b_22 <X> T_16_22.lc_trk_g0_6
 (24 3)  (840 355)  (840 355)  routing T_16_22.sp4_v_b_22 <X> T_16_22.lc_trk_g0_6
 (26 3)  (842 355)  (842 355)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 355)  (843 355)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 355)  (852 355)  LC_1 Logic Functioning bit
 (38 3)  (854 355)  (854 355)  LC_1 Logic Functioning bit
 (8 4)  (824 356)  (824 356)  routing T_16_22.sp4_h_l_45 <X> T_16_22.sp4_h_r_4
 (10 4)  (826 356)  (826 356)  routing T_16_22.sp4_h_l_45 <X> T_16_22.sp4_h_r_4
 (12 4)  (828 356)  (828 356)  routing T_16_22.sp4_v_b_5 <X> T_16_22.sp4_h_r_5
 (14 4)  (830 356)  (830 356)  routing T_16_22.sp4_h_r_8 <X> T_16_22.lc_trk_g1_0
 (21 4)  (837 356)  (837 356)  routing T_16_22.wire_logic_cluster/lc_3/out <X> T_16_22.lc_trk_g1_3
 (22 4)  (838 356)  (838 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (842 356)  (842 356)  routing T_16_22.lc_trk_g0_4 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 356)  (843 356)  routing T_16_22.lc_trk_g1_0 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 356)  (849 356)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 356)  (850 356)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 356)  (852 356)  LC_2 Logic Functioning bit
 (37 4)  (853 356)  (853 356)  LC_2 Logic Functioning bit
 (38 4)  (854 356)  (854 356)  LC_2 Logic Functioning bit
 (39 4)  (855 356)  (855 356)  LC_2 Logic Functioning bit
 (41 4)  (857 356)  (857 356)  LC_2 Logic Functioning bit
 (43 4)  (859 356)  (859 356)  LC_2 Logic Functioning bit
 (45 4)  (861 356)  (861 356)  LC_2 Logic Functioning bit
 (47 4)  (863 356)  (863 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (8 5)  (824 357)  (824 357)  routing T_16_22.sp4_h_l_47 <X> T_16_22.sp4_v_b_4
 (9 5)  (825 357)  (825 357)  routing T_16_22.sp4_h_l_47 <X> T_16_22.sp4_v_b_4
 (10 5)  (826 357)  (826 357)  routing T_16_22.sp4_h_l_47 <X> T_16_22.sp4_v_b_4
 (11 5)  (827 357)  (827 357)  routing T_16_22.sp4_v_b_5 <X> T_16_22.sp4_h_r_5
 (15 5)  (831 357)  (831 357)  routing T_16_22.sp4_h_r_8 <X> T_16_22.lc_trk_g1_0
 (16 5)  (832 357)  (832 357)  routing T_16_22.sp4_h_r_8 <X> T_16_22.lc_trk_g1_0
 (17 5)  (833 357)  (833 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (838 357)  (838 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (839 357)  (839 357)  routing T_16_22.sp4_v_b_18 <X> T_16_22.lc_trk_g1_2
 (24 5)  (840 357)  (840 357)  routing T_16_22.sp4_v_b_18 <X> T_16_22.lc_trk_g1_2
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 357)  (847 357)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 357)  (853 357)  LC_2 Logic Functioning bit
 (39 5)  (855 357)  (855 357)  LC_2 Logic Functioning bit
 (52 5)  (868 357)  (868 357)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (12 6)  (828 358)  (828 358)  routing T_16_22.sp4_v_b_5 <X> T_16_22.sp4_h_l_40
 (14 6)  (830 358)  (830 358)  routing T_16_22.sp4_h_l_9 <X> T_16_22.lc_trk_g1_4
 (21 6)  (837 358)  (837 358)  routing T_16_22.sp4_h_l_2 <X> T_16_22.lc_trk_g1_7
 (22 6)  (838 358)  (838 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (839 358)  (839 358)  routing T_16_22.sp4_h_l_2 <X> T_16_22.lc_trk_g1_7
 (24 6)  (840 358)  (840 358)  routing T_16_22.sp4_h_l_2 <X> T_16_22.lc_trk_g1_7
 (28 6)  (844 358)  (844 358)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 358)  (850 358)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 358)  (852 358)  LC_3 Logic Functioning bit
 (37 6)  (853 358)  (853 358)  LC_3 Logic Functioning bit
 (38 6)  (854 358)  (854 358)  LC_3 Logic Functioning bit
 (39 6)  (855 358)  (855 358)  LC_3 Logic Functioning bit
 (41 6)  (857 358)  (857 358)  LC_3 Logic Functioning bit
 (43 6)  (859 358)  (859 358)  LC_3 Logic Functioning bit
 (45 6)  (861 358)  (861 358)  LC_3 Logic Functioning bit
 (46 6)  (862 358)  (862 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (863 358)  (863 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (868 358)  (868 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (824 359)  (824 359)  routing T_16_22.sp4_v_b_1 <X> T_16_22.sp4_v_t_41
 (10 7)  (826 359)  (826 359)  routing T_16_22.sp4_v_b_1 <X> T_16_22.sp4_v_t_41
 (14 7)  (830 359)  (830 359)  routing T_16_22.sp4_h_l_9 <X> T_16_22.lc_trk_g1_4
 (15 7)  (831 359)  (831 359)  routing T_16_22.sp4_h_l_9 <X> T_16_22.lc_trk_g1_4
 (16 7)  (832 359)  (832 359)  routing T_16_22.sp4_h_l_9 <X> T_16_22.lc_trk_g1_4
 (17 7)  (833 359)  (833 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (838 359)  (838 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (839 359)  (839 359)  routing T_16_22.sp4_h_r_6 <X> T_16_22.lc_trk_g1_6
 (24 7)  (840 359)  (840 359)  routing T_16_22.sp4_h_r_6 <X> T_16_22.lc_trk_g1_6
 (25 7)  (841 359)  (841 359)  routing T_16_22.sp4_h_r_6 <X> T_16_22.lc_trk_g1_6
 (28 7)  (844 359)  (844 359)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 359)  (845 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 359)  (846 359)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 359)  (847 359)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 359)  (853 359)  LC_3 Logic Functioning bit
 (39 7)  (855 359)  (855 359)  LC_3 Logic Functioning bit
 (51 7)  (867 359)  (867 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (831 360)  (831 360)  routing T_16_22.sp4_v_t_28 <X> T_16_22.lc_trk_g2_1
 (16 8)  (832 360)  (832 360)  routing T_16_22.sp4_v_t_28 <X> T_16_22.lc_trk_g2_1
 (17 8)  (833 360)  (833 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (838 360)  (838 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (839 360)  (839 360)  routing T_16_22.sp12_v_b_11 <X> T_16_22.lc_trk_g2_3
 (26 8)  (842 360)  (842 360)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 360)  (844 360)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 360)  (847 360)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 360)  (851 360)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.input_2_4
 (36 8)  (852 360)  (852 360)  LC_4 Logic Functioning bit
 (38 8)  (854 360)  (854 360)  LC_4 Logic Functioning bit
 (43 8)  (859 360)  (859 360)  LC_4 Logic Functioning bit
 (51 8)  (867 360)  (867 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (838 361)  (838 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 361)  (839 361)  routing T_16_22.sp4_h_l_15 <X> T_16_22.lc_trk_g2_2
 (24 9)  (840 361)  (840 361)  routing T_16_22.sp4_h_l_15 <X> T_16_22.lc_trk_g2_2
 (25 9)  (841 361)  (841 361)  routing T_16_22.sp4_h_l_15 <X> T_16_22.lc_trk_g2_2
 (26 9)  (842 361)  (842 361)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 361)  (845 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 361)  (846 361)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 361)  (847 361)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 361)  (848 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (849 361)  (849 361)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.input_2_4
 (36 9)  (852 361)  (852 361)  LC_4 Logic Functioning bit
 (38 9)  (854 361)  (854 361)  LC_4 Logic Functioning bit
 (40 9)  (856 361)  (856 361)  LC_4 Logic Functioning bit
 (42 9)  (858 361)  (858 361)  LC_4 Logic Functioning bit
 (43 9)  (859 361)  (859 361)  LC_4 Logic Functioning bit
 (4 10)  (820 362)  (820 362)  routing T_16_22.sp4_v_b_10 <X> T_16_22.sp4_v_t_43
 (6 10)  (822 362)  (822 362)  routing T_16_22.sp4_v_b_10 <X> T_16_22.sp4_v_t_43
 (12 10)  (828 362)  (828 362)  routing T_16_22.sp4_v_t_39 <X> T_16_22.sp4_h_l_45
 (15 10)  (831 362)  (831 362)  routing T_16_22.tnl_op_5 <X> T_16_22.lc_trk_g2_5
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (837 362)  (837 362)  routing T_16_22.wire_logic_cluster/lc_7/out <X> T_16_22.lc_trk_g2_7
 (22 10)  (838 362)  (838 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (842 362)  (842 362)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 362)  (852 362)  LC_5 Logic Functioning bit
 (38 10)  (854 362)  (854 362)  LC_5 Logic Functioning bit
 (41 10)  (857 362)  (857 362)  LC_5 Logic Functioning bit
 (43 10)  (859 362)  (859 362)  LC_5 Logic Functioning bit
 (11 11)  (827 363)  (827 363)  routing T_16_22.sp4_v_t_39 <X> T_16_22.sp4_h_l_45
 (13 11)  (829 363)  (829 363)  routing T_16_22.sp4_v_t_39 <X> T_16_22.sp4_h_l_45
 (14 11)  (830 363)  (830 363)  routing T_16_22.tnl_op_4 <X> T_16_22.lc_trk_g2_4
 (15 11)  (831 363)  (831 363)  routing T_16_22.tnl_op_4 <X> T_16_22.lc_trk_g2_4
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (834 363)  (834 363)  routing T_16_22.tnl_op_5 <X> T_16_22.lc_trk_g2_5
 (28 11)  (844 363)  (844 363)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 363)  (847 363)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 363)  (853 363)  LC_5 Logic Functioning bit
 (39 11)  (855 363)  (855 363)  LC_5 Logic Functioning bit
 (41 11)  (857 363)  (857 363)  LC_5 Logic Functioning bit
 (43 11)  (859 363)  (859 363)  LC_5 Logic Functioning bit
 (5 12)  (821 364)  (821 364)  routing T_16_22.sp4_v_b_9 <X> T_16_22.sp4_h_r_9
 (12 12)  (828 364)  (828 364)  routing T_16_22.sp4_v_b_11 <X> T_16_22.sp4_h_r_11
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 364)  (834 364)  routing T_16_22.wire_logic_cluster/lc_1/out <X> T_16_22.lc_trk_g3_1
 (21 12)  (837 364)  (837 364)  routing T_16_22.sp4_h_r_35 <X> T_16_22.lc_trk_g3_3
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 364)  (839 364)  routing T_16_22.sp4_h_r_35 <X> T_16_22.lc_trk_g3_3
 (24 12)  (840 364)  (840 364)  routing T_16_22.sp4_h_r_35 <X> T_16_22.lc_trk_g3_3
 (25 12)  (841 364)  (841 364)  routing T_16_22.wire_logic_cluster/lc_2/out <X> T_16_22.lc_trk_g3_2
 (27 12)  (843 364)  (843 364)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 364)  (845 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 364)  (847 364)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 364)  (848 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 364)  (850 364)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 364)  (852 364)  LC_6 Logic Functioning bit
 (37 12)  (853 364)  (853 364)  LC_6 Logic Functioning bit
 (41 12)  (857 364)  (857 364)  LC_6 Logic Functioning bit
 (43 12)  (859 364)  (859 364)  LC_6 Logic Functioning bit
 (50 12)  (866 364)  (866 364)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (822 365)  (822 365)  routing T_16_22.sp4_v_b_9 <X> T_16_22.sp4_h_r_9
 (11 13)  (827 365)  (827 365)  routing T_16_22.sp4_v_b_11 <X> T_16_22.sp4_h_r_11
 (22 13)  (838 365)  (838 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (846 365)  (846 365)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 365)  (852 365)  LC_6 Logic Functioning bit
 (37 13)  (853 365)  (853 365)  LC_6 Logic Functioning bit
 (41 13)  (857 365)  (857 365)  LC_6 Logic Functioning bit
 (43 13)  (859 365)  (859 365)  LC_6 Logic Functioning bit
 (53 13)  (869 365)  (869 365)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (8 14)  (824 366)  (824 366)  routing T_16_22.sp4_h_r_10 <X> T_16_22.sp4_h_l_47
 (26 14)  (842 366)  (842 366)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (32 14)  (848 366)  (848 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 366)  (849 366)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 366)  (850 366)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 366)  (851 366)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.input_2_7
 (38 14)  (854 366)  (854 366)  LC_7 Logic Functioning bit
 (9 15)  (825 367)  (825 367)  routing T_16_22.sp4_v_b_10 <X> T_16_22.sp4_v_t_47
 (14 15)  (830 367)  (830 367)  routing T_16_22.sp4_r_v_b_44 <X> T_16_22.lc_trk_g3_4
 (17 15)  (833 367)  (833 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (843 367)  (843 367)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 367)  (845 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 367)  (847 367)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 367)  (848 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (851 367)  (851 367)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.input_2_7
 (39 15)  (855 367)  (855 367)  LC_7 Logic Functioning bit
 (47 15)  (863 367)  (863 367)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (52 15)  (868 367)  (868 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_17_22

 (11 0)  (885 352)  (885 352)  routing T_17_22.sp4_h_r_9 <X> T_17_22.sp4_v_b_2
 (14 0)  (888 352)  (888 352)  routing T_17_22.sp4_h_r_8 <X> T_17_22.lc_trk_g0_0
 (25 0)  (899 352)  (899 352)  routing T_17_22.sp4_v_b_2 <X> T_17_22.lc_trk_g0_2
 (27 0)  (901 352)  (901 352)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 352)  (902 352)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (909 352)  (909 352)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.input_2_0
 (36 0)  (910 352)  (910 352)  LC_0 Logic Functioning bit
 (39 0)  (913 352)  (913 352)  LC_0 Logic Functioning bit
 (41 0)  (915 352)  (915 352)  LC_0 Logic Functioning bit
 (43 0)  (917 352)  (917 352)  LC_0 Logic Functioning bit
 (44 0)  (918 352)  (918 352)  LC_0 Logic Functioning bit
 (15 1)  (889 353)  (889 353)  routing T_17_22.sp4_h_r_8 <X> T_17_22.lc_trk_g0_0
 (16 1)  (890 353)  (890 353)  routing T_17_22.sp4_h_r_8 <X> T_17_22.lc_trk_g0_0
 (17 1)  (891 353)  (891 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (897 353)  (897 353)  routing T_17_22.sp4_v_b_2 <X> T_17_22.lc_trk_g0_2
 (26 1)  (900 353)  (900 353)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 353)  (902 353)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 353)  (904 353)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 353)  (906 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (909 353)  (909 353)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.input_2_0
 (37 1)  (911 353)  (911 353)  LC_0 Logic Functioning bit
 (39 1)  (913 353)  (913 353)  LC_0 Logic Functioning bit
 (41 1)  (915 353)  (915 353)  LC_0 Logic Functioning bit
 (42 1)  (916 353)  (916 353)  LC_0 Logic Functioning bit
 (47 1)  (921 353)  (921 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (923 353)  (923 353)  Carry_In_Mux bit 

 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 354)  (879 354)  routing T_17_22.sp4_h_r_9 <X> T_17_22.sp4_h_l_37
 (11 2)  (885 354)  (885 354)  routing T_17_22.sp4_v_b_11 <X> T_17_22.sp4_v_t_39
 (14 2)  (888 354)  (888 354)  routing T_17_22.wire_logic_cluster/lc_4/out <X> T_17_22.lc_trk_g0_4
 (22 2)  (896 354)  (896 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (897 354)  (897 354)  routing T_17_22.sp4_v_b_23 <X> T_17_22.lc_trk_g0_7
 (24 2)  (898 354)  (898 354)  routing T_17_22.sp4_v_b_23 <X> T_17_22.lc_trk_g0_7
 (25 2)  (899 354)  (899 354)  routing T_17_22.sp4_v_b_6 <X> T_17_22.lc_trk_g0_6
 (26 2)  (900 354)  (900 354)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 354)  (901 354)  routing T_17_22.lc_trk_g1_1 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (909 354)  (909 354)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.input_2_1
 (36 2)  (910 354)  (910 354)  LC_1 Logic Functioning bit
 (39 2)  (913 354)  (913 354)  LC_1 Logic Functioning bit
 (41 2)  (915 354)  (915 354)  LC_1 Logic Functioning bit
 (43 2)  (917 354)  (917 354)  LC_1 Logic Functioning bit
 (46 2)  (920 354)  (920 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (4 3)  (878 355)  (878 355)  routing T_17_22.sp4_h_r_9 <X> T_17_22.sp4_h_l_37
 (12 3)  (886 355)  (886 355)  routing T_17_22.sp4_v_b_11 <X> T_17_22.sp4_v_t_39
 (17 3)  (891 355)  (891 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (896 355)  (896 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (897 355)  (897 355)  routing T_17_22.sp4_v_b_6 <X> T_17_22.lc_trk_g0_6
 (26 3)  (900 355)  (900 355)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 355)  (903 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 355)  (906 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (907 355)  (907 355)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.input_2_1
 (34 3)  (908 355)  (908 355)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.input_2_1
 (35 3)  (909 355)  (909 355)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.input_2_1
 (37 3)  (911 355)  (911 355)  LC_1 Logic Functioning bit
 (39 3)  (913 355)  (913 355)  LC_1 Logic Functioning bit
 (41 3)  (915 355)  (915 355)  LC_1 Logic Functioning bit
 (42 3)  (916 355)  (916 355)  LC_1 Logic Functioning bit
 (14 4)  (888 356)  (888 356)  routing T_17_22.sp4_h_l_5 <X> T_17_22.lc_trk_g1_0
 (15 4)  (889 356)  (889 356)  routing T_17_22.sp4_v_b_17 <X> T_17_22.lc_trk_g1_1
 (16 4)  (890 356)  (890 356)  routing T_17_22.sp4_v_b_17 <X> T_17_22.lc_trk_g1_1
 (17 4)  (891 356)  (891 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (895 356)  (895 356)  routing T_17_22.lft_op_3 <X> T_17_22.lc_trk_g1_3
 (22 4)  (896 356)  (896 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (898 356)  (898 356)  routing T_17_22.lft_op_3 <X> T_17_22.lc_trk_g1_3
 (26 4)  (900 356)  (900 356)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 356)  (901 356)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 356)  (903 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 356)  (904 356)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 356)  (908 356)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 356)  (910 356)  LC_2 Logic Functioning bit
 (37 4)  (911 356)  (911 356)  LC_2 Logic Functioning bit
 (38 4)  (912 356)  (912 356)  LC_2 Logic Functioning bit
 (41 4)  (915 356)  (915 356)  LC_2 Logic Functioning bit
 (43 4)  (917 356)  (917 356)  LC_2 Logic Functioning bit
 (53 4)  (927 356)  (927 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (888 357)  (888 357)  routing T_17_22.sp4_h_l_5 <X> T_17_22.lc_trk_g1_0
 (15 5)  (889 357)  (889 357)  routing T_17_22.sp4_h_l_5 <X> T_17_22.lc_trk_g1_0
 (16 5)  (890 357)  (890 357)  routing T_17_22.sp4_h_l_5 <X> T_17_22.lc_trk_g1_0
 (17 5)  (891 357)  (891 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (896 357)  (896 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (897 357)  (897 357)  routing T_17_22.sp4_h_r_2 <X> T_17_22.lc_trk_g1_2
 (24 5)  (898 357)  (898 357)  routing T_17_22.sp4_h_r_2 <X> T_17_22.lc_trk_g1_2
 (25 5)  (899 357)  (899 357)  routing T_17_22.sp4_h_r_2 <X> T_17_22.lc_trk_g1_2
 (28 5)  (902 357)  (902 357)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 357)  (903 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 357)  (904 357)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 357)  (905 357)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 357)  (906 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (907 357)  (907 357)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.input_2_2
 (34 5)  (908 357)  (908 357)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.input_2_2
 (36 5)  (910 357)  (910 357)  LC_2 Logic Functioning bit
 (39 5)  (913 357)  (913 357)  LC_2 Logic Functioning bit
 (40 5)  (914 357)  (914 357)  LC_2 Logic Functioning bit
 (9 6)  (883 358)  (883 358)  routing T_17_22.sp4_v_b_4 <X> T_17_22.sp4_h_l_41
 (14 6)  (888 358)  (888 358)  routing T_17_22.sp4_v_t_1 <X> T_17_22.lc_trk_g1_4
 (21 6)  (895 358)  (895 358)  routing T_17_22.sp4_h_l_2 <X> T_17_22.lc_trk_g1_7
 (22 6)  (896 358)  (896 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (897 358)  (897 358)  routing T_17_22.sp4_h_l_2 <X> T_17_22.lc_trk_g1_7
 (24 6)  (898 358)  (898 358)  routing T_17_22.sp4_h_l_2 <X> T_17_22.lc_trk_g1_7
 (27 6)  (901 358)  (901 358)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 358)  (904 358)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 358)  (905 358)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (911 358)  (911 358)  LC_3 Logic Functioning bit
 (39 6)  (913 358)  (913 358)  LC_3 Logic Functioning bit
 (41 6)  (915 358)  (915 358)  LC_3 Logic Functioning bit
 (43 6)  (917 358)  (917 358)  LC_3 Logic Functioning bit
 (14 7)  (888 359)  (888 359)  routing T_17_22.sp4_v_t_1 <X> T_17_22.lc_trk_g1_4
 (16 7)  (890 359)  (890 359)  routing T_17_22.sp4_v_t_1 <X> T_17_22.lc_trk_g1_4
 (17 7)  (891 359)  (891 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (896 359)  (896 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (897 359)  (897 359)  routing T_17_22.sp4_v_b_22 <X> T_17_22.lc_trk_g1_6
 (24 7)  (898 359)  (898 359)  routing T_17_22.sp4_v_b_22 <X> T_17_22.lc_trk_g1_6
 (30 7)  (904 359)  (904 359)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (37 7)  (911 359)  (911 359)  LC_3 Logic Functioning bit
 (39 7)  (913 359)  (913 359)  LC_3 Logic Functioning bit
 (41 7)  (915 359)  (915 359)  LC_3 Logic Functioning bit
 (43 7)  (917 359)  (917 359)  LC_3 Logic Functioning bit
 (5 8)  (879 360)  (879 360)  routing T_17_22.sp4_v_b_6 <X> T_17_22.sp4_h_r_6
 (8 8)  (882 360)  (882 360)  routing T_17_22.sp4_v_b_7 <X> T_17_22.sp4_h_r_7
 (9 8)  (883 360)  (883 360)  routing T_17_22.sp4_v_b_7 <X> T_17_22.sp4_h_r_7
 (17 8)  (891 360)  (891 360)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (892 360)  (892 360)  routing T_17_22.bnl_op_1 <X> T_17_22.lc_trk_g2_1
 (26 8)  (900 360)  (900 360)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (31 8)  (905 360)  (905 360)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 360)  (907 360)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 360)  (909 360)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.input_2_4
 (36 8)  (910 360)  (910 360)  LC_4 Logic Functioning bit
 (37 8)  (911 360)  (911 360)  LC_4 Logic Functioning bit
 (41 8)  (915 360)  (915 360)  LC_4 Logic Functioning bit
 (43 8)  (917 360)  (917 360)  LC_4 Logic Functioning bit
 (45 8)  (919 360)  (919 360)  LC_4 Logic Functioning bit
 (6 9)  (880 361)  (880 361)  routing T_17_22.sp4_v_b_6 <X> T_17_22.sp4_h_r_6
 (18 9)  (892 361)  (892 361)  routing T_17_22.bnl_op_1 <X> T_17_22.lc_trk_g2_1
 (22 9)  (896 361)  (896 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 361)  (897 361)  routing T_17_22.sp4_v_b_42 <X> T_17_22.lc_trk_g2_2
 (24 9)  (898 361)  (898 361)  routing T_17_22.sp4_v_b_42 <X> T_17_22.lc_trk_g2_2
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 361)  (905 361)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 361)  (906 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (907 361)  (907 361)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.input_2_4
 (35 9)  (909 361)  (909 361)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.input_2_4
 (36 9)  (910 361)  (910 361)  LC_4 Logic Functioning bit
 (37 9)  (911 361)  (911 361)  LC_4 Logic Functioning bit
 (40 9)  (914 361)  (914 361)  LC_4 Logic Functioning bit
 (42 9)  (916 361)  (916 361)  LC_4 Logic Functioning bit
 (48 9)  (922 361)  (922 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (889 362)  (889 362)  routing T_17_22.sp4_h_l_16 <X> T_17_22.lc_trk_g2_5
 (16 10)  (890 362)  (890 362)  routing T_17_22.sp4_h_l_16 <X> T_17_22.lc_trk_g2_5
 (17 10)  (891 362)  (891 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (895 362)  (895 362)  routing T_17_22.rgt_op_7 <X> T_17_22.lc_trk_g2_7
 (22 10)  (896 362)  (896 362)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 362)  (898 362)  routing T_17_22.rgt_op_7 <X> T_17_22.lc_trk_g2_7
 (25 10)  (899 362)  (899 362)  routing T_17_22.sp4_h_r_38 <X> T_17_22.lc_trk_g2_6
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 362)  (910 362)  LC_5 Logic Functioning bit
 (38 10)  (912 362)  (912 362)  LC_5 Logic Functioning bit
 (43 10)  (917 362)  (917 362)  LC_5 Logic Functioning bit
 (14 11)  (888 363)  (888 363)  routing T_17_22.sp4_r_v_b_36 <X> T_17_22.lc_trk_g2_4
 (17 11)  (891 363)  (891 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (892 363)  (892 363)  routing T_17_22.sp4_h_l_16 <X> T_17_22.lc_trk_g2_5
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (897 363)  (897 363)  routing T_17_22.sp4_h_r_38 <X> T_17_22.lc_trk_g2_6
 (24 11)  (898 363)  (898 363)  routing T_17_22.sp4_h_r_38 <X> T_17_22.lc_trk_g2_6
 (28 11)  (902 363)  (902 363)  routing T_17_22.lc_trk_g2_1 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 363)  (903 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 363)  (905 363)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 363)  (906 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (908 363)  (908 363)  routing T_17_22.lc_trk_g1_0 <X> T_17_22.input_2_5
 (37 11)  (911 363)  (911 363)  LC_5 Logic Functioning bit
 (39 11)  (913 363)  (913 363)  LC_5 Logic Functioning bit
 (40 11)  (914 363)  (914 363)  LC_5 Logic Functioning bit
 (42 11)  (916 363)  (916 363)  LC_5 Logic Functioning bit
 (48 11)  (922 363)  (922 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (882 364)  (882 364)  routing T_17_22.sp4_h_l_47 <X> T_17_22.sp4_h_r_10
 (15 12)  (889 364)  (889 364)  routing T_17_22.sp4_h_r_33 <X> T_17_22.lc_trk_g3_1
 (16 12)  (890 364)  (890 364)  routing T_17_22.sp4_h_r_33 <X> T_17_22.lc_trk_g3_1
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (892 364)  (892 364)  routing T_17_22.sp4_h_r_33 <X> T_17_22.lc_trk_g3_1
 (22 12)  (896 364)  (896 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (897 364)  (897 364)  routing T_17_22.sp12_v_b_19 <X> T_17_22.lc_trk_g3_3
 (27 12)  (901 364)  (901 364)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 364)  (902 364)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 364)  (904 364)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 364)  (905 364)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 364)  (906 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 364)  (907 364)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 364)  (910 364)  LC_6 Logic Functioning bit
 (38 12)  (912 364)  (912 364)  LC_6 Logic Functioning bit
 (41 12)  (915 364)  (915 364)  LC_6 Logic Functioning bit
 (43 12)  (917 364)  (917 364)  LC_6 Logic Functioning bit
 (3 13)  (877 365)  (877 365)  routing T_17_22.sp12_h_l_22 <X> T_17_22.sp12_h_r_1
 (11 13)  (885 365)  (885 365)  routing T_17_22.sp4_h_l_38 <X> T_17_22.sp4_h_r_11
 (13 13)  (887 365)  (887 365)  routing T_17_22.sp4_h_l_38 <X> T_17_22.sp4_h_r_11
 (21 13)  (895 365)  (895 365)  routing T_17_22.sp12_v_b_19 <X> T_17_22.lc_trk_g3_3
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 365)  (897 365)  routing T_17_22.sp4_v_b_42 <X> T_17_22.lc_trk_g3_2
 (24 13)  (898 365)  (898 365)  routing T_17_22.sp4_v_b_42 <X> T_17_22.lc_trk_g3_2
 (26 13)  (900 365)  (900 365)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 365)  (901 365)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 365)  (902 365)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 365)  (903 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 365)  (910 365)  LC_6 Logic Functioning bit
 (38 13)  (912 365)  (912 365)  LC_6 Logic Functioning bit
 (40 13)  (914 365)  (914 365)  LC_6 Logic Functioning bit
 (42 13)  (916 365)  (916 365)  LC_6 Logic Functioning bit
 (14 14)  (888 366)  (888 366)  routing T_17_22.rgt_op_4 <X> T_17_22.lc_trk_g3_4
 (26 14)  (900 366)  (900 366)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 366)  (901 366)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 366)  (905 366)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 366)  (907 366)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 366)  (910 366)  LC_7 Logic Functioning bit
 (38 14)  (912 366)  (912 366)  LC_7 Logic Functioning bit
 (41 14)  (915 366)  (915 366)  LC_7 Logic Functioning bit
 (43 14)  (917 366)  (917 366)  LC_7 Logic Functioning bit
 (15 15)  (889 367)  (889 367)  routing T_17_22.rgt_op_4 <X> T_17_22.lc_trk_g3_4
 (17 15)  (891 367)  (891 367)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (19 15)  (893 367)  (893 367)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (896 367)  (896 367)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (897 367)  (897 367)  routing T_17_22.sp12_v_b_14 <X> T_17_22.lc_trk_g3_6
 (27 15)  (901 367)  (901 367)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 367)  (903 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 367)  (904 367)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 367)  (910 367)  LC_7 Logic Functioning bit
 (38 15)  (912 367)  (912 367)  LC_7 Logic Functioning bit
 (40 15)  (914 367)  (914 367)  LC_7 Logic Functioning bit
 (42 15)  (916 367)  (916 367)  LC_7 Logic Functioning bit
 (52 15)  (926 367)  (926 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_18_22

 (5 0)  (933 352)  (933 352)  routing T_18_22.sp4_h_l_44 <X> T_18_22.sp4_h_r_0
 (17 0)  (945 352)  (945 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 352)  (946 352)  routing T_18_22.wire_logic_cluster/lc_1/out <X> T_18_22.lc_trk_g0_1
 (22 0)  (950 352)  (950 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 352)  (952 352)  routing T_18_22.bot_op_3 <X> T_18_22.lc_trk_g0_3
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 352)  (961 352)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 352)  (962 352)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 352)  (963 352)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_0
 (37 0)  (965 352)  (965 352)  LC_0 Logic Functioning bit
 (38 0)  (966 352)  (966 352)  LC_0 Logic Functioning bit
 (39 0)  (967 352)  (967 352)  LC_0 Logic Functioning bit
 (41 0)  (969 352)  (969 352)  LC_0 Logic Functioning bit
 (45 0)  (973 352)  (973 352)  LC_0 Logic Functioning bit
 (4 1)  (932 353)  (932 353)  routing T_18_22.sp4_h_l_44 <X> T_18_22.sp4_h_r_0
 (5 1)  (933 353)  (933 353)  routing T_18_22.sp4_h_r_0 <X> T_18_22.sp4_v_b_0
 (10 1)  (938 353)  (938 353)  routing T_18_22.sp4_h_r_8 <X> T_18_22.sp4_v_b_1
 (14 1)  (942 353)  (942 353)  routing T_18_22.sp4_r_v_b_35 <X> T_18_22.lc_trk_g0_0
 (17 1)  (945 353)  (945 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (27 1)  (955 353)  (955 353)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 353)  (959 353)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 353)  (960 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (961 353)  (961 353)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_0
 (35 1)  (963 353)  (963 353)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_0
 (36 1)  (964 353)  (964 353)  LC_0 Logic Functioning bit
 (38 1)  (966 353)  (966 353)  LC_0 Logic Functioning bit
 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (937 354)  (937 354)  routing T_18_22.sp4_v_b_1 <X> T_18_22.sp4_h_l_36
 (11 2)  (939 354)  (939 354)  routing T_18_22.sp4_h_r_8 <X> T_18_22.sp4_v_t_39
 (13 2)  (941 354)  (941 354)  routing T_18_22.sp4_h_r_8 <X> T_18_22.sp4_v_t_39
 (28 2)  (956 354)  (956 354)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 354)  (957 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 354)  (959 354)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 354)  (961 354)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 354)  (962 354)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 354)  (964 354)  LC_1 Logic Functioning bit
 (38 2)  (966 354)  (966 354)  LC_1 Logic Functioning bit
 (41 2)  (969 354)  (969 354)  LC_1 Logic Functioning bit
 (43 2)  (971 354)  (971 354)  LC_1 Logic Functioning bit
 (9 3)  (937 355)  (937 355)  routing T_18_22.sp4_v_b_1 <X> T_18_22.sp4_v_t_36
 (12 3)  (940 355)  (940 355)  routing T_18_22.sp4_h_r_8 <X> T_18_22.sp4_v_t_39
 (13 3)  (941 355)  (941 355)  routing T_18_22.sp4_v_b_9 <X> T_18_22.sp4_h_l_39
 (26 3)  (954 355)  (954 355)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 355)  (955 355)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 355)  (957 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 355)  (959 355)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 355)  (964 355)  LC_1 Logic Functioning bit
 (38 3)  (966 355)  (966 355)  LC_1 Logic Functioning bit
 (40 3)  (968 355)  (968 355)  LC_1 Logic Functioning bit
 (42 3)  (970 355)  (970 355)  LC_1 Logic Functioning bit
 (6 4)  (934 356)  (934 356)  routing T_18_22.sp4_h_r_10 <X> T_18_22.sp4_v_b_3
 (14 4)  (942 356)  (942 356)  routing T_18_22.sp4_h_r_8 <X> T_18_22.lc_trk_g1_0
 (16 4)  (944 356)  (944 356)  routing T_18_22.sp4_v_b_1 <X> T_18_22.lc_trk_g1_1
 (17 4)  (945 356)  (945 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (946 356)  (946 356)  routing T_18_22.sp4_v_b_1 <X> T_18_22.lc_trk_g1_1
 (21 4)  (949 356)  (949 356)  routing T_18_22.lft_op_3 <X> T_18_22.lc_trk_g1_3
 (22 4)  (950 356)  (950 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 356)  (952 356)  routing T_18_22.lft_op_3 <X> T_18_22.lc_trk_g1_3
 (25 4)  (953 356)  (953 356)  routing T_18_22.sp4_h_r_10 <X> T_18_22.lc_trk_g1_2
 (26 4)  (954 356)  (954 356)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 356)  (955 356)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 356)  (957 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 356)  (960 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 356)  (961 356)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 356)  (962 356)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 356)  (965 356)  LC_2 Logic Functioning bit
 (39 4)  (967 356)  (967 356)  LC_2 Logic Functioning bit
 (50 4)  (978 356)  (978 356)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (943 357)  (943 357)  routing T_18_22.sp4_h_r_8 <X> T_18_22.lc_trk_g1_0
 (16 5)  (944 357)  (944 357)  routing T_18_22.sp4_h_r_8 <X> T_18_22.lc_trk_g1_0
 (17 5)  (945 357)  (945 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (950 357)  (950 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (951 357)  (951 357)  routing T_18_22.sp4_h_r_10 <X> T_18_22.lc_trk_g1_2
 (24 5)  (952 357)  (952 357)  routing T_18_22.sp4_h_r_10 <X> T_18_22.lc_trk_g1_2
 (26 5)  (954 357)  (954 357)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 357)  (956 357)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 357)  (957 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 357)  (959 357)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 357)  (964 357)  LC_2 Logic Functioning bit
 (37 5)  (965 357)  (965 357)  LC_2 Logic Functioning bit
 (39 5)  (967 357)  (967 357)  LC_2 Logic Functioning bit
 (43 5)  (971 357)  (971 357)  LC_2 Logic Functioning bit
 (53 5)  (981 357)  (981 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (942 358)  (942 358)  routing T_18_22.sp4_v_t_1 <X> T_18_22.lc_trk_g1_4
 (21 6)  (949 358)  (949 358)  routing T_18_22.wire_logic_cluster/lc_7/out <X> T_18_22.lc_trk_g1_7
 (22 6)  (950 358)  (950 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (953 358)  (953 358)  routing T_18_22.lft_op_6 <X> T_18_22.lc_trk_g1_6
 (27 6)  (955 358)  (955 358)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 358)  (957 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 358)  (958 358)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 358)  (959 358)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 358)  (961 358)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 358)  (963 358)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.input_2_3
 (37 6)  (965 358)  (965 358)  LC_3 Logic Functioning bit
 (41 6)  (969 358)  (969 358)  LC_3 Logic Functioning bit
 (42 6)  (970 358)  (970 358)  LC_3 Logic Functioning bit
 (43 6)  (971 358)  (971 358)  LC_3 Logic Functioning bit
 (45 6)  (973 358)  (973 358)  LC_3 Logic Functioning bit
 (47 6)  (975 358)  (975 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (942 359)  (942 359)  routing T_18_22.sp4_v_t_1 <X> T_18_22.lc_trk_g1_4
 (16 7)  (944 359)  (944 359)  routing T_18_22.sp4_v_t_1 <X> T_18_22.lc_trk_g1_4
 (17 7)  (945 359)  (945 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (950 359)  (950 359)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (952 359)  (952 359)  routing T_18_22.lft_op_6 <X> T_18_22.lc_trk_g1_6
 (26 7)  (954 359)  (954 359)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 359)  (955 359)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 359)  (958 359)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 359)  (959 359)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 359)  (960 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (961 359)  (961 359)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.input_2_3
 (35 7)  (963 359)  (963 359)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.input_2_3
 (37 7)  (965 359)  (965 359)  LC_3 Logic Functioning bit
 (42 7)  (970 359)  (970 359)  LC_3 Logic Functioning bit
 (53 7)  (981 359)  (981 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (9 8)  (937 360)  (937 360)  routing T_18_22.sp4_h_l_41 <X> T_18_22.sp4_h_r_7
 (10 8)  (938 360)  (938 360)  routing T_18_22.sp4_h_l_41 <X> T_18_22.sp4_h_r_7
 (13 8)  (941 360)  (941 360)  routing T_18_22.sp4_v_t_45 <X> T_18_22.sp4_v_b_8
 (14 8)  (942 360)  (942 360)  routing T_18_22.wire_logic_cluster/lc_0/out <X> T_18_22.lc_trk_g2_0
 (21 8)  (949 360)  (949 360)  routing T_18_22.bnl_op_3 <X> T_18_22.lc_trk_g2_3
 (22 8)  (950 360)  (950 360)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (953 360)  (953 360)  routing T_18_22.rgt_op_2 <X> T_18_22.lc_trk_g2_2
 (27 8)  (955 360)  (955 360)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 360)  (957 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 360)  (958 360)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 360)  (961 360)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 360)  (963 360)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_4
 (37 8)  (965 360)  (965 360)  LC_4 Logic Functioning bit
 (38 8)  (966 360)  (966 360)  LC_4 Logic Functioning bit
 (39 8)  (967 360)  (967 360)  LC_4 Logic Functioning bit
 (41 8)  (969 360)  (969 360)  LC_4 Logic Functioning bit
 (45 8)  (973 360)  (973 360)  LC_4 Logic Functioning bit
 (17 9)  (945 361)  (945 361)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (949 361)  (949 361)  routing T_18_22.bnl_op_3 <X> T_18_22.lc_trk_g2_3
 (22 9)  (950 361)  (950 361)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 361)  (952 361)  routing T_18_22.rgt_op_2 <X> T_18_22.lc_trk_g2_2
 (27 9)  (955 361)  (955 361)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 361)  (957 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 361)  (958 361)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 361)  (959 361)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 361)  (960 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (961 361)  (961 361)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_4
 (35 9)  (963 361)  (963 361)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_4
 (36 9)  (964 361)  (964 361)  LC_4 Logic Functioning bit
 (38 9)  (966 361)  (966 361)  LC_4 Logic Functioning bit
 (15 10)  (943 362)  (943 362)  routing T_18_22.sp4_v_t_32 <X> T_18_22.lc_trk_g2_5
 (16 10)  (944 362)  (944 362)  routing T_18_22.sp4_v_t_32 <X> T_18_22.lc_trk_g2_5
 (17 10)  (945 362)  (945 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (950 362)  (950 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (954 362)  (954 362)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 362)  (956 362)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 362)  (957 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 362)  (962 362)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 362)  (963 362)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.input_2_5
 (36 10)  (964 362)  (964 362)  LC_5 Logic Functioning bit
 (37 10)  (965 362)  (965 362)  LC_5 Logic Functioning bit
 (38 10)  (966 362)  (966 362)  LC_5 Logic Functioning bit
 (39 10)  (967 362)  (967 362)  LC_5 Logic Functioning bit
 (42 10)  (970 362)  (970 362)  LC_5 Logic Functioning bit
 (43 10)  (971 362)  (971 362)  LC_5 Logic Functioning bit
 (8 11)  (936 363)  (936 363)  routing T_18_22.sp4_v_b_4 <X> T_18_22.sp4_v_t_42
 (10 11)  (938 363)  (938 363)  routing T_18_22.sp4_v_b_4 <X> T_18_22.sp4_v_t_42
 (21 11)  (949 363)  (949 363)  routing T_18_22.sp4_r_v_b_39 <X> T_18_22.lc_trk_g2_7
 (22 11)  (950 363)  (950 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 363)  (953 363)  routing T_18_22.sp4_r_v_b_38 <X> T_18_22.lc_trk_g2_6
 (27 11)  (955 363)  (955 363)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 363)  (956 363)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 363)  (958 363)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 363)  (959 363)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 363)  (960 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (962 363)  (962 363)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.input_2_5
 (36 11)  (964 363)  (964 363)  LC_5 Logic Functioning bit
 (37 11)  (965 363)  (965 363)  LC_5 Logic Functioning bit
 (38 11)  (966 363)  (966 363)  LC_5 Logic Functioning bit
 (39 11)  (967 363)  (967 363)  LC_5 Logic Functioning bit
 (40 11)  (968 363)  (968 363)  LC_5 Logic Functioning bit
 (41 11)  (969 363)  (969 363)  LC_5 Logic Functioning bit
 (42 11)  (970 363)  (970 363)  LC_5 Logic Functioning bit
 (43 11)  (971 363)  (971 363)  LC_5 Logic Functioning bit
 (21 12)  (949 364)  (949 364)  routing T_18_22.sp4_h_r_43 <X> T_18_22.lc_trk_g3_3
 (22 12)  (950 364)  (950 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 364)  (951 364)  routing T_18_22.sp4_h_r_43 <X> T_18_22.lc_trk_g3_3
 (24 12)  (952 364)  (952 364)  routing T_18_22.sp4_h_r_43 <X> T_18_22.lc_trk_g3_3
 (25 12)  (953 364)  (953 364)  routing T_18_22.bnl_op_2 <X> T_18_22.lc_trk_g3_2
 (28 12)  (956 364)  (956 364)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 364)  (957 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 364)  (958 364)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 364)  (959 364)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 364)  (960 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 364)  (961 364)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 364)  (962 364)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 364)  (964 364)  LC_6 Logic Functioning bit
 (37 12)  (965 364)  (965 364)  LC_6 Logic Functioning bit
 (38 12)  (966 364)  (966 364)  LC_6 Logic Functioning bit
 (39 12)  (967 364)  (967 364)  LC_6 Logic Functioning bit
 (41 12)  (969 364)  (969 364)  LC_6 Logic Functioning bit
 (42 12)  (970 364)  (970 364)  LC_6 Logic Functioning bit
 (43 12)  (971 364)  (971 364)  LC_6 Logic Functioning bit
 (50 12)  (978 364)  (978 364)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (979 364)  (979 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (949 365)  (949 365)  routing T_18_22.sp4_h_r_43 <X> T_18_22.lc_trk_g3_3
 (22 13)  (950 365)  (950 365)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (953 365)  (953 365)  routing T_18_22.bnl_op_2 <X> T_18_22.lc_trk_g3_2
 (26 13)  (954 365)  (954 365)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 365)  (955 365)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 365)  (956 365)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 365)  (957 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 365)  (959 365)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 365)  (964 365)  LC_6 Logic Functioning bit
 (37 13)  (965 365)  (965 365)  LC_6 Logic Functioning bit
 (38 13)  (966 365)  (966 365)  LC_6 Logic Functioning bit
 (39 13)  (967 365)  (967 365)  LC_6 Logic Functioning bit
 (40 13)  (968 365)  (968 365)  LC_6 Logic Functioning bit
 (41 13)  (969 365)  (969 365)  LC_6 Logic Functioning bit
 (42 13)  (970 365)  (970 365)  LC_6 Logic Functioning bit
 (43 13)  (971 365)  (971 365)  LC_6 Logic Functioning bit
 (11 14)  (939 366)  (939 366)  routing T_18_22.sp4_h_r_5 <X> T_18_22.sp4_v_t_46
 (13 14)  (941 366)  (941 366)  routing T_18_22.sp4_h_r_5 <X> T_18_22.sp4_v_t_46
 (22 14)  (950 366)  (950 366)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (951 366)  (951 366)  routing T_18_22.sp12_v_t_12 <X> T_18_22.lc_trk_g3_7
 (29 14)  (957 366)  (957 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 366)  (959 366)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 366)  (961 366)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 366)  (964 366)  LC_7 Logic Functioning bit
 (37 14)  (965 366)  (965 366)  LC_7 Logic Functioning bit
 (42 14)  (970 366)  (970 366)  LC_7 Logic Functioning bit
 (46 14)  (974 366)  (974 366)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (12 15)  (940 367)  (940 367)  routing T_18_22.sp4_h_r_5 <X> T_18_22.sp4_v_t_46
 (13 15)  (941 367)  (941 367)  routing T_18_22.sp4_v_b_6 <X> T_18_22.sp4_h_l_46
 (14 15)  (942 367)  (942 367)  routing T_18_22.sp4_h_l_17 <X> T_18_22.lc_trk_g3_4
 (15 15)  (943 367)  (943 367)  routing T_18_22.sp4_h_l_17 <X> T_18_22.lc_trk_g3_4
 (16 15)  (944 367)  (944 367)  routing T_18_22.sp4_h_l_17 <X> T_18_22.lc_trk_g3_4
 (17 15)  (945 367)  (945 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (950 367)  (950 367)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (952 367)  (952 367)  routing T_18_22.tnl_op_6 <X> T_18_22.lc_trk_g3_6
 (25 15)  (953 367)  (953 367)  routing T_18_22.tnl_op_6 <X> T_18_22.lc_trk_g3_6
 (26 15)  (954 367)  (954 367)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 367)  (959 367)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 367)  (960 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (962 367)  (962 367)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.input_2_7
 (36 15)  (964 367)  (964 367)  LC_7 Logic Functioning bit
 (37 15)  (965 367)  (965 367)  LC_7 Logic Functioning bit
 (51 15)  (979 367)  (979 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_22

 (5 0)  (987 352)  (987 352)  routing T_19_22.sp4_v_t_37 <X> T_19_22.sp4_h_r_0
 (12 0)  (994 352)  (994 352)  routing T_19_22.sp4_v_t_39 <X> T_19_22.sp4_h_r_2
 (17 0)  (999 352)  (999 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 352)  (1000 352)  routing T_19_22.wire_logic_cluster/lc_1/out <X> T_19_22.lc_trk_g0_1
 (22 0)  (1004 352)  (1004 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1006 352)  (1006 352)  routing T_19_22.bot_op_3 <X> T_19_22.lc_trk_g0_3
 (26 0)  (1008 352)  (1008 352)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 352)  (1011 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 352)  (1014 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 352)  (1015 352)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 352)  (1017 352)  routing T_19_22.lc_trk_g0_4 <X> T_19_22.input_2_0
 (37 0)  (1019 352)  (1019 352)  LC_0 Logic Functioning bit
 (38 0)  (1020 352)  (1020 352)  LC_0 Logic Functioning bit
 (39 0)  (1021 352)  (1021 352)  LC_0 Logic Functioning bit
 (41 0)  (1023 352)  (1023 352)  LC_0 Logic Functioning bit
 (42 0)  (1024 352)  (1024 352)  LC_0 Logic Functioning bit
 (43 0)  (1025 352)  (1025 352)  LC_0 Logic Functioning bit
 (27 1)  (1009 353)  (1009 353)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 353)  (1010 353)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 353)  (1011 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 353)  (1014 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (1018 353)  (1018 353)  LC_0 Logic Functioning bit
 (37 1)  (1019 353)  (1019 353)  LC_0 Logic Functioning bit
 (39 1)  (1021 353)  (1021 353)  LC_0 Logic Functioning bit
 (40 1)  (1022 353)  (1022 353)  LC_0 Logic Functioning bit
 (41 1)  (1023 353)  (1023 353)  LC_0 Logic Functioning bit
 (43 1)  (1025 353)  (1025 353)  LC_0 Logic Functioning bit
 (51 1)  (1033 353)  (1033 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (982 354)  (982 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (1 2)  (983 354)  (983 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (994 354)  (994 354)  routing T_19_22.sp4_h_r_11 <X> T_19_22.sp4_h_l_39
 (17 2)  (999 354)  (999 354)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1000 354)  (1000 354)  routing T_19_22.wire_logic_cluster/lc_5/out <X> T_19_22.lc_trk_g0_5
 (21 2)  (1003 354)  (1003 354)  routing T_19_22.lft_op_7 <X> T_19_22.lc_trk_g0_7
 (22 2)  (1004 354)  (1004 354)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1006 354)  (1006 354)  routing T_19_22.lft_op_7 <X> T_19_22.lc_trk_g0_7
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 354)  (1015 354)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 354)  (1016 354)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 354)  (1018 354)  LC_1 Logic Functioning bit
 (37 2)  (1019 354)  (1019 354)  LC_1 Logic Functioning bit
 (41 2)  (1023 354)  (1023 354)  LC_1 Logic Functioning bit
 (43 2)  (1025 354)  (1025 354)  LC_1 Logic Functioning bit
 (45 2)  (1027 354)  (1027 354)  LC_1 Logic Functioning bit
 (52 2)  (1034 354)  (1034 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (10 3)  (992 355)  (992 355)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_t_36
 (13 3)  (995 355)  (995 355)  routing T_19_22.sp4_h_r_11 <X> T_19_22.sp4_h_l_39
 (15 3)  (997 355)  (997 355)  routing T_19_22.bot_op_4 <X> T_19_22.lc_trk_g0_4
 (17 3)  (999 355)  (999 355)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (29 3)  (1011 355)  (1011 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 355)  (1014 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1015 355)  (1015 355)  routing T_19_22.lc_trk_g2_3 <X> T_19_22.input_2_1
 (35 3)  (1017 355)  (1017 355)  routing T_19_22.lc_trk_g2_3 <X> T_19_22.input_2_1
 (36 3)  (1018 355)  (1018 355)  LC_1 Logic Functioning bit
 (37 3)  (1019 355)  (1019 355)  LC_1 Logic Functioning bit
 (40 3)  (1022 355)  (1022 355)  LC_1 Logic Functioning bit
 (42 3)  (1024 355)  (1024 355)  LC_1 Logic Functioning bit
 (4 4)  (986 356)  (986 356)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_b_3
 (6 4)  (988 356)  (988 356)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_b_3
 (12 4)  (994 356)  (994 356)  routing T_19_22.sp4_v_b_5 <X> T_19_22.sp4_h_r_5
 (22 4)  (1004 356)  (1004 356)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1006 356)  (1006 356)  routing T_19_22.bot_op_3 <X> T_19_22.lc_trk_g1_3
 (25 4)  (1007 356)  (1007 356)  routing T_19_22.sp4_h_r_10 <X> T_19_22.lc_trk_g1_2
 (26 4)  (1008 356)  (1008 356)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 356)  (1011 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 356)  (1012 356)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 356)  (1013 356)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 356)  (1014 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 356)  (1016 356)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 356)  (1018 356)  LC_2 Logic Functioning bit
 (37 4)  (1019 356)  (1019 356)  LC_2 Logic Functioning bit
 (38 4)  (1020 356)  (1020 356)  LC_2 Logic Functioning bit
 (39 4)  (1021 356)  (1021 356)  LC_2 Logic Functioning bit
 (41 4)  (1023 356)  (1023 356)  LC_2 Logic Functioning bit
 (43 4)  (1025 356)  (1025 356)  LC_2 Logic Functioning bit
 (45 4)  (1027 356)  (1027 356)  LC_2 Logic Functioning bit
 (5 5)  (987 357)  (987 357)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_b_3
 (10 5)  (992 357)  (992 357)  routing T_19_22.sp4_h_r_11 <X> T_19_22.sp4_v_b_4
 (11 5)  (993 357)  (993 357)  routing T_19_22.sp4_v_b_5 <X> T_19_22.sp4_h_r_5
 (22 5)  (1004 357)  (1004 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1005 357)  (1005 357)  routing T_19_22.sp4_h_r_10 <X> T_19_22.lc_trk_g1_2
 (24 5)  (1006 357)  (1006 357)  routing T_19_22.sp4_h_r_10 <X> T_19_22.lc_trk_g1_2
 (28 5)  (1010 357)  (1010 357)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 357)  (1011 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 357)  (1012 357)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (37 5)  (1019 357)  (1019 357)  LC_2 Logic Functioning bit
 (39 5)  (1021 357)  (1021 357)  LC_2 Logic Functioning bit
 (48 5)  (1030 357)  (1030 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (6 6)  (988 358)  (988 358)  routing T_19_22.sp4_v_b_0 <X> T_19_22.sp4_v_t_38
 (10 6)  (992 358)  (992 358)  routing T_19_22.sp4_v_b_11 <X> T_19_22.sp4_h_l_41
 (17 6)  (999 358)  (999 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 358)  (1000 358)  routing T_19_22.wire_logic_cluster/lc_5/out <X> T_19_22.lc_trk_g1_5
 (5 7)  (987 359)  (987 359)  routing T_19_22.sp4_v_b_0 <X> T_19_22.sp4_v_t_38
 (6 7)  (988 359)  (988 359)  routing T_19_22.sp4_h_r_3 <X> T_19_22.sp4_h_l_38
 (13 7)  (995 359)  (995 359)  routing T_19_22.sp4_v_b_0 <X> T_19_22.sp4_h_l_40
 (15 7)  (997 359)  (997 359)  routing T_19_22.sp4_v_t_9 <X> T_19_22.lc_trk_g1_4
 (16 7)  (998 359)  (998 359)  routing T_19_22.sp4_v_t_9 <X> T_19_22.lc_trk_g1_4
 (17 7)  (999 359)  (999 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (1004 359)  (1004 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1005 359)  (1005 359)  routing T_19_22.sp4_h_r_6 <X> T_19_22.lc_trk_g1_6
 (24 7)  (1006 359)  (1006 359)  routing T_19_22.sp4_h_r_6 <X> T_19_22.lc_trk_g1_6
 (25 7)  (1007 359)  (1007 359)  routing T_19_22.sp4_h_r_6 <X> T_19_22.lc_trk_g1_6
 (15 8)  (997 360)  (997 360)  routing T_19_22.sp4_h_r_25 <X> T_19_22.lc_trk_g2_1
 (16 8)  (998 360)  (998 360)  routing T_19_22.sp4_h_r_25 <X> T_19_22.lc_trk_g2_1
 (17 8)  (999 360)  (999 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (1004 360)  (1004 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (1009 360)  (1009 360)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 360)  (1011 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 360)  (1012 360)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 360)  (1016 360)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 360)  (1017 360)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.input_2_4
 (38 8)  (1020 360)  (1020 360)  LC_4 Logic Functioning bit
 (39 8)  (1021 360)  (1021 360)  LC_4 Logic Functioning bit
 (42 8)  (1024 360)  (1024 360)  LC_4 Logic Functioning bit
 (43 8)  (1025 360)  (1025 360)  LC_4 Logic Functioning bit
 (14 9)  (996 361)  (996 361)  routing T_19_22.sp12_v_b_16 <X> T_19_22.lc_trk_g2_0
 (16 9)  (998 361)  (998 361)  routing T_19_22.sp12_v_b_16 <X> T_19_22.lc_trk_g2_0
 (17 9)  (999 361)  (999 361)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (1000 361)  (1000 361)  routing T_19_22.sp4_h_r_25 <X> T_19_22.lc_trk_g2_1
 (21 9)  (1003 361)  (1003 361)  routing T_19_22.sp4_r_v_b_35 <X> T_19_22.lc_trk_g2_3
 (26 9)  (1008 361)  (1008 361)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 361)  (1009 361)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 361)  (1011 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 361)  (1012 361)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 361)  (1013 361)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 361)  (1014 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1016 361)  (1016 361)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.input_2_4
 (36 9)  (1018 361)  (1018 361)  LC_4 Logic Functioning bit
 (37 9)  (1019 361)  (1019 361)  LC_4 Logic Functioning bit
 (38 9)  (1020 361)  (1020 361)  LC_4 Logic Functioning bit
 (39 9)  (1021 361)  (1021 361)  LC_4 Logic Functioning bit
 (40 9)  (1022 361)  (1022 361)  LC_4 Logic Functioning bit
 (41 9)  (1023 361)  (1023 361)  LC_4 Logic Functioning bit
 (42 9)  (1024 361)  (1024 361)  LC_4 Logic Functioning bit
 (43 9)  (1025 361)  (1025 361)  LC_4 Logic Functioning bit
 (48 9)  (1030 361)  (1030 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (987 362)  (987 362)  routing T_19_22.sp4_v_b_6 <X> T_19_22.sp4_h_l_43
 (14 10)  (996 362)  (996 362)  routing T_19_22.sp4_h_r_44 <X> T_19_22.lc_trk_g2_4
 (15 10)  (997 362)  (997 362)  routing T_19_22.sp4_h_l_24 <X> T_19_22.lc_trk_g2_5
 (16 10)  (998 362)  (998 362)  routing T_19_22.sp4_h_l_24 <X> T_19_22.lc_trk_g2_5
 (17 10)  (999 362)  (999 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1000 362)  (1000 362)  routing T_19_22.sp4_h_l_24 <X> T_19_22.lc_trk_g2_5
 (26 10)  (1008 362)  (1008 362)  routing T_19_22.lc_trk_g0_5 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 362)  (1009 362)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 362)  (1010 362)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 362)  (1011 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 362)  (1014 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 362)  (1015 362)  routing T_19_22.lc_trk_g2_0 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 362)  (1018 362)  LC_5 Logic Functioning bit
 (38 10)  (1020 362)  (1020 362)  LC_5 Logic Functioning bit
 (45 10)  (1027 362)  (1027 362)  LC_5 Logic Functioning bit
 (46 10)  (1028 362)  (1028 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (996 363)  (996 363)  routing T_19_22.sp4_h_r_44 <X> T_19_22.lc_trk_g2_4
 (15 11)  (997 363)  (997 363)  routing T_19_22.sp4_h_r_44 <X> T_19_22.lc_trk_g2_4
 (16 11)  (998 363)  (998 363)  routing T_19_22.sp4_h_r_44 <X> T_19_22.lc_trk_g2_4
 (17 11)  (999 363)  (999 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (29 11)  (1011 363)  (1011 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (1018 363)  (1018 363)  LC_5 Logic Functioning bit
 (37 11)  (1019 363)  (1019 363)  LC_5 Logic Functioning bit
 (38 11)  (1020 363)  (1020 363)  LC_5 Logic Functioning bit
 (39 11)  (1021 363)  (1021 363)  LC_5 Logic Functioning bit
 (40 11)  (1022 363)  (1022 363)  LC_5 Logic Functioning bit
 (42 11)  (1024 363)  (1024 363)  LC_5 Logic Functioning bit
 (4 12)  (986 364)  (986 364)  routing T_19_22.sp4_h_l_38 <X> T_19_22.sp4_v_b_9
 (6 12)  (988 364)  (988 364)  routing T_19_22.sp4_h_l_38 <X> T_19_22.sp4_v_b_9
 (17 12)  (999 364)  (999 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (1008 364)  (1008 364)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 364)  (1019 364)  LC_6 Logic Functioning bit
 (39 12)  (1021 364)  (1021 364)  LC_6 Logic Functioning bit
 (53 12)  (1035 364)  (1035 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (5 13)  (987 365)  (987 365)  routing T_19_22.sp4_h_l_38 <X> T_19_22.sp4_v_b_9
 (18 13)  (1000 365)  (1000 365)  routing T_19_22.sp4_r_v_b_41 <X> T_19_22.lc_trk_g3_1
 (22 13)  (1004 365)  (1004 365)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1006 365)  (1006 365)  routing T_19_22.tnr_op_2 <X> T_19_22.lc_trk_g3_2
 (26 13)  (1008 365)  (1008 365)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 365)  (1009 365)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 365)  (1010 365)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 365)  (1011 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 365)  (1013 365)  routing T_19_22.lc_trk_g0_3 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 365)  (1018 365)  LC_6 Logic Functioning bit
 (38 13)  (1020 365)  (1020 365)  LC_6 Logic Functioning bit
 (9 14)  (991 366)  (991 366)  routing T_19_22.sp4_v_b_10 <X> T_19_22.sp4_h_l_47
 (15 14)  (997 366)  (997 366)  routing T_19_22.sp4_h_l_16 <X> T_19_22.lc_trk_g3_5
 (16 14)  (998 366)  (998 366)  routing T_19_22.sp4_h_l_16 <X> T_19_22.lc_trk_g3_5
 (17 14)  (999 366)  (999 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (1003 366)  (1003 366)  routing T_19_22.sp12_v_b_7 <X> T_19_22.lc_trk_g3_7
 (22 14)  (1004 366)  (1004 366)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1006 366)  (1006 366)  routing T_19_22.sp12_v_b_7 <X> T_19_22.lc_trk_g3_7
 (31 14)  (1013 366)  (1013 366)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 366)  (1014 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 366)  (1015 366)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 366)  (1016 366)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 366)  (1017 366)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.input_2_7
 (36 14)  (1018 366)  (1018 366)  LC_7 Logic Functioning bit
 (38 14)  (1020 366)  (1020 366)  LC_7 Logic Functioning bit
 (42 14)  (1024 366)  (1024 366)  LC_7 Logic Functioning bit
 (43 14)  (1025 366)  (1025 366)  LC_7 Logic Functioning bit
 (18 15)  (1000 367)  (1000 367)  routing T_19_22.sp4_h_l_16 <X> T_19_22.lc_trk_g3_5
 (21 15)  (1003 367)  (1003 367)  routing T_19_22.sp12_v_b_7 <X> T_19_22.lc_trk_g3_7
 (26 15)  (1008 367)  (1008 367)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 367)  (1009 367)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 367)  (1010 367)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 367)  (1011 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 367)  (1013 367)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 367)  (1014 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1015 367)  (1015 367)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.input_2_7
 (37 15)  (1019 367)  (1019 367)  LC_7 Logic Functioning bit
 (39 15)  (1021 367)  (1021 367)  LC_7 Logic Functioning bit
 (42 15)  (1024 367)  (1024 367)  LC_7 Logic Functioning bit
 (43 15)  (1025 367)  (1025 367)  LC_7 Logic Functioning bit


LogicTile_20_22

 (16 0)  (1052 352)  (1052 352)  routing T_20_22.sp4_v_b_1 <X> T_20_22.lc_trk_g0_1
 (17 0)  (1053 352)  (1053 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1054 352)  (1054 352)  routing T_20_22.sp4_v_b_1 <X> T_20_22.lc_trk_g0_1
 (22 0)  (1058 352)  (1058 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1059 352)  (1059 352)  routing T_20_22.sp12_h_r_11 <X> T_20_22.lc_trk_g0_3
 (25 0)  (1061 352)  (1061 352)  routing T_20_22.sp4_h_l_7 <X> T_20_22.lc_trk_g0_2
 (26 0)  (1062 352)  (1062 352)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 352)  (1063 352)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 352)  (1064 352)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 352)  (1065 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 352)  (1072 352)  LC_0 Logic Functioning bit
 (39 0)  (1075 352)  (1075 352)  LC_0 Logic Functioning bit
 (41 0)  (1077 352)  (1077 352)  LC_0 Logic Functioning bit
 (43 0)  (1079 352)  (1079 352)  LC_0 Logic Functioning bit
 (44 0)  (1080 352)  (1080 352)  LC_0 Logic Functioning bit
 (45 0)  (1081 352)  (1081 352)  LC_0 Logic Functioning bit
 (48 0)  (1084 352)  (1084 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (4 1)  (1040 353)  (1040 353)  routing T_20_22.sp4_v_t_42 <X> T_20_22.sp4_h_r_0
 (22 1)  (1058 353)  (1058 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1059 353)  (1059 353)  routing T_20_22.sp4_h_l_7 <X> T_20_22.lc_trk_g0_2
 (24 1)  (1060 353)  (1060 353)  routing T_20_22.sp4_h_l_7 <X> T_20_22.lc_trk_g0_2
 (25 1)  (1061 353)  (1061 353)  routing T_20_22.sp4_h_l_7 <X> T_20_22.lc_trk_g0_2
 (26 1)  (1062 353)  (1062 353)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 353)  (1064 353)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 353)  (1065 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 353)  (1068 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1070 353)  (1070 353)  routing T_20_22.lc_trk_g1_1 <X> T_20_22.input_2_0
 (37 1)  (1073 353)  (1073 353)  LC_0 Logic Functioning bit
 (39 1)  (1075 353)  (1075 353)  LC_0 Logic Functioning bit
 (41 1)  (1077 353)  (1077 353)  LC_0 Logic Functioning bit
 (42 1)  (1078 353)  (1078 353)  LC_0 Logic Functioning bit
 (50 1)  (1086 353)  (1086 353)  Carry_In_Mux bit 

 (0 2)  (1036 354)  (1036 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 354)  (1037 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 354)  (1041 354)  routing T_20_22.sp4_h_r_9 <X> T_20_22.sp4_h_l_37
 (6 2)  (1042 354)  (1042 354)  routing T_20_22.sp4_h_l_42 <X> T_20_22.sp4_v_t_37
 (15 2)  (1051 354)  (1051 354)  routing T_20_22.sp4_h_r_13 <X> T_20_22.lc_trk_g0_5
 (16 2)  (1052 354)  (1052 354)  routing T_20_22.sp4_h_r_13 <X> T_20_22.lc_trk_g0_5
 (17 2)  (1053 354)  (1053 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1054 354)  (1054 354)  routing T_20_22.sp4_h_r_13 <X> T_20_22.lc_trk_g0_5
 (22 2)  (1058 354)  (1058 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1059 354)  (1059 354)  routing T_20_22.sp12_h_l_12 <X> T_20_22.lc_trk_g0_7
 (27 2)  (1063 354)  (1063 354)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 354)  (1064 354)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 354)  (1065 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 354)  (1072 354)  LC_1 Logic Functioning bit
 (39 2)  (1075 354)  (1075 354)  LC_1 Logic Functioning bit
 (41 2)  (1077 354)  (1077 354)  LC_1 Logic Functioning bit
 (43 2)  (1079 354)  (1079 354)  LC_1 Logic Functioning bit
 (44 2)  (1080 354)  (1080 354)  LC_1 Logic Functioning bit
 (45 2)  (1081 354)  (1081 354)  LC_1 Logic Functioning bit
 (4 3)  (1040 355)  (1040 355)  routing T_20_22.sp4_h_r_9 <X> T_20_22.sp4_h_l_37
 (9 3)  (1045 355)  (1045 355)  routing T_20_22.sp4_v_b_1 <X> T_20_22.sp4_v_t_36
 (26 3)  (1062 355)  (1062 355)  routing T_20_22.lc_trk_g0_3 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 355)  (1065 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 355)  (1068 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (1073 355)  (1073 355)  LC_1 Logic Functioning bit
 (39 3)  (1075 355)  (1075 355)  LC_1 Logic Functioning bit
 (41 3)  (1077 355)  (1077 355)  LC_1 Logic Functioning bit
 (42 3)  (1078 355)  (1078 355)  LC_1 Logic Functioning bit
 (51 3)  (1087 355)  (1087 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1036 356)  (1036 356)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 356)  (1037 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (16 4)  (1052 356)  (1052 356)  routing T_20_22.sp4_v_b_1 <X> T_20_22.lc_trk_g1_1
 (17 4)  (1053 356)  (1053 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1054 356)  (1054 356)  routing T_20_22.sp4_v_b_1 <X> T_20_22.lc_trk_g1_1
 (21 4)  (1057 356)  (1057 356)  routing T_20_22.wire_logic_cluster/lc_3/out <X> T_20_22.lc_trk_g1_3
 (22 4)  (1058 356)  (1058 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1062 356)  (1062 356)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 356)  (1063 356)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 356)  (1066 356)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 356)  (1072 356)  LC_2 Logic Functioning bit
 (39 4)  (1075 356)  (1075 356)  LC_2 Logic Functioning bit
 (41 4)  (1077 356)  (1077 356)  LC_2 Logic Functioning bit
 (43 4)  (1079 356)  (1079 356)  LC_2 Logic Functioning bit
 (44 4)  (1080 356)  (1080 356)  LC_2 Logic Functioning bit
 (45 4)  (1081 356)  (1081 356)  LC_2 Logic Functioning bit
 (46 4)  (1082 356)  (1082 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (1037 357)  (1037 357)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_7/cen
 (9 5)  (1045 357)  (1045 357)  routing T_20_22.sp4_v_t_45 <X> T_20_22.sp4_v_b_4
 (10 5)  (1046 357)  (1046 357)  routing T_20_22.sp4_v_t_45 <X> T_20_22.sp4_v_b_4
 (26 5)  (1062 357)  (1062 357)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 357)  (1063 357)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 357)  (1064 357)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 357)  (1065 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 357)  (1068 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1070 357)  (1070 357)  routing T_20_22.lc_trk_g1_1 <X> T_20_22.input_2_2
 (37 5)  (1073 357)  (1073 357)  LC_2 Logic Functioning bit
 (39 5)  (1075 357)  (1075 357)  LC_2 Logic Functioning bit
 (41 5)  (1077 357)  (1077 357)  LC_2 Logic Functioning bit
 (42 5)  (1078 357)  (1078 357)  LC_2 Logic Functioning bit
 (14 6)  (1050 358)  (1050 358)  routing T_20_22.sp4_h_l_9 <X> T_20_22.lc_trk_g1_4
 (17 6)  (1053 358)  (1053 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 358)  (1054 358)  routing T_20_22.wire_logic_cluster/lc_5/out <X> T_20_22.lc_trk_g1_5
 (21 6)  (1057 358)  (1057 358)  routing T_20_22.wire_logic_cluster/lc_7/out <X> T_20_22.lc_trk_g1_7
 (22 6)  (1058 358)  (1058 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1061 358)  (1061 358)  routing T_20_22.wire_logic_cluster/lc_6/out <X> T_20_22.lc_trk_g1_6
 (27 6)  (1063 358)  (1063 358)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 358)  (1072 358)  LC_3 Logic Functioning bit
 (39 6)  (1075 358)  (1075 358)  LC_3 Logic Functioning bit
 (41 6)  (1077 358)  (1077 358)  LC_3 Logic Functioning bit
 (43 6)  (1079 358)  (1079 358)  LC_3 Logic Functioning bit
 (44 6)  (1080 358)  (1080 358)  LC_3 Logic Functioning bit
 (45 6)  (1081 358)  (1081 358)  LC_3 Logic Functioning bit
 (14 7)  (1050 359)  (1050 359)  routing T_20_22.sp4_h_l_9 <X> T_20_22.lc_trk_g1_4
 (15 7)  (1051 359)  (1051 359)  routing T_20_22.sp4_h_l_9 <X> T_20_22.lc_trk_g1_4
 (16 7)  (1052 359)  (1052 359)  routing T_20_22.sp4_h_l_9 <X> T_20_22.lc_trk_g1_4
 (17 7)  (1053 359)  (1053 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (1058 359)  (1058 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (1064 359)  (1064 359)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 359)  (1065 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 359)  (1066 359)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 359)  (1068 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (1073 359)  (1073 359)  LC_3 Logic Functioning bit
 (39 7)  (1075 359)  (1075 359)  LC_3 Logic Functioning bit
 (41 7)  (1077 359)  (1077 359)  LC_3 Logic Functioning bit
 (42 7)  (1078 359)  (1078 359)  LC_3 Logic Functioning bit
 (48 7)  (1084 359)  (1084 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (1040 360)  (1040 360)  routing T_20_22.sp4_h_l_43 <X> T_20_22.sp4_v_b_6
 (8 8)  (1044 360)  (1044 360)  routing T_20_22.sp4_h_l_46 <X> T_20_22.sp4_h_r_7
 (10 8)  (1046 360)  (1046 360)  routing T_20_22.sp4_h_l_46 <X> T_20_22.sp4_h_r_7
 (15 8)  (1051 360)  (1051 360)  routing T_20_22.sp4_h_r_33 <X> T_20_22.lc_trk_g2_1
 (16 8)  (1052 360)  (1052 360)  routing T_20_22.sp4_h_r_33 <X> T_20_22.lc_trk_g2_1
 (17 8)  (1053 360)  (1053 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1054 360)  (1054 360)  routing T_20_22.sp4_h_r_33 <X> T_20_22.lc_trk_g2_1
 (27 8)  (1063 360)  (1063 360)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 360)  (1064 360)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 360)  (1065 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 360)  (1066 360)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 360)  (1068 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 360)  (1072 360)  LC_4 Logic Functioning bit
 (39 8)  (1075 360)  (1075 360)  LC_4 Logic Functioning bit
 (41 8)  (1077 360)  (1077 360)  LC_4 Logic Functioning bit
 (43 8)  (1079 360)  (1079 360)  LC_4 Logic Functioning bit
 (44 8)  (1080 360)  (1080 360)  LC_4 Logic Functioning bit
 (45 8)  (1081 360)  (1081 360)  LC_4 Logic Functioning bit
 (5 9)  (1041 361)  (1041 361)  routing T_20_22.sp4_h_l_43 <X> T_20_22.sp4_v_b_6
 (13 9)  (1049 361)  (1049 361)  routing T_20_22.sp4_v_t_38 <X> T_20_22.sp4_h_r_8
 (22 9)  (1058 361)  (1058 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (1059 361)  (1059 361)  routing T_20_22.sp12_v_t_9 <X> T_20_22.lc_trk_g2_2
 (26 9)  (1062 361)  (1062 361)  routing T_20_22.lc_trk_g0_2 <X> T_20_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 361)  (1065 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 361)  (1068 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1070 361)  (1070 361)  routing T_20_22.lc_trk_g1_1 <X> T_20_22.input_2_4
 (37 9)  (1073 361)  (1073 361)  LC_4 Logic Functioning bit
 (39 9)  (1075 361)  (1075 361)  LC_4 Logic Functioning bit
 (41 9)  (1077 361)  (1077 361)  LC_4 Logic Functioning bit
 (42 9)  (1078 361)  (1078 361)  LC_4 Logic Functioning bit
 (53 9)  (1089 361)  (1089 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (11 10)  (1047 362)  (1047 362)  routing T_20_22.sp4_h_l_38 <X> T_20_22.sp4_v_t_45
 (12 10)  (1048 362)  (1048 362)  routing T_20_22.sp4_v_t_39 <X> T_20_22.sp4_h_l_45
 (26 10)  (1062 362)  (1062 362)  routing T_20_22.lc_trk_g0_7 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 362)  (1063 362)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 362)  (1065 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 362)  (1066 362)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 362)  (1068 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 362)  (1072 362)  LC_5 Logic Functioning bit
 (39 10)  (1075 362)  (1075 362)  LC_5 Logic Functioning bit
 (41 10)  (1077 362)  (1077 362)  LC_5 Logic Functioning bit
 (43 10)  (1079 362)  (1079 362)  LC_5 Logic Functioning bit
 (44 10)  (1080 362)  (1080 362)  LC_5 Logic Functioning bit
 (45 10)  (1081 362)  (1081 362)  LC_5 Logic Functioning bit
 (46 10)  (1082 362)  (1082 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (1047 363)  (1047 363)  routing T_20_22.sp4_v_t_39 <X> T_20_22.sp4_h_l_45
 (13 11)  (1049 363)  (1049 363)  routing T_20_22.sp4_v_t_39 <X> T_20_22.sp4_h_l_45
 (22 11)  (1058 363)  (1058 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1059 363)  (1059 363)  routing T_20_22.sp4_h_r_30 <X> T_20_22.lc_trk_g2_6
 (24 11)  (1060 363)  (1060 363)  routing T_20_22.sp4_h_r_30 <X> T_20_22.lc_trk_g2_6
 (25 11)  (1061 363)  (1061 363)  routing T_20_22.sp4_h_r_30 <X> T_20_22.lc_trk_g2_6
 (26 11)  (1062 363)  (1062 363)  routing T_20_22.lc_trk_g0_7 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 363)  (1065 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 363)  (1068 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (1073 363)  (1073 363)  LC_5 Logic Functioning bit
 (39 11)  (1075 363)  (1075 363)  LC_5 Logic Functioning bit
 (41 11)  (1077 363)  (1077 363)  LC_5 Logic Functioning bit
 (42 11)  (1078 363)  (1078 363)  LC_5 Logic Functioning bit
 (14 12)  (1050 364)  (1050 364)  routing T_20_22.wire_logic_cluster/lc_0/out <X> T_20_22.lc_trk_g3_0
 (17 12)  (1053 364)  (1053 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 364)  (1054 364)  routing T_20_22.wire_logic_cluster/lc_1/out <X> T_20_22.lc_trk_g3_1
 (21 12)  (1057 364)  (1057 364)  routing T_20_22.sp4_v_t_22 <X> T_20_22.lc_trk_g3_3
 (22 12)  (1058 364)  (1058 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1059 364)  (1059 364)  routing T_20_22.sp4_v_t_22 <X> T_20_22.lc_trk_g3_3
 (27 12)  (1063 364)  (1063 364)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 364)  (1065 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 364)  (1066 364)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 364)  (1068 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 364)  (1072 364)  LC_6 Logic Functioning bit
 (39 12)  (1075 364)  (1075 364)  LC_6 Logic Functioning bit
 (41 12)  (1077 364)  (1077 364)  LC_6 Logic Functioning bit
 (43 12)  (1079 364)  (1079 364)  LC_6 Logic Functioning bit
 (44 12)  (1080 364)  (1080 364)  LC_6 Logic Functioning bit
 (45 12)  (1081 364)  (1081 364)  LC_6 Logic Functioning bit
 (46 12)  (1082 364)  (1082 364)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (1053 365)  (1053 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (1057 365)  (1057 365)  routing T_20_22.sp4_v_t_22 <X> T_20_22.lc_trk_g3_3
 (26 13)  (1062 365)  (1062 365)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 365)  (1063 365)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 365)  (1064 365)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 365)  (1065 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 365)  (1066 365)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 365)  (1068 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1070 365)  (1070 365)  routing T_20_22.lc_trk_g1_1 <X> T_20_22.input_2_6
 (37 13)  (1073 365)  (1073 365)  LC_6 Logic Functioning bit
 (39 13)  (1075 365)  (1075 365)  LC_6 Logic Functioning bit
 (41 13)  (1077 365)  (1077 365)  LC_6 Logic Functioning bit
 (42 13)  (1078 365)  (1078 365)  LC_6 Logic Functioning bit
 (4 14)  (1040 366)  (1040 366)  routing T_20_22.sp4_v_b_1 <X> T_20_22.sp4_v_t_44
 (6 14)  (1042 366)  (1042 366)  routing T_20_22.sp4_v_b_1 <X> T_20_22.sp4_v_t_44
 (8 14)  (1044 366)  (1044 366)  routing T_20_22.sp4_h_r_2 <X> T_20_22.sp4_h_l_47
 (10 14)  (1046 366)  (1046 366)  routing T_20_22.sp4_h_r_2 <X> T_20_22.sp4_h_l_47
 (14 14)  (1050 366)  (1050 366)  routing T_20_22.wire_logic_cluster/lc_4/out <X> T_20_22.lc_trk_g3_4
 (22 14)  (1058 366)  (1058 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (1062 366)  (1062 366)  routing T_20_22.lc_trk_g0_5 <X> T_20_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 366)  (1063 366)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 366)  (1065 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 366)  (1066 366)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 366)  (1068 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 366)  (1072 366)  LC_7 Logic Functioning bit
 (39 14)  (1075 366)  (1075 366)  LC_7 Logic Functioning bit
 (41 14)  (1077 366)  (1077 366)  LC_7 Logic Functioning bit
 (43 14)  (1079 366)  (1079 366)  LC_7 Logic Functioning bit
 (44 14)  (1080 366)  (1080 366)  LC_7 Logic Functioning bit
 (45 14)  (1081 366)  (1081 366)  LC_7 Logic Functioning bit
 (17 15)  (1053 367)  (1053 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (1065 367)  (1065 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 367)  (1066 367)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 367)  (1068 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (1073 367)  (1073 367)  LC_7 Logic Functioning bit
 (39 15)  (1075 367)  (1075 367)  LC_7 Logic Functioning bit
 (41 15)  (1077 367)  (1077 367)  LC_7 Logic Functioning bit
 (42 15)  (1078 367)  (1078 367)  LC_7 Logic Functioning bit
 (48 15)  (1084 367)  (1084 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_22

 (0 0)  (1090 352)  (1090 352)  Negative Clock bit

 (9 0)  (1099 352)  (1099 352)  routing T_21_22.sp4_h_l_47 <X> T_21_22.sp4_h_r_1
 (10 0)  (1100 352)  (1100 352)  routing T_21_22.sp4_h_l_47 <X> T_21_22.sp4_h_r_1
 (27 0)  (1117 352)  (1117 352)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 352)  (1118 352)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 352)  (1119 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 352)  (1122 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 352)  (1126 352)  LC_0 Logic Functioning bit
 (39 0)  (1129 352)  (1129 352)  LC_0 Logic Functioning bit
 (41 0)  (1131 352)  (1131 352)  LC_0 Logic Functioning bit
 (42 0)  (1132 352)  (1132 352)  LC_0 Logic Functioning bit
 (44 0)  (1134 352)  (1134 352)  LC_0 Logic Functioning bit
 (45 0)  (1135 352)  (1135 352)  LC_0 Logic Functioning bit
 (36 1)  (1126 353)  (1126 353)  LC_0 Logic Functioning bit
 (39 1)  (1129 353)  (1129 353)  LC_0 Logic Functioning bit
 (41 1)  (1131 353)  (1131 353)  LC_0 Logic Functioning bit
 (42 1)  (1132 353)  (1132 353)  LC_0 Logic Functioning bit
 (49 1)  (1139 353)  (1139 353)  Carry_In_Mux bit 

 (53 1)  (1143 353)  (1143 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1090 354)  (1090 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 354)  (1091 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 354)  (1092 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (1096 354)  (1096 354)  routing T_21_22.sp4_h_l_42 <X> T_21_22.sp4_v_t_37
 (9 2)  (1099 354)  (1099 354)  routing T_21_22.sp4_v_b_1 <X> T_21_22.sp4_h_l_36
 (27 2)  (1117 354)  (1117 354)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 354)  (1118 354)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 354)  (1119 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 354)  (1122 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 354)  (1126 354)  LC_1 Logic Functioning bit
 (39 2)  (1129 354)  (1129 354)  LC_1 Logic Functioning bit
 (41 2)  (1131 354)  (1131 354)  LC_1 Logic Functioning bit
 (42 2)  (1132 354)  (1132 354)  LC_1 Logic Functioning bit
 (44 2)  (1134 354)  (1134 354)  LC_1 Logic Functioning bit
 (45 2)  (1135 354)  (1135 354)  LC_1 Logic Functioning bit
 (3 3)  (1093 355)  (1093 355)  routing T_21_22.sp12_v_b_0 <X> T_21_22.sp12_h_l_23
 (36 3)  (1126 355)  (1126 355)  LC_1 Logic Functioning bit
 (39 3)  (1129 355)  (1129 355)  LC_1 Logic Functioning bit
 (41 3)  (1131 355)  (1131 355)  LC_1 Logic Functioning bit
 (42 3)  (1132 355)  (1132 355)  LC_1 Logic Functioning bit
 (47 3)  (1137 355)  (1137 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (1090 356)  (1090 356)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 356)  (1091 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1111 356)  (1111 356)  routing T_21_22.wire_logic_cluster/lc_3/out <X> T_21_22.lc_trk_g1_3
 (22 4)  (1112 356)  (1112 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1117 356)  (1117 356)  routing T_21_22.lc_trk_g1_4 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 356)  (1119 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 356)  (1120 356)  routing T_21_22.lc_trk_g1_4 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 356)  (1122 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 356)  (1126 356)  LC_2 Logic Functioning bit
 (39 4)  (1129 356)  (1129 356)  LC_2 Logic Functioning bit
 (41 4)  (1131 356)  (1131 356)  LC_2 Logic Functioning bit
 (42 4)  (1132 356)  (1132 356)  LC_2 Logic Functioning bit
 (44 4)  (1134 356)  (1134 356)  LC_2 Logic Functioning bit
 (45 4)  (1135 356)  (1135 356)  LC_2 Logic Functioning bit
 (46 4)  (1136 356)  (1136 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (1091 357)  (1091 357)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_7/cen
 (36 5)  (1126 357)  (1126 357)  LC_2 Logic Functioning bit
 (39 5)  (1129 357)  (1129 357)  LC_2 Logic Functioning bit
 (41 5)  (1131 357)  (1131 357)  LC_2 Logic Functioning bit
 (42 5)  (1132 357)  (1132 357)  LC_2 Logic Functioning bit
 (53 5)  (1143 357)  (1143 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (1102 358)  (1102 358)  routing T_21_22.sp4_v_b_5 <X> T_21_22.sp4_h_l_40
 (14 6)  (1104 358)  (1104 358)  routing T_21_22.sp4_h_l_9 <X> T_21_22.lc_trk_g1_4
 (15 6)  (1105 358)  (1105 358)  routing T_21_22.sp4_v_b_21 <X> T_21_22.lc_trk_g1_5
 (16 6)  (1106 358)  (1106 358)  routing T_21_22.sp4_v_b_21 <X> T_21_22.lc_trk_g1_5
 (17 6)  (1107 358)  (1107 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (1111 358)  (1111 358)  routing T_21_22.wire_logic_cluster/lc_7/out <X> T_21_22.lc_trk_g1_7
 (22 6)  (1112 358)  (1112 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1115 358)  (1115 358)  routing T_21_22.wire_logic_cluster/lc_6/out <X> T_21_22.lc_trk_g1_6
 (27 6)  (1117 358)  (1117 358)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 358)  (1119 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 358)  (1122 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 358)  (1126 358)  LC_3 Logic Functioning bit
 (39 6)  (1129 358)  (1129 358)  LC_3 Logic Functioning bit
 (41 6)  (1131 358)  (1131 358)  LC_3 Logic Functioning bit
 (42 6)  (1132 358)  (1132 358)  LC_3 Logic Functioning bit
 (44 6)  (1134 358)  (1134 358)  LC_3 Logic Functioning bit
 (45 6)  (1135 358)  (1135 358)  LC_3 Logic Functioning bit
 (46 6)  (1136 358)  (1136 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (1143 358)  (1143 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (1104 359)  (1104 359)  routing T_21_22.sp4_h_l_9 <X> T_21_22.lc_trk_g1_4
 (15 7)  (1105 359)  (1105 359)  routing T_21_22.sp4_h_l_9 <X> T_21_22.lc_trk_g1_4
 (16 7)  (1106 359)  (1106 359)  routing T_21_22.sp4_h_l_9 <X> T_21_22.lc_trk_g1_4
 (17 7)  (1107 359)  (1107 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (1112 359)  (1112 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1120 359)  (1120 359)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 359)  (1126 359)  LC_3 Logic Functioning bit
 (39 7)  (1129 359)  (1129 359)  LC_3 Logic Functioning bit
 (41 7)  (1131 359)  (1131 359)  LC_3 Logic Functioning bit
 (42 7)  (1132 359)  (1132 359)  LC_3 Logic Functioning bit
 (5 8)  (1095 360)  (1095 360)  routing T_21_22.sp4_v_b_0 <X> T_21_22.sp4_h_r_6
 (8 8)  (1098 360)  (1098 360)  routing T_21_22.sp4_h_l_46 <X> T_21_22.sp4_h_r_7
 (10 8)  (1100 360)  (1100 360)  routing T_21_22.sp4_h_l_46 <X> T_21_22.sp4_h_r_7
 (27 8)  (1117 360)  (1117 360)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 360)  (1118 360)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 360)  (1119 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 360)  (1120 360)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 360)  (1122 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 360)  (1126 360)  LC_4 Logic Functioning bit
 (39 8)  (1129 360)  (1129 360)  LC_4 Logic Functioning bit
 (41 8)  (1131 360)  (1131 360)  LC_4 Logic Functioning bit
 (42 8)  (1132 360)  (1132 360)  LC_4 Logic Functioning bit
 (44 8)  (1134 360)  (1134 360)  LC_4 Logic Functioning bit
 (45 8)  (1135 360)  (1135 360)  LC_4 Logic Functioning bit
 (4 9)  (1094 361)  (1094 361)  routing T_21_22.sp4_v_b_0 <X> T_21_22.sp4_h_r_6
 (6 9)  (1096 361)  (1096 361)  routing T_21_22.sp4_v_b_0 <X> T_21_22.sp4_h_r_6
 (22 9)  (1112 361)  (1112 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1113 361)  (1113 361)  routing T_21_22.sp4_v_b_42 <X> T_21_22.lc_trk_g2_2
 (24 9)  (1114 361)  (1114 361)  routing T_21_22.sp4_v_b_42 <X> T_21_22.lc_trk_g2_2
 (36 9)  (1126 361)  (1126 361)  LC_4 Logic Functioning bit
 (39 9)  (1129 361)  (1129 361)  LC_4 Logic Functioning bit
 (41 9)  (1131 361)  (1131 361)  LC_4 Logic Functioning bit
 (42 9)  (1132 361)  (1132 361)  LC_4 Logic Functioning bit
 (51 9)  (1141 361)  (1141 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (1102 362)  (1102 362)  routing T_21_22.sp4_v_b_8 <X> T_21_22.sp4_h_l_45
 (27 10)  (1117 362)  (1117 362)  routing T_21_22.lc_trk_g3_5 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 362)  (1118 362)  routing T_21_22.lc_trk_g3_5 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 362)  (1119 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 362)  (1120 362)  routing T_21_22.lc_trk_g3_5 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 362)  (1122 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 362)  (1126 362)  LC_5 Logic Functioning bit
 (39 10)  (1129 362)  (1129 362)  LC_5 Logic Functioning bit
 (41 10)  (1131 362)  (1131 362)  LC_5 Logic Functioning bit
 (42 10)  (1132 362)  (1132 362)  LC_5 Logic Functioning bit
 (44 10)  (1134 362)  (1134 362)  LC_5 Logic Functioning bit
 (45 10)  (1135 362)  (1135 362)  LC_5 Logic Functioning bit
 (53 10)  (1143 362)  (1143 362)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (5 11)  (1095 363)  (1095 363)  routing T_21_22.sp4_h_l_43 <X> T_21_22.sp4_v_t_43
 (36 11)  (1126 363)  (1126 363)  LC_5 Logic Functioning bit
 (39 11)  (1129 363)  (1129 363)  LC_5 Logic Functioning bit
 (41 11)  (1131 363)  (1131 363)  LC_5 Logic Functioning bit
 (42 11)  (1132 363)  (1132 363)  LC_5 Logic Functioning bit
 (5 12)  (1095 364)  (1095 364)  routing T_21_22.sp4_v_b_9 <X> T_21_22.sp4_h_r_9
 (11 12)  (1101 364)  (1101 364)  routing T_21_22.sp4_v_t_45 <X> T_21_22.sp4_v_b_11
 (14 12)  (1104 364)  (1104 364)  routing T_21_22.wire_logic_cluster/lc_0/out <X> T_21_22.lc_trk_g3_0
 (17 12)  (1107 364)  (1107 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 364)  (1108 364)  routing T_21_22.wire_logic_cluster/lc_1/out <X> T_21_22.lc_trk_g3_1
 (27 12)  (1117 364)  (1117 364)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 364)  (1119 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 364)  (1120 364)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 364)  (1122 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 364)  (1126 364)  LC_6 Logic Functioning bit
 (39 12)  (1129 364)  (1129 364)  LC_6 Logic Functioning bit
 (41 12)  (1131 364)  (1131 364)  LC_6 Logic Functioning bit
 (42 12)  (1132 364)  (1132 364)  LC_6 Logic Functioning bit
 (44 12)  (1134 364)  (1134 364)  LC_6 Logic Functioning bit
 (45 12)  (1135 364)  (1135 364)  LC_6 Logic Functioning bit
 (53 12)  (1143 364)  (1143 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (6 13)  (1096 365)  (1096 365)  routing T_21_22.sp4_v_b_9 <X> T_21_22.sp4_h_r_9
 (12 13)  (1102 365)  (1102 365)  routing T_21_22.sp4_v_t_45 <X> T_21_22.sp4_v_b_11
 (17 13)  (1107 365)  (1107 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1120 365)  (1120 365)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (1126 365)  (1126 365)  LC_6 Logic Functioning bit
 (39 13)  (1129 365)  (1129 365)  LC_6 Logic Functioning bit
 (41 13)  (1131 365)  (1131 365)  LC_6 Logic Functioning bit
 (42 13)  (1132 365)  (1132 365)  LC_6 Logic Functioning bit
 (1 14)  (1091 366)  (1091 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (1095 366)  (1095 366)  routing T_21_22.sp4_v_t_44 <X> T_21_22.sp4_h_l_44
 (14 14)  (1104 366)  (1104 366)  routing T_21_22.wire_logic_cluster/lc_4/out <X> T_21_22.lc_trk_g3_4
 (17 14)  (1107 366)  (1107 366)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1108 366)  (1108 366)  routing T_21_22.wire_logic_cluster/lc_5/out <X> T_21_22.lc_trk_g3_5
 (27 14)  (1117 366)  (1117 366)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 366)  (1119 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 366)  (1120 366)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 366)  (1122 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 366)  (1126 366)  LC_7 Logic Functioning bit
 (39 14)  (1129 366)  (1129 366)  LC_7 Logic Functioning bit
 (41 14)  (1131 366)  (1131 366)  LC_7 Logic Functioning bit
 (42 14)  (1132 366)  (1132 366)  LC_7 Logic Functioning bit
 (45 14)  (1135 366)  (1135 366)  LC_7 Logic Functioning bit
 (46 14)  (1136 366)  (1136 366)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (1090 367)  (1090 367)  routing T_21_22.lc_trk_g1_5 <X> T_21_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 367)  (1091 367)  routing T_21_22.lc_trk_g1_5 <X> T_21_22.wire_logic_cluster/lc_7/s_r
 (6 15)  (1096 367)  (1096 367)  routing T_21_22.sp4_v_t_44 <X> T_21_22.sp4_h_l_44
 (9 15)  (1099 367)  (1099 367)  routing T_21_22.sp4_v_b_2 <X> T_21_22.sp4_v_t_47
 (10 15)  (1100 367)  (1100 367)  routing T_21_22.sp4_v_b_2 <X> T_21_22.sp4_v_t_47
 (17 15)  (1107 367)  (1107 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1120 367)  (1120 367)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (1126 367)  (1126 367)  LC_7 Logic Functioning bit
 (39 15)  (1129 367)  (1129 367)  LC_7 Logic Functioning bit
 (41 15)  (1131 367)  (1131 367)  LC_7 Logic Functioning bit
 (42 15)  (1132 367)  (1132 367)  LC_7 Logic Functioning bit


LogicTile_22_22

 (13 0)  (1157 352)  (1157 352)  routing T_22_22.sp4_h_l_39 <X> T_22_22.sp4_v_b_2
 (26 0)  (1170 352)  (1170 352)  routing T_22_22.lc_trk_g2_4 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (1172 352)  (1172 352)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 352)  (1173 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 352)  (1176 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 352)  (1177 352)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 352)  (1178 352)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 352)  (1180 352)  LC_0 Logic Functioning bit
 (37 0)  (1181 352)  (1181 352)  LC_0 Logic Functioning bit
 (38 0)  (1182 352)  (1182 352)  LC_0 Logic Functioning bit
 (39 0)  (1183 352)  (1183 352)  LC_0 Logic Functioning bit
 (41 0)  (1185 352)  (1185 352)  LC_0 Logic Functioning bit
 (43 0)  (1187 352)  (1187 352)  LC_0 Logic Functioning bit
 (12 1)  (1156 353)  (1156 353)  routing T_22_22.sp4_h_l_39 <X> T_22_22.sp4_v_b_2
 (15 1)  (1159 353)  (1159 353)  routing T_22_22.sp4_v_t_5 <X> T_22_22.lc_trk_g0_0
 (16 1)  (1160 353)  (1160 353)  routing T_22_22.sp4_v_t_5 <X> T_22_22.lc_trk_g0_0
 (17 1)  (1161 353)  (1161 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (1166 353)  (1166 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1167 353)  (1167 353)  routing T_22_22.sp4_v_b_18 <X> T_22_22.lc_trk_g0_2
 (24 1)  (1168 353)  (1168 353)  routing T_22_22.sp4_v_b_18 <X> T_22_22.lc_trk_g0_2
 (28 1)  (1172 353)  (1172 353)  routing T_22_22.lc_trk_g2_4 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 353)  (1173 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 353)  (1174 353)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 353)  (1175 353)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (37 1)  (1181 353)  (1181 353)  LC_0 Logic Functioning bit
 (39 1)  (1183 353)  (1183 353)  LC_0 Logic Functioning bit
 (0 2)  (1144 354)  (1144 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 354)  (1145 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 354)  (1146 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (1163 354)  (1163 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (27 2)  (1171 354)  (1171 354)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 354)  (1172 354)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 354)  (1173 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 354)  (1176 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 354)  (1178 354)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_1/in_3
 (42 2)  (1186 354)  (1186 354)  LC_1 Logic Functioning bit
 (43 2)  (1187 354)  (1187 354)  LC_1 Logic Functioning bit
 (50 2)  (1194 354)  (1194 354)  Cascade bit: LH_LC01_inmux02_5

 (1 3)  (1145 355)  (1145 355)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (26 3)  (1170 355)  (1170 355)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 355)  (1172 355)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 355)  (1173 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 355)  (1175 355)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 355)  (1180 355)  LC_1 Logic Functioning bit
 (38 3)  (1182 355)  (1182 355)  LC_1 Logic Functioning bit
 (42 3)  (1186 355)  (1186 355)  LC_1 Logic Functioning bit
 (43 3)  (1187 355)  (1187 355)  LC_1 Logic Functioning bit
 (1 4)  (1145 356)  (1145 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (1159 356)  (1159 356)  routing T_22_22.sp4_v_b_17 <X> T_22_22.lc_trk_g1_1
 (16 4)  (1160 356)  (1160 356)  routing T_22_22.sp4_v_b_17 <X> T_22_22.lc_trk_g1_1
 (17 4)  (1161 356)  (1161 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (1165 356)  (1165 356)  routing T_22_22.sp4_h_r_19 <X> T_22_22.lc_trk_g1_3
 (22 4)  (1166 356)  (1166 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1167 356)  (1167 356)  routing T_22_22.sp4_h_r_19 <X> T_22_22.lc_trk_g1_3
 (24 4)  (1168 356)  (1168 356)  routing T_22_22.sp4_h_r_19 <X> T_22_22.lc_trk_g1_3
 (26 4)  (1170 356)  (1170 356)  routing T_22_22.lc_trk_g2_6 <X> T_22_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (1172 356)  (1172 356)  routing T_22_22.lc_trk_g2_5 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 356)  (1173 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 356)  (1174 356)  routing T_22_22.lc_trk_g2_5 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 356)  (1175 356)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 356)  (1176 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 356)  (1177 356)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 356)  (1178 356)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 356)  (1180 356)  LC_2 Logic Functioning bit
 (41 4)  (1185 356)  (1185 356)  LC_2 Logic Functioning bit
 (43 4)  (1187 356)  (1187 356)  LC_2 Logic Functioning bit
 (50 4)  (1194 356)  (1194 356)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1145 357)  (1145 357)  routing T_22_22.lc_trk_g0_2 <X> T_22_22.wire_logic_cluster/lc_7/cen
 (19 5)  (1163 357)  (1163 357)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (21 5)  (1165 357)  (1165 357)  routing T_22_22.sp4_h_r_19 <X> T_22_22.lc_trk_g1_3
 (26 5)  (1170 357)  (1170 357)  routing T_22_22.lc_trk_g2_6 <X> T_22_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 357)  (1172 357)  routing T_22_22.lc_trk_g2_6 <X> T_22_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 357)  (1173 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (1180 357)  (1180 357)  LC_2 Logic Functioning bit
 (37 5)  (1181 357)  (1181 357)  LC_2 Logic Functioning bit
 (39 5)  (1183 357)  (1183 357)  LC_2 Logic Functioning bit
 (41 5)  (1185 357)  (1185 357)  LC_2 Logic Functioning bit
 (43 5)  (1187 357)  (1187 357)  LC_2 Logic Functioning bit
 (14 6)  (1158 358)  (1158 358)  routing T_22_22.sp4_h_l_9 <X> T_22_22.lc_trk_g1_4
 (17 6)  (1161 358)  (1161 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (1170 358)  (1170 358)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (1173 358)  (1173 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 358)  (1175 358)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 358)  (1176 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 358)  (1177 358)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 358)  (1178 358)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 358)  (1180 358)  LC_3 Logic Functioning bit
 (39 6)  (1183 358)  (1183 358)  LC_3 Logic Functioning bit
 (43 6)  (1187 358)  (1187 358)  LC_3 Logic Functioning bit
 (50 6)  (1194 358)  (1194 358)  Cascade bit: LH_LC03_inmux02_5

 (13 7)  (1157 359)  (1157 359)  routing T_22_22.sp4_v_b_0 <X> T_22_22.sp4_h_l_40
 (14 7)  (1158 359)  (1158 359)  routing T_22_22.sp4_h_l_9 <X> T_22_22.lc_trk_g1_4
 (15 7)  (1159 359)  (1159 359)  routing T_22_22.sp4_h_l_9 <X> T_22_22.lc_trk_g1_4
 (16 7)  (1160 359)  (1160 359)  routing T_22_22.sp4_h_l_9 <X> T_22_22.lc_trk_g1_4
 (17 7)  (1161 359)  (1161 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (1166 359)  (1166 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (1167 359)  (1167 359)  routing T_22_22.sp12_h_l_21 <X> T_22_22.lc_trk_g1_6
 (25 7)  (1169 359)  (1169 359)  routing T_22_22.sp12_h_l_21 <X> T_22_22.lc_trk_g1_6
 (27 7)  (1171 359)  (1171 359)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 359)  (1172 359)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 359)  (1173 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 359)  (1175 359)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 359)  (1180 359)  LC_3 Logic Functioning bit
 (37 7)  (1181 359)  (1181 359)  LC_3 Logic Functioning bit
 (38 7)  (1182 359)  (1182 359)  LC_3 Logic Functioning bit
 (42 7)  (1186 359)  (1186 359)  LC_3 Logic Functioning bit
 (43 7)  (1187 359)  (1187 359)  LC_3 Logic Functioning bit
 (8 8)  (1152 360)  (1152 360)  routing T_22_22.sp4_h_l_42 <X> T_22_22.sp4_h_r_7
 (22 8)  (1166 360)  (1166 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1167 360)  (1167 360)  routing T_22_22.sp4_v_t_30 <X> T_22_22.lc_trk_g2_3
 (24 8)  (1168 360)  (1168 360)  routing T_22_22.sp4_v_t_30 <X> T_22_22.lc_trk_g2_3
 (28 8)  (1172 360)  (1172 360)  routing T_22_22.lc_trk_g2_7 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 360)  (1173 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 360)  (1174 360)  routing T_22_22.lc_trk_g2_7 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 360)  (1175 360)  routing T_22_22.lc_trk_g1_4 <X> T_22_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 360)  (1176 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 360)  (1178 360)  routing T_22_22.lc_trk_g1_4 <X> T_22_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 360)  (1180 360)  LC_4 Logic Functioning bit
 (38 8)  (1182 360)  (1182 360)  LC_4 Logic Functioning bit
 (42 8)  (1186 360)  (1186 360)  LC_4 Logic Functioning bit
 (43 8)  (1187 360)  (1187 360)  LC_4 Logic Functioning bit
 (50 8)  (1194 360)  (1194 360)  Cascade bit: LH_LC04_inmux02_5

 (30 9)  (1174 361)  (1174 361)  routing T_22_22.lc_trk_g2_7 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 361)  (1180 361)  LC_4 Logic Functioning bit
 (38 9)  (1182 361)  (1182 361)  LC_4 Logic Functioning bit
 (42 9)  (1186 361)  (1186 361)  LC_4 Logic Functioning bit
 (43 9)  (1187 361)  (1187 361)  LC_4 Logic Functioning bit
 (14 10)  (1158 362)  (1158 362)  routing T_22_22.sp4_h_r_44 <X> T_22_22.lc_trk_g2_4
 (15 10)  (1159 362)  (1159 362)  routing T_22_22.sp4_v_t_32 <X> T_22_22.lc_trk_g2_5
 (16 10)  (1160 362)  (1160 362)  routing T_22_22.sp4_v_t_32 <X> T_22_22.lc_trk_g2_5
 (17 10)  (1161 362)  (1161 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (1166 362)  (1166 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1167 362)  (1167 362)  routing T_22_22.sp4_h_r_31 <X> T_22_22.lc_trk_g2_7
 (24 10)  (1168 362)  (1168 362)  routing T_22_22.sp4_h_r_31 <X> T_22_22.lc_trk_g2_7
 (25 10)  (1169 362)  (1169 362)  routing T_22_22.wire_logic_cluster/lc_6/out <X> T_22_22.lc_trk_g2_6
 (27 10)  (1171 362)  (1171 362)  routing T_22_22.lc_trk_g3_5 <X> T_22_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 362)  (1172 362)  routing T_22_22.lc_trk_g3_5 <X> T_22_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 362)  (1173 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 362)  (1174 362)  routing T_22_22.lc_trk_g3_5 <X> T_22_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 362)  (1176 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 362)  (1178 362)  routing T_22_22.lc_trk_g1_1 <X> T_22_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 362)  (1180 362)  LC_5 Logic Functioning bit
 (38 10)  (1182 362)  (1182 362)  LC_5 Logic Functioning bit
 (42 10)  (1186 362)  (1186 362)  LC_5 Logic Functioning bit
 (43 10)  (1187 362)  (1187 362)  LC_5 Logic Functioning bit
 (45 10)  (1189 362)  (1189 362)  LC_5 Logic Functioning bit
 (46 10)  (1190 362)  (1190 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (1194 362)  (1194 362)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1148 363)  (1148 363)  routing T_22_22.sp4_v_b_1 <X> T_22_22.sp4_h_l_43
 (13 11)  (1157 363)  (1157 363)  routing T_22_22.sp4_v_b_3 <X> T_22_22.sp4_h_l_45
 (14 11)  (1158 363)  (1158 363)  routing T_22_22.sp4_h_r_44 <X> T_22_22.lc_trk_g2_4
 (15 11)  (1159 363)  (1159 363)  routing T_22_22.sp4_h_r_44 <X> T_22_22.lc_trk_g2_4
 (16 11)  (1160 363)  (1160 363)  routing T_22_22.sp4_h_r_44 <X> T_22_22.lc_trk_g2_4
 (17 11)  (1161 363)  (1161 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (1165 363)  (1165 363)  routing T_22_22.sp4_h_r_31 <X> T_22_22.lc_trk_g2_7
 (22 11)  (1166 363)  (1166 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (1180 363)  (1180 363)  LC_5 Logic Functioning bit
 (38 11)  (1182 363)  (1182 363)  LC_5 Logic Functioning bit
 (42 11)  (1186 363)  (1186 363)  LC_5 Logic Functioning bit
 (43 11)  (1187 363)  (1187 363)  LC_5 Logic Functioning bit
 (46 11)  (1190 363)  (1190 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (1195 363)  (1195 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (2 12)  (1146 364)  (1146 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (1158 364)  (1158 364)  routing T_22_22.sp4_h_r_40 <X> T_22_22.lc_trk_g3_0
 (16 12)  (1160 364)  (1160 364)  routing T_22_22.sp4_v_t_12 <X> T_22_22.lc_trk_g3_1
 (17 12)  (1161 364)  (1161 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1162 364)  (1162 364)  routing T_22_22.sp4_v_t_12 <X> T_22_22.lc_trk_g3_1
 (25 12)  (1169 364)  (1169 364)  routing T_22_22.bnl_op_2 <X> T_22_22.lc_trk_g3_2
 (27 12)  (1171 364)  (1171 364)  routing T_22_22.lc_trk_g3_0 <X> T_22_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 364)  (1172 364)  routing T_22_22.lc_trk_g3_0 <X> T_22_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 364)  (1173 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 364)  (1175 364)  routing T_22_22.lc_trk_g1_6 <X> T_22_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 364)  (1176 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 364)  (1178 364)  routing T_22_22.lc_trk_g1_6 <X> T_22_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 364)  (1180 364)  LC_6 Logic Functioning bit
 (37 12)  (1181 364)  (1181 364)  LC_6 Logic Functioning bit
 (38 12)  (1182 364)  (1182 364)  LC_6 Logic Functioning bit
 (39 12)  (1183 364)  (1183 364)  LC_6 Logic Functioning bit
 (41 12)  (1185 364)  (1185 364)  LC_6 Logic Functioning bit
 (43 12)  (1187 364)  (1187 364)  LC_6 Logic Functioning bit
 (8 13)  (1152 365)  (1152 365)  routing T_22_22.sp4_h_l_41 <X> T_22_22.sp4_v_b_10
 (9 13)  (1153 365)  (1153 365)  routing T_22_22.sp4_h_l_41 <X> T_22_22.sp4_v_b_10
 (10 13)  (1154 365)  (1154 365)  routing T_22_22.sp4_h_l_41 <X> T_22_22.sp4_v_b_10
 (14 13)  (1158 365)  (1158 365)  routing T_22_22.sp4_h_r_40 <X> T_22_22.lc_trk_g3_0
 (15 13)  (1159 365)  (1159 365)  routing T_22_22.sp4_h_r_40 <X> T_22_22.lc_trk_g3_0
 (16 13)  (1160 365)  (1160 365)  routing T_22_22.sp4_h_r_40 <X> T_22_22.lc_trk_g3_0
 (17 13)  (1161 365)  (1161 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (1166 365)  (1166 365)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1169 365)  (1169 365)  routing T_22_22.bnl_op_2 <X> T_22_22.lc_trk_g3_2
 (26 13)  (1170 365)  (1170 365)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 365)  (1171 365)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 365)  (1173 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 365)  (1175 365)  routing T_22_22.lc_trk_g1_6 <X> T_22_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 365)  (1180 365)  LC_6 Logic Functioning bit
 (38 13)  (1182 365)  (1182 365)  LC_6 Logic Functioning bit
 (1 14)  (1145 366)  (1145 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (1150 366)  (1150 366)  routing T_22_22.sp4_v_b_6 <X> T_22_22.sp4_v_t_44
 (8 14)  (1152 366)  (1152 366)  routing T_22_22.sp4_h_r_10 <X> T_22_22.sp4_h_l_47
 (16 14)  (1160 366)  (1160 366)  routing T_22_22.sp12_v_t_10 <X> T_22_22.lc_trk_g3_5
 (17 14)  (1161 366)  (1161 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (1165 366)  (1165 366)  routing T_22_22.sp4_h_r_39 <X> T_22_22.lc_trk_g3_7
 (22 14)  (1166 366)  (1166 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1167 366)  (1167 366)  routing T_22_22.sp4_h_r_39 <X> T_22_22.lc_trk_g3_7
 (24 14)  (1168 366)  (1168 366)  routing T_22_22.sp4_h_r_39 <X> T_22_22.lc_trk_g3_7
 (0 15)  (1144 367)  (1144 367)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 367)  (1145 367)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_7/s_r
 (4 15)  (1148 367)  (1148 367)  routing T_22_22.sp4_v_b_4 <X> T_22_22.sp4_h_l_44
 (5 15)  (1149 367)  (1149 367)  routing T_22_22.sp4_v_b_6 <X> T_22_22.sp4_v_t_44
 (15 15)  (1159 367)  (1159 367)  routing T_22_22.sp4_v_t_33 <X> T_22_22.lc_trk_g3_4
 (16 15)  (1160 367)  (1160 367)  routing T_22_22.sp4_v_t_33 <X> T_22_22.lc_trk_g3_4
 (17 15)  (1161 367)  (1161 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_23_22

 (3 0)  (1201 352)  (1201 352)  routing T_23_22.sp12_h_r_0 <X> T_23_22.sp12_v_b_0
 (3 1)  (1201 353)  (1201 353)  routing T_23_22.sp12_h_r_0 <X> T_23_22.sp12_v_b_0
 (8 1)  (1206 353)  (1206 353)  routing T_23_22.sp4_v_t_47 <X> T_23_22.sp4_v_b_1
 (10 1)  (1208 353)  (1208 353)  routing T_23_22.sp4_v_t_47 <X> T_23_22.sp4_v_b_1
 (5 6)  (1203 358)  (1203 358)  routing T_23_22.sp4_v_b_3 <X> T_23_22.sp4_h_l_38
 (28 8)  (1226 360)  (1226 360)  routing T_23_22.lc_trk_g2_5 <X> T_23_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 360)  (1227 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 360)  (1228 360)  routing T_23_22.lc_trk_g2_5 <X> T_23_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 360)  (1229 360)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 360)  (1230 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 360)  (1231 360)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 360)  (1232 360)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 360)  (1234 360)  LC_4 Logic Functioning bit
 (37 8)  (1235 360)  (1235 360)  LC_4 Logic Functioning bit
 (38 8)  (1236 360)  (1236 360)  LC_4 Logic Functioning bit
 (39 8)  (1237 360)  (1237 360)  LC_4 Logic Functioning bit
 (41 8)  (1239 360)  (1239 360)  LC_4 Logic Functioning bit
 (43 8)  (1241 360)  (1241 360)  LC_4 Logic Functioning bit
 (26 9)  (1224 361)  (1224 361)  routing T_23_22.lc_trk_g3_3 <X> T_23_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 361)  (1225 361)  routing T_23_22.lc_trk_g3_3 <X> T_23_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 361)  (1226 361)  routing T_23_22.lc_trk_g3_3 <X> T_23_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 361)  (1227 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 361)  (1229 361)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 361)  (1234 361)  LC_4 Logic Functioning bit
 (38 9)  (1236 361)  (1236 361)  LC_4 Logic Functioning bit
 (8 10)  (1206 362)  (1206 362)  routing T_23_22.sp4_v_t_36 <X> T_23_22.sp4_h_l_42
 (9 10)  (1207 362)  (1207 362)  routing T_23_22.sp4_v_t_36 <X> T_23_22.sp4_h_l_42
 (10 10)  (1208 362)  (1208 362)  routing T_23_22.sp4_v_t_36 <X> T_23_22.sp4_h_l_42
 (15 10)  (1213 362)  (1213 362)  routing T_23_22.sp4_h_r_45 <X> T_23_22.lc_trk_g2_5
 (16 10)  (1214 362)  (1214 362)  routing T_23_22.sp4_h_r_45 <X> T_23_22.lc_trk_g2_5
 (17 10)  (1215 362)  (1215 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1216 362)  (1216 362)  routing T_23_22.sp4_h_r_45 <X> T_23_22.lc_trk_g2_5
 (18 11)  (1216 363)  (1216 363)  routing T_23_22.sp4_h_r_45 <X> T_23_22.lc_trk_g2_5
 (22 12)  (1220 364)  (1220 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 14)  (1223 366)  (1223 366)  routing T_23_22.sp4_h_r_46 <X> T_23_22.lc_trk_g3_6
 (13 15)  (1211 367)  (1211 367)  routing T_23_22.sp4_v_b_6 <X> T_23_22.sp4_h_l_46
 (22 15)  (1220 367)  (1220 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1221 367)  (1221 367)  routing T_23_22.sp4_h_r_46 <X> T_23_22.lc_trk_g3_6
 (24 15)  (1222 367)  (1222 367)  routing T_23_22.sp4_h_r_46 <X> T_23_22.lc_trk_g3_6
 (25 15)  (1223 367)  (1223 367)  routing T_23_22.sp4_h_r_46 <X> T_23_22.lc_trk_g3_6


LogicTile_24_22

 (4 0)  (1256 352)  (1256 352)  routing T_24_22.sp4_h_l_37 <X> T_24_22.sp4_v_b_0
 (5 1)  (1257 353)  (1257 353)  routing T_24_22.sp4_h_l_37 <X> T_24_22.sp4_v_b_0
 (19 1)  (1271 353)  (1271 353)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 9)  (1255 361)  (1255 361)  routing T_24_22.sp12_h_l_22 <X> T_24_22.sp12_v_b_1


RAM_Tile_25_22

 (0 0)  (1306 352)  (1306 352)  Negative Clock bit

 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (27 4)  (1333 356)  (1333 356)  routing T_25_22.lc_trk_g3_4 <X> T_25_22.wire_bram/ram/WDATA_5
 (28 4)  (1334 356)  (1334 356)  routing T_25_22.lc_trk_g3_4 <X> T_25_22.wire_bram/ram/WDATA_5
 (29 4)  (1335 356)  (1335 356)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_5
 (30 4)  (1336 356)  (1336 356)  routing T_25_22.lc_trk_g3_4 <X> T_25_22.wire_bram/ram/WDATA_5
 (38 4)  (1344 356)  (1344 356)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (8 5)  (1314 357)  (1314 357)  routing T_25_22.sp4_h_l_41 <X> T_25_22.sp4_v_b_4
 (9 5)  (1315 357)  (1315 357)  routing T_25_22.sp4_h_l_41 <X> T_25_22.sp4_v_b_4
 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (3 9)  (1309 361)  (1309 361)  routing T_25_22.sp12_h_l_22 <X> T_25_22.sp12_v_b_1
 (6 10)  (1312 362)  (1312 362)  routing T_25_22.sp4_h_l_36 <X> T_25_22.sp4_v_t_43
 (8 11)  (1314 363)  (1314 363)  routing T_25_22.sp4_h_l_42 <X> T_25_22.sp4_v_t_42
 (4 12)  (1310 364)  (1310 364)  routing T_25_22.sp4_v_t_44 <X> T_25_22.sp4_v_b_9
 (13 12)  (1319 364)  (1319 364)  routing T_25_22.sp4_h_l_46 <X> T_25_22.sp4_v_b_11
 (25 12)  (1331 364)  (1331 364)  routing T_25_22.sp4_h_r_42 <X> T_25_22.lc_trk_g3_2
 (27 12)  (1333 364)  (1333 364)  routing T_25_22.lc_trk_g3_2 <X> T_25_22.wire_bram/ram/WDATA_1
 (28 12)  (1334 364)  (1334 364)  routing T_25_22.lc_trk_g3_2 <X> T_25_22.wire_bram/ram/WDATA_1
 (29 12)  (1335 364)  (1335 364)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_2 wire_bram/ram/WDATA_1
 (37 12)  (1343 364)  (1343 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (12 13)  (1318 365)  (1318 365)  routing T_25_22.sp4_h_l_46 <X> T_25_22.sp4_v_b_11
 (22 13)  (1328 365)  (1328 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 365)  (1329 365)  routing T_25_22.sp4_h_r_42 <X> T_25_22.lc_trk_g3_2
 (24 13)  (1330 365)  (1330 365)  routing T_25_22.sp4_h_r_42 <X> T_25_22.lc_trk_g3_2
 (25 13)  (1331 365)  (1331 365)  routing T_25_22.sp4_h_r_42 <X> T_25_22.lc_trk_g3_2
 (30 13)  (1336 365)  (1336 365)  routing T_25_22.lc_trk_g3_2 <X> T_25_22.wire_bram/ram/WDATA_1
 (0 14)  (1306 366)  (1306 366)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 366)  (1321 366)  routing T_25_22.sp4_v_b_45 <X> T_25_22.lc_trk_g3_5
 (16 14)  (1322 366)  (1322 366)  routing T_25_22.sp4_v_b_45 <X> T_25_22.lc_trk_g3_5
 (17 14)  (1323 366)  (1323 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 367)  (1306 367)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (17 15)  (1323 367)  (1323 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_26_22

 (6 4)  (1354 356)  (1354 356)  routing T_26_22.sp4_v_t_37 <X> T_26_22.sp4_v_b_3
 (5 5)  (1353 357)  (1353 357)  routing T_26_22.sp4_v_t_37 <X> T_26_22.sp4_v_b_3


LogicTile_5_21

 (17 0)  (251 336)  (251 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 336)  (252 336)  routing T_5_21.wire_logic_cluster/lc_1/out <X> T_5_21.lc_trk_g0_1
 (29 0)  (263 336)  (263 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 336)  (264 336)  routing T_5_21.lc_trk_g0_7 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 336)  (265 336)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 336)  (266 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 336)  (267 336)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (41 0)  (275 336)  (275 336)  LC_0 Logic Functioning bit
 (43 0)  (277 336)  (277 336)  LC_0 Logic Functioning bit
 (10 1)  (244 337)  (244 337)  routing T_5_21.sp4_h_r_8 <X> T_5_21.sp4_v_b_1
 (30 1)  (264 337)  (264 337)  routing T_5_21.lc_trk_g0_7 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (41 1)  (275 337)  (275 337)  LC_0 Logic Functioning bit
 (43 1)  (277 337)  (277 337)  LC_0 Logic Functioning bit
 (0 2)  (234 338)  (234 338)  routing T_5_21.glb_netwk_6 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (1 2)  (235 338)  (235 338)  routing T_5_21.glb_netwk_6 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (2 2)  (236 338)  (236 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (256 338)  (256 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (258 338)  (258 338)  routing T_5_21.bot_op_7 <X> T_5_21.lc_trk_g0_7
 (26 2)  (260 338)  (260 338)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 338)  (261 338)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 338)  (263 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 338)  (264 338)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 338)  (265 338)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 338)  (266 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 338)  (267 338)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 338)  (270 338)  LC_1 Logic Functioning bit
 (37 2)  (271 338)  (271 338)  LC_1 Logic Functioning bit
 (43 2)  (277 338)  (277 338)  LC_1 Logic Functioning bit
 (45 2)  (279 338)  (279 338)  LC_1 Logic Functioning bit
 (51 2)  (285 338)  (285 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (28 3)  (262 339)  (262 339)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 339)  (263 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 339)  (264 339)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (266 339)  (266 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (271 339)  (271 339)  LC_1 Logic Functioning bit
 (40 3)  (274 339)  (274 339)  LC_1 Logic Functioning bit
 (42 3)  (276 339)  (276 339)  LC_1 Logic Functioning bit
 (43 3)  (277 339)  (277 339)  LC_1 Logic Functioning bit
 (5 4)  (239 340)  (239 340)  routing T_5_21.sp4_v_b_3 <X> T_5_21.sp4_h_r_3
 (14 4)  (248 340)  (248 340)  routing T_5_21.wire_logic_cluster/lc_0/out <X> T_5_21.lc_trk_g1_0
 (6 5)  (240 341)  (240 341)  routing T_5_21.sp4_v_b_3 <X> T_5_21.sp4_h_r_3
 (17 5)  (251 341)  (251 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 6)  (256 342)  (256 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (258 342)  (258 342)  routing T_5_21.bot_op_7 <X> T_5_21.lc_trk_g1_7
 (26 6)  (260 342)  (260 342)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 342)  (261 342)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 342)  (263 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 342)  (264 342)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 342)  (265 342)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 342)  (266 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 342)  (267 342)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (269 342)  (269 342)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.input_2_3
 (38 6)  (272 342)  (272 342)  LC_3 Logic Functioning bit
 (39 6)  (273 342)  (273 342)  LC_3 Logic Functioning bit
 (41 6)  (275 342)  (275 342)  LC_3 Logic Functioning bit
 (28 7)  (262 343)  (262 343)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 343)  (263 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 343)  (264 343)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (266 343)  (266 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (267 343)  (267 343)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.input_2_3
 (34 7)  (268 343)  (268 343)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.input_2_3
 (38 7)  (272 343)  (272 343)  LC_3 Logic Functioning bit
 (40 7)  (274 343)  (274 343)  LC_3 Logic Functioning bit
 (41 7)  (275 343)  (275 343)  LC_3 Logic Functioning bit
 (26 8)  (260 344)  (260 344)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (262 344)  (262 344)  routing T_5_21.lc_trk_g2_7 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 344)  (263 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 344)  (264 344)  routing T_5_21.lc_trk_g2_7 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 344)  (266 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 344)  (268 344)  routing T_5_21.lc_trk_g1_0 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (272 344)  (272 344)  LC_4 Logic Functioning bit
 (40 8)  (274 344)  (274 344)  LC_4 Logic Functioning bit
 (41 8)  (275 344)  (275 344)  LC_4 Logic Functioning bit
 (45 8)  (279 344)  (279 344)  LC_4 Logic Functioning bit
 (50 8)  (284 344)  (284 344)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (286 344)  (286 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (28 9)  (262 345)  (262 345)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 345)  (263 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 345)  (264 345)  routing T_5_21.lc_trk_g2_7 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (38 9)  (272 345)  (272 345)  LC_4 Logic Functioning bit
 (39 9)  (273 345)  (273 345)  LC_4 Logic Functioning bit
 (40 9)  (274 345)  (274 345)  LC_4 Logic Functioning bit
 (41 9)  (275 345)  (275 345)  LC_4 Logic Functioning bit
 (15 10)  (249 346)  (249 346)  routing T_5_21.sp4_h_l_24 <X> T_5_21.lc_trk_g2_5
 (16 10)  (250 346)  (250 346)  routing T_5_21.sp4_h_l_24 <X> T_5_21.lc_trk_g2_5
 (17 10)  (251 346)  (251 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (252 346)  (252 346)  routing T_5_21.sp4_h_l_24 <X> T_5_21.lc_trk_g2_5
 (22 10)  (256 346)  (256 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (257 346)  (257 346)  routing T_5_21.sp4_v_b_47 <X> T_5_21.lc_trk_g2_7
 (24 10)  (258 346)  (258 346)  routing T_5_21.sp4_v_b_47 <X> T_5_21.lc_trk_g2_7
 (14 11)  (248 347)  (248 347)  routing T_5_21.sp4_r_v_b_36 <X> T_5_21.lc_trk_g2_4
 (17 11)  (251 347)  (251 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 14)  (248 350)  (248 350)  routing T_5_21.wire_logic_cluster/lc_4/out <X> T_5_21.lc_trk_g3_4
 (17 15)  (251 351)  (251 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_6_21

 (5 2)  (293 338)  (293 338)  routing T_6_21.sp4_h_r_9 <X> T_6_21.sp4_h_l_37
 (21 2)  (309 338)  (309 338)  routing T_6_21.bnr_op_7 <X> T_6_21.lc_trk_g0_7
 (22 2)  (310 338)  (310 338)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (4 3)  (292 339)  (292 339)  routing T_6_21.sp4_h_r_9 <X> T_6_21.sp4_h_l_37
 (21 3)  (309 339)  (309 339)  routing T_6_21.bnr_op_7 <X> T_6_21.lc_trk_g0_7
 (26 4)  (314 340)  (314 340)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 340)  (315 340)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 340)  (316 340)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 340)  (317 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 340)  (318 340)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 340)  (319 340)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 340)  (320 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 340)  (322 340)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (42 4)  (330 340)  (330 340)  LC_2 Logic Functioning bit
 (26 5)  (314 341)  (314 341)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 341)  (315 341)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 341)  (316 341)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 341)  (317 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 341)  (319 341)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 341)  (320 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (321 341)  (321 341)  routing T_6_21.lc_trk_g2_2 <X> T_6_21.input_2_2
 (35 5)  (323 341)  (323 341)  routing T_6_21.lc_trk_g2_2 <X> T_6_21.input_2_2
 (40 5)  (328 341)  (328 341)  LC_2 Logic Functioning bit
 (43 5)  (331 341)  (331 341)  LC_2 Logic Functioning bit
 (25 6)  (313 342)  (313 342)  routing T_6_21.bnr_op_6 <X> T_6_21.lc_trk_g1_6
 (32 6)  (320 342)  (320 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 342)  (321 342)  routing T_6_21.lc_trk_g2_2 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (42 6)  (330 342)  (330 342)  LC_3 Logic Functioning bit
 (43 6)  (331 342)  (331 342)  LC_3 Logic Functioning bit
 (50 6)  (338 342)  (338 342)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (310 343)  (310 343)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (313 343)  (313 343)  routing T_6_21.bnr_op_6 <X> T_6_21.lc_trk_g1_6
 (31 7)  (319 343)  (319 343)  routing T_6_21.lc_trk_g2_2 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (42 7)  (330 343)  (330 343)  LC_3 Logic Functioning bit
 (43 7)  (331 343)  (331 343)  LC_3 Logic Functioning bit
 (53 7)  (341 343)  (341 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 8)  (313 344)  (313 344)  routing T_6_21.rgt_op_2 <X> T_6_21.lc_trk_g2_2
 (22 9)  (310 345)  (310 345)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (312 345)  (312 345)  routing T_6_21.rgt_op_2 <X> T_6_21.lc_trk_g2_2
 (27 12)  (315 348)  (315 348)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 348)  (317 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 348)  (318 348)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 348)  (319 348)  routing T_6_21.lc_trk_g0_7 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 348)  (320 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (324 348)  (324 348)  LC_6 Logic Functioning bit
 (38 12)  (326 348)  (326 348)  LC_6 Logic Functioning bit
 (40 12)  (328 348)  (328 348)  LC_6 Logic Functioning bit
 (41 12)  (329 348)  (329 348)  LC_6 Logic Functioning bit
 (42 12)  (330 348)  (330 348)  LC_6 Logic Functioning bit
 (43 12)  (331 348)  (331 348)  LC_6 Logic Functioning bit
 (46 12)  (334 348)  (334 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (5 13)  (293 349)  (293 349)  routing T_6_21.sp4_h_r_9 <X> T_6_21.sp4_v_b_9
 (30 13)  (318 349)  (318 349)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 349)  (319 349)  routing T_6_21.lc_trk_g0_7 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 349)  (324 349)  LC_6 Logic Functioning bit
 (38 13)  (326 349)  (326 349)  LC_6 Logic Functioning bit
 (40 13)  (328 349)  (328 349)  LC_6 Logic Functioning bit
 (41 13)  (329 349)  (329 349)  LC_6 Logic Functioning bit
 (42 13)  (330 349)  (330 349)  LC_6 Logic Functioning bit
 (43 13)  (331 349)  (331 349)  LC_6 Logic Functioning bit
 (53 13)  (341 349)  (341 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (21 14)  (309 350)  (309 350)  routing T_6_21.bnl_op_7 <X> T_6_21.lc_trk_g3_7
 (22 14)  (310 350)  (310 350)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (14 15)  (302 351)  (302 351)  routing T_6_21.sp4_r_v_b_44 <X> T_6_21.lc_trk_g3_4
 (17 15)  (305 351)  (305 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (309 351)  (309 351)  routing T_6_21.bnl_op_7 <X> T_6_21.lc_trk_g3_7


LogicTile_7_21

 (27 0)  (369 336)  (369 336)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 336)  (370 336)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 336)  (371 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 336)  (373 336)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 336)  (374 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 336)  (376 336)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 336)  (377 336)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.input_2_0
 (51 0)  (393 336)  (393 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (5 1)  (347 337)  (347 337)  routing T_7_21.sp4_h_r_0 <X> T_7_21.sp4_v_b_0
 (26 1)  (368 337)  (368 337)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 337)  (369 337)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 337)  (370 337)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 337)  (371 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 337)  (372 337)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 337)  (373 337)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 337)  (374 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (375 337)  (375 337)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.input_2_0
 (37 1)  (379 337)  (379 337)  LC_0 Logic Functioning bit
 (39 1)  (381 337)  (381 337)  LC_0 Logic Functioning bit
 (40 1)  (382 337)  (382 337)  LC_0 Logic Functioning bit
 (47 1)  (389 337)  (389 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (390 337)  (390 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (342 338)  (342 338)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (1 2)  (343 338)  (343 338)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (2 2)  (344 338)  (344 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (342 340)  (342 340)  routing T_7_21.lc_trk_g2_2 <X> T_7_21.wire_logic_cluster/lc_7/cen
 (1 4)  (343 340)  (343 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (27 4)  (369 340)  (369 340)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 340)  (370 340)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 340)  (371 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 340)  (373 340)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 340)  (374 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 340)  (376 340)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (45 4)  (387 340)  (387 340)  LC_2 Logic Functioning bit
 (46 4)  (388 340)  (388 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (343 341)  (343 341)  routing T_7_21.lc_trk_g2_2 <X> T_7_21.wire_logic_cluster/lc_7/cen
 (26 5)  (368 341)  (368 341)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 341)  (369 341)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 341)  (370 341)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 341)  (371 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 341)  (372 341)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 341)  (373 341)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 341)  (378 341)  LC_2 Logic Functioning bit
 (37 5)  (379 341)  (379 341)  LC_2 Logic Functioning bit
 (38 5)  (380 341)  (380 341)  LC_2 Logic Functioning bit
 (39 5)  (381 341)  (381 341)  LC_2 Logic Functioning bit
 (40 5)  (382 341)  (382 341)  LC_2 Logic Functioning bit
 (42 5)  (384 341)  (384 341)  LC_2 Logic Functioning bit
 (48 5)  (390 341)  (390 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 7)  (364 343)  (364 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (366 343)  (366 343)  routing T_7_21.bot_op_6 <X> T_7_21.lc_trk_g1_6
 (22 9)  (364 345)  (364 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (15 11)  (357 347)  (357 347)  routing T_7_21.sp4_v_t_33 <X> T_7_21.lc_trk_g2_4
 (16 11)  (358 347)  (358 347)  routing T_7_21.sp4_v_t_33 <X> T_7_21.lc_trk_g2_4
 (17 11)  (359 347)  (359 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 12)  (364 348)  (364 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (365 348)  (365 348)  routing T_7_21.sp4_h_r_27 <X> T_7_21.lc_trk_g3_3
 (24 12)  (366 348)  (366 348)  routing T_7_21.sp4_h_r_27 <X> T_7_21.lc_trk_g3_3
 (25 12)  (367 348)  (367 348)  routing T_7_21.wire_logic_cluster/lc_2/out <X> T_7_21.lc_trk_g3_2
 (21 13)  (363 349)  (363 349)  routing T_7_21.sp4_h_r_27 <X> T_7_21.lc_trk_g3_3
 (22 13)  (364 349)  (364 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


RAM_Tile_8_21

 (3 8)  (399 344)  (399 344)  routing T_8_21.sp12_h_r_1 <X> T_8_21.sp12_v_b_1
 (3 9)  (399 345)  (399 345)  routing T_8_21.sp12_h_r_1 <X> T_8_21.sp12_v_b_1
 (8 13)  (404 349)  (404 349)  routing T_8_21.sp4_h_l_41 <X> T_8_21.sp4_v_b_10
 (9 13)  (405 349)  (405 349)  routing T_8_21.sp4_h_l_41 <X> T_8_21.sp4_v_b_10
 (10 13)  (406 349)  (406 349)  routing T_8_21.sp4_h_l_41 <X> T_8_21.sp4_v_b_10


LogicTile_9_21

 (11 0)  (449 336)  (449 336)  routing T_9_21.sp4_h_l_45 <X> T_9_21.sp4_v_b_2
 (13 0)  (451 336)  (451 336)  routing T_9_21.sp4_h_l_45 <X> T_9_21.sp4_v_b_2
 (17 0)  (455 336)  (455 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 336)  (456 336)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g0_1
 (22 0)  (460 336)  (460 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (461 336)  (461 336)  routing T_9_21.sp4_h_r_3 <X> T_9_21.lc_trk_g0_3
 (24 0)  (462 336)  (462 336)  routing T_9_21.sp4_h_r_3 <X> T_9_21.lc_trk_g0_3
 (25 0)  (463 336)  (463 336)  routing T_9_21.sp4_v_b_2 <X> T_9_21.lc_trk_g0_2
 (10 1)  (448 337)  (448 337)  routing T_9_21.sp4_h_r_8 <X> T_9_21.sp4_v_b_1
 (12 1)  (450 337)  (450 337)  routing T_9_21.sp4_h_l_45 <X> T_9_21.sp4_v_b_2
 (21 1)  (459 337)  (459 337)  routing T_9_21.sp4_h_r_3 <X> T_9_21.lc_trk_g0_3
 (22 1)  (460 337)  (460 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (461 337)  (461 337)  routing T_9_21.sp4_v_b_2 <X> T_9_21.lc_trk_g0_2
 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (439 338)  (439 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (452 338)  (452 338)  routing T_9_21.wire_logic_cluster/lc_4/out <X> T_9_21.lc_trk_g0_4
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 338)  (471 338)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 338)  (472 338)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (45 2)  (483 338)  (483 338)  LC_1 Logic Functioning bit
 (17 3)  (455 339)  (455 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 339)  (468 339)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 339)  (469 339)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 339)  (470 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (471 339)  (471 339)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.input_2_1
 (35 3)  (473 339)  (473 339)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.input_2_1
 (36 3)  (474 339)  (474 339)  LC_1 Logic Functioning bit
 (37 3)  (475 339)  (475 339)  LC_1 Logic Functioning bit
 (39 3)  (477 339)  (477 339)  LC_1 Logic Functioning bit
 (40 3)  (478 339)  (478 339)  LC_1 Logic Functioning bit
 (42 3)  (480 339)  (480 339)  LC_1 Logic Functioning bit
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 340)  (471 340)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 340)  (472 340)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 340)  (473 340)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.input_2_2
 (36 4)  (474 340)  (474 340)  LC_2 Logic Functioning bit
 (37 4)  (475 340)  (475 340)  LC_2 Logic Functioning bit
 (38 4)  (476 340)  (476 340)  LC_2 Logic Functioning bit
 (39 4)  (477 340)  (477 340)  LC_2 Logic Functioning bit
 (43 4)  (481 340)  (481 340)  LC_2 Logic Functioning bit
 (45 4)  (483 340)  (483 340)  LC_2 Logic Functioning bit
 (52 4)  (490 340)  (490 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (6 5)  (444 341)  (444 341)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_h_r_3
 (26 5)  (464 341)  (464 341)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 341)  (465 341)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 341)  (466 341)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 341)  (469 341)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 341)  (470 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (474 341)  (474 341)  LC_2 Logic Functioning bit
 (38 5)  (476 341)  (476 341)  LC_2 Logic Functioning bit
 (39 5)  (477 341)  (477 341)  LC_2 Logic Functioning bit
 (52 5)  (490 341)  (490 341)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (17 6)  (455 342)  (455 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 342)  (456 342)  routing T_9_21.wire_logic_cluster/lc_5/out <X> T_9_21.lc_trk_g1_5
 (26 6)  (464 342)  (464 342)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 342)  (471 342)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 342)  (472 342)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 342)  (474 342)  LC_3 Logic Functioning bit
 (37 6)  (475 342)  (475 342)  LC_3 Logic Functioning bit
 (38 6)  (476 342)  (476 342)  LC_3 Logic Functioning bit
 (42 6)  (480 342)  (480 342)  LC_3 Logic Functioning bit
 (45 6)  (483 342)  (483 342)  LC_3 Logic Functioning bit
 (26 7)  (464 343)  (464 343)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 343)  (466 343)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 343)  (467 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 343)  (468 343)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 343)  (469 343)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 343)  (470 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (471 343)  (471 343)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.input_2_3
 (35 7)  (473 343)  (473 343)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.input_2_3
 (37 7)  (475 343)  (475 343)  LC_3 Logic Functioning bit
 (42 7)  (480 343)  (480 343)  LC_3 Logic Functioning bit
 (21 8)  (459 344)  (459 344)  routing T_9_21.wire_logic_cluster/lc_3/out <X> T_9_21.lc_trk_g2_3
 (22 8)  (460 344)  (460 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 344)  (469 344)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 344)  (471 344)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 344)  (472 344)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 344)  (475 344)  LC_4 Logic Functioning bit
 (39 8)  (477 344)  (477 344)  LC_4 Logic Functioning bit
 (46 8)  (484 344)  (484 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (489 344)  (489 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (30 9)  (468 345)  (468 345)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (37 9)  (475 345)  (475 345)  LC_4 Logic Functioning bit
 (39 9)  (477 345)  (477 345)  LC_4 Logic Functioning bit
 (48 9)  (486 345)  (486 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (459 346)  (459 346)  routing T_9_21.sp4_v_t_18 <X> T_9_21.lc_trk_g2_7
 (22 10)  (460 346)  (460 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (461 346)  (461 346)  routing T_9_21.sp4_v_t_18 <X> T_9_21.lc_trk_g2_7
 (27 10)  (465 346)  (465 346)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 346)  (466 346)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 346)  (469 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 346)  (472 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 346)  (474 346)  LC_5 Logic Functioning bit
 (37 10)  (475 346)  (475 346)  LC_5 Logic Functioning bit
 (38 10)  (476 346)  (476 346)  LC_5 Logic Functioning bit
 (39 10)  (477 346)  (477 346)  LC_5 Logic Functioning bit
 (43 10)  (481 346)  (481 346)  LC_5 Logic Functioning bit
 (45 10)  (483 346)  (483 346)  LC_5 Logic Functioning bit
 (48 10)  (486 346)  (486 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (488 346)  (488 346)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (464 347)  (464 347)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 347)  (466 347)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 347)  (468 347)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (37 11)  (475 347)  (475 347)  LC_5 Logic Functioning bit
 (38 11)  (476 347)  (476 347)  LC_5 Logic Functioning bit
 (39 11)  (477 347)  (477 347)  LC_5 Logic Functioning bit
 (22 12)  (460 348)  (460 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (463 348)  (463 348)  routing T_9_21.wire_logic_cluster/lc_2/out <X> T_9_21.lc_trk_g3_2
 (21 13)  (459 349)  (459 349)  routing T_9_21.sp4_r_v_b_43 <X> T_9_21.lc_trk_g3_3
 (22 13)  (460 349)  (460 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (452 350)  (452 350)  routing T_9_21.sp4_h_r_44 <X> T_9_21.lc_trk_g3_4
 (14 15)  (452 351)  (452 351)  routing T_9_21.sp4_h_r_44 <X> T_9_21.lc_trk_g3_4
 (15 15)  (453 351)  (453 351)  routing T_9_21.sp4_h_r_44 <X> T_9_21.lc_trk_g3_4
 (16 15)  (454 351)  (454 351)  routing T_9_21.sp4_h_r_44 <X> T_9_21.lc_trk_g3_4
 (17 15)  (455 351)  (455 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_10_21

 (0 2)  (492 338)  (492 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (1 2)  (493 338)  (493 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 4)  (519 340)  (519 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 340)  (520 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 340)  (523 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 340)  (525 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (45 4)  (537 340)  (537 340)  LC_2 Logic Functioning bit
 (47 4)  (539 340)  (539 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (11 5)  (503 341)  (503 341)  routing T_10_21.sp4_h_l_44 <X> T_10_21.sp4_h_r_5
 (13 5)  (505 341)  (505 341)  routing T_10_21.sp4_h_l_44 <X> T_10_21.sp4_h_r_5
 (26 5)  (518 341)  (518 341)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 341)  (519 341)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 341)  (520 341)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 341)  (522 341)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 341)  (523 341)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 341)  (524 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (525 341)  (525 341)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.input_2_2
 (36 5)  (528 341)  (528 341)  LC_2 Logic Functioning bit
 (37 5)  (529 341)  (529 341)  LC_2 Logic Functioning bit
 (38 5)  (530 341)  (530 341)  LC_2 Logic Functioning bit
 (48 5)  (540 341)  (540 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 9)  (504 345)  (504 345)  routing T_10_21.sp4_h_r_8 <X> T_10_21.sp4_v_b_8
 (14 9)  (506 345)  (506 345)  routing T_10_21.sp4_h_r_24 <X> T_10_21.lc_trk_g2_0
 (15 9)  (507 345)  (507 345)  routing T_10_21.sp4_h_r_24 <X> T_10_21.lc_trk_g2_0
 (16 9)  (508 345)  (508 345)  routing T_10_21.sp4_h_r_24 <X> T_10_21.lc_trk_g2_0
 (17 9)  (509 345)  (509 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 12)  (514 348)  (514 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (517 348)  (517 348)  routing T_10_21.wire_logic_cluster/lc_2/out <X> T_10_21.lc_trk_g3_2
 (22 13)  (514 349)  (514 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (22 15)  (514 351)  (514 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (515 351)  (515 351)  routing T_10_21.sp12_v_b_14 <X> T_10_21.lc_trk_g3_6


LogicTile_11_21

 (0 0)  (546 336)  (546 336)  Negative Clock bit

 (5 1)  (551 337)  (551 337)  routing T_11_21.sp4_h_r_0 <X> T_11_21.sp4_v_b_0
 (10 1)  (556 337)  (556 337)  routing T_11_21.sp4_h_r_8 <X> T_11_21.sp4_v_b_1
 (0 2)  (546 338)  (546 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (568 339)  (568 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (569 339)  (569 339)  routing T_11_21.sp12_h_r_14 <X> T_11_21.lc_trk_g0_6
 (25 4)  (571 340)  (571 340)  routing T_11_21.sp12_h_r_2 <X> T_11_21.lc_trk_g1_2
 (22 5)  (568 341)  (568 341)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (570 341)  (570 341)  routing T_11_21.sp12_h_r_2 <X> T_11_21.lc_trk_g1_2
 (25 5)  (571 341)  (571 341)  routing T_11_21.sp12_h_r_2 <X> T_11_21.lc_trk_g1_2
 (13 6)  (559 342)  (559 342)  routing T_11_21.sp4_v_b_5 <X> T_11_21.sp4_v_t_40
 (14 6)  (560 342)  (560 342)  routing T_11_21.wire_logic_cluster/lc_4/out <X> T_11_21.lc_trk_g1_4
 (15 6)  (561 342)  (561 342)  routing T_11_21.sp4_h_r_5 <X> T_11_21.lc_trk_g1_5
 (16 6)  (562 342)  (562 342)  routing T_11_21.sp4_h_r_5 <X> T_11_21.lc_trk_g1_5
 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (19 6)  (565 342)  (565 342)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (26 6)  (572 342)  (572 342)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 342)  (573 342)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 342)  (576 342)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 342)  (577 342)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 342)  (582 342)  LC_3 Logic Functioning bit
 (37 6)  (583 342)  (583 342)  LC_3 Logic Functioning bit
 (38 6)  (584 342)  (584 342)  LC_3 Logic Functioning bit
 (39 6)  (585 342)  (585 342)  LC_3 Logic Functioning bit
 (43 6)  (589 342)  (589 342)  LC_3 Logic Functioning bit
 (17 7)  (563 343)  (563 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (564 343)  (564 343)  routing T_11_21.sp4_h_r_5 <X> T_11_21.lc_trk_g1_5
 (26 7)  (572 343)  (572 343)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 343)  (573 343)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 343)  (574 343)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 343)  (577 343)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 343)  (578 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (580 343)  (580 343)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.input_2_3
 (35 7)  (581 343)  (581 343)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.input_2_3
 (36 7)  (582 343)  (582 343)  LC_3 Logic Functioning bit
 (37 7)  (583 343)  (583 343)  LC_3 Logic Functioning bit
 (38 7)  (584 343)  (584 343)  LC_3 Logic Functioning bit
 (39 7)  (585 343)  (585 343)  LC_3 Logic Functioning bit
 (41 7)  (587 343)  (587 343)  LC_3 Logic Functioning bit
 (42 7)  (588 343)  (588 343)  LC_3 Logic Functioning bit
 (43 7)  (589 343)  (589 343)  LC_3 Logic Functioning bit
 (26 8)  (572 344)  (572 344)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 344)  (573 344)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 344)  (574 344)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 344)  (575 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 344)  (576 344)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 344)  (577 344)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 344)  (580 344)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 344)  (582 344)  LC_4 Logic Functioning bit
 (37 8)  (583 344)  (583 344)  LC_4 Logic Functioning bit
 (45 8)  (591 344)  (591 344)  LC_4 Logic Functioning bit
 (50 8)  (596 344)  (596 344)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (597 344)  (597 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (11 9)  (557 345)  (557 345)  routing T_11_21.sp4_h_l_37 <X> T_11_21.sp4_h_r_8
 (12 9)  (558 345)  (558 345)  routing T_11_21.sp4_h_r_8 <X> T_11_21.sp4_v_b_8
 (13 9)  (559 345)  (559 345)  routing T_11_21.sp4_h_l_37 <X> T_11_21.sp4_h_r_8
 (27 9)  (573 345)  (573 345)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 345)  (576 345)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 345)  (582 345)  LC_4 Logic Functioning bit
 (37 9)  (583 345)  (583 345)  LC_4 Logic Functioning bit
 (38 9)  (584 345)  (584 345)  LC_4 Logic Functioning bit
 (41 9)  (587 345)  (587 345)  LC_4 Logic Functioning bit
 (53 9)  (599 345)  (599 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (11 14)  (557 350)  (557 350)  routing T_11_21.sp4_v_b_3 <X> T_11_21.sp4_v_t_46
 (13 14)  (559 350)  (559 350)  routing T_11_21.sp4_v_b_3 <X> T_11_21.sp4_v_t_46
 (25 14)  (571 350)  (571 350)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g3_6
 (22 15)  (568 351)  (568 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (569 351)  (569 351)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g3_6
 (24 15)  (570 351)  (570 351)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g3_6
 (25 15)  (571 351)  (571 351)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g3_6


LogicTile_12_21

 (14 0)  (614 336)  (614 336)  routing T_12_21.sp4_h_r_8 <X> T_12_21.lc_trk_g0_0
 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (623 336)  (623 336)  routing T_12_21.sp4_v_b_19 <X> T_12_21.lc_trk_g0_3
 (24 0)  (624 336)  (624 336)  routing T_12_21.sp4_v_b_19 <X> T_12_21.lc_trk_g0_3
 (8 1)  (608 337)  (608 337)  routing T_12_21.sp4_h_r_1 <X> T_12_21.sp4_v_b_1
 (15 1)  (615 337)  (615 337)  routing T_12_21.sp4_h_r_8 <X> T_12_21.lc_trk_g0_0
 (16 1)  (616 337)  (616 337)  routing T_12_21.sp4_h_r_8 <X> T_12_21.lc_trk_g0_0
 (17 1)  (617 337)  (617 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 338)  (627 338)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 338)  (628 338)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 338)  (633 338)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 338)  (634 338)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (37 2)  (637 338)  (637 338)  LC_1 Logic Functioning bit
 (38 2)  (638 338)  (638 338)  LC_1 Logic Functioning bit
 (39 2)  (639 338)  (639 338)  LC_1 Logic Functioning bit
 (41 2)  (641 338)  (641 338)  LC_1 Logic Functioning bit
 (43 2)  (643 338)  (643 338)  LC_1 Logic Functioning bit
 (45 2)  (645 338)  (645 338)  LC_1 Logic Functioning bit
 (46 2)  (646 338)  (646 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (6 3)  (606 339)  (606 339)  routing T_12_21.sp4_h_r_0 <X> T_12_21.sp4_h_l_37
 (26 3)  (626 339)  (626 339)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 339)  (628 339)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 339)  (629 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 339)  (630 339)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (37 3)  (637 339)  (637 339)  LC_1 Logic Functioning bit
 (39 3)  (639 339)  (639 339)  LC_1 Logic Functioning bit
 (52 3)  (652 339)  (652 339)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (17 4)  (617 340)  (617 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (28 4)  (628 340)  (628 340)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 340)  (630 340)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 340)  (631 340)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 340)  (633 340)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 340)  (634 340)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 340)  (636 340)  LC_2 Logic Functioning bit
 (45 4)  (645 340)  (645 340)  LC_2 Logic Functioning bit
 (47 4)  (647 340)  (647 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (614 341)  (614 341)  routing T_12_21.sp12_h_r_16 <X> T_12_21.lc_trk_g1_0
 (16 5)  (616 341)  (616 341)  routing T_12_21.sp12_h_r_16 <X> T_12_21.lc_trk_g1_0
 (17 5)  (617 341)  (617 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (626 341)  (626 341)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 341)  (628 341)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 341)  (629 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 341)  (630 341)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 341)  (631 341)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 341)  (632 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (634 341)  (634 341)  routing T_12_21.lc_trk_g1_1 <X> T_12_21.input_2_2
 (36 5)  (636 341)  (636 341)  LC_2 Logic Functioning bit
 (37 5)  (637 341)  (637 341)  LC_2 Logic Functioning bit
 (39 5)  (639 341)  (639 341)  LC_2 Logic Functioning bit
 (51 5)  (651 341)  (651 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 342)  (618 342)  routing T_12_21.wire_logic_cluster/lc_5/out <X> T_12_21.lc_trk_g1_5
 (21 6)  (621 342)  (621 342)  routing T_12_21.wire_logic_cluster/lc_7/out <X> T_12_21.lc_trk_g1_7
 (22 6)  (622 342)  (622 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (16 8)  (616 344)  (616 344)  routing T_12_21.sp4_v_b_33 <X> T_12_21.lc_trk_g2_1
 (17 8)  (617 344)  (617 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 344)  (618 344)  routing T_12_21.sp4_v_b_33 <X> T_12_21.lc_trk_g2_1
 (22 8)  (622 344)  (622 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 344)  (623 344)  routing T_12_21.sp4_v_t_30 <X> T_12_21.lc_trk_g2_3
 (24 8)  (624 344)  (624 344)  routing T_12_21.sp4_v_t_30 <X> T_12_21.lc_trk_g2_3
 (25 8)  (625 344)  (625 344)  routing T_12_21.wire_logic_cluster/lc_2/out <X> T_12_21.lc_trk_g2_2
 (13 9)  (613 345)  (613 345)  routing T_12_21.sp4_v_t_38 <X> T_12_21.sp4_h_r_8
 (18 9)  (618 345)  (618 345)  routing T_12_21.sp4_v_b_33 <X> T_12_21.lc_trk_g2_1
 (22 9)  (622 345)  (622 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (17 10)  (617 346)  (617 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (622 346)  (622 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 346)  (623 346)  routing T_12_21.sp4_v_b_47 <X> T_12_21.lc_trk_g2_7
 (24 10)  (624 346)  (624 346)  routing T_12_21.sp4_v_b_47 <X> T_12_21.lc_trk_g2_7
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 346)  (634 346)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 346)  (636 346)  LC_5 Logic Functioning bit
 (37 10)  (637 346)  (637 346)  LC_5 Logic Functioning bit
 (39 10)  (639 346)  (639 346)  LC_5 Logic Functioning bit
 (43 10)  (643 346)  (643 346)  LC_5 Logic Functioning bit
 (45 10)  (645 346)  (645 346)  LC_5 Logic Functioning bit
 (47 10)  (647 346)  (647 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (622 347)  (622 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (628 347)  (628 347)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 347)  (632 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (633 347)  (633 347)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.input_2_5
 (34 11)  (634 347)  (634 347)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.input_2_5
 (35 11)  (635 347)  (635 347)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.input_2_5
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (37 11)  (637 347)  (637 347)  LC_5 Logic Functioning bit
 (38 11)  (638 347)  (638 347)  LC_5 Logic Functioning bit
 (39 11)  (639 347)  (639 347)  LC_5 Logic Functioning bit
 (48 11)  (648 347)  (648 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (11 12)  (611 348)  (611 348)  routing T_12_21.sp4_v_t_38 <X> T_12_21.sp4_v_b_11
 (13 12)  (613 348)  (613 348)  routing T_12_21.sp4_v_t_38 <X> T_12_21.sp4_v_b_11
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 348)  (618 348)  routing T_12_21.wire_logic_cluster/lc_1/out <X> T_12_21.lc_trk_g3_1
 (22 12)  (622 348)  (622 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (626 348)  (626 348)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 348)  (627 348)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 348)  (636 348)  LC_6 Logic Functioning bit
 (38 12)  (638 348)  (638 348)  LC_6 Logic Functioning bit
 (41 12)  (641 348)  (641 348)  LC_6 Logic Functioning bit
 (43 12)  (643 348)  (643 348)  LC_6 Logic Functioning bit
 (3 13)  (603 349)  (603 349)  routing T_12_21.sp12_h_l_22 <X> T_12_21.sp12_h_r_1
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (623 349)  (623 349)  routing T_12_21.sp12_v_t_9 <X> T_12_21.lc_trk_g3_2
 (26 13)  (626 349)  (626 349)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 349)  (628 349)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 349)  (631 349)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 349)  (636 349)  LC_6 Logic Functioning bit
 (38 13)  (638 349)  (638 349)  LC_6 Logic Functioning bit
 (40 13)  (640 349)  (640 349)  LC_6 Logic Functioning bit
 (42 13)  (642 349)  (642 349)  LC_6 Logic Functioning bit
 (48 13)  (648 349)  (648 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 350)  (631 350)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 350)  (632 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 350)  (634 350)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 350)  (635 350)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.input_2_7
 (36 14)  (636 350)  (636 350)  LC_7 Logic Functioning bit
 (37 14)  (637 350)  (637 350)  LC_7 Logic Functioning bit
 (39 14)  (639 350)  (639 350)  LC_7 Logic Functioning bit
 (43 14)  (643 350)  (643 350)  LC_7 Logic Functioning bit
 (45 14)  (645 350)  (645 350)  LC_7 Logic Functioning bit
 (48 14)  (648 350)  (648 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (8 15)  (608 351)  (608 351)  routing T_12_21.sp4_v_b_7 <X> T_12_21.sp4_v_t_47
 (10 15)  (610 351)  (610 351)  routing T_12_21.sp4_v_b_7 <X> T_12_21.sp4_v_t_47
 (11 15)  (611 351)  (611 351)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_h_l_46
 (22 15)  (622 351)  (622 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (623 351)  (623 351)  routing T_12_21.sp4_v_b_46 <X> T_12_21.lc_trk_g3_6
 (24 15)  (624 351)  (624 351)  routing T_12_21.sp4_v_b_46 <X> T_12_21.lc_trk_g3_6
 (28 15)  (628 351)  (628 351)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 351)  (631 351)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 351)  (632 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (633 351)  (633 351)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.input_2_7
 (36 15)  (636 351)  (636 351)  LC_7 Logic Functioning bit
 (37 15)  (637 351)  (637 351)  LC_7 Logic Functioning bit
 (38 15)  (638 351)  (638 351)  LC_7 Logic Functioning bit
 (39 15)  (639 351)  (639 351)  LC_7 Logic Functioning bit
 (51 15)  (651 351)  (651 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_21

 (0 0)  (654 336)  (654 336)  Negative Clock bit

 (11 0)  (665 336)  (665 336)  routing T_13_21.sp4_v_t_43 <X> T_13_21.sp4_v_b_2
 (13 0)  (667 336)  (667 336)  routing T_13_21.sp4_v_t_43 <X> T_13_21.sp4_v_b_2
 (27 0)  (681 336)  (681 336)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 336)  (682 336)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 336)  (690 336)  LC_0 Logic Functioning bit
 (39 0)  (693 336)  (693 336)  LC_0 Logic Functioning bit
 (41 0)  (695 336)  (695 336)  LC_0 Logic Functioning bit
 (42 0)  (696 336)  (696 336)  LC_0 Logic Functioning bit
 (44 0)  (698 336)  (698 336)  LC_0 Logic Functioning bit
 (45 0)  (699 336)  (699 336)  LC_0 Logic Functioning bit
 (48 0)  (702 336)  (702 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (706 336)  (706 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (13 1)  (667 337)  (667 337)  routing T_13_21.sp4_v_t_44 <X> T_13_21.sp4_h_r_2
 (36 1)  (690 337)  (690 337)  LC_0 Logic Functioning bit
 (39 1)  (693 337)  (693 337)  LC_0 Logic Functioning bit
 (41 1)  (695 337)  (695 337)  LC_0 Logic Functioning bit
 (42 1)  (696 337)  (696 337)  LC_0 Logic Functioning bit
 (49 1)  (703 337)  (703 337)  Carry_In_Mux bit 

 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (681 338)  (681 338)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 338)  (682 338)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 338)  (690 338)  LC_1 Logic Functioning bit
 (39 2)  (693 338)  (693 338)  LC_1 Logic Functioning bit
 (41 2)  (695 338)  (695 338)  LC_1 Logic Functioning bit
 (42 2)  (696 338)  (696 338)  LC_1 Logic Functioning bit
 (45 2)  (699 338)  (699 338)  LC_1 Logic Functioning bit
 (47 2)  (701 338)  (701 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (706 338)  (706 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (36 3)  (690 339)  (690 339)  LC_1 Logic Functioning bit
 (39 3)  (693 339)  (693 339)  LC_1 Logic Functioning bit
 (41 3)  (695 339)  (695 339)  LC_1 Logic Functioning bit
 (42 3)  (696 339)  (696 339)  LC_1 Logic Functioning bit
 (0 4)  (654 340)  (654 340)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (1 4)  (655 340)  (655 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (655 341)  (655 341)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (6 8)  (660 344)  (660 344)  routing T_13_21.sp4_h_r_1 <X> T_13_21.sp4_v_b_6
 (9 8)  (663 344)  (663 344)  routing T_13_21.sp4_v_t_42 <X> T_13_21.sp4_h_r_7
 (25 8)  (679 344)  (679 344)  routing T_13_21.sp4_h_r_42 <X> T_13_21.lc_trk_g2_2
 (3 9)  (657 345)  (657 345)  routing T_13_21.sp12_h_l_22 <X> T_13_21.sp12_v_b_1
 (6 9)  (660 345)  (660 345)  routing T_13_21.sp4_h_l_43 <X> T_13_21.sp4_h_r_6
 (22 9)  (676 345)  (676 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 345)  (677 345)  routing T_13_21.sp4_h_r_42 <X> T_13_21.lc_trk_g2_2
 (24 9)  (678 345)  (678 345)  routing T_13_21.sp4_h_r_42 <X> T_13_21.lc_trk_g2_2
 (25 9)  (679 345)  (679 345)  routing T_13_21.sp4_h_r_42 <X> T_13_21.lc_trk_g2_2
 (5 10)  (659 346)  (659 346)  routing T_13_21.sp4_h_r_3 <X> T_13_21.sp4_h_l_43
 (14 10)  (668 346)  (668 346)  routing T_13_21.sp4_v_t_17 <X> T_13_21.lc_trk_g2_4
 (4 11)  (658 347)  (658 347)  routing T_13_21.sp4_h_r_3 <X> T_13_21.sp4_h_l_43
 (11 11)  (665 347)  (665 347)  routing T_13_21.sp4_h_r_0 <X> T_13_21.sp4_h_l_45
 (13 11)  (667 347)  (667 347)  routing T_13_21.sp4_h_r_0 <X> T_13_21.sp4_h_l_45
 (16 11)  (670 347)  (670 347)  routing T_13_21.sp4_v_t_17 <X> T_13_21.lc_trk_g2_4
 (17 11)  (671 347)  (671 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (14 12)  (668 348)  (668 348)  routing T_13_21.wire_logic_cluster/lc_0/out <X> T_13_21.lc_trk_g3_0
 (17 12)  (671 348)  (671 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 348)  (672 348)  routing T_13_21.wire_logic_cluster/lc_1/out <X> T_13_21.lc_trk_g3_1
 (17 13)  (671 349)  (671 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (19 13)  (673 349)  (673 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (654 350)  (654 350)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 350)  (655 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (655 351)  (655 351)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_7/s_r


LogicTile_14_21

 (0 0)  (708 336)  (708 336)  Negative Clock bit

 (4 0)  (712 336)  (712 336)  routing T_14_21.sp4_v_t_41 <X> T_14_21.sp4_v_b_0
 (6 0)  (714 336)  (714 336)  routing T_14_21.sp4_v_t_41 <X> T_14_21.sp4_v_b_0
 (26 0)  (734 336)  (734 336)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 336)  (738 336)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 336)  (742 336)  routing T_14_21.lc_trk_g1_0 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 336)  (743 336)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.input_2_0
 (37 0)  (745 336)  (745 336)  LC_0 Logic Functioning bit
 (38 0)  (746 336)  (746 336)  LC_0 Logic Functioning bit
 (41 0)  (749 336)  (749 336)  LC_0 Logic Functioning bit
 (26 1)  (734 337)  (734 337)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 337)  (735 337)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 337)  (736 337)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 337)  (738 337)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 337)  (740 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 337)  (741 337)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.input_2_0
 (36 1)  (744 337)  (744 337)  LC_0 Logic Functioning bit
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (38 1)  (746 337)  (746 337)  LC_0 Logic Functioning bit
 (41 1)  (749 337)  (749 337)  LC_0 Logic Functioning bit
 (42 1)  (750 337)  (750 337)  LC_0 Logic Functioning bit
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (712 338)  (712 338)  routing T_14_21.sp4_h_r_0 <X> T_14_21.sp4_v_t_37
 (14 2)  (722 338)  (722 338)  routing T_14_21.sp12_h_l_3 <X> T_14_21.lc_trk_g0_4
 (15 2)  (723 338)  (723 338)  routing T_14_21.top_op_5 <X> T_14_21.lc_trk_g0_5
 (17 2)  (725 338)  (725 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (729 338)  (729 338)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g0_7
 (22 2)  (730 338)  (730 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (731 338)  (731 338)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g0_7
 (24 2)  (732 338)  (732 338)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g0_7
 (26 2)  (734 338)  (734 338)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 338)  (735 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 338)  (736 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 338)  (739 338)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 338)  (742 338)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 338)  (743 338)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.input_2_1
 (5 3)  (713 339)  (713 339)  routing T_14_21.sp4_h_r_0 <X> T_14_21.sp4_v_t_37
 (8 3)  (716 339)  (716 339)  routing T_14_21.sp4_h_r_1 <X> T_14_21.sp4_v_t_36
 (9 3)  (717 339)  (717 339)  routing T_14_21.sp4_h_r_1 <X> T_14_21.sp4_v_t_36
 (14 3)  (722 339)  (722 339)  routing T_14_21.sp12_h_l_3 <X> T_14_21.lc_trk_g0_4
 (15 3)  (723 339)  (723 339)  routing T_14_21.sp12_h_l_3 <X> T_14_21.lc_trk_g0_4
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (18 3)  (726 339)  (726 339)  routing T_14_21.top_op_5 <X> T_14_21.lc_trk_g0_5
 (21 3)  (729 339)  (729 339)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g0_7
 (26 3)  (734 339)  (734 339)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 339)  (736 339)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 339)  (740 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (743 339)  (743 339)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.input_2_1
 (39 3)  (747 339)  (747 339)  LC_1 Logic Functioning bit
 (1 4)  (709 340)  (709 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (711 340)  (711 340)  routing T_14_21.sp12_v_t_23 <X> T_14_21.sp12_h_r_0
 (14 4)  (722 340)  (722 340)  routing T_14_21.sp12_h_r_0 <X> T_14_21.lc_trk_g1_0
 (21 4)  (729 340)  (729 340)  routing T_14_21.sp4_h_r_19 <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 340)  (731 340)  routing T_14_21.sp4_h_r_19 <X> T_14_21.lc_trk_g1_3
 (24 4)  (732 340)  (732 340)  routing T_14_21.sp4_h_r_19 <X> T_14_21.lc_trk_g1_3
 (26 4)  (734 340)  (734 340)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 340)  (736 340)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 340)  (738 340)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 340)  (739 340)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (37 4)  (745 340)  (745 340)  LC_2 Logic Functioning bit
 (40 4)  (748 340)  (748 340)  LC_2 Logic Functioning bit
 (42 4)  (750 340)  (750 340)  LC_2 Logic Functioning bit
 (50 4)  (758 340)  (758 340)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (708 341)  (708 341)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (1 5)  (709 341)  (709 341)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (14 5)  (722 341)  (722 341)  routing T_14_21.sp12_h_r_0 <X> T_14_21.lc_trk_g1_0
 (15 5)  (723 341)  (723 341)  routing T_14_21.sp12_h_r_0 <X> T_14_21.lc_trk_g1_0
 (17 5)  (725 341)  (725 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (729 341)  (729 341)  routing T_14_21.sp4_h_r_19 <X> T_14_21.lc_trk_g1_3
 (26 5)  (734 341)  (734 341)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 341)  (735 341)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 341)  (738 341)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 341)  (744 341)  LC_2 Logic Functioning bit
 (37 5)  (745 341)  (745 341)  LC_2 Logic Functioning bit
 (40 5)  (748 341)  (748 341)  LC_2 Logic Functioning bit
 (41 5)  (749 341)  (749 341)  LC_2 Logic Functioning bit
 (42 5)  (750 341)  (750 341)  LC_2 Logic Functioning bit
 (43 5)  (751 341)  (751 341)  LC_2 Logic Functioning bit
 (14 6)  (722 342)  (722 342)  routing T_14_21.wire_logic_cluster/lc_4/out <X> T_14_21.lc_trk_g1_4
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (726 342)  (726 342)  routing T_14_21.bnr_op_5 <X> T_14_21.lc_trk_g1_5
 (21 6)  (729 342)  (729 342)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g1_7
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (731 342)  (731 342)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g1_7
 (24 6)  (732 342)  (732 342)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g1_7
 (27 6)  (735 342)  (735 342)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 342)  (738 342)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 342)  (739 342)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 342)  (744 342)  LC_3 Logic Functioning bit
 (37 6)  (745 342)  (745 342)  LC_3 Logic Functioning bit
 (38 6)  (746 342)  (746 342)  LC_3 Logic Functioning bit
 (39 6)  (747 342)  (747 342)  LC_3 Logic Functioning bit
 (41 6)  (749 342)  (749 342)  LC_3 Logic Functioning bit
 (43 6)  (751 342)  (751 342)  LC_3 Logic Functioning bit
 (12 7)  (720 343)  (720 343)  routing T_14_21.sp4_h_l_40 <X> T_14_21.sp4_v_t_40
 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (726 343)  (726 343)  routing T_14_21.bnr_op_5 <X> T_14_21.lc_trk_g1_5
 (21 7)  (729 343)  (729 343)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g1_7
 (27 7)  (735 343)  (735 343)  routing T_14_21.lc_trk_g1_0 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 343)  (738 343)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (37 7)  (745 343)  (745 343)  LC_3 Logic Functioning bit
 (39 7)  (747 343)  (747 343)  LC_3 Logic Functioning bit
 (12 8)  (720 344)  (720 344)  routing T_14_21.sp4_v_b_2 <X> T_14_21.sp4_h_r_8
 (15 8)  (723 344)  (723 344)  routing T_14_21.sp4_h_r_33 <X> T_14_21.lc_trk_g2_1
 (16 8)  (724 344)  (724 344)  routing T_14_21.sp4_h_r_33 <X> T_14_21.lc_trk_g2_1
 (17 8)  (725 344)  (725 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 344)  (726 344)  routing T_14_21.sp4_h_r_33 <X> T_14_21.lc_trk_g2_1
 (26 8)  (734 344)  (734 344)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 344)  (735 344)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 344)  (738 344)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 344)  (739 344)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 344)  (741 344)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (38 8)  (746 344)  (746 344)  LC_4 Logic Functioning bit
 (45 8)  (753 344)  (753 344)  LC_4 Logic Functioning bit
 (50 8)  (758 344)  (758 344)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (761 344)  (761 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (11 9)  (719 345)  (719 345)  routing T_14_21.sp4_v_b_2 <X> T_14_21.sp4_h_r_8
 (13 9)  (721 345)  (721 345)  routing T_14_21.sp4_v_b_2 <X> T_14_21.sp4_h_r_8
 (26 9)  (734 345)  (734 345)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 345)  (735 345)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 345)  (736 345)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 345)  (744 345)  LC_4 Logic Functioning bit
 (37 9)  (745 345)  (745 345)  LC_4 Logic Functioning bit
 (38 9)  (746 345)  (746 345)  LC_4 Logic Functioning bit
 (41 9)  (749 345)  (749 345)  LC_4 Logic Functioning bit
 (42 9)  (750 345)  (750 345)  LC_4 Logic Functioning bit
 (43 9)  (751 345)  (751 345)  LC_4 Logic Functioning bit
 (45 9)  (753 345)  (753 345)  LC_4 Logic Functioning bit
 (47 9)  (755 345)  (755 345)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (756 345)  (756 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (716 346)  (716 346)  routing T_14_21.sp4_h_r_11 <X> T_14_21.sp4_h_l_42
 (10 10)  (718 346)  (718 346)  routing T_14_21.sp4_h_r_11 <X> T_14_21.sp4_h_l_42
 (11 10)  (719 346)  (719 346)  routing T_14_21.sp4_h_r_2 <X> T_14_21.sp4_v_t_45
 (12 10)  (720 346)  (720 346)  routing T_14_21.sp4_h_r_5 <X> T_14_21.sp4_h_l_45
 (13 10)  (721 346)  (721 346)  routing T_14_21.sp4_h_r_2 <X> T_14_21.sp4_v_t_45
 (14 10)  (722 346)  (722 346)  routing T_14_21.wire_logic_cluster/lc_4/out <X> T_14_21.lc_trk_g2_4
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 346)  (726 346)  routing T_14_21.wire_logic_cluster/lc_5/out <X> T_14_21.lc_trk_g2_5
 (21 10)  (729 346)  (729 346)  routing T_14_21.rgt_op_7 <X> T_14_21.lc_trk_g2_7
 (22 10)  (730 346)  (730 346)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 346)  (732 346)  routing T_14_21.rgt_op_7 <X> T_14_21.lc_trk_g2_7
 (26 10)  (734 346)  (734 346)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (31 10)  (739 346)  (739 346)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 346)  (742 346)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (39 10)  (747 346)  (747 346)  LC_5 Logic Functioning bit
 (9 11)  (717 347)  (717 347)  routing T_14_21.sp4_v_b_7 <X> T_14_21.sp4_v_t_42
 (12 11)  (720 347)  (720 347)  routing T_14_21.sp4_h_r_2 <X> T_14_21.sp4_v_t_45
 (13 11)  (721 347)  (721 347)  routing T_14_21.sp4_h_r_5 <X> T_14_21.sp4_h_l_45
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (734 347)  (734 347)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (38 11)  (746 347)  (746 347)  LC_5 Logic Functioning bit
 (16 12)  (724 348)  (724 348)  routing T_14_21.sp4_v_b_33 <X> T_14_21.lc_trk_g3_1
 (17 12)  (725 348)  (725 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (726 348)  (726 348)  routing T_14_21.sp4_v_b_33 <X> T_14_21.lc_trk_g3_1
 (26 12)  (734 348)  (734 348)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 348)  (741 348)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 348)  (743 348)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.input_2_6
 (40 12)  (748 348)  (748 348)  LC_6 Logic Functioning bit
 (51 12)  (759 348)  (759 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (726 349)  (726 349)  routing T_14_21.sp4_v_b_33 <X> T_14_21.lc_trk_g3_1
 (26 13)  (734 349)  (734 349)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 349)  (735 349)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 349)  (736 349)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 349)  (740 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 349)  (741 349)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.input_2_6
 (41 13)  (749 349)  (749 349)  LC_6 Logic Functioning bit
 (0 14)  (708 350)  (708 350)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 350)  (725 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (729 350)  (729 350)  routing T_14_21.rgt_op_7 <X> T_14_21.lc_trk_g3_7
 (22 14)  (730 350)  (730 350)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 350)  (732 350)  routing T_14_21.rgt_op_7 <X> T_14_21.lc_trk_g3_7
 (26 14)  (734 350)  (734 350)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 350)  (736 350)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 350)  (738 350)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 350)  (739 350)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 350)  (741 350)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 350)  (742 350)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 350)  (745 350)  LC_7 Logic Functioning bit
 (39 14)  (747 350)  (747 350)  LC_7 Logic Functioning bit
 (40 14)  (748 350)  (748 350)  LC_7 Logic Functioning bit
 (41 14)  (749 350)  (749 350)  LC_7 Logic Functioning bit
 (42 14)  (750 350)  (750 350)  LC_7 Logic Functioning bit
 (43 14)  (751 350)  (751 350)  LC_7 Logic Functioning bit
 (0 15)  (708 351)  (708 351)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 351)  (709 351)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 351)  (739 351)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 351)  (744 351)  LC_7 Logic Functioning bit
 (37 15)  (745 351)  (745 351)  LC_7 Logic Functioning bit
 (38 15)  (746 351)  (746 351)  LC_7 Logic Functioning bit
 (39 15)  (747 351)  (747 351)  LC_7 Logic Functioning bit
 (40 15)  (748 351)  (748 351)  LC_7 Logic Functioning bit
 (41 15)  (749 351)  (749 351)  LC_7 Logic Functioning bit
 (42 15)  (750 351)  (750 351)  LC_7 Logic Functioning bit
 (43 15)  (751 351)  (751 351)  LC_7 Logic Functioning bit
 (46 15)  (754 351)  (754 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_21

 (0 0)  (762 336)  (762 336)  Negative Clock bit

 (3 0)  (765 336)  (765 336)  routing T_15_21.sp12_h_r_0 <X> T_15_21.sp12_v_b_0
 (14 0)  (776 336)  (776 336)  routing T_15_21.sp12_h_r_0 <X> T_15_21.lc_trk_g0_0
 (17 0)  (779 336)  (779 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 336)  (780 336)  routing T_15_21.wire_logic_cluster/lc_1/out <X> T_15_21.lc_trk_g0_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 336)  (792 336)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 336)  (793 336)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 336)  (796 336)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 336)  (797 336)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.input_2_0
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (39 0)  (801 336)  (801 336)  LC_0 Logic Functioning bit
 (40 0)  (802 336)  (802 336)  LC_0 Logic Functioning bit
 (41 0)  (803 336)  (803 336)  LC_0 Logic Functioning bit
 (43 0)  (805 336)  (805 336)  LC_0 Logic Functioning bit
 (3 1)  (765 337)  (765 337)  routing T_15_21.sp12_h_r_0 <X> T_15_21.sp12_v_b_0
 (14 1)  (776 337)  (776 337)  routing T_15_21.sp12_h_r_0 <X> T_15_21.lc_trk_g0_0
 (15 1)  (777 337)  (777 337)  routing T_15_21.sp12_h_r_0 <X> T_15_21.lc_trk_g0_0
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (798 337)  (798 337)  LC_0 Logic Functioning bit
 (38 1)  (800 337)  (800 337)  LC_0 Logic Functioning bit
 (40 1)  (802 337)  (802 337)  LC_0 Logic Functioning bit
 (41 1)  (803 337)  (803 337)  LC_0 Logic Functioning bit
 (43 1)  (805 337)  (805 337)  LC_0 Logic Functioning bit
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 338)  (776 338)  routing T_15_21.lft_op_4 <X> T_15_21.lc_trk_g0_4
 (15 2)  (777 338)  (777 338)  routing T_15_21.bot_op_5 <X> T_15_21.lc_trk_g0_5
 (17 2)  (779 338)  (779 338)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (783 338)  (783 338)  routing T_15_21.wire_logic_cluster/lc_7/out <X> T_15_21.lc_trk_g0_7
 (22 2)  (784 338)  (784 338)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 338)  (792 338)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 338)  (795 338)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (37 2)  (799 338)  (799 338)  LC_1 Logic Functioning bit
 (38 2)  (800 338)  (800 338)  LC_1 Logic Functioning bit
 (40 2)  (802 338)  (802 338)  LC_1 Logic Functioning bit
 (42 2)  (804 338)  (804 338)  LC_1 Logic Functioning bit
 (45 2)  (807 338)  (807 338)  LC_1 Logic Functioning bit
 (47 2)  (809 338)  (809 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (812 338)  (812 338)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (814 338)  (814 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (6 3)  (768 339)  (768 339)  routing T_15_21.sp4_h_r_0 <X> T_15_21.sp4_h_l_37
 (15 3)  (777 339)  (777 339)  routing T_15_21.lft_op_4 <X> T_15_21.lc_trk_g0_4
 (17 3)  (779 339)  (779 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 339)  (793 339)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 339)  (798 339)  LC_1 Logic Functioning bit
 (37 3)  (799 339)  (799 339)  LC_1 Logic Functioning bit
 (39 3)  (801 339)  (801 339)  LC_1 Logic Functioning bit
 (45 3)  (807 339)  (807 339)  LC_1 Logic Functioning bit
 (47 3)  (809 339)  (809 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (762 340)  (762 340)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (1 4)  (763 340)  (763 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (771 340)  (771 340)  routing T_15_21.sp4_v_t_41 <X> T_15_21.sp4_h_r_4
 (11 4)  (773 340)  (773 340)  routing T_15_21.sp4_h_l_46 <X> T_15_21.sp4_v_b_5
 (13 4)  (775 340)  (775 340)  routing T_15_21.sp4_h_l_46 <X> T_15_21.sp4_v_b_5
 (14 4)  (776 340)  (776 340)  routing T_15_21.lft_op_0 <X> T_15_21.lc_trk_g1_0
 (15 4)  (777 340)  (777 340)  routing T_15_21.sp4_h_r_1 <X> T_15_21.lc_trk_g1_1
 (16 4)  (778 340)  (778 340)  routing T_15_21.sp4_h_r_1 <X> T_15_21.lc_trk_g1_1
 (17 4)  (779 340)  (779 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (788 340)  (788 340)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 340)  (789 340)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 340)  (790 340)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 340)  (792 340)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 340)  (793 340)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 340)  (795 340)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (41 4)  (803 340)  (803 340)  LC_2 Logic Functioning bit
 (43 4)  (805 340)  (805 340)  LC_2 Logic Functioning bit
 (0 5)  (762 341)  (762 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (1 5)  (763 341)  (763 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (12 5)  (774 341)  (774 341)  routing T_15_21.sp4_h_l_46 <X> T_15_21.sp4_v_b_5
 (13 5)  (775 341)  (775 341)  routing T_15_21.sp4_v_t_37 <X> T_15_21.sp4_h_r_5
 (15 5)  (777 341)  (777 341)  routing T_15_21.lft_op_0 <X> T_15_21.lc_trk_g1_0
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (780 341)  (780 341)  routing T_15_21.sp4_h_r_1 <X> T_15_21.lc_trk_g1_1
 (26 5)  (788 341)  (788 341)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 341)  (789 341)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 341)  (793 341)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 341)  (794 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 341)  (795 341)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.input_2_2
 (34 5)  (796 341)  (796 341)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.input_2_2
 (36 5)  (798 341)  (798 341)  LC_2 Logic Functioning bit
 (39 5)  (801 341)  (801 341)  LC_2 Logic Functioning bit
 (40 5)  (802 341)  (802 341)  LC_2 Logic Functioning bit
 (42 5)  (804 341)  (804 341)  LC_2 Logic Functioning bit
 (43 5)  (805 341)  (805 341)  LC_2 Logic Functioning bit
 (14 6)  (776 342)  (776 342)  routing T_15_21.sp4_h_l_9 <X> T_15_21.lc_trk_g1_4
 (21 6)  (783 342)  (783 342)  routing T_15_21.wire_logic_cluster/lc_7/out <X> T_15_21.lc_trk_g1_7
 (22 6)  (784 342)  (784 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 7)  (776 343)  (776 343)  routing T_15_21.sp4_h_l_9 <X> T_15_21.lc_trk_g1_4
 (15 7)  (777 343)  (777 343)  routing T_15_21.sp4_h_l_9 <X> T_15_21.lc_trk_g1_4
 (16 7)  (778 343)  (778 343)  routing T_15_21.sp4_h_l_9 <X> T_15_21.lc_trk_g1_4
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 8)  (784 344)  (784 344)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (786 344)  (786 344)  routing T_15_21.tnr_op_3 <X> T_15_21.lc_trk_g2_3
 (25 8)  (787 344)  (787 344)  routing T_15_21.wire_logic_cluster/lc_2/out <X> T_15_21.lc_trk_g2_2
 (26 8)  (788 344)  (788 344)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 344)  (790 344)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 344)  (793 344)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 344)  (795 344)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (46 8)  (808 344)  (808 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (10 9)  (772 345)  (772 345)  routing T_15_21.sp4_h_r_2 <X> T_15_21.sp4_v_b_7
 (19 9)  (781 345)  (781 345)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (784 345)  (784 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (788 345)  (788 345)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 345)  (789 345)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 345)  (792 345)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 345)  (793 345)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 345)  (794 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (795 345)  (795 345)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.input_2_4
 (34 9)  (796 345)  (796 345)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.input_2_4
 (37 9)  (799 345)  (799 345)  LC_4 Logic Functioning bit
 (4 10)  (766 346)  (766 346)  routing T_15_21.sp4_h_r_6 <X> T_15_21.sp4_v_t_43
 (11 10)  (773 346)  (773 346)  routing T_15_21.sp4_v_b_5 <X> T_15_21.sp4_v_t_45
 (14 10)  (776 346)  (776 346)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (22 10)  (784 346)  (784 346)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (786 346)  (786 346)  routing T_15_21.tnl_op_7 <X> T_15_21.lc_trk_g2_7
 (5 11)  (767 347)  (767 347)  routing T_15_21.sp4_h_r_6 <X> T_15_21.sp4_v_t_43
 (8 11)  (770 347)  (770 347)  routing T_15_21.sp4_h_l_42 <X> T_15_21.sp4_v_t_42
 (12 11)  (774 347)  (774 347)  routing T_15_21.sp4_v_b_5 <X> T_15_21.sp4_v_t_45
 (14 11)  (776 347)  (776 347)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (15 11)  (777 347)  (777 347)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (16 11)  (778 347)  (778 347)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (17 11)  (779 347)  (779 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (783 347)  (783 347)  routing T_15_21.tnl_op_7 <X> T_15_21.lc_trk_g2_7
 (2 12)  (764 348)  (764 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (3 12)  (765 348)  (765 348)  routing T_15_21.sp12_v_b_1 <X> T_15_21.sp12_h_r_1
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 348)  (780 348)  routing T_15_21.wire_logic_cluster/lc_1/out <X> T_15_21.lc_trk_g3_1
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 348)  (785 348)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g3_3
 (24 12)  (786 348)  (786 348)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g3_3
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 348)  (795 348)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 348)  (802 348)  LC_6 Logic Functioning bit
 (42 12)  (804 348)  (804 348)  LC_6 Logic Functioning bit
 (46 12)  (808 348)  (808 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (48 12)  (810 348)  (810 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (813 348)  (813 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (3 13)  (765 349)  (765 349)  routing T_15_21.sp12_v_b_1 <X> T_15_21.sp12_h_r_1
 (19 13)  (781 349)  (781 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (783 349)  (783 349)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g3_3
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 349)  (792 349)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 349)  (793 349)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 349)  (794 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (795 349)  (795 349)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.input_2_6
 (34 13)  (796 349)  (796 349)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.input_2_6
 (43 13)  (805 349)  (805 349)  LC_6 Logic Functioning bit
 (0 14)  (762 350)  (762 350)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 350)  (763 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (774 350)  (774 350)  routing T_15_21.sp4_v_b_11 <X> T_15_21.sp4_h_l_46
 (27 14)  (789 350)  (789 350)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 350)  (792 350)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 350)  (796 350)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 350)  (798 350)  LC_7 Logic Functioning bit
 (38 14)  (800 350)  (800 350)  LC_7 Logic Functioning bit
 (41 14)  (803 350)  (803 350)  LC_7 Logic Functioning bit
 (43 14)  (805 350)  (805 350)  LC_7 Logic Functioning bit
 (45 14)  (807 350)  (807 350)  LC_7 Logic Functioning bit
 (1 15)  (763 351)  (763 351)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (14 15)  (776 351)  (776 351)  routing T_15_21.tnl_op_4 <X> T_15_21.lc_trk_g3_4
 (15 15)  (777 351)  (777 351)  routing T_15_21.tnl_op_4 <X> T_15_21.lc_trk_g3_4
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (27 15)  (789 351)  (789 351)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 351)  (792 351)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 351)  (794 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (799 351)  (799 351)  LC_7 Logic Functioning bit
 (39 15)  (801 351)  (801 351)  LC_7 Logic Functioning bit
 (40 15)  (802 351)  (802 351)  LC_7 Logic Functioning bit
 (41 15)  (803 351)  (803 351)  LC_7 Logic Functioning bit
 (42 15)  (804 351)  (804 351)  LC_7 Logic Functioning bit
 (45 15)  (807 351)  (807 351)  LC_7 Logic Functioning bit
 (47 15)  (809 351)  (809 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (813 351)  (813 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_21

 (5 0)  (821 336)  (821 336)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_h_r_0
 (17 0)  (833 336)  (833 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 336)  (834 336)  routing T_16_21.wire_logic_cluster/lc_1/out <X> T_16_21.lc_trk_g0_1
 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (839 336)  (839 336)  routing T_16_21.sp4_v_b_19 <X> T_16_21.lc_trk_g0_3
 (24 0)  (840 336)  (840 336)  routing T_16_21.sp4_v_b_19 <X> T_16_21.lc_trk_g0_3
 (25 0)  (841 336)  (841 336)  routing T_16_21.sp4_h_l_7 <X> T_16_21.lc_trk_g0_2
 (26 0)  (842 336)  (842 336)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 336)  (843 336)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 336)  (844 336)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 336)  (846 336)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 336)  (851 336)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.input_2_0
 (36 0)  (852 336)  (852 336)  LC_0 Logic Functioning bit
 (38 0)  (854 336)  (854 336)  LC_0 Logic Functioning bit
 (6 1)  (822 337)  (822 337)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_h_r_0
 (12 1)  (828 337)  (828 337)  routing T_16_21.sp4_h_r_2 <X> T_16_21.sp4_v_b_2
 (17 1)  (833 337)  (833 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (19 1)  (835 337)  (835 337)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (838 337)  (838 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 337)  (839 337)  routing T_16_21.sp4_h_l_7 <X> T_16_21.lc_trk_g0_2
 (24 1)  (840 337)  (840 337)  routing T_16_21.sp4_h_l_7 <X> T_16_21.lc_trk_g0_2
 (25 1)  (841 337)  (841 337)  routing T_16_21.sp4_h_l_7 <X> T_16_21.lc_trk_g0_2
 (26 1)  (842 337)  (842 337)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 337)  (843 337)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 337)  (846 337)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 337)  (847 337)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 337)  (848 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (851 337)  (851 337)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.input_2_0
 (37 1)  (853 337)  (853 337)  LC_0 Logic Functioning bit
 (42 1)  (858 337)  (858 337)  LC_0 Logic Functioning bit
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (821 338)  (821 338)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_h_l_37
 (14 2)  (830 338)  (830 338)  routing T_16_21.wire_logic_cluster/lc_4/out <X> T_16_21.lc_trk_g0_4
 (21 2)  (837 338)  (837 338)  routing T_16_21.sp4_h_l_2 <X> T_16_21.lc_trk_g0_7
 (22 2)  (838 338)  (838 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (839 338)  (839 338)  routing T_16_21.sp4_h_l_2 <X> T_16_21.lc_trk_g0_7
 (24 2)  (840 338)  (840 338)  routing T_16_21.sp4_h_l_2 <X> T_16_21.lc_trk_g0_7
 (25 2)  (841 338)  (841 338)  routing T_16_21.sp12_h_l_5 <X> T_16_21.lc_trk_g0_6
 (26 2)  (842 338)  (842 338)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 338)  (843 338)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 338)  (844 338)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 338)  (846 338)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 338)  (847 338)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 338)  (849 338)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 338)  (850 338)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 338)  (852 338)  LC_1 Logic Functioning bit
 (37 2)  (853 338)  (853 338)  LC_1 Logic Functioning bit
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (41 2)  (857 338)  (857 338)  LC_1 Logic Functioning bit
 (42 2)  (858 338)  (858 338)  LC_1 Logic Functioning bit
 (43 2)  (859 338)  (859 338)  LC_1 Logic Functioning bit
 (45 2)  (861 338)  (861 338)  LC_1 Logic Functioning bit
 (50 2)  (866 338)  (866 338)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (868 338)  (868 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (10 3)  (826 339)  (826 339)  routing T_16_21.sp4_h_l_45 <X> T_16_21.sp4_v_t_36
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (838 339)  (838 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (840 339)  (840 339)  routing T_16_21.sp12_h_l_5 <X> T_16_21.lc_trk_g0_6
 (25 3)  (841 339)  (841 339)  routing T_16_21.sp12_h_l_5 <X> T_16_21.lc_trk_g0_6
 (26 3)  (842 339)  (842 339)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 339)  (843 339)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 339)  (846 339)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 339)  (852 339)  LC_1 Logic Functioning bit
 (37 3)  (853 339)  (853 339)  LC_1 Logic Functioning bit
 (38 3)  (854 339)  (854 339)  LC_1 Logic Functioning bit
 (39 3)  (855 339)  (855 339)  LC_1 Logic Functioning bit
 (41 3)  (857 339)  (857 339)  LC_1 Logic Functioning bit
 (42 3)  (858 339)  (858 339)  LC_1 Logic Functioning bit
 (43 3)  (859 339)  (859 339)  LC_1 Logic Functioning bit
 (0 4)  (816 340)  (816 340)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (1 4)  (817 340)  (817 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (824 340)  (824 340)  routing T_16_21.sp4_v_b_10 <X> T_16_21.sp4_h_r_4
 (9 4)  (825 340)  (825 340)  routing T_16_21.sp4_v_b_10 <X> T_16_21.sp4_h_r_4
 (10 4)  (826 340)  (826 340)  routing T_16_21.sp4_v_b_10 <X> T_16_21.sp4_h_r_4
 (12 4)  (828 340)  (828 340)  routing T_16_21.sp4_v_t_40 <X> T_16_21.sp4_h_r_5
 (26 4)  (842 340)  (842 340)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 340)  (847 340)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 340)  (849 340)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 340)  (850 340)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 340)  (852 340)  LC_2 Logic Functioning bit
 (38 4)  (854 340)  (854 340)  LC_2 Logic Functioning bit
 (41 4)  (857 340)  (857 340)  LC_2 Logic Functioning bit
 (43 4)  (859 340)  (859 340)  LC_2 Logic Functioning bit
 (1 5)  (817 341)  (817 341)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (15 5)  (831 341)  (831 341)  routing T_16_21.sp4_v_t_5 <X> T_16_21.lc_trk_g1_0
 (16 5)  (832 341)  (832 341)  routing T_16_21.sp4_v_t_5 <X> T_16_21.lc_trk_g1_0
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (842 341)  (842 341)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 341)  (844 341)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 341)  (847 341)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 341)  (853 341)  LC_2 Logic Functioning bit
 (39 5)  (855 341)  (855 341)  LC_2 Logic Functioning bit
 (41 5)  (857 341)  (857 341)  LC_2 Logic Functioning bit
 (43 5)  (859 341)  (859 341)  LC_2 Logic Functioning bit
 (47 5)  (863 341)  (863 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (831 342)  (831 342)  routing T_16_21.sp4_v_b_21 <X> T_16_21.lc_trk_g1_5
 (16 6)  (832 342)  (832 342)  routing T_16_21.sp4_v_b_21 <X> T_16_21.lc_trk_g1_5
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (838 342)  (838 342)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 342)  (840 342)  routing T_16_21.top_op_7 <X> T_16_21.lc_trk_g1_7
 (26 6)  (842 342)  (842 342)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 342)  (847 342)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 342)  (850 342)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (8 7)  (824 343)  (824 343)  routing T_16_21.sp4_h_r_4 <X> T_16_21.sp4_v_t_41
 (9 7)  (825 343)  (825 343)  routing T_16_21.sp4_h_r_4 <X> T_16_21.sp4_v_t_41
 (21 7)  (837 343)  (837 343)  routing T_16_21.top_op_7 <X> T_16_21.lc_trk_g1_7
 (22 7)  (838 343)  (838 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (839 343)  (839 343)  routing T_16_21.sp4_h_r_6 <X> T_16_21.lc_trk_g1_6
 (24 7)  (840 343)  (840 343)  routing T_16_21.sp4_h_r_6 <X> T_16_21.lc_trk_g1_6
 (25 7)  (841 343)  (841 343)  routing T_16_21.sp4_h_r_6 <X> T_16_21.lc_trk_g1_6
 (26 7)  (842 343)  (842 343)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 343)  (843 343)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 343)  (844 343)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 343)  (848 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (849 343)  (849 343)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.input_2_3
 (35 7)  (851 343)  (851 343)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.input_2_3
 (36 7)  (852 343)  (852 343)  LC_3 Logic Functioning bit
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (38 7)  (854 343)  (854 343)  LC_3 Logic Functioning bit
 (5 8)  (821 344)  (821 344)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_h_r_6
 (10 8)  (826 344)  (826 344)  routing T_16_21.sp4_v_t_39 <X> T_16_21.sp4_h_r_7
 (13 8)  (829 344)  (829 344)  routing T_16_21.sp4_h_l_45 <X> T_16_21.sp4_v_b_8
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (839 344)  (839 344)  routing T_16_21.sp12_v_b_11 <X> T_16_21.lc_trk_g2_3
 (25 8)  (841 344)  (841 344)  routing T_16_21.sp4_v_b_26 <X> T_16_21.lc_trk_g2_2
 (28 8)  (844 344)  (844 344)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 344)  (846 344)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 344)  (847 344)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 344)  (852 344)  LC_4 Logic Functioning bit
 (37 8)  (853 344)  (853 344)  LC_4 Logic Functioning bit
 (38 8)  (854 344)  (854 344)  LC_4 Logic Functioning bit
 (41 8)  (857 344)  (857 344)  LC_4 Logic Functioning bit
 (42 8)  (858 344)  (858 344)  LC_4 Logic Functioning bit
 (43 8)  (859 344)  (859 344)  LC_4 Logic Functioning bit
 (45 8)  (861 344)  (861 344)  LC_4 Logic Functioning bit
 (48 8)  (864 344)  (864 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (866 344)  (866 344)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (820 345)  (820 345)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_h_r_6
 (6 9)  (822 345)  (822 345)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_h_r_6
 (12 9)  (828 345)  (828 345)  routing T_16_21.sp4_h_l_45 <X> T_16_21.sp4_v_b_8
 (16 9)  (832 345)  (832 345)  routing T_16_21.sp12_v_b_8 <X> T_16_21.lc_trk_g2_0
 (17 9)  (833 345)  (833 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (838 345)  (838 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (839 345)  (839 345)  routing T_16_21.sp4_v_b_26 <X> T_16_21.lc_trk_g2_2
 (28 9)  (844 345)  (844 345)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 345)  (845 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 345)  (847 345)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 345)  (852 345)  LC_4 Logic Functioning bit
 (37 9)  (853 345)  (853 345)  LC_4 Logic Functioning bit
 (38 9)  (854 345)  (854 345)  LC_4 Logic Functioning bit
 (39 9)  (855 345)  (855 345)  LC_4 Logic Functioning bit
 (41 9)  (857 345)  (857 345)  LC_4 Logic Functioning bit
 (42 9)  (858 345)  (858 345)  LC_4 Logic Functioning bit
 (43 9)  (859 345)  (859 345)  LC_4 Logic Functioning bit
 (3 10)  (819 346)  (819 346)  routing T_16_21.sp12_v_t_22 <X> T_16_21.sp12_h_l_22
 (11 10)  (827 346)  (827 346)  routing T_16_21.sp4_v_b_5 <X> T_16_21.sp4_v_t_45
 (17 10)  (833 346)  (833 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 346)  (834 346)  routing T_16_21.wire_logic_cluster/lc_5/out <X> T_16_21.lc_trk_g2_5
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (841 346)  (841 346)  routing T_16_21.sp4_v_b_38 <X> T_16_21.lc_trk_g2_6
 (26 10)  (842 346)  (842 346)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 346)  (847 346)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (37 10)  (853 346)  (853 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (39 10)  (855 346)  (855 346)  LC_5 Logic Functioning bit
 (12 11)  (828 347)  (828 347)  routing T_16_21.sp4_v_b_5 <X> T_16_21.sp4_v_t_45
 (22 11)  (838 347)  (838 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (839 347)  (839 347)  routing T_16_21.sp4_v_b_38 <X> T_16_21.lc_trk_g2_6
 (25 11)  (841 347)  (841 347)  routing T_16_21.sp4_v_b_38 <X> T_16_21.lc_trk_g2_6
 (26 11)  (842 347)  (842 347)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 347)  (844 347)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 347)  (846 347)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (850 347)  (850 347)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.input_2_5
 (36 11)  (852 347)  (852 347)  LC_5 Logic Functioning bit
 (37 11)  (853 347)  (853 347)  LC_5 Logic Functioning bit
 (39 11)  (855 347)  (855 347)  LC_5 Logic Functioning bit
 (9 12)  (825 348)  (825 348)  routing T_16_21.sp4_v_t_47 <X> T_16_21.sp4_h_r_10
 (15 12)  (831 348)  (831 348)  routing T_16_21.tnl_op_1 <X> T_16_21.lc_trk_g3_1
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (11 13)  (827 349)  (827 349)  routing T_16_21.sp4_h_l_46 <X> T_16_21.sp4_h_r_11
 (18 13)  (834 349)  (834 349)  routing T_16_21.tnl_op_1 <X> T_16_21.lc_trk_g3_1
 (1 14)  (817 350)  (817 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 350)  (821 350)  routing T_16_21.sp4_v_t_38 <X> T_16_21.sp4_h_l_44
 (13 14)  (829 350)  (829 350)  routing T_16_21.sp4_v_b_11 <X> T_16_21.sp4_v_t_46
 (16 14)  (832 350)  (832 350)  routing T_16_21.sp4_v_t_16 <X> T_16_21.lc_trk_g3_5
 (17 14)  (833 350)  (833 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (834 350)  (834 350)  routing T_16_21.sp4_v_t_16 <X> T_16_21.lc_trk_g3_5
 (22 14)  (838 350)  (838 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (842 350)  (842 350)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 350)  (849 350)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 350)  (850 350)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 350)  (852 350)  LC_7 Logic Functioning bit
 (37 14)  (853 350)  (853 350)  LC_7 Logic Functioning bit
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (39 14)  (855 350)  (855 350)  LC_7 Logic Functioning bit
 (0 15)  (816 351)  (816 351)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 351)  (817 351)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (4 15)  (820 351)  (820 351)  routing T_16_21.sp4_v_t_38 <X> T_16_21.sp4_h_l_44
 (6 15)  (822 351)  (822 351)  routing T_16_21.sp4_v_t_38 <X> T_16_21.sp4_h_l_44
 (22 15)  (838 351)  (838 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (839 351)  (839 351)  routing T_16_21.sp4_h_r_30 <X> T_16_21.lc_trk_g3_6
 (24 15)  (840 351)  (840 351)  routing T_16_21.sp4_h_r_30 <X> T_16_21.lc_trk_g3_6
 (25 15)  (841 351)  (841 351)  routing T_16_21.sp4_h_r_30 <X> T_16_21.lc_trk_g3_6
 (26 15)  (842 351)  (842 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 351)  (844 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 351)  (846 351)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 351)  (848 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (850 351)  (850 351)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.input_2_7
 (36 15)  (852 351)  (852 351)  LC_7 Logic Functioning bit
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (39 15)  (855 351)  (855 351)  LC_7 Logic Functioning bit


LogicTile_17_21

 (21 0)  (895 336)  (895 336)  routing T_17_21.sp4_v_b_3 <X> T_17_21.lc_trk_g0_3
 (22 0)  (896 336)  (896 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (897 336)  (897 336)  routing T_17_21.sp4_v_b_3 <X> T_17_21.lc_trk_g0_3
 (26 0)  (900 336)  (900 336)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 336)  (901 336)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 336)  (903 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 336)  (904 336)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 336)  (906 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 336)  (910 336)  LC_0 Logic Functioning bit
 (39 0)  (913 336)  (913 336)  LC_0 Logic Functioning bit
 (41 0)  (915 336)  (915 336)  LC_0 Logic Functioning bit
 (43 0)  (917 336)  (917 336)  LC_0 Logic Functioning bit
 (44 0)  (918 336)  (918 336)  LC_0 Logic Functioning bit
 (6 1)  (880 337)  (880 337)  routing T_17_21.sp4_h_l_37 <X> T_17_21.sp4_h_r_0
 (8 1)  (882 337)  (882 337)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_v_b_1
 (11 1)  (885 337)  (885 337)  routing T_17_21.sp4_h_l_39 <X> T_17_21.sp4_h_r_2
 (26 1)  (900 337)  (900 337)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 337)  (903 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 337)  (904 337)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 337)  (906 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (908 337)  (908 337)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.input_2_0
 (35 1)  (909 337)  (909 337)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.input_2_0
 (37 1)  (911 337)  (911 337)  LC_0 Logic Functioning bit
 (39 1)  (913 337)  (913 337)  LC_0 Logic Functioning bit
 (41 1)  (915 337)  (915 337)  LC_0 Logic Functioning bit
 (42 1)  (916 337)  (916 337)  LC_0 Logic Functioning bit
 (47 1)  (921 337)  (921 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (50 1)  (924 337)  (924 337)  Carry_In_Mux bit 

 (51 1)  (925 337)  (925 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (26 2)  (900 338)  (900 338)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 338)  (902 338)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 338)  (904 338)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 338)  (910 338)  LC_1 Logic Functioning bit
 (39 2)  (913 338)  (913 338)  LC_1 Logic Functioning bit
 (41 2)  (915 338)  (915 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (44 2)  (918 338)  (918 338)  LC_1 Logic Functioning bit
 (52 2)  (926 338)  (926 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (888 339)  (888 339)  routing T_17_21.sp12_h_r_20 <X> T_17_21.lc_trk_g0_4
 (16 3)  (890 339)  (890 339)  routing T_17_21.sp12_h_r_20 <X> T_17_21.lc_trk_g0_4
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (896 339)  (896 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (897 339)  (897 339)  routing T_17_21.sp4_h_r_6 <X> T_17_21.lc_trk_g0_6
 (24 3)  (898 339)  (898 339)  routing T_17_21.sp4_h_r_6 <X> T_17_21.lc_trk_g0_6
 (25 3)  (899 339)  (899 339)  routing T_17_21.sp4_h_r_6 <X> T_17_21.lc_trk_g0_6
 (26 3)  (900 339)  (900 339)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 339)  (902 339)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 339)  (904 339)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 339)  (906 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (909 339)  (909 339)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.input_2_1
 (37 3)  (911 339)  (911 339)  LC_1 Logic Functioning bit
 (39 3)  (913 339)  (913 339)  LC_1 Logic Functioning bit
 (41 3)  (915 339)  (915 339)  LC_1 Logic Functioning bit
 (42 3)  (916 339)  (916 339)  LC_1 Logic Functioning bit
 (21 4)  (895 340)  (895 340)  routing T_17_21.sp4_v_b_3 <X> T_17_21.lc_trk_g1_3
 (22 4)  (896 340)  (896 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (897 340)  (897 340)  routing T_17_21.sp4_v_b_3 <X> T_17_21.lc_trk_g1_3
 (27 4)  (901 340)  (901 340)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 340)  (902 340)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 340)  (910 340)  LC_2 Logic Functioning bit
 (39 4)  (913 340)  (913 340)  LC_2 Logic Functioning bit
 (41 4)  (915 340)  (915 340)  LC_2 Logic Functioning bit
 (43 4)  (917 340)  (917 340)  LC_2 Logic Functioning bit
 (44 4)  (918 340)  (918 340)  LC_2 Logic Functioning bit
 (4 5)  (878 341)  (878 341)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_h_r_3
 (6 5)  (880 341)  (880 341)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_h_r_3
 (28 5)  (902 341)  (902 341)  routing T_17_21.lc_trk_g2_0 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 341)  (903 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 341)  (906 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (908 341)  (908 341)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.input_2_2
 (35 5)  (909 341)  (909 341)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.input_2_2
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (39 5)  (913 341)  (913 341)  LC_2 Logic Functioning bit
 (41 5)  (915 341)  (915 341)  LC_2 Logic Functioning bit
 (42 5)  (916 341)  (916 341)  LC_2 Logic Functioning bit
 (26 6)  (900 342)  (900 342)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 342)  (902 342)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 342)  (904 342)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 342)  (910 342)  LC_3 Logic Functioning bit
 (39 6)  (913 342)  (913 342)  LC_3 Logic Functioning bit
 (41 6)  (915 342)  (915 342)  LC_3 Logic Functioning bit
 (43 6)  (917 342)  (917 342)  LC_3 Logic Functioning bit
 (44 6)  (918 342)  (918 342)  LC_3 Logic Functioning bit
 (14 7)  (888 343)  (888 343)  routing T_17_21.sp12_h_r_20 <X> T_17_21.lc_trk_g1_4
 (16 7)  (890 343)  (890 343)  routing T_17_21.sp12_h_r_20 <X> T_17_21.lc_trk_g1_4
 (17 7)  (891 343)  (891 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (896 343)  (896 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (897 343)  (897 343)  routing T_17_21.sp4_h_r_6 <X> T_17_21.lc_trk_g1_6
 (24 7)  (898 343)  (898 343)  routing T_17_21.sp4_h_r_6 <X> T_17_21.lc_trk_g1_6
 (25 7)  (899 343)  (899 343)  routing T_17_21.sp4_h_r_6 <X> T_17_21.lc_trk_g1_6
 (27 7)  (901 343)  (901 343)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 343)  (902 343)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 343)  (906 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (909 343)  (909 343)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.input_2_3
 (37 7)  (911 343)  (911 343)  LC_3 Logic Functioning bit
 (39 7)  (913 343)  (913 343)  LC_3 Logic Functioning bit
 (41 7)  (915 343)  (915 343)  LC_3 Logic Functioning bit
 (42 7)  (916 343)  (916 343)  LC_3 Logic Functioning bit
 (51 7)  (925 343)  (925 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (883 344)  (883 344)  routing T_17_21.sp4_h_l_41 <X> T_17_21.sp4_h_r_7
 (10 8)  (884 344)  (884 344)  routing T_17_21.sp4_h_l_41 <X> T_17_21.sp4_h_r_7
 (13 8)  (887 344)  (887 344)  routing T_17_21.sp4_v_t_45 <X> T_17_21.sp4_v_b_8
 (21 8)  (895 344)  (895 344)  routing T_17_21.sp4_h_r_35 <X> T_17_21.lc_trk_g2_3
 (22 8)  (896 344)  (896 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 344)  (897 344)  routing T_17_21.sp4_h_r_35 <X> T_17_21.lc_trk_g2_3
 (24 8)  (898 344)  (898 344)  routing T_17_21.sp4_h_r_35 <X> T_17_21.lc_trk_g2_3
 (25 8)  (899 344)  (899 344)  routing T_17_21.sp4_h_r_34 <X> T_17_21.lc_trk_g2_2
 (27 8)  (901 344)  (901 344)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 344)  (902 344)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 344)  (910 344)  LC_4 Logic Functioning bit
 (39 8)  (913 344)  (913 344)  LC_4 Logic Functioning bit
 (41 8)  (915 344)  (915 344)  LC_4 Logic Functioning bit
 (43 8)  (917 344)  (917 344)  LC_4 Logic Functioning bit
 (44 8)  (918 344)  (918 344)  LC_4 Logic Functioning bit
 (15 9)  (889 345)  (889 345)  routing T_17_21.tnr_op_0 <X> T_17_21.lc_trk_g2_0
 (17 9)  (891 345)  (891 345)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (896 345)  (896 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 345)  (897 345)  routing T_17_21.sp4_h_r_34 <X> T_17_21.lc_trk_g2_2
 (24 9)  (898 345)  (898 345)  routing T_17_21.sp4_h_r_34 <X> T_17_21.lc_trk_g2_2
 (26 9)  (900 345)  (900 345)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 345)  (902 345)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 345)  (904 345)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 345)  (906 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (908 345)  (908 345)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.input_2_4
 (35 9)  (909 345)  (909 345)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.input_2_4
 (37 9)  (911 345)  (911 345)  LC_4 Logic Functioning bit
 (39 9)  (913 345)  (913 345)  LC_4 Logic Functioning bit
 (41 9)  (915 345)  (915 345)  LC_4 Logic Functioning bit
 (42 9)  (916 345)  (916 345)  LC_4 Logic Functioning bit
 (46 9)  (920 345)  (920 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (895 346)  (895 346)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g2_7
 (22 10)  (896 346)  (896 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (897 346)  (897 346)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g2_7
 (24 10)  (898 346)  (898 346)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g2_7
 (25 10)  (899 346)  (899 346)  routing T_17_21.sp4_h_r_38 <X> T_17_21.lc_trk_g2_6
 (26 10)  (900 346)  (900 346)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 346)  (904 346)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 346)  (910 346)  LC_5 Logic Functioning bit
 (39 10)  (913 346)  (913 346)  LC_5 Logic Functioning bit
 (41 10)  (915 346)  (915 346)  LC_5 Logic Functioning bit
 (43 10)  (917 346)  (917 346)  LC_5 Logic Functioning bit
 (44 10)  (918 346)  (918 346)  LC_5 Logic Functioning bit
 (47 10)  (921 346)  (921 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (889 347)  (889 347)  routing T_17_21.tnr_op_4 <X> T_17_21.lc_trk_g2_4
 (17 11)  (891 347)  (891 347)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (895 347)  (895 347)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g2_7
 (22 11)  (896 347)  (896 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (897 347)  (897 347)  routing T_17_21.sp4_h_r_38 <X> T_17_21.lc_trk_g2_6
 (24 11)  (898 347)  (898 347)  routing T_17_21.sp4_h_r_38 <X> T_17_21.lc_trk_g2_6
 (27 11)  (901 347)  (901 347)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 347)  (906 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (909 347)  (909 347)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.input_2_5
 (37 11)  (911 347)  (911 347)  LC_5 Logic Functioning bit
 (39 11)  (913 347)  (913 347)  LC_5 Logic Functioning bit
 (41 11)  (915 347)  (915 347)  LC_5 Logic Functioning bit
 (42 11)  (916 347)  (916 347)  LC_5 Logic Functioning bit
 (6 12)  (880 348)  (880 348)  routing T_17_21.sp4_v_t_43 <X> T_17_21.sp4_v_b_9
 (21 12)  (895 348)  (895 348)  routing T_17_21.sp4_h_r_35 <X> T_17_21.lc_trk_g3_3
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 348)  (897 348)  routing T_17_21.sp4_h_r_35 <X> T_17_21.lc_trk_g3_3
 (24 12)  (898 348)  (898 348)  routing T_17_21.sp4_h_r_35 <X> T_17_21.lc_trk_g3_3
 (25 12)  (899 348)  (899 348)  routing T_17_21.sp4_h_r_34 <X> T_17_21.lc_trk_g3_2
 (26 12)  (900 348)  (900 348)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 348)  (902 348)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 348)  (903 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 348)  (904 348)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 348)  (910 348)  LC_6 Logic Functioning bit
 (39 12)  (913 348)  (913 348)  LC_6 Logic Functioning bit
 (41 12)  (915 348)  (915 348)  LC_6 Logic Functioning bit
 (43 12)  (917 348)  (917 348)  LC_6 Logic Functioning bit
 (44 12)  (918 348)  (918 348)  LC_6 Logic Functioning bit
 (5 13)  (879 349)  (879 349)  routing T_17_21.sp4_v_t_43 <X> T_17_21.sp4_v_b_9
 (15 13)  (889 349)  (889 349)  routing T_17_21.tnr_op_0 <X> T_17_21.lc_trk_g3_0
 (17 13)  (891 349)  (891 349)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (896 349)  (896 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (897 349)  (897 349)  routing T_17_21.sp4_h_r_34 <X> T_17_21.lc_trk_g3_2
 (24 13)  (898 349)  (898 349)  routing T_17_21.sp4_h_r_34 <X> T_17_21.lc_trk_g3_2
 (26 13)  (900 349)  (900 349)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 349)  (901 349)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 349)  (902 349)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 349)  (903 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 349)  (904 349)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 349)  (906 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (908 349)  (908 349)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.input_2_6
 (35 13)  (909 349)  (909 349)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.input_2_6
 (37 13)  (911 349)  (911 349)  LC_6 Logic Functioning bit
 (39 13)  (913 349)  (913 349)  LC_6 Logic Functioning bit
 (41 13)  (915 349)  (915 349)  LC_6 Logic Functioning bit
 (42 13)  (916 349)  (916 349)  LC_6 Logic Functioning bit
 (46 13)  (920 349)  (920 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (6 14)  (880 350)  (880 350)  routing T_17_21.sp4_v_b_6 <X> T_17_21.sp4_v_t_44
 (21 14)  (895 350)  (895 350)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g3_7
 (22 14)  (896 350)  (896 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (897 350)  (897 350)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g3_7
 (24 14)  (898 350)  (898 350)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g3_7
 (25 14)  (899 350)  (899 350)  routing T_17_21.sp4_h_r_38 <X> T_17_21.lc_trk_g3_6
 (27 14)  (901 350)  (901 350)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 350)  (902 350)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 350)  (903 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 350)  (906 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 350)  (910 350)  LC_7 Logic Functioning bit
 (39 14)  (913 350)  (913 350)  LC_7 Logic Functioning bit
 (41 14)  (915 350)  (915 350)  LC_7 Logic Functioning bit
 (43 14)  (917 350)  (917 350)  LC_7 Logic Functioning bit
 (44 14)  (918 350)  (918 350)  LC_7 Logic Functioning bit
 (5 15)  (879 351)  (879 351)  routing T_17_21.sp4_v_b_6 <X> T_17_21.sp4_v_t_44
 (15 15)  (889 351)  (889 351)  routing T_17_21.tnr_op_4 <X> T_17_21.lc_trk_g3_4
 (17 15)  (891 351)  (891 351)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (895 351)  (895 351)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g3_7
 (22 15)  (896 351)  (896 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (897 351)  (897 351)  routing T_17_21.sp4_h_r_38 <X> T_17_21.lc_trk_g3_6
 (24 15)  (898 351)  (898 351)  routing T_17_21.sp4_h_r_38 <X> T_17_21.lc_trk_g3_6
 (26 15)  (900 351)  (900 351)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 351)  (902 351)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 351)  (903 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 351)  (904 351)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 351)  (906 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (909 351)  (909 351)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.input_2_7
 (37 15)  (911 351)  (911 351)  LC_7 Logic Functioning bit
 (39 15)  (913 351)  (913 351)  LC_7 Logic Functioning bit
 (41 15)  (915 351)  (915 351)  LC_7 Logic Functioning bit
 (42 15)  (916 351)  (916 351)  LC_7 Logic Functioning bit
 (46 15)  (920 351)  (920 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_21

 (8 0)  (936 336)  (936 336)  routing T_18_21.sp4_v_b_1 <X> T_18_21.sp4_h_r_1
 (9 0)  (937 336)  (937 336)  routing T_18_21.sp4_v_b_1 <X> T_18_21.sp4_h_r_1
 (26 0)  (954 336)  (954 336)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 336)  (956 336)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 336)  (958 336)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 336)  (962 336)  routing T_18_21.lc_trk_g1_0 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 336)  (964 336)  LC_0 Logic Functioning bit
 (38 0)  (966 336)  (966 336)  LC_0 Logic Functioning bit
 (45 0)  (973 336)  (973 336)  LC_0 Logic Functioning bit
 (5 1)  (933 337)  (933 337)  routing T_18_21.sp4_h_r_0 <X> T_18_21.sp4_v_b_0
 (15 1)  (943 337)  (943 337)  routing T_18_21.sp4_v_t_5 <X> T_18_21.lc_trk_g0_0
 (16 1)  (944 337)  (944 337)  routing T_18_21.sp4_v_t_5 <X> T_18_21.lc_trk_g0_0
 (17 1)  (945 337)  (945 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (950 337)  (950 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 337)  (951 337)  routing T_18_21.sp4_v_b_18 <X> T_18_21.lc_trk_g0_2
 (24 1)  (952 337)  (952 337)  routing T_18_21.sp4_v_b_18 <X> T_18_21.lc_trk_g0_2
 (26 1)  (954 337)  (954 337)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 337)  (955 337)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 337)  (956 337)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 337)  (958 337)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 337)  (964 337)  LC_0 Logic Functioning bit
 (37 1)  (965 337)  (965 337)  LC_0 Logic Functioning bit
 (38 1)  (966 337)  (966 337)  LC_0 Logic Functioning bit
 (39 1)  (967 337)  (967 337)  LC_0 Logic Functioning bit
 (40 1)  (968 337)  (968 337)  LC_0 Logic Functioning bit
 (42 1)  (970 337)  (970 337)  LC_0 Logic Functioning bit
 (52 1)  (980 337)  (980 337)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (934 338)  (934 338)  routing T_18_21.sp4_v_b_9 <X> T_18_21.sp4_v_t_37
 (14 2)  (942 338)  (942 338)  routing T_18_21.sp4_h_l_9 <X> T_18_21.lc_trk_g0_4
 (26 2)  (954 338)  (954 338)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 338)  (957 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 338)  (959 338)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 338)  (961 338)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 338)  (964 338)  LC_1 Logic Functioning bit
 (38 2)  (966 338)  (966 338)  LC_1 Logic Functioning bit
 (45 2)  (973 338)  (973 338)  LC_1 Logic Functioning bit
 (4 3)  (932 339)  (932 339)  routing T_18_21.sp4_v_b_7 <X> T_18_21.sp4_h_l_37
 (5 3)  (933 339)  (933 339)  routing T_18_21.sp4_v_b_9 <X> T_18_21.sp4_v_t_37
 (9 3)  (937 339)  (937 339)  routing T_18_21.sp4_v_b_1 <X> T_18_21.sp4_v_t_36
 (13 3)  (941 339)  (941 339)  routing T_18_21.sp4_v_b_9 <X> T_18_21.sp4_h_l_39
 (14 3)  (942 339)  (942 339)  routing T_18_21.sp4_h_l_9 <X> T_18_21.lc_trk_g0_4
 (15 3)  (943 339)  (943 339)  routing T_18_21.sp4_h_l_9 <X> T_18_21.lc_trk_g0_4
 (16 3)  (944 339)  (944 339)  routing T_18_21.sp4_h_l_9 <X> T_18_21.lc_trk_g0_4
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (954 339)  (954 339)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 339)  (956 339)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 339)  (957 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 339)  (958 339)  routing T_18_21.lc_trk_g0_2 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 339)  (959 339)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 339)  (964 339)  LC_1 Logic Functioning bit
 (37 3)  (965 339)  (965 339)  LC_1 Logic Functioning bit
 (38 3)  (966 339)  (966 339)  LC_1 Logic Functioning bit
 (39 3)  (967 339)  (967 339)  LC_1 Logic Functioning bit
 (41 3)  (969 339)  (969 339)  LC_1 Logic Functioning bit
 (43 3)  (971 339)  (971 339)  LC_1 Logic Functioning bit
 (52 3)  (980 339)  (980 339)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (929 340)  (929 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (933 340)  (933 340)  routing T_18_21.sp4_v_b_9 <X> T_18_21.sp4_h_r_3
 (8 4)  (936 340)  (936 340)  routing T_18_21.sp4_h_l_45 <X> T_18_21.sp4_h_r_4
 (10 4)  (938 340)  (938 340)  routing T_18_21.sp4_h_l_45 <X> T_18_21.sp4_h_r_4
 (14 4)  (942 340)  (942 340)  routing T_18_21.sp4_v_b_8 <X> T_18_21.lc_trk_g1_0
 (16 4)  (944 340)  (944 340)  routing T_18_21.sp4_v_b_1 <X> T_18_21.lc_trk_g1_1
 (17 4)  (945 340)  (945 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (946 340)  (946 340)  routing T_18_21.sp4_v_b_1 <X> T_18_21.lc_trk_g1_1
 (22 4)  (950 340)  (950 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (955 340)  (955 340)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 340)  (956 340)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 340)  (957 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 340)  (959 340)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 340)  (962 340)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 340)  (964 340)  LC_2 Logic Functioning bit
 (37 4)  (965 340)  (965 340)  LC_2 Logic Functioning bit
 (38 4)  (966 340)  (966 340)  LC_2 Logic Functioning bit
 (39 4)  (967 340)  (967 340)  LC_2 Logic Functioning bit
 (40 4)  (968 340)  (968 340)  LC_2 Logic Functioning bit
 (42 4)  (970 340)  (970 340)  LC_2 Logic Functioning bit
 (47 4)  (975 340)  (975 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (928 341)  (928 341)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_7/cen
 (1 5)  (929 341)  (929 341)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_7/cen
 (4 5)  (932 341)  (932 341)  routing T_18_21.sp4_v_b_9 <X> T_18_21.sp4_h_r_3
 (6 5)  (934 341)  (934 341)  routing T_18_21.sp4_v_b_9 <X> T_18_21.sp4_h_r_3
 (14 5)  (942 341)  (942 341)  routing T_18_21.sp4_v_b_8 <X> T_18_21.lc_trk_g1_0
 (16 5)  (944 341)  (944 341)  routing T_18_21.sp4_v_b_8 <X> T_18_21.lc_trk_g1_0
 (17 5)  (945 341)  (945 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (949 341)  (949 341)  routing T_18_21.sp4_r_v_b_27 <X> T_18_21.lc_trk_g1_3
 (31 5)  (959 341)  (959 341)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 341)  (964 341)  LC_2 Logic Functioning bit
 (37 5)  (965 341)  (965 341)  LC_2 Logic Functioning bit
 (38 5)  (966 341)  (966 341)  LC_2 Logic Functioning bit
 (39 5)  (967 341)  (967 341)  LC_2 Logic Functioning bit
 (40 5)  (968 341)  (968 341)  LC_2 Logic Functioning bit
 (42 5)  (970 341)  (970 341)  LC_2 Logic Functioning bit
 (47 5)  (975 341)  (975 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (933 342)  (933 342)  routing T_18_21.sp4_v_t_38 <X> T_18_21.sp4_h_l_38
 (16 6)  (944 342)  (944 342)  routing T_18_21.sp4_v_b_5 <X> T_18_21.lc_trk_g1_5
 (17 6)  (945 342)  (945 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (946 342)  (946 342)  routing T_18_21.sp4_v_b_5 <X> T_18_21.lc_trk_g1_5
 (29 6)  (957 342)  (957 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 342)  (959 342)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 342)  (962 342)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 342)  (964 342)  LC_3 Logic Functioning bit
 (37 6)  (965 342)  (965 342)  LC_3 Logic Functioning bit
 (38 6)  (966 342)  (966 342)  LC_3 Logic Functioning bit
 (39 6)  (967 342)  (967 342)  LC_3 Logic Functioning bit
 (41 6)  (969 342)  (969 342)  LC_3 Logic Functioning bit
 (43 6)  (971 342)  (971 342)  LC_3 Logic Functioning bit
 (48 6)  (976 342)  (976 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (979 342)  (979 342)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (3 7)  (931 343)  (931 343)  routing T_18_21.sp12_h_l_23 <X> T_18_21.sp12_v_t_23
 (6 7)  (934 343)  (934 343)  routing T_18_21.sp4_v_t_38 <X> T_18_21.sp4_h_l_38
 (11 7)  (939 343)  (939 343)  routing T_18_21.sp4_h_r_9 <X> T_18_21.sp4_h_l_40
 (13 7)  (941 343)  (941 343)  routing T_18_21.sp4_h_r_9 <X> T_18_21.sp4_h_l_40
 (22 7)  (950 343)  (950 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 343)  (952 343)  routing T_18_21.top_op_6 <X> T_18_21.lc_trk_g1_6
 (25 7)  (953 343)  (953 343)  routing T_18_21.top_op_6 <X> T_18_21.lc_trk_g1_6
 (36 7)  (964 343)  (964 343)  LC_3 Logic Functioning bit
 (37 7)  (965 343)  (965 343)  LC_3 Logic Functioning bit
 (38 7)  (966 343)  (966 343)  LC_3 Logic Functioning bit
 (39 7)  (967 343)  (967 343)  LC_3 Logic Functioning bit
 (41 7)  (969 343)  (969 343)  LC_3 Logic Functioning bit
 (43 7)  (971 343)  (971 343)  LC_3 Logic Functioning bit
 (8 8)  (936 344)  (936 344)  routing T_18_21.sp4_h_l_46 <X> T_18_21.sp4_h_r_7
 (10 8)  (938 344)  (938 344)  routing T_18_21.sp4_h_l_46 <X> T_18_21.sp4_h_r_7
 (22 10)  (950 346)  (950 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (951 346)  (951 346)  routing T_18_21.sp12_v_t_12 <X> T_18_21.lc_trk_g2_7
 (29 10)  (957 346)  (957 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 346)  (958 346)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 346)  (962 346)  routing T_18_21.lc_trk_g1_1 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (41 10)  (969 346)  (969 346)  LC_5 Logic Functioning bit
 (43 10)  (971 346)  (971 346)  LC_5 Logic Functioning bit
 (47 10)  (975 346)  (975 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (4 11)  (932 347)  (932 347)  routing T_18_21.sp4_v_b_1 <X> T_18_21.sp4_h_l_43
 (22 11)  (950 347)  (950 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (41 11)  (969 347)  (969 347)  LC_5 Logic Functioning bit
 (43 11)  (971 347)  (971 347)  LC_5 Logic Functioning bit
 (8 12)  (936 348)  (936 348)  routing T_18_21.sp4_v_b_4 <X> T_18_21.sp4_h_r_10
 (9 12)  (937 348)  (937 348)  routing T_18_21.sp4_v_b_4 <X> T_18_21.sp4_h_r_10
 (10 12)  (938 348)  (938 348)  routing T_18_21.sp4_v_b_4 <X> T_18_21.sp4_h_r_10
 (14 12)  (942 348)  (942 348)  routing T_18_21.rgt_op_0 <X> T_18_21.lc_trk_g3_0
 (15 13)  (943 349)  (943 349)  routing T_18_21.rgt_op_0 <X> T_18_21.lc_trk_g3_0
 (17 13)  (945 349)  (945 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (0 14)  (928 350)  (928 350)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 350)  (929 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (933 350)  (933 350)  routing T_18_21.sp4_v_t_44 <X> T_18_21.sp4_h_l_44
 (8 14)  (936 350)  (936 350)  routing T_18_21.sp4_v_t_47 <X> T_18_21.sp4_h_l_47
 (9 14)  (937 350)  (937 350)  routing T_18_21.sp4_v_t_47 <X> T_18_21.sp4_h_l_47
 (15 14)  (943 350)  (943 350)  routing T_18_21.sp12_v_t_2 <X> T_18_21.lc_trk_g3_5
 (17 14)  (945 350)  (945 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (946 350)  (946 350)  routing T_18_21.sp12_v_t_2 <X> T_18_21.lc_trk_g3_5
 (21 14)  (949 350)  (949 350)  routing T_18_21.rgt_op_7 <X> T_18_21.lc_trk_g3_7
 (22 14)  (950 350)  (950 350)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 350)  (952 350)  routing T_18_21.rgt_op_7 <X> T_18_21.lc_trk_g3_7
 (0 15)  (928 351)  (928 351)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 351)  (929 351)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (6 15)  (934 351)  (934 351)  routing T_18_21.sp4_v_t_44 <X> T_18_21.sp4_h_l_44
 (18 15)  (946 351)  (946 351)  routing T_18_21.sp12_v_t_2 <X> T_18_21.lc_trk_g3_5


LogicTile_19_21

 (5 0)  (987 336)  (987 336)  routing T_19_21.sp4_v_b_0 <X> T_19_21.sp4_h_r_0
 (11 0)  (993 336)  (993 336)  routing T_19_21.sp4_v_t_43 <X> T_19_21.sp4_v_b_2
 (13 0)  (995 336)  (995 336)  routing T_19_21.sp4_v_t_43 <X> T_19_21.sp4_v_b_2
 (17 0)  (999 336)  (999 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (27 0)  (1009 336)  (1009 336)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 336)  (1010 336)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 336)  (1012 336)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 336)  (1016 336)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 336)  (1018 336)  LC_0 Logic Functioning bit
 (37 0)  (1019 336)  (1019 336)  LC_0 Logic Functioning bit
 (38 0)  (1020 336)  (1020 336)  LC_0 Logic Functioning bit
 (39 0)  (1021 336)  (1021 336)  LC_0 Logic Functioning bit
 (41 0)  (1023 336)  (1023 336)  LC_0 Logic Functioning bit
 (43 0)  (1025 336)  (1025 336)  LC_0 Logic Functioning bit
 (45 0)  (1027 336)  (1027 336)  LC_0 Logic Functioning bit
 (47 0)  (1029 336)  (1029 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (6 1)  (988 337)  (988 337)  routing T_19_21.sp4_v_b_0 <X> T_19_21.sp4_h_r_0
 (17 1)  (999 337)  (999 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (1000 337)  (1000 337)  routing T_19_21.sp4_r_v_b_34 <X> T_19_21.lc_trk_g0_1
 (27 1)  (1009 337)  (1009 337)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 337)  (1011 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 337)  (1012 337)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (37 1)  (1019 337)  (1019 337)  LC_0 Logic Functioning bit
 (39 1)  (1021 337)  (1021 337)  LC_0 Logic Functioning bit
 (0 2)  (982 338)  (982 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (985 338)  (985 338)  routing T_19_21.sp12_h_r_0 <X> T_19_21.sp12_h_l_23
 (5 2)  (987 338)  (987 338)  routing T_19_21.sp4_v_t_37 <X> T_19_21.sp4_h_l_37
 (16 2)  (998 338)  (998 338)  routing T_19_21.sp12_h_r_13 <X> T_19_21.lc_trk_g0_5
 (17 2)  (999 338)  (999 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (1004 338)  (1004 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1006 338)  (1006 338)  routing T_19_21.top_op_7 <X> T_19_21.lc_trk_g0_7
 (26 2)  (1008 338)  (1008 338)  routing T_19_21.lc_trk_g0_5 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 338)  (1009 338)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 338)  (1010 338)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 338)  (1011 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 338)  (1012 338)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 338)  (1013 338)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 338)  (1014 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 338)  (1016 338)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 338)  (1018 338)  LC_1 Logic Functioning bit
 (38 2)  (1020 338)  (1020 338)  LC_1 Logic Functioning bit
 (41 2)  (1023 338)  (1023 338)  LC_1 Logic Functioning bit
 (43 2)  (1025 338)  (1025 338)  LC_1 Logic Functioning bit
 (3 3)  (985 339)  (985 339)  routing T_19_21.sp12_h_r_0 <X> T_19_21.sp12_h_l_23
 (6 3)  (988 339)  (988 339)  routing T_19_21.sp4_v_t_37 <X> T_19_21.sp4_h_l_37
 (10 3)  (992 339)  (992 339)  routing T_19_21.sp4_h_l_45 <X> T_19_21.sp4_v_t_36
 (13 3)  (995 339)  (995 339)  routing T_19_21.sp4_v_b_9 <X> T_19_21.sp4_h_l_39
 (14 3)  (996 339)  (996 339)  routing T_19_21.sp12_h_r_20 <X> T_19_21.lc_trk_g0_4
 (16 3)  (998 339)  (998 339)  routing T_19_21.sp12_h_r_20 <X> T_19_21.lc_trk_g0_4
 (17 3)  (999 339)  (999 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 3)  (1003 339)  (1003 339)  routing T_19_21.top_op_7 <X> T_19_21.lc_trk_g0_7
 (29 3)  (1011 339)  (1011 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 339)  (1018 339)  LC_1 Logic Functioning bit
 (38 3)  (1020 339)  (1020 339)  LC_1 Logic Functioning bit
 (40 3)  (1022 339)  (1022 339)  LC_1 Logic Functioning bit
 (42 3)  (1024 339)  (1024 339)  LC_1 Logic Functioning bit
 (13 4)  (995 340)  (995 340)  routing T_19_21.sp4_h_l_40 <X> T_19_21.sp4_v_b_5
 (14 4)  (996 340)  (996 340)  routing T_19_21.wire_logic_cluster/lc_0/out <X> T_19_21.lc_trk_g1_0
 (15 4)  (997 340)  (997 340)  routing T_19_21.sp4_h_l_4 <X> T_19_21.lc_trk_g1_1
 (16 4)  (998 340)  (998 340)  routing T_19_21.sp4_h_l_4 <X> T_19_21.lc_trk_g1_1
 (17 4)  (999 340)  (999 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 340)  (1000 340)  routing T_19_21.sp4_h_l_4 <X> T_19_21.lc_trk_g1_1
 (21 4)  (1003 340)  (1003 340)  routing T_19_21.wire_logic_cluster/lc_3/out <X> T_19_21.lc_trk_g1_3
 (22 4)  (1004 340)  (1004 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1008 340)  (1008 340)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 340)  (1009 340)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 340)  (1010 340)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 340)  (1015 340)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 340)  (1016 340)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 340)  (1019 340)  LC_2 Logic Functioning bit
 (39 4)  (1021 340)  (1021 340)  LC_2 Logic Functioning bit
 (47 4)  (1029 340)  (1029 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (1032 340)  (1032 340)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (986 341)  (986 341)  routing T_19_21.sp4_v_t_47 <X> T_19_21.sp4_h_r_3
 (12 5)  (994 341)  (994 341)  routing T_19_21.sp4_h_l_40 <X> T_19_21.sp4_v_b_5
 (17 5)  (999 341)  (999 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (1000 341)  (1000 341)  routing T_19_21.sp4_h_l_4 <X> T_19_21.lc_trk_g1_1
 (22 5)  (1004 341)  (1004 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (28 5)  (1010 341)  (1010 341)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 341)  (1012 341)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 341)  (1018 341)  LC_2 Logic Functioning bit
 (37 5)  (1019 341)  (1019 341)  LC_2 Logic Functioning bit
 (38 5)  (1020 341)  (1020 341)  LC_2 Logic Functioning bit
 (42 5)  (1024 341)  (1024 341)  LC_2 Logic Functioning bit
 (16 6)  (998 342)  (998 342)  routing T_19_21.sp4_v_b_13 <X> T_19_21.lc_trk_g1_5
 (17 6)  (999 342)  (999 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 342)  (1000 342)  routing T_19_21.sp4_v_b_13 <X> T_19_21.lc_trk_g1_5
 (25 6)  (1007 342)  (1007 342)  routing T_19_21.sp4_h_r_14 <X> T_19_21.lc_trk_g1_6
 (27 6)  (1009 342)  (1009 342)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 342)  (1010 342)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 342)  (1011 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 342)  (1012 342)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 342)  (1016 342)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 342)  (1017 342)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.input_2_3
 (37 6)  (1019 342)  (1019 342)  LC_3 Logic Functioning bit
 (39 6)  (1021 342)  (1021 342)  LC_3 Logic Functioning bit
 (45 6)  (1027 342)  (1027 342)  LC_3 Logic Functioning bit
 (18 7)  (1000 343)  (1000 343)  routing T_19_21.sp4_v_b_13 <X> T_19_21.lc_trk_g1_5
 (22 7)  (1004 343)  (1004 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1005 343)  (1005 343)  routing T_19_21.sp4_h_r_14 <X> T_19_21.lc_trk_g1_6
 (24 7)  (1006 343)  (1006 343)  routing T_19_21.sp4_h_r_14 <X> T_19_21.lc_trk_g1_6
 (26 7)  (1008 343)  (1008 343)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 343)  (1009 343)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 343)  (1010 343)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 343)  (1011 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 343)  (1012 343)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 343)  (1013 343)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 343)  (1014 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1016 343)  (1016 343)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.input_2_3
 (35 7)  (1017 343)  (1017 343)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.input_2_3
 (36 7)  (1018 343)  (1018 343)  LC_3 Logic Functioning bit
 (37 7)  (1019 343)  (1019 343)  LC_3 Logic Functioning bit
 (39 7)  (1021 343)  (1021 343)  LC_3 Logic Functioning bit
 (43 7)  (1025 343)  (1025 343)  LC_3 Logic Functioning bit
 (9 8)  (991 344)  (991 344)  routing T_19_21.sp4_h_l_41 <X> T_19_21.sp4_h_r_7
 (10 8)  (992 344)  (992 344)  routing T_19_21.sp4_h_l_41 <X> T_19_21.sp4_h_r_7
 (25 8)  (1007 344)  (1007 344)  routing T_19_21.sp4_v_t_23 <X> T_19_21.lc_trk_g2_2
 (27 8)  (1009 344)  (1009 344)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 344)  (1011 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 344)  (1015 344)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 344)  (1016 344)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 344)  (1017 344)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.input_2_4
 (43 8)  (1025 344)  (1025 344)  LC_4 Logic Functioning bit
 (45 8)  (1027 344)  (1027 344)  LC_4 Logic Functioning bit
 (51 8)  (1033 344)  (1033 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (997 345)  (997 345)  routing T_19_21.sp4_v_t_29 <X> T_19_21.lc_trk_g2_0
 (16 9)  (998 345)  (998 345)  routing T_19_21.sp4_v_t_29 <X> T_19_21.lc_trk_g2_0
 (17 9)  (999 345)  (999 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (1004 345)  (1004 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1005 345)  (1005 345)  routing T_19_21.sp4_v_t_23 <X> T_19_21.lc_trk_g2_2
 (25 9)  (1007 345)  (1007 345)  routing T_19_21.sp4_v_t_23 <X> T_19_21.lc_trk_g2_2
 (28 9)  (1010 345)  (1010 345)  routing T_19_21.lc_trk_g2_0 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 345)  (1012 345)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 345)  (1013 345)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 345)  (1014 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (1019 345)  (1019 345)  LC_4 Logic Functioning bit
 (39 9)  (1021 345)  (1021 345)  LC_4 Logic Functioning bit
 (40 9)  (1022 345)  (1022 345)  LC_4 Logic Functioning bit
 (42 9)  (1024 345)  (1024 345)  LC_4 Logic Functioning bit
 (43 9)  (1025 345)  (1025 345)  LC_4 Logic Functioning bit
 (5 10)  (987 346)  (987 346)  routing T_19_21.sp4_v_b_6 <X> T_19_21.sp4_h_l_43
 (8 10)  (990 346)  (990 346)  routing T_19_21.sp4_h_r_11 <X> T_19_21.sp4_h_l_42
 (10 10)  (992 346)  (992 346)  routing T_19_21.sp4_h_r_11 <X> T_19_21.sp4_h_l_42
 (11 10)  (993 346)  (993 346)  routing T_19_21.sp4_v_b_0 <X> T_19_21.sp4_v_t_45
 (13 10)  (995 346)  (995 346)  routing T_19_21.sp4_v_b_0 <X> T_19_21.sp4_v_t_45
 (27 10)  (1009 346)  (1009 346)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 346)  (1010 346)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 346)  (1011 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 346)  (1013 346)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 346)  (1015 346)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (38 10)  (1020 346)  (1020 346)  LC_5 Logic Functioning bit
 (41 10)  (1023 346)  (1023 346)  LC_5 Logic Functioning bit
 (43 10)  (1025 346)  (1025 346)  LC_5 Logic Functioning bit
 (45 10)  (1027 346)  (1027 346)  LC_5 Logic Functioning bit
 (17 11)  (999 347)  (999 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (1009 347)  (1009 347)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 347)  (1010 347)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 347)  (1011 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 347)  (1014 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1015 347)  (1015 347)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.input_2_5
 (34 11)  (1016 347)  (1016 347)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.input_2_5
 (35 11)  (1017 347)  (1017 347)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.input_2_5
 (38 11)  (1020 347)  (1020 347)  LC_5 Logic Functioning bit
 (40 11)  (1022 347)  (1022 347)  LC_5 Logic Functioning bit
 (42 11)  (1024 347)  (1024 347)  LC_5 Logic Functioning bit
 (46 11)  (1028 347)  (1028 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (996 348)  (996 348)  routing T_19_21.sp4_h_l_21 <X> T_19_21.lc_trk_g3_0
 (17 12)  (999 348)  (999 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 348)  (1000 348)  routing T_19_21.wire_logic_cluster/lc_1/out <X> T_19_21.lc_trk_g3_1
 (21 12)  (1003 348)  (1003 348)  routing T_19_21.sp4_h_r_35 <X> T_19_21.lc_trk_g3_3
 (22 12)  (1004 348)  (1004 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 348)  (1005 348)  routing T_19_21.sp4_h_r_35 <X> T_19_21.lc_trk_g3_3
 (24 12)  (1006 348)  (1006 348)  routing T_19_21.sp4_h_r_35 <X> T_19_21.lc_trk_g3_3
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 348)  (1013 348)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 348)  (1018 348)  LC_6 Logic Functioning bit
 (43 12)  (1025 348)  (1025 348)  LC_6 Logic Functioning bit
 (15 13)  (997 349)  (997 349)  routing T_19_21.sp4_h_l_21 <X> T_19_21.lc_trk_g3_0
 (16 13)  (998 349)  (998 349)  routing T_19_21.sp4_h_l_21 <X> T_19_21.lc_trk_g3_0
 (17 13)  (999 349)  (999 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (1004 349)  (1004 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1005 349)  (1005 349)  routing T_19_21.sp12_v_t_9 <X> T_19_21.lc_trk_g3_2
 (26 13)  (1008 349)  (1008 349)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 349)  (1010 349)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 349)  (1013 349)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 349)  (1014 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1015 349)  (1015 349)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.input_2_6
 (34 13)  (1016 349)  (1016 349)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.input_2_6
 (35 13)  (1017 349)  (1017 349)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.input_2_6
 (36 13)  (1018 349)  (1018 349)  LC_6 Logic Functioning bit
 (37 13)  (1019 349)  (1019 349)  LC_6 Logic Functioning bit
 (38 13)  (1020 349)  (1020 349)  LC_6 Logic Functioning bit
 (39 13)  (1021 349)  (1021 349)  LC_6 Logic Functioning bit
 (41 13)  (1023 349)  (1023 349)  LC_6 Logic Functioning bit
 (43 13)  (1025 349)  (1025 349)  LC_6 Logic Functioning bit
 (8 14)  (990 350)  (990 350)  routing T_19_21.sp4_h_r_10 <X> T_19_21.sp4_h_l_47
 (17 14)  (999 350)  (999 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1000 350)  (1000 350)  routing T_19_21.wire_logic_cluster/lc_5/out <X> T_19_21.lc_trk_g3_5
 (21 14)  (1003 350)  (1003 350)  routing T_19_21.sp4_h_r_39 <X> T_19_21.lc_trk_g3_7
 (22 14)  (1004 350)  (1004 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1005 350)  (1005 350)  routing T_19_21.sp4_h_r_39 <X> T_19_21.lc_trk_g3_7
 (24 14)  (1006 350)  (1006 350)  routing T_19_21.sp4_h_r_39 <X> T_19_21.lc_trk_g3_7
 (25 14)  (1007 350)  (1007 350)  routing T_19_21.sp4_v_b_38 <X> T_19_21.lc_trk_g3_6
 (29 14)  (1011 350)  (1011 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 350)  (1014 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 350)  (1015 350)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 350)  (1017 350)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.input_2_7
 (39 14)  (1021 350)  (1021 350)  LC_7 Logic Functioning bit
 (41 14)  (1023 350)  (1023 350)  LC_7 Logic Functioning bit
 (42 14)  (1024 350)  (1024 350)  LC_7 Logic Functioning bit
 (43 14)  (1025 350)  (1025 350)  LC_7 Logic Functioning bit
 (11 15)  (993 351)  (993 351)  routing T_19_21.sp4_h_r_3 <X> T_19_21.sp4_h_l_46
 (13 15)  (995 351)  (995 351)  routing T_19_21.sp4_h_r_3 <X> T_19_21.sp4_h_l_46
 (16 15)  (998 351)  (998 351)  routing T_19_21.sp12_v_b_12 <X> T_19_21.lc_trk_g3_4
 (17 15)  (999 351)  (999 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (1004 351)  (1004 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 351)  (1005 351)  routing T_19_21.sp4_v_b_38 <X> T_19_21.lc_trk_g3_6
 (25 15)  (1007 351)  (1007 351)  routing T_19_21.sp4_v_b_38 <X> T_19_21.lc_trk_g3_6
 (29 15)  (1011 351)  (1011 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 351)  (1013 351)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 351)  (1014 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (1015 351)  (1015 351)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.input_2_7
 (34 15)  (1016 351)  (1016 351)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.input_2_7
 (38 15)  (1020 351)  (1020 351)  LC_7 Logic Functioning bit
 (39 15)  (1021 351)  (1021 351)  LC_7 Logic Functioning bit
 (40 15)  (1022 351)  (1022 351)  LC_7 Logic Functioning bit


LogicTile_20_21

 (17 0)  (1053 336)  (1053 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (1058 336)  (1058 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1059 336)  (1059 336)  routing T_20_21.sp4_v_b_19 <X> T_20_21.lc_trk_g0_3
 (24 0)  (1060 336)  (1060 336)  routing T_20_21.sp4_v_b_19 <X> T_20_21.lc_trk_g0_3
 (25 0)  (1061 336)  (1061 336)  routing T_20_21.sp4_h_l_7 <X> T_20_21.lc_trk_g0_2
 (27 0)  (1063 336)  (1063 336)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 336)  (1064 336)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 336)  (1066 336)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 336)  (1069 336)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 336)  (1070 336)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 336)  (1072 336)  LC_0 Logic Functioning bit
 (38 0)  (1074 336)  (1074 336)  LC_0 Logic Functioning bit
 (43 0)  (1079 336)  (1079 336)  LC_0 Logic Functioning bit
 (22 1)  (1058 337)  (1058 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1059 337)  (1059 337)  routing T_20_21.sp4_h_l_7 <X> T_20_21.lc_trk_g0_2
 (24 1)  (1060 337)  (1060 337)  routing T_20_21.sp4_h_l_7 <X> T_20_21.lc_trk_g0_2
 (25 1)  (1061 337)  (1061 337)  routing T_20_21.sp4_h_l_7 <X> T_20_21.lc_trk_g0_2
 (26 1)  (1062 337)  (1062 337)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 337)  (1063 337)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 337)  (1067 337)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 337)  (1068 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1071 337)  (1071 337)  routing T_20_21.lc_trk_g0_2 <X> T_20_21.input_2_0
 (36 1)  (1072 337)  (1072 337)  LC_0 Logic Functioning bit
 (38 1)  (1074 337)  (1074 337)  LC_0 Logic Functioning bit
 (40 1)  (1076 337)  (1076 337)  LC_0 Logic Functioning bit
 (42 1)  (1078 337)  (1078 337)  LC_0 Logic Functioning bit
 (43 1)  (1079 337)  (1079 337)  LC_0 Logic Functioning bit
 (0 2)  (1036 338)  (1036 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 338)  (1037 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (1048 338)  (1048 338)  routing T_20_21.sp4_v_b_2 <X> T_20_21.sp4_h_l_39
 (14 2)  (1050 338)  (1050 338)  routing T_20_21.wire_logic_cluster/lc_4/out <X> T_20_21.lc_trk_g0_4
 (26 2)  (1062 338)  (1062 338)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 338)  (1063 338)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 338)  (1064 338)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 338)  (1065 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 338)  (1066 338)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 338)  (1069 338)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 338)  (1072 338)  LC_1 Logic Functioning bit
 (38 2)  (1074 338)  (1074 338)  LC_1 Logic Functioning bit
 (41 2)  (1077 338)  (1077 338)  LC_1 Logic Functioning bit
 (43 2)  (1079 338)  (1079 338)  LC_1 Logic Functioning bit
 (17 3)  (1053 339)  (1053 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1058 339)  (1058 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1059 339)  (1059 339)  routing T_20_21.sp4_v_b_22 <X> T_20_21.lc_trk_g0_6
 (24 3)  (1060 339)  (1060 339)  routing T_20_21.sp4_v_b_22 <X> T_20_21.lc_trk_g0_6
 (26 3)  (1062 339)  (1062 339)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 339)  (1063 339)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 339)  (1064 339)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 339)  (1065 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 339)  (1066 339)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 339)  (1067 339)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 339)  (1073 339)  LC_1 Logic Functioning bit
 (39 3)  (1075 339)  (1075 339)  LC_1 Logic Functioning bit
 (41 3)  (1077 339)  (1077 339)  LC_1 Logic Functioning bit
 (43 3)  (1079 339)  (1079 339)  LC_1 Logic Functioning bit
 (53 3)  (1089 339)  (1089 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (8 4)  (1044 340)  (1044 340)  routing T_20_21.sp4_v_b_10 <X> T_20_21.sp4_h_r_4
 (9 4)  (1045 340)  (1045 340)  routing T_20_21.sp4_v_b_10 <X> T_20_21.sp4_h_r_4
 (10 4)  (1046 340)  (1046 340)  routing T_20_21.sp4_v_b_10 <X> T_20_21.sp4_h_r_4
 (22 4)  (1058 340)  (1058 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1059 340)  (1059 340)  routing T_20_21.sp4_h_r_3 <X> T_20_21.lc_trk_g1_3
 (24 4)  (1060 340)  (1060 340)  routing T_20_21.sp4_h_r_3 <X> T_20_21.lc_trk_g1_3
 (29 4)  (1065 340)  (1065 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 340)  (1068 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 340)  (1069 340)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 340)  (1070 340)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 340)  (1072 340)  LC_2 Logic Functioning bit
 (37 4)  (1073 340)  (1073 340)  LC_2 Logic Functioning bit
 (38 4)  (1074 340)  (1074 340)  LC_2 Logic Functioning bit
 (39 4)  (1075 340)  (1075 340)  LC_2 Logic Functioning bit
 (41 4)  (1077 340)  (1077 340)  LC_2 Logic Functioning bit
 (43 4)  (1079 340)  (1079 340)  LC_2 Logic Functioning bit
 (4 5)  (1040 341)  (1040 341)  routing T_20_21.sp4_h_l_42 <X> T_20_21.sp4_h_r_3
 (6 5)  (1042 341)  (1042 341)  routing T_20_21.sp4_h_l_42 <X> T_20_21.sp4_h_r_3
 (11 5)  (1047 341)  (1047 341)  routing T_20_21.sp4_h_l_40 <X> T_20_21.sp4_h_r_5
 (14 5)  (1050 341)  (1050 341)  routing T_20_21.sp4_r_v_b_24 <X> T_20_21.lc_trk_g1_0
 (17 5)  (1053 341)  (1053 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (1057 341)  (1057 341)  routing T_20_21.sp4_h_r_3 <X> T_20_21.lc_trk_g1_3
 (22 5)  (1058 341)  (1058 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1059 341)  (1059 341)  routing T_20_21.sp4_v_b_18 <X> T_20_21.lc_trk_g1_2
 (24 5)  (1060 341)  (1060 341)  routing T_20_21.sp4_v_b_18 <X> T_20_21.lc_trk_g1_2
 (28 5)  (1064 341)  (1064 341)  routing T_20_21.lc_trk_g2_0 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 341)  (1065 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (1072 341)  (1072 341)  LC_2 Logic Functioning bit
 (38 5)  (1074 341)  (1074 341)  LC_2 Logic Functioning bit
 (47 5)  (1083 341)  (1083 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (11 6)  (1047 342)  (1047 342)  routing T_20_21.sp4_h_l_37 <X> T_20_21.sp4_v_t_40
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 342)  (1054 342)  routing T_20_21.wire_logic_cluster/lc_5/out <X> T_20_21.lc_trk_g1_5
 (21 6)  (1057 342)  (1057 342)  routing T_20_21.wire_logic_cluster/lc_7/out <X> T_20_21.lc_trk_g1_7
 (22 6)  (1058 342)  (1058 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (3 7)  (1039 343)  (1039 343)  routing T_20_21.sp12_h_l_23 <X> T_20_21.sp12_v_t_23
 (5 7)  (1041 343)  (1041 343)  routing T_20_21.sp4_h_l_38 <X> T_20_21.sp4_v_t_38
 (8 7)  (1044 343)  (1044 343)  routing T_20_21.sp4_h_r_10 <X> T_20_21.sp4_v_t_41
 (9 7)  (1045 343)  (1045 343)  routing T_20_21.sp4_h_r_10 <X> T_20_21.sp4_v_t_41
 (10 7)  (1046 343)  (1046 343)  routing T_20_21.sp4_h_r_10 <X> T_20_21.sp4_v_t_41
 (22 7)  (1058 343)  (1058 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1059 343)  (1059 343)  routing T_20_21.sp12_h_r_14 <X> T_20_21.lc_trk_g1_6
 (5 8)  (1041 344)  (1041 344)  routing T_20_21.sp4_v_b_0 <X> T_20_21.sp4_h_r_6
 (14 8)  (1050 344)  (1050 344)  routing T_20_21.sp4_v_b_24 <X> T_20_21.lc_trk_g2_0
 (15 8)  (1051 344)  (1051 344)  routing T_20_21.sp4_v_t_28 <X> T_20_21.lc_trk_g2_1
 (16 8)  (1052 344)  (1052 344)  routing T_20_21.sp4_v_t_28 <X> T_20_21.lc_trk_g2_1
 (17 8)  (1053 344)  (1053 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (1061 344)  (1061 344)  routing T_20_21.sp4_v_t_23 <X> T_20_21.lc_trk_g2_2
 (29 8)  (1065 344)  (1065 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 344)  (1067 344)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 344)  (1070 344)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 344)  (1071 344)  routing T_20_21.lc_trk_g0_4 <X> T_20_21.input_2_4
 (37 8)  (1073 344)  (1073 344)  LC_4 Logic Functioning bit
 (42 8)  (1078 344)  (1078 344)  LC_4 Logic Functioning bit
 (45 8)  (1081 344)  (1081 344)  LC_4 Logic Functioning bit
 (4 9)  (1040 345)  (1040 345)  routing T_20_21.sp4_v_b_0 <X> T_20_21.sp4_h_r_6
 (6 9)  (1042 345)  (1042 345)  routing T_20_21.sp4_v_b_0 <X> T_20_21.sp4_h_r_6
 (8 9)  (1044 345)  (1044 345)  routing T_20_21.sp4_h_r_7 <X> T_20_21.sp4_v_b_7
 (16 9)  (1052 345)  (1052 345)  routing T_20_21.sp4_v_b_24 <X> T_20_21.lc_trk_g2_0
 (17 9)  (1053 345)  (1053 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (19 9)  (1055 345)  (1055 345)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (1058 345)  (1058 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1059 345)  (1059 345)  routing T_20_21.sp4_v_t_23 <X> T_20_21.lc_trk_g2_2
 (25 9)  (1061 345)  (1061 345)  routing T_20_21.sp4_v_t_23 <X> T_20_21.lc_trk_g2_2
 (27 9)  (1063 345)  (1063 345)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 345)  (1064 345)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 345)  (1065 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 345)  (1066 345)  routing T_20_21.lc_trk_g0_3 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 345)  (1067 345)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 345)  (1068 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1072 345)  (1072 345)  LC_4 Logic Functioning bit
 (37 9)  (1073 345)  (1073 345)  LC_4 Logic Functioning bit
 (38 9)  (1074 345)  (1074 345)  LC_4 Logic Functioning bit
 (42 9)  (1078 345)  (1078 345)  LC_4 Logic Functioning bit
 (46 9)  (1082 345)  (1082 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (6 10)  (1042 346)  (1042 346)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_v_t_43
 (11 10)  (1047 346)  (1047 346)  routing T_20_21.sp4_h_r_2 <X> T_20_21.sp4_v_t_45
 (13 10)  (1049 346)  (1049 346)  routing T_20_21.sp4_h_r_2 <X> T_20_21.sp4_v_t_45
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 346)  (1066 346)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 346)  (1067 346)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 346)  (1070 346)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 346)  (1072 346)  LC_5 Logic Functioning bit
 (37 10)  (1073 346)  (1073 346)  LC_5 Logic Functioning bit
 (38 10)  (1074 346)  (1074 346)  LC_5 Logic Functioning bit
 (39 10)  (1075 346)  (1075 346)  LC_5 Logic Functioning bit
 (41 10)  (1077 346)  (1077 346)  LC_5 Logic Functioning bit
 (43 10)  (1079 346)  (1079 346)  LC_5 Logic Functioning bit
 (45 10)  (1081 346)  (1081 346)  LC_5 Logic Functioning bit
 (46 10)  (1082 346)  (1082 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (53 10)  (1089 346)  (1089 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (12 11)  (1048 347)  (1048 347)  routing T_20_21.sp4_h_r_2 <X> T_20_21.sp4_v_t_45
 (26 11)  (1062 347)  (1062 347)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 347)  (1063 347)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 347)  (1065 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 347)  (1066 347)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (37 11)  (1073 347)  (1073 347)  LC_5 Logic Functioning bit
 (39 11)  (1075 347)  (1075 347)  LC_5 Logic Functioning bit
 (8 12)  (1044 348)  (1044 348)  routing T_20_21.sp4_h_l_39 <X> T_20_21.sp4_h_r_10
 (10 12)  (1046 348)  (1046 348)  routing T_20_21.sp4_h_l_39 <X> T_20_21.sp4_h_r_10
 (13 12)  (1049 348)  (1049 348)  routing T_20_21.sp4_h_l_46 <X> T_20_21.sp4_v_b_11
 (15 12)  (1051 348)  (1051 348)  routing T_20_21.sp4_v_t_28 <X> T_20_21.lc_trk_g3_1
 (16 12)  (1052 348)  (1052 348)  routing T_20_21.sp4_v_t_28 <X> T_20_21.lc_trk_g3_1
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (1058 348)  (1058 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (1061 348)  (1061 348)  routing T_20_21.sp4_v_b_26 <X> T_20_21.lc_trk_g3_2
 (28 12)  (1064 348)  (1064 348)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 348)  (1065 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 348)  (1067 348)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 348)  (1068 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 348)  (1070 348)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 348)  (1071 348)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.input_2_6
 (37 12)  (1073 348)  (1073 348)  LC_6 Logic Functioning bit
 (42 12)  (1078 348)  (1078 348)  LC_6 Logic Functioning bit
 (45 12)  (1081 348)  (1081 348)  LC_6 Logic Functioning bit
 (12 13)  (1048 349)  (1048 349)  routing T_20_21.sp4_h_l_46 <X> T_20_21.sp4_v_b_11
 (15 13)  (1051 349)  (1051 349)  routing T_20_21.tnr_op_0 <X> T_20_21.lc_trk_g3_0
 (17 13)  (1053 349)  (1053 349)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (1058 349)  (1058 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1059 349)  (1059 349)  routing T_20_21.sp4_v_b_26 <X> T_20_21.lc_trk_g3_2
 (26 13)  (1062 349)  (1062 349)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 349)  (1063 349)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 349)  (1064 349)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 349)  (1065 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 349)  (1067 349)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 349)  (1068 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1069 349)  (1069 349)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.input_2_6
 (34 13)  (1070 349)  (1070 349)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.input_2_6
 (36 13)  (1072 349)  (1072 349)  LC_6 Logic Functioning bit
 (37 13)  (1073 349)  (1073 349)  LC_6 Logic Functioning bit
 (39 13)  (1075 349)  (1075 349)  LC_6 Logic Functioning bit
 (43 13)  (1079 349)  (1079 349)  LC_6 Logic Functioning bit
 (53 13)  (1089 349)  (1089 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (17 14)  (1053 350)  (1053 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1057 350)  (1057 350)  routing T_20_21.sp4_h_r_39 <X> T_20_21.lc_trk_g3_7
 (22 14)  (1058 350)  (1058 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1059 350)  (1059 350)  routing T_20_21.sp4_h_r_39 <X> T_20_21.lc_trk_g3_7
 (24 14)  (1060 350)  (1060 350)  routing T_20_21.sp4_h_r_39 <X> T_20_21.lc_trk_g3_7
 (25 14)  (1061 350)  (1061 350)  routing T_20_21.sp4_h_r_38 <X> T_20_21.lc_trk_g3_6
 (27 14)  (1063 350)  (1063 350)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 350)  (1064 350)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 350)  (1065 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 350)  (1067 350)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 350)  (1068 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 350)  (1070 350)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 350)  (1073 350)  LC_7 Logic Functioning bit
 (39 14)  (1075 350)  (1075 350)  LC_7 Logic Functioning bit
 (45 14)  (1081 350)  (1081 350)  LC_7 Logic Functioning bit
 (53 14)  (1089 350)  (1089 350)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (8 15)  (1044 351)  (1044 351)  routing T_20_21.sp4_h_l_47 <X> T_20_21.sp4_v_t_47
 (15 15)  (1051 351)  (1051 351)  routing T_20_21.sp4_v_t_33 <X> T_20_21.lc_trk_g3_4
 (16 15)  (1052 351)  (1052 351)  routing T_20_21.sp4_v_t_33 <X> T_20_21.lc_trk_g3_4
 (17 15)  (1053 351)  (1053 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (1054 351)  (1054 351)  routing T_20_21.sp4_r_v_b_45 <X> T_20_21.lc_trk_g3_5
 (22 15)  (1058 351)  (1058 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1059 351)  (1059 351)  routing T_20_21.sp4_h_r_38 <X> T_20_21.lc_trk_g3_6
 (24 15)  (1060 351)  (1060 351)  routing T_20_21.sp4_h_r_38 <X> T_20_21.lc_trk_g3_6
 (28 15)  (1064 351)  (1064 351)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 351)  (1065 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 351)  (1066 351)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 351)  (1067 351)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 351)  (1068 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1070 351)  (1070 351)  routing T_20_21.lc_trk_g1_0 <X> T_20_21.input_2_7
 (36 15)  (1072 351)  (1072 351)  LC_7 Logic Functioning bit
 (37 15)  (1073 351)  (1073 351)  LC_7 Logic Functioning bit
 (39 15)  (1075 351)  (1075 351)  LC_7 Logic Functioning bit
 (43 15)  (1079 351)  (1079 351)  LC_7 Logic Functioning bit


LogicTile_21_21

 (0 0)  (1090 336)  (1090 336)  Negative Clock bit

 (25 0)  (1115 336)  (1115 336)  routing T_21_21.sp4_h_l_7 <X> T_21_21.lc_trk_g0_2
 (27 0)  (1117 336)  (1117 336)  routing T_21_21.lc_trk_g1_0 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 336)  (1119 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (1125 336)  (1125 336)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.input_2_0
 (36 0)  (1126 336)  (1126 336)  LC_0 Logic Functioning bit
 (39 0)  (1129 336)  (1129 336)  LC_0 Logic Functioning bit
 (41 0)  (1131 336)  (1131 336)  LC_0 Logic Functioning bit
 (42 0)  (1132 336)  (1132 336)  LC_0 Logic Functioning bit
 (44 0)  (1134 336)  (1134 336)  LC_0 Logic Functioning bit
 (45 0)  (1135 336)  (1135 336)  LC_0 Logic Functioning bit
 (22 1)  (1112 337)  (1112 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1113 337)  (1113 337)  routing T_21_21.sp4_h_l_7 <X> T_21_21.lc_trk_g0_2
 (24 1)  (1114 337)  (1114 337)  routing T_21_21.sp4_h_l_7 <X> T_21_21.lc_trk_g0_2
 (25 1)  (1115 337)  (1115 337)  routing T_21_21.sp4_h_l_7 <X> T_21_21.lc_trk_g0_2
 (32 1)  (1122 337)  (1122 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1124 337)  (1124 337)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.input_2_0
 (35 1)  (1125 337)  (1125 337)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.input_2_0
 (36 1)  (1126 337)  (1126 337)  LC_0 Logic Functioning bit
 (39 1)  (1129 337)  (1129 337)  LC_0 Logic Functioning bit
 (41 1)  (1131 337)  (1131 337)  LC_0 Logic Functioning bit
 (42 1)  (1132 337)  (1132 337)  LC_0 Logic Functioning bit
 (48 1)  (1138 337)  (1138 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1090 338)  (1090 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 338)  (1091 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (1119 338)  (1119 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 338)  (1122 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 338)  (1126 338)  LC_1 Logic Functioning bit
 (39 2)  (1129 338)  (1129 338)  LC_1 Logic Functioning bit
 (41 2)  (1131 338)  (1131 338)  LC_1 Logic Functioning bit
 (42 2)  (1132 338)  (1132 338)  LC_1 Logic Functioning bit
 (44 2)  (1134 338)  (1134 338)  LC_1 Logic Functioning bit
 (45 2)  (1135 338)  (1135 338)  LC_1 Logic Functioning bit
 (46 2)  (1136 338)  (1136 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (3 3)  (1093 339)  (1093 339)  routing T_21_21.sp12_v_b_0 <X> T_21_21.sp12_h_l_23
 (8 3)  (1098 339)  (1098 339)  routing T_21_21.sp4_v_b_10 <X> T_21_21.sp4_v_t_36
 (10 3)  (1100 339)  (1100 339)  routing T_21_21.sp4_v_b_10 <X> T_21_21.sp4_v_t_36
 (30 3)  (1120 339)  (1120 339)  routing T_21_21.lc_trk_g0_2 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (1126 339)  (1126 339)  LC_1 Logic Functioning bit
 (39 3)  (1129 339)  (1129 339)  LC_1 Logic Functioning bit
 (41 3)  (1131 339)  (1131 339)  LC_1 Logic Functioning bit
 (42 3)  (1132 339)  (1132 339)  LC_1 Logic Functioning bit
 (0 4)  (1090 340)  (1090 340)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 340)  (1091 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1095 340)  (1095 340)  routing T_21_21.sp4_h_l_37 <X> T_21_21.sp4_h_r_3
 (14 4)  (1104 340)  (1104 340)  routing T_21_21.wire_logic_cluster/lc_0/out <X> T_21_21.lc_trk_g1_0
 (21 4)  (1111 340)  (1111 340)  routing T_21_21.wire_logic_cluster/lc_3/out <X> T_21_21.lc_trk_g1_3
 (22 4)  (1112 340)  (1112 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 340)  (1115 340)  routing T_21_21.wire_logic_cluster/lc_2/out <X> T_21_21.lc_trk_g1_2
 (27 4)  (1117 340)  (1117 340)  routing T_21_21.lc_trk_g1_2 <X> T_21_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 340)  (1119 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 340)  (1122 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 340)  (1126 340)  LC_2 Logic Functioning bit
 (39 4)  (1129 340)  (1129 340)  LC_2 Logic Functioning bit
 (41 4)  (1131 340)  (1131 340)  LC_2 Logic Functioning bit
 (42 4)  (1132 340)  (1132 340)  LC_2 Logic Functioning bit
 (44 4)  (1134 340)  (1134 340)  LC_2 Logic Functioning bit
 (45 4)  (1135 340)  (1135 340)  LC_2 Logic Functioning bit
 (1 5)  (1091 341)  (1091 341)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (4 5)  (1094 341)  (1094 341)  routing T_21_21.sp4_h_l_37 <X> T_21_21.sp4_h_r_3
 (17 5)  (1107 341)  (1107 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1112 341)  (1112 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1120 341)  (1120 341)  routing T_21_21.lc_trk_g1_2 <X> T_21_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (1126 341)  (1126 341)  LC_2 Logic Functioning bit
 (39 5)  (1129 341)  (1129 341)  LC_2 Logic Functioning bit
 (41 5)  (1131 341)  (1131 341)  LC_2 Logic Functioning bit
 (42 5)  (1132 341)  (1132 341)  LC_2 Logic Functioning bit
 (51 5)  (1141 341)  (1141 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (1107 342)  (1107 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 342)  (1108 342)  routing T_21_21.wire_logic_cluster/lc_5/out <X> T_21_21.lc_trk_g1_5
 (22 6)  (1112 342)  (1112 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1113 342)  (1113 342)  routing T_21_21.sp12_h_l_12 <X> T_21_21.lc_trk_g1_7
 (25 6)  (1115 342)  (1115 342)  routing T_21_21.wire_logic_cluster/lc_6/out <X> T_21_21.lc_trk_g1_6
 (27 6)  (1117 342)  (1117 342)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 342)  (1119 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 342)  (1122 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 342)  (1126 342)  LC_3 Logic Functioning bit
 (39 6)  (1129 342)  (1129 342)  LC_3 Logic Functioning bit
 (41 6)  (1131 342)  (1131 342)  LC_3 Logic Functioning bit
 (42 6)  (1132 342)  (1132 342)  LC_3 Logic Functioning bit
 (44 6)  (1134 342)  (1134 342)  LC_3 Logic Functioning bit
 (45 6)  (1135 342)  (1135 342)  LC_3 Logic Functioning bit
 (22 7)  (1112 343)  (1112 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1120 343)  (1120 343)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 343)  (1126 343)  LC_3 Logic Functioning bit
 (39 7)  (1129 343)  (1129 343)  LC_3 Logic Functioning bit
 (41 7)  (1131 343)  (1131 343)  LC_3 Logic Functioning bit
 (42 7)  (1132 343)  (1132 343)  LC_3 Logic Functioning bit
 (51 7)  (1141 343)  (1141 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (1115 344)  (1115 344)  routing T_21_21.sp4_h_r_42 <X> T_21_21.lc_trk_g2_2
 (27 8)  (1117 344)  (1117 344)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 344)  (1118 344)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 344)  (1119 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 344)  (1120 344)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 344)  (1126 344)  LC_4 Logic Functioning bit
 (39 8)  (1129 344)  (1129 344)  LC_4 Logic Functioning bit
 (41 8)  (1131 344)  (1131 344)  LC_4 Logic Functioning bit
 (42 8)  (1132 344)  (1132 344)  LC_4 Logic Functioning bit
 (44 8)  (1134 344)  (1134 344)  LC_4 Logic Functioning bit
 (45 8)  (1135 344)  (1135 344)  LC_4 Logic Functioning bit
 (51 8)  (1141 344)  (1141 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (1098 345)  (1098 345)  routing T_21_21.sp4_h_l_42 <X> T_21_21.sp4_v_b_7
 (9 9)  (1099 345)  (1099 345)  routing T_21_21.sp4_h_l_42 <X> T_21_21.sp4_v_b_7
 (22 9)  (1112 345)  (1112 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1113 345)  (1113 345)  routing T_21_21.sp4_h_r_42 <X> T_21_21.lc_trk_g2_2
 (24 9)  (1114 345)  (1114 345)  routing T_21_21.sp4_h_r_42 <X> T_21_21.lc_trk_g2_2
 (25 9)  (1115 345)  (1115 345)  routing T_21_21.sp4_h_r_42 <X> T_21_21.lc_trk_g2_2
 (36 9)  (1126 345)  (1126 345)  LC_4 Logic Functioning bit
 (39 9)  (1129 345)  (1129 345)  LC_4 Logic Functioning bit
 (41 9)  (1131 345)  (1131 345)  LC_4 Logic Functioning bit
 (42 9)  (1132 345)  (1132 345)  LC_4 Logic Functioning bit
 (5 10)  (1095 346)  (1095 346)  routing T_21_21.sp4_v_t_43 <X> T_21_21.sp4_h_l_43
 (14 10)  (1104 346)  (1104 346)  routing T_21_21.sp4_v_t_17 <X> T_21_21.lc_trk_g2_4
 (27 10)  (1117 346)  (1117 346)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 346)  (1119 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 346)  (1120 346)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 346)  (1122 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 346)  (1126 346)  LC_5 Logic Functioning bit
 (39 10)  (1129 346)  (1129 346)  LC_5 Logic Functioning bit
 (41 10)  (1131 346)  (1131 346)  LC_5 Logic Functioning bit
 (42 10)  (1132 346)  (1132 346)  LC_5 Logic Functioning bit
 (44 10)  (1134 346)  (1134 346)  LC_5 Logic Functioning bit
 (45 10)  (1135 346)  (1135 346)  LC_5 Logic Functioning bit
 (51 10)  (1141 346)  (1141 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (6 11)  (1096 347)  (1096 347)  routing T_21_21.sp4_v_t_43 <X> T_21_21.sp4_h_l_43
 (8 11)  (1098 347)  (1098 347)  routing T_21_21.sp4_h_l_42 <X> T_21_21.sp4_v_t_42
 (16 11)  (1106 347)  (1106 347)  routing T_21_21.sp4_v_t_17 <X> T_21_21.lc_trk_g2_4
 (17 11)  (1107 347)  (1107 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (36 11)  (1126 347)  (1126 347)  LC_5 Logic Functioning bit
 (39 11)  (1129 347)  (1129 347)  LC_5 Logic Functioning bit
 (41 11)  (1131 347)  (1131 347)  LC_5 Logic Functioning bit
 (42 11)  (1132 347)  (1132 347)  LC_5 Logic Functioning bit
 (52 11)  (1142 347)  (1142 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (27 12)  (1117 348)  (1117 348)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 348)  (1119 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 348)  (1120 348)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 348)  (1122 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 348)  (1126 348)  LC_6 Logic Functioning bit
 (39 12)  (1129 348)  (1129 348)  LC_6 Logic Functioning bit
 (41 12)  (1131 348)  (1131 348)  LC_6 Logic Functioning bit
 (42 12)  (1132 348)  (1132 348)  LC_6 Logic Functioning bit
 (44 12)  (1134 348)  (1134 348)  LC_6 Logic Functioning bit
 (45 12)  (1135 348)  (1135 348)  LC_6 Logic Functioning bit
 (4 13)  (1094 349)  (1094 349)  routing T_21_21.sp4_v_t_41 <X> T_21_21.sp4_h_r_9
 (30 13)  (1120 349)  (1120 349)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (1126 349)  (1126 349)  LC_6 Logic Functioning bit
 (39 13)  (1129 349)  (1129 349)  LC_6 Logic Functioning bit
 (41 13)  (1131 349)  (1131 349)  LC_6 Logic Functioning bit
 (42 13)  (1132 349)  (1132 349)  LC_6 Logic Functioning bit
 (48 13)  (1138 349)  (1138 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1090 350)  (1090 350)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 350)  (1091 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1102 350)  (1102 350)  routing T_21_21.sp4_h_r_8 <X> T_21_21.sp4_h_l_46
 (14 14)  (1104 350)  (1104 350)  routing T_21_21.wire_logic_cluster/lc_4/out <X> T_21_21.lc_trk_g3_4
 (21 14)  (1111 350)  (1111 350)  routing T_21_21.wire_logic_cluster/lc_7/out <X> T_21_21.lc_trk_g3_7
 (22 14)  (1112 350)  (1112 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1117 350)  (1117 350)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 350)  (1118 350)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 350)  (1119 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 350)  (1120 350)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 350)  (1122 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 350)  (1126 350)  LC_7 Logic Functioning bit
 (39 14)  (1129 350)  (1129 350)  LC_7 Logic Functioning bit
 (41 14)  (1131 350)  (1131 350)  LC_7 Logic Functioning bit
 (42 14)  (1132 350)  (1132 350)  LC_7 Logic Functioning bit
 (44 14)  (1134 350)  (1134 350)  LC_7 Logic Functioning bit
 (45 14)  (1135 350)  (1135 350)  LC_7 Logic Functioning bit
 (51 14)  (1141 350)  (1141 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (1091 351)  (1091 351)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (4 15)  (1094 351)  (1094 351)  routing T_21_21.sp4_h_r_1 <X> T_21_21.sp4_h_l_44
 (6 15)  (1096 351)  (1096 351)  routing T_21_21.sp4_h_r_1 <X> T_21_21.sp4_h_l_44
 (13 15)  (1103 351)  (1103 351)  routing T_21_21.sp4_h_r_8 <X> T_21_21.sp4_h_l_46
 (17 15)  (1107 351)  (1107 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1120 351)  (1120 351)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (1126 351)  (1126 351)  LC_7 Logic Functioning bit
 (39 15)  (1129 351)  (1129 351)  LC_7 Logic Functioning bit
 (41 15)  (1131 351)  (1131 351)  LC_7 Logic Functioning bit
 (42 15)  (1132 351)  (1132 351)  LC_7 Logic Functioning bit
 (51 15)  (1141 351)  (1141 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_22_21

 (9 0)  (1153 336)  (1153 336)  routing T_22_21.sp4_h_l_47 <X> T_22_21.sp4_h_r_1
 (10 0)  (1154 336)  (1154 336)  routing T_22_21.sp4_h_l_47 <X> T_22_21.sp4_h_r_1
 (14 0)  (1158 336)  (1158 336)  routing T_22_21.sp4_v_b_0 <X> T_22_21.lc_trk_g0_0
 (16 0)  (1160 336)  (1160 336)  routing T_22_21.sp4_v_b_1 <X> T_22_21.lc_trk_g0_1
 (17 0)  (1161 336)  (1161 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1162 336)  (1162 336)  routing T_22_21.sp4_v_b_1 <X> T_22_21.lc_trk_g0_1
 (21 0)  (1165 336)  (1165 336)  routing T_22_21.sp4_v_b_3 <X> T_22_21.lc_trk_g0_3
 (22 0)  (1166 336)  (1166 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1167 336)  (1167 336)  routing T_22_21.sp4_v_b_3 <X> T_22_21.lc_trk_g0_3
 (26 0)  (1170 336)  (1170 336)  routing T_22_21.lc_trk_g0_4 <X> T_22_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 336)  (1173 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 336)  (1175 336)  routing T_22_21.lc_trk_g1_4 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 336)  (1176 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 336)  (1178 336)  routing T_22_21.lc_trk_g1_4 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 336)  (1180 336)  LC_0 Logic Functioning bit
 (37 0)  (1181 336)  (1181 336)  LC_0 Logic Functioning bit
 (38 0)  (1182 336)  (1182 336)  LC_0 Logic Functioning bit
 (39 0)  (1183 336)  (1183 336)  LC_0 Logic Functioning bit
 (41 0)  (1185 336)  (1185 336)  LC_0 Logic Functioning bit
 (43 0)  (1187 336)  (1187 336)  LC_0 Logic Functioning bit
 (8 1)  (1152 337)  (1152 337)  routing T_22_21.sp4_h_l_36 <X> T_22_21.sp4_v_b_1
 (9 1)  (1153 337)  (1153 337)  routing T_22_21.sp4_h_l_36 <X> T_22_21.sp4_v_b_1
 (16 1)  (1160 337)  (1160 337)  routing T_22_21.sp4_v_b_0 <X> T_22_21.lc_trk_g0_0
 (17 1)  (1161 337)  (1161 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (29 1)  (1173 337)  (1173 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (1181 337)  (1181 337)  LC_0 Logic Functioning bit
 (39 1)  (1183 337)  (1183 337)  LC_0 Logic Functioning bit
 (0 2)  (1144 338)  (1144 338)  routing T_22_21.glb_netwk_6 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 338)  (1145 338)  routing T_22_21.glb_netwk_6 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 338)  (1146 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1149 338)  (1149 338)  routing T_22_21.sp4_v_t_37 <X> T_22_21.sp4_h_l_37
 (14 2)  (1158 338)  (1158 338)  routing T_22_21.sp4_h_l_9 <X> T_22_21.lc_trk_g0_4
 (29 2)  (1173 338)  (1173 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 338)  (1175 338)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 338)  (1176 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 338)  (1178 338)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 338)  (1180 338)  LC_1 Logic Functioning bit
 (37 2)  (1181 338)  (1181 338)  LC_1 Logic Functioning bit
 (38 2)  (1182 338)  (1182 338)  LC_1 Logic Functioning bit
 (39 2)  (1183 338)  (1183 338)  LC_1 Logic Functioning bit
 (43 2)  (1187 338)  (1187 338)  LC_1 Logic Functioning bit
 (50 2)  (1194 338)  (1194 338)  Cascade bit: LH_LC01_inmux02_5

 (6 3)  (1150 339)  (1150 339)  routing T_22_21.sp4_v_t_37 <X> T_22_21.sp4_h_l_37
 (12 3)  (1156 339)  (1156 339)  routing T_22_21.sp4_h_l_39 <X> T_22_21.sp4_v_t_39
 (14 3)  (1158 339)  (1158 339)  routing T_22_21.sp4_h_l_9 <X> T_22_21.lc_trk_g0_4
 (15 3)  (1159 339)  (1159 339)  routing T_22_21.sp4_h_l_9 <X> T_22_21.lc_trk_g0_4
 (16 3)  (1160 339)  (1160 339)  routing T_22_21.sp4_h_l_9 <X> T_22_21.lc_trk_g0_4
 (17 3)  (1161 339)  (1161 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (19 3)  (1163 339)  (1163 339)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (1170 339)  (1170 339)  routing T_22_21.lc_trk_g1_2 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 339)  (1171 339)  routing T_22_21.lc_trk_g1_2 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 339)  (1173 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 339)  (1175 339)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (1181 339)  (1181 339)  LC_1 Logic Functioning bit
 (39 3)  (1183 339)  (1183 339)  LC_1 Logic Functioning bit
 (43 3)  (1187 339)  (1187 339)  LC_1 Logic Functioning bit
 (0 4)  (1144 340)  (1144 340)  routing T_22_21.lc_trk_g2_2 <X> T_22_21.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 340)  (1145 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (16 4)  (1160 340)  (1160 340)  routing T_22_21.sp4_v_b_9 <X> T_22_21.lc_trk_g1_1
 (17 4)  (1161 340)  (1161 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1162 340)  (1162 340)  routing T_22_21.sp4_v_b_9 <X> T_22_21.lc_trk_g1_1
 (27 4)  (1171 340)  (1171 340)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 340)  (1172 340)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 340)  (1173 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 340)  (1176 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 340)  (1177 340)  routing T_22_21.lc_trk_g2_1 <X> T_22_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 340)  (1180 340)  LC_2 Logic Functioning bit
 (37 4)  (1181 340)  (1181 340)  LC_2 Logic Functioning bit
 (43 4)  (1187 340)  (1187 340)  LC_2 Logic Functioning bit
 (50 4)  (1194 340)  (1194 340)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1145 341)  (1145 341)  routing T_22_21.lc_trk_g2_2 <X> T_22_21.wire_logic_cluster/lc_7/cen
 (18 5)  (1162 341)  (1162 341)  routing T_22_21.sp4_v_b_9 <X> T_22_21.lc_trk_g1_1
 (22 5)  (1166 341)  (1166 341)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1167 341)  (1167 341)  routing T_22_21.sp12_h_r_10 <X> T_22_21.lc_trk_g1_2
 (29 5)  (1173 341)  (1173 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (1180 341)  (1180 341)  LC_2 Logic Functioning bit
 (37 5)  (1181 341)  (1181 341)  LC_2 Logic Functioning bit
 (38 5)  (1182 341)  (1182 341)  LC_2 Logic Functioning bit
 (41 5)  (1185 341)  (1185 341)  LC_2 Logic Functioning bit
 (42 5)  (1186 341)  (1186 341)  LC_2 Logic Functioning bit
 (4 6)  (1148 342)  (1148 342)  routing T_22_21.sp4_h_r_9 <X> T_22_21.sp4_v_t_38
 (6 6)  (1150 342)  (1150 342)  routing T_22_21.sp4_h_r_9 <X> T_22_21.sp4_v_t_38
 (14 6)  (1158 342)  (1158 342)  routing T_22_21.lft_op_4 <X> T_22_21.lc_trk_g1_4
 (17 6)  (1161 342)  (1161 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (1166 342)  (1166 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (1171 342)  (1171 342)  routing T_22_21.lc_trk_g3_5 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 342)  (1172 342)  routing T_22_21.lc_trk_g3_5 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 342)  (1173 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 342)  (1174 342)  routing T_22_21.lc_trk_g3_5 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 342)  (1176 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 342)  (1178 342)  routing T_22_21.lc_trk_g1_1 <X> T_22_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 342)  (1180 342)  LC_3 Logic Functioning bit
 (37 6)  (1181 342)  (1181 342)  LC_3 Logic Functioning bit
 (41 6)  (1185 342)  (1185 342)  LC_3 Logic Functioning bit
 (43 6)  (1187 342)  (1187 342)  LC_3 Logic Functioning bit
 (50 6)  (1194 342)  (1194 342)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (1149 343)  (1149 343)  routing T_22_21.sp4_h_r_9 <X> T_22_21.sp4_v_t_38
 (9 7)  (1153 343)  (1153 343)  routing T_22_21.sp4_v_b_4 <X> T_22_21.sp4_v_t_41
 (15 7)  (1159 343)  (1159 343)  routing T_22_21.lft_op_4 <X> T_22_21.lc_trk_g1_4
 (17 7)  (1161 343)  (1161 343)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (1162 343)  (1162 343)  routing T_22_21.sp4_r_v_b_29 <X> T_22_21.lc_trk_g1_5
 (36 7)  (1180 343)  (1180 343)  LC_3 Logic Functioning bit
 (37 7)  (1181 343)  (1181 343)  LC_3 Logic Functioning bit
 (41 7)  (1185 343)  (1185 343)  LC_3 Logic Functioning bit
 (43 7)  (1187 343)  (1187 343)  LC_3 Logic Functioning bit
 (5 8)  (1149 344)  (1149 344)  routing T_22_21.sp4_v_b_0 <X> T_22_21.sp4_h_r_6
 (15 8)  (1159 344)  (1159 344)  routing T_22_21.sp4_v_t_28 <X> T_22_21.lc_trk_g2_1
 (16 8)  (1160 344)  (1160 344)  routing T_22_21.sp4_v_t_28 <X> T_22_21.lc_trk_g2_1
 (17 8)  (1161 344)  (1161 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (29 8)  (1173 344)  (1173 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 344)  (1175 344)  routing T_22_21.lc_trk_g2_5 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 344)  (1176 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 344)  (1177 344)  routing T_22_21.lc_trk_g2_5 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 344)  (1180 344)  LC_4 Logic Functioning bit
 (38 8)  (1182 344)  (1182 344)  LC_4 Logic Functioning bit
 (42 8)  (1186 344)  (1186 344)  LC_4 Logic Functioning bit
 (43 8)  (1187 344)  (1187 344)  LC_4 Logic Functioning bit
 (50 8)  (1194 344)  (1194 344)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (1148 345)  (1148 345)  routing T_22_21.sp4_v_b_0 <X> T_22_21.sp4_h_r_6
 (6 9)  (1150 345)  (1150 345)  routing T_22_21.sp4_v_b_0 <X> T_22_21.sp4_h_r_6
 (22 9)  (1166 345)  (1166 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1167 345)  (1167 345)  routing T_22_21.sp4_v_b_42 <X> T_22_21.lc_trk_g2_2
 (24 9)  (1168 345)  (1168 345)  routing T_22_21.sp4_v_b_42 <X> T_22_21.lc_trk_g2_2
 (30 9)  (1174 345)  (1174 345)  routing T_22_21.lc_trk_g0_3 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 345)  (1180 345)  LC_4 Logic Functioning bit
 (38 9)  (1182 345)  (1182 345)  LC_4 Logic Functioning bit
 (42 9)  (1186 345)  (1186 345)  LC_4 Logic Functioning bit
 (43 9)  (1187 345)  (1187 345)  LC_4 Logic Functioning bit
 (6 10)  (1150 346)  (1150 346)  routing T_22_21.sp4_h_l_36 <X> T_22_21.sp4_v_t_43
 (11 10)  (1155 346)  (1155 346)  routing T_22_21.sp4_v_b_0 <X> T_22_21.sp4_v_t_45
 (13 10)  (1157 346)  (1157 346)  routing T_22_21.sp4_v_b_0 <X> T_22_21.sp4_v_t_45
 (14 10)  (1158 346)  (1158 346)  routing T_22_21.sp4_v_t_17 <X> T_22_21.lc_trk_g2_4
 (15 10)  (1159 346)  (1159 346)  routing T_22_21.sp4_h_l_24 <X> T_22_21.lc_trk_g2_5
 (16 10)  (1160 346)  (1160 346)  routing T_22_21.sp4_h_l_24 <X> T_22_21.lc_trk_g2_5
 (17 10)  (1161 346)  (1161 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1162 346)  (1162 346)  routing T_22_21.sp4_h_l_24 <X> T_22_21.lc_trk_g2_5
 (31 10)  (1175 346)  (1175 346)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 346)  (1176 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 346)  (1177 346)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 346)  (1180 346)  LC_5 Logic Functioning bit
 (38 10)  (1182 346)  (1182 346)  LC_5 Logic Functioning bit
 (42 10)  (1186 346)  (1186 346)  LC_5 Logic Functioning bit
 (43 10)  (1187 346)  (1187 346)  LC_5 Logic Functioning bit
 (45 10)  (1189 346)  (1189 346)  LC_5 Logic Functioning bit
 (48 10)  (1192 346)  (1192 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (1194 346)  (1194 346)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (1160 347)  (1160 347)  routing T_22_21.sp4_v_t_17 <X> T_22_21.lc_trk_g2_4
 (17 11)  (1161 347)  (1161 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (26 11)  (1170 347)  (1170 347)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 347)  (1171 347)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 347)  (1172 347)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 347)  (1173 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1181 347)  (1181 347)  LC_5 Logic Functioning bit
 (39 11)  (1183 347)  (1183 347)  LC_5 Logic Functioning bit
 (42 11)  (1186 347)  (1186 347)  LC_5 Logic Functioning bit
 (43 11)  (1187 347)  (1187 347)  LC_5 Logic Functioning bit
 (48 11)  (1192 347)  (1192 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (1197 347)  (1197 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (1158 348)  (1158 348)  routing T_22_21.sp4_h_l_21 <X> T_22_21.lc_trk_g3_0
 (15 13)  (1159 349)  (1159 349)  routing T_22_21.sp4_h_l_21 <X> T_22_21.lc_trk_g3_0
 (16 13)  (1160 349)  (1160 349)  routing T_22_21.sp4_h_l_21 <X> T_22_21.lc_trk_g3_0
 (17 13)  (1161 349)  (1161 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (1166 349)  (1166 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (1145 350)  (1145 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (2 14)  (1146 350)  (1146 350)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (4 14)  (1148 350)  (1148 350)  routing T_22_21.sp4_v_b_9 <X> T_22_21.sp4_v_t_44
 (15 14)  (1159 350)  (1159 350)  routing T_22_21.sp4_h_l_16 <X> T_22_21.lc_trk_g3_5
 (16 14)  (1160 350)  (1160 350)  routing T_22_21.sp4_h_l_16 <X> T_22_21.lc_trk_g3_5
 (17 14)  (1161 350)  (1161 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (1144 351)  (1144 351)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 351)  (1145 351)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_7/s_r
 (6 15)  (1150 351)  (1150 351)  routing T_22_21.sp4_h_r_9 <X> T_22_21.sp4_h_l_44
 (18 15)  (1162 351)  (1162 351)  routing T_22_21.sp4_h_l_16 <X> T_22_21.lc_trk_g3_5


LogicTile_23_21

 (14 0)  (1212 336)  (1212 336)  routing T_23_21.wire_logic_cluster/lc_0/out <X> T_23_21.lc_trk_g0_0
 (17 0)  (1215 336)  (1215 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1216 336)  (1216 336)  routing T_23_21.wire_logic_cluster/lc_1/out <X> T_23_21.lc_trk_g0_1
 (22 0)  (1220 336)  (1220 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1221 336)  (1221 336)  routing T_23_21.sp4_v_b_19 <X> T_23_21.lc_trk_g0_3
 (24 0)  (1222 336)  (1222 336)  routing T_23_21.sp4_v_b_19 <X> T_23_21.lc_trk_g0_3
 (26 0)  (1224 336)  (1224 336)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (1227 336)  (1227 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 336)  (1229 336)  routing T_23_21.lc_trk_g3_4 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 336)  (1230 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 336)  (1231 336)  routing T_23_21.lc_trk_g3_4 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 336)  (1232 336)  routing T_23_21.lc_trk_g3_4 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 336)  (1233 336)  routing T_23_21.lc_trk_g0_6 <X> T_23_21.input_2_0
 (37 0)  (1235 336)  (1235 336)  LC_0 Logic Functioning bit
 (41 0)  (1239 336)  (1239 336)  LC_0 Logic Functioning bit
 (42 0)  (1240 336)  (1240 336)  LC_0 Logic Functioning bit
 (43 0)  (1241 336)  (1241 336)  LC_0 Logic Functioning bit
 (45 0)  (1243 336)  (1243 336)  LC_0 Logic Functioning bit
 (47 0)  (1245 336)  (1245 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (6 1)  (1204 337)  (1204 337)  routing T_23_21.sp4_h_l_37 <X> T_23_21.sp4_h_r_0
 (17 1)  (1215 337)  (1215 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1220 337)  (1220 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1224 337)  (1224 337)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 337)  (1225 337)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 337)  (1226 337)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 337)  (1227 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 337)  (1230 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1233 337)  (1233 337)  routing T_23_21.lc_trk_g0_6 <X> T_23_21.input_2_0
 (36 1)  (1234 337)  (1234 337)  LC_0 Logic Functioning bit
 (43 1)  (1241 337)  (1241 337)  LC_0 Logic Functioning bit
 (0 2)  (1198 338)  (1198 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 338)  (1199 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 338)  (1200 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 338)  (1212 338)  routing T_23_21.sp4_v_b_4 <X> T_23_21.lc_trk_g0_4
 (29 2)  (1227 338)  (1227 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 338)  (1229 338)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 338)  (1230 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 338)  (1232 338)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 338)  (1234 338)  LC_1 Logic Functioning bit
 (38 2)  (1236 338)  (1236 338)  LC_1 Logic Functioning bit
 (41 2)  (1239 338)  (1239 338)  LC_1 Logic Functioning bit
 (43 2)  (1241 338)  (1241 338)  LC_1 Logic Functioning bit
 (16 3)  (1214 339)  (1214 339)  routing T_23_21.sp4_v_b_4 <X> T_23_21.lc_trk_g0_4
 (17 3)  (1215 339)  (1215 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 3)  (1220 339)  (1220 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1221 339)  (1221 339)  routing T_23_21.sp12_h_r_14 <X> T_23_21.lc_trk_g0_6
 (26 3)  (1224 339)  (1224 339)  routing T_23_21.lc_trk_g0_3 <X> T_23_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 339)  (1227 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 339)  (1229 339)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 339)  (1234 339)  LC_1 Logic Functioning bit
 (38 3)  (1236 339)  (1236 339)  LC_1 Logic Functioning bit
 (40 3)  (1238 339)  (1238 339)  LC_1 Logic Functioning bit
 (42 3)  (1240 339)  (1240 339)  LC_1 Logic Functioning bit
 (25 4)  (1223 340)  (1223 340)  routing T_23_21.sp4_v_b_2 <X> T_23_21.lc_trk_g1_2
 (26 4)  (1224 340)  (1224 340)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (1225 340)  (1225 340)  routing T_23_21.lc_trk_g3_4 <X> T_23_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 340)  (1226 340)  routing T_23_21.lc_trk_g3_4 <X> T_23_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 340)  (1227 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 340)  (1228 340)  routing T_23_21.lc_trk_g3_4 <X> T_23_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 340)  (1229 340)  routing T_23_21.lc_trk_g1_6 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 340)  (1230 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 340)  (1232 340)  routing T_23_21.lc_trk_g1_6 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (1235 340)  (1235 340)  LC_2 Logic Functioning bit
 (39 4)  (1237 340)  (1237 340)  LC_2 Logic Functioning bit
 (46 4)  (1244 340)  (1244 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1248 340)  (1248 340)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (1212 341)  (1212 341)  routing T_23_21.sp4_h_r_0 <X> T_23_21.lc_trk_g1_0
 (15 5)  (1213 341)  (1213 341)  routing T_23_21.sp4_h_r_0 <X> T_23_21.lc_trk_g1_0
 (16 5)  (1214 341)  (1214 341)  routing T_23_21.sp4_h_r_0 <X> T_23_21.lc_trk_g1_0
 (17 5)  (1215 341)  (1215 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (1220 341)  (1220 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1221 341)  (1221 341)  routing T_23_21.sp4_v_b_2 <X> T_23_21.lc_trk_g1_2
 (26 5)  (1224 341)  (1224 341)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 341)  (1225 341)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 341)  (1226 341)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 341)  (1227 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 341)  (1229 341)  routing T_23_21.lc_trk_g1_6 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 341)  (1234 341)  LC_2 Logic Functioning bit
 (37 5)  (1235 341)  (1235 341)  LC_2 Logic Functioning bit
 (38 5)  (1236 341)  (1236 341)  LC_2 Logic Functioning bit
 (42 5)  (1240 341)  (1240 341)  LC_2 Logic Functioning bit
 (14 6)  (1212 342)  (1212 342)  routing T_23_21.wire_logic_cluster/lc_4/out <X> T_23_21.lc_trk_g1_4
 (22 6)  (1220 342)  (1220 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1221 342)  (1221 342)  routing T_23_21.sp4_v_b_23 <X> T_23_21.lc_trk_g1_7
 (24 6)  (1222 342)  (1222 342)  routing T_23_21.sp4_v_b_23 <X> T_23_21.lc_trk_g1_7
 (26 6)  (1224 342)  (1224 342)  routing T_23_21.lc_trk_g3_4 <X> T_23_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 342)  (1225 342)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 342)  (1226 342)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 342)  (1227 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 342)  (1228 342)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 342)  (1230 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 342)  (1231 342)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 342)  (1232 342)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_3/in_3
 (45 6)  (1243 342)  (1243 342)  LC_3 Logic Functioning bit
 (52 6)  (1250 342)  (1250 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (1215 343)  (1215 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (19 7)  (1217 343)  (1217 343)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (1220 343)  (1220 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1221 343)  (1221 343)  routing T_23_21.sp12_h_r_14 <X> T_23_21.lc_trk_g1_6
 (27 7)  (1225 343)  (1225 343)  routing T_23_21.lc_trk_g3_4 <X> T_23_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 343)  (1226 343)  routing T_23_21.lc_trk_g3_4 <X> T_23_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 343)  (1227 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 343)  (1228 343)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 343)  (1229 343)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 343)  (1230 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1231 343)  (1231 343)  routing T_23_21.lc_trk_g2_3 <X> T_23_21.input_2_3
 (35 7)  (1233 343)  (1233 343)  routing T_23_21.lc_trk_g2_3 <X> T_23_21.input_2_3
 (36 7)  (1234 343)  (1234 343)  LC_3 Logic Functioning bit
 (37 7)  (1235 343)  (1235 343)  LC_3 Logic Functioning bit
 (41 7)  (1239 343)  (1239 343)  LC_3 Logic Functioning bit
 (42 7)  (1240 343)  (1240 343)  LC_3 Logic Functioning bit
 (43 7)  (1241 343)  (1241 343)  LC_3 Logic Functioning bit
 (15 8)  (1213 344)  (1213 344)  routing T_23_21.sp4_h_r_41 <X> T_23_21.lc_trk_g2_1
 (16 8)  (1214 344)  (1214 344)  routing T_23_21.sp4_h_r_41 <X> T_23_21.lc_trk_g2_1
 (17 8)  (1215 344)  (1215 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1216 344)  (1216 344)  routing T_23_21.sp4_h_r_41 <X> T_23_21.lc_trk_g2_1
 (21 8)  (1219 344)  (1219 344)  routing T_23_21.wire_logic_cluster/lc_3/out <X> T_23_21.lc_trk_g2_3
 (22 8)  (1220 344)  (1220 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (1224 344)  (1224 344)  routing T_23_21.lc_trk_g0_4 <X> T_23_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 344)  (1225 344)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 344)  (1227 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 344)  (1230 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 344)  (1231 344)  routing T_23_21.lc_trk_g2_1 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (1235 344)  (1235 344)  LC_4 Logic Functioning bit
 (39 8)  (1237 344)  (1237 344)  LC_4 Logic Functioning bit
 (18 9)  (1216 345)  (1216 345)  routing T_23_21.sp4_h_r_41 <X> T_23_21.lc_trk_g2_1
 (29 9)  (1227 345)  (1227 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 345)  (1228 345)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.wire_logic_cluster/lc_4/in_1
 (29 10)  (1227 346)  (1227 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 346)  (1228 346)  routing T_23_21.lc_trk_g0_4 <X> T_23_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 346)  (1230 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (39 10)  (1237 346)  (1237 346)  LC_5 Logic Functioning bit
 (28 11)  (1226 347)  (1226 347)  routing T_23_21.lc_trk_g2_1 <X> T_23_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 347)  (1227 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 347)  (1229 347)  routing T_23_21.lc_trk_g0_2 <X> T_23_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 347)  (1230 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1232 347)  (1232 347)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.input_2_5
 (35 11)  (1233 347)  (1233 347)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.input_2_5
 (43 11)  (1241 347)  (1241 347)  LC_5 Logic Functioning bit
 (21 12)  (1219 348)  (1219 348)  routing T_23_21.sp4_h_r_43 <X> T_23_21.lc_trk_g3_3
 (22 12)  (1220 348)  (1220 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1221 348)  (1221 348)  routing T_23_21.sp4_h_r_43 <X> T_23_21.lc_trk_g3_3
 (24 12)  (1222 348)  (1222 348)  routing T_23_21.sp4_h_r_43 <X> T_23_21.lc_trk_g3_3
 (27 12)  (1225 348)  (1225 348)  routing T_23_21.lc_trk_g1_4 <X> T_23_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 348)  (1227 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 348)  (1228 348)  routing T_23_21.lc_trk_g1_4 <X> T_23_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 348)  (1230 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 348)  (1232 348)  routing T_23_21.lc_trk_g1_0 <X> T_23_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 348)  (1234 348)  LC_6 Logic Functioning bit
 (38 12)  (1236 348)  (1236 348)  LC_6 Logic Functioning bit
 (42 12)  (1240 348)  (1240 348)  LC_6 Logic Functioning bit
 (43 12)  (1241 348)  (1241 348)  LC_6 Logic Functioning bit
 (50 12)  (1248 348)  (1248 348)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (1219 349)  (1219 349)  routing T_23_21.sp4_h_r_43 <X> T_23_21.lc_trk_g3_3
 (26 13)  (1224 349)  (1224 349)  routing T_23_21.lc_trk_g0_2 <X> T_23_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 349)  (1227 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (42 13)  (1240 349)  (1240 349)  LC_6 Logic Functioning bit
 (43 13)  (1241 349)  (1241 349)  LC_6 Logic Functioning bit
 (51 13)  (1249 349)  (1249 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (1220 350)  (1220 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (13 15)  (1211 351)  (1211 351)  routing T_23_21.sp4_v_b_6 <X> T_23_21.sp4_h_l_46
 (14 15)  (1212 351)  (1212 351)  routing T_23_21.sp4_r_v_b_44 <X> T_23_21.lc_trk_g3_4
 (17 15)  (1215 351)  (1215 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_24_21

 (12 2)  (1264 338)  (1264 338)  routing T_24_21.sp4_v_b_2 <X> T_24_21.sp4_h_l_39
 (13 2)  (1265 338)  (1265 338)  routing T_24_21.sp4_v_b_2 <X> T_24_21.sp4_v_t_39
 (8 5)  (1260 341)  (1260 341)  routing T_24_21.sp4_h_l_41 <X> T_24_21.sp4_v_b_4
 (9 5)  (1261 341)  (1261 341)  routing T_24_21.sp4_h_l_41 <X> T_24_21.sp4_v_b_4
 (22 5)  (1274 341)  (1274 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1275 341)  (1275 341)  routing T_24_21.sp4_v_b_18 <X> T_24_21.lc_trk_g1_2
 (24 5)  (1276 341)  (1276 341)  routing T_24_21.sp4_v_b_18 <X> T_24_21.lc_trk_g1_2
 (3 9)  (1255 345)  (1255 345)  routing T_24_21.sp12_h_l_22 <X> T_24_21.sp12_v_b_1
 (17 10)  (1269 346)  (1269 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (1278 346)  (1278 346)  routing T_24_21.lc_trk_g2_5 <X> T_24_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (1280 346)  (1280 346)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 346)  (1281 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 346)  (1282 346)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 346)  (1283 346)  routing T_24_21.lc_trk_g2_4 <X> T_24_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 346)  (1284 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 346)  (1285 346)  routing T_24_21.lc_trk_g2_4 <X> T_24_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 346)  (1288 346)  LC_5 Logic Functioning bit
 (43 10)  (1295 346)  (1295 346)  LC_5 Logic Functioning bit
 (14 11)  (1266 347)  (1266 347)  routing T_24_21.tnl_op_4 <X> T_24_21.lc_trk_g2_4
 (15 11)  (1267 347)  (1267 347)  routing T_24_21.tnl_op_4 <X> T_24_21.lc_trk_g2_4
 (17 11)  (1269 347)  (1269 347)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (1274 347)  (1274 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1275 347)  (1275 347)  routing T_24_21.sp4_h_r_30 <X> T_24_21.lc_trk_g2_6
 (24 11)  (1276 347)  (1276 347)  routing T_24_21.sp4_h_r_30 <X> T_24_21.lc_trk_g2_6
 (25 11)  (1277 347)  (1277 347)  routing T_24_21.sp4_h_r_30 <X> T_24_21.lc_trk_g2_6
 (28 11)  (1280 347)  (1280 347)  routing T_24_21.lc_trk_g2_5 <X> T_24_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 347)  (1281 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 347)  (1282 347)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (1284 347)  (1284 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1286 347)  (1286 347)  routing T_24_21.lc_trk_g1_2 <X> T_24_21.input_2_5
 (35 11)  (1287 347)  (1287 347)  routing T_24_21.lc_trk_g1_2 <X> T_24_21.input_2_5
 (36 11)  (1288 347)  (1288 347)  LC_5 Logic Functioning bit
 (37 11)  (1289 347)  (1289 347)  LC_5 Logic Functioning bit
 (38 11)  (1290 347)  (1290 347)  LC_5 Logic Functioning bit
 (39 11)  (1291 347)  (1291 347)  LC_5 Logic Functioning bit
 (40 11)  (1292 347)  (1292 347)  LC_5 Logic Functioning bit
 (42 11)  (1294 347)  (1294 347)  LC_5 Logic Functioning bit
 (25 12)  (1277 348)  (1277 348)  routing T_24_21.rgt_op_2 <X> T_24_21.lc_trk_g3_2
 (27 12)  (1279 348)  (1279 348)  routing T_24_21.lc_trk_g3_2 <X> T_24_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 348)  (1280 348)  routing T_24_21.lc_trk_g3_2 <X> T_24_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 348)  (1281 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 348)  (1283 348)  routing T_24_21.lc_trk_g3_6 <X> T_24_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 348)  (1284 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 348)  (1285 348)  routing T_24_21.lc_trk_g3_6 <X> T_24_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 348)  (1286 348)  routing T_24_21.lc_trk_g3_6 <X> T_24_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 348)  (1288 348)  LC_6 Logic Functioning bit
 (37 12)  (1289 348)  (1289 348)  LC_6 Logic Functioning bit
 (38 12)  (1290 348)  (1290 348)  LC_6 Logic Functioning bit
 (39 12)  (1291 348)  (1291 348)  LC_6 Logic Functioning bit
 (41 12)  (1293 348)  (1293 348)  LC_6 Logic Functioning bit
 (43 12)  (1295 348)  (1295 348)  LC_6 Logic Functioning bit
 (53 12)  (1305 348)  (1305 348)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (1274 349)  (1274 349)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1276 349)  (1276 349)  routing T_24_21.rgt_op_2 <X> T_24_21.lc_trk_g3_2
 (30 13)  (1282 349)  (1282 349)  routing T_24_21.lc_trk_g3_2 <X> T_24_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 349)  (1283 349)  routing T_24_21.lc_trk_g3_6 <X> T_24_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 349)  (1288 349)  LC_6 Logic Functioning bit
 (37 13)  (1289 349)  (1289 349)  LC_6 Logic Functioning bit
 (38 13)  (1290 349)  (1290 349)  LC_6 Logic Functioning bit
 (39 13)  (1291 349)  (1291 349)  LC_6 Logic Functioning bit
 (41 13)  (1293 349)  (1293 349)  LC_6 Logic Functioning bit
 (43 13)  (1295 349)  (1295 349)  LC_6 Logic Functioning bit
 (25 14)  (1277 350)  (1277 350)  routing T_24_21.sp4_v_b_30 <X> T_24_21.lc_trk_g3_6
 (22 15)  (1274 351)  (1274 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1275 351)  (1275 351)  routing T_24_21.sp4_v_b_30 <X> T_24_21.lc_trk_g3_6


RAM_Tile_25_21

 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 2)  (1314 338)  (1314 338)  routing T_25_21.sp4_v_t_36 <X> T_25_21.sp4_h_l_36
 (9 2)  (1315 338)  (1315 338)  routing T_25_21.sp4_v_t_36 <X> T_25_21.sp4_h_l_36
 (6 4)  (1312 340)  (1312 340)  routing T_25_21.sp4_h_r_10 <X> T_25_21.sp4_v_b_3
 (28 4)  (1334 340)  (1334 340)  routing T_25_21.lc_trk_g2_7 <X> T_25_21.wire_bram/ram/WDATA_13
 (29 4)  (1335 340)  (1335 340)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_13
 (30 4)  (1336 340)  (1336 340)  routing T_25_21.lc_trk_g2_7 <X> T_25_21.wire_bram/ram/WDATA_13
 (30 5)  (1336 341)  (1336 341)  routing T_25_21.lc_trk_g2_7 <X> T_25_21.wire_bram/ram/WDATA_13
 (14 6)  (1320 342)  (1320 342)  routing T_25_21.sp4_v_b_4 <X> T_25_21.lc_trk_g1_4
 (3 7)  (1309 343)  (1309 343)  routing T_25_21.sp12_h_l_23 <X> T_25_21.sp12_v_t_23
 (16 7)  (1322 343)  (1322 343)  routing T_25_21.sp4_v_b_4 <X> T_25_21.lc_trk_g1_4
 (17 7)  (1323 343)  (1323 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (11 10)  (1317 346)  (1317 346)  routing T_25_21.sp4_h_l_38 <X> T_25_21.sp4_v_t_45
 (12 10)  (1318 346)  (1318 346)  routing T_25_21.sp4_v_b_8 <X> T_25_21.sp4_h_l_45
 (21 10)  (1327 346)  (1327 346)  routing T_25_21.sp4_v_t_26 <X> T_25_21.lc_trk_g2_7
 (22 10)  (1328 346)  (1328 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 346)  (1329 346)  routing T_25_21.sp4_v_t_26 <X> T_25_21.lc_trk_g2_7
 (14 11)  (1320 347)  (1320 347)  routing T_25_21.sp4_r_v_b_36 <X> T_25_21.lc_trk_g2_4
 (17 11)  (1323 347)  (1323 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (1327 347)  (1327 347)  routing T_25_21.sp4_v_t_26 <X> T_25_21.lc_trk_g2_7
 (4 12)  (1310 348)  (1310 348)  routing T_25_21.sp4_h_l_38 <X> T_25_21.sp4_v_b_9
 (6 12)  (1312 348)  (1312 348)  routing T_25_21.sp4_h_l_38 <X> T_25_21.sp4_v_b_9
 (27 12)  (1333 348)  (1333 348)  routing T_25_21.lc_trk_g1_4 <X> T_25_21.wire_bram/ram/WDATA_9
 (29 12)  (1335 348)  (1335 348)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_4 wire_bram/ram/WDATA_9
 (30 12)  (1336 348)  (1336 348)  routing T_25_21.lc_trk_g1_4 <X> T_25_21.wire_bram/ram/WDATA_9
 (5 13)  (1311 349)  (1311 349)  routing T_25_21.sp4_h_l_38 <X> T_25_21.sp4_v_b_9
 (8 13)  (1314 349)  (1314 349)  routing T_25_21.sp4_h_l_47 <X> T_25_21.sp4_v_b_10
 (9 13)  (1315 349)  (1315 349)  routing T_25_21.sp4_h_l_47 <X> T_25_21.sp4_v_b_10
 (39 13)  (1345 349)  (1345 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_9 sp4_v_b_12
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE


LogicTile_26_21

 (6 10)  (1354 346)  (1354 346)  routing T_26_21.sp4_h_l_36 <X> T_26_21.sp4_v_t_43
 (2 14)  (1350 350)  (1350 350)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


IO_Tile_33_21

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (0 3)  (17 323)  (17 323)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (2 9)  (15 329)  (15 329)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_1_20

 (8 0)  (26 320)  (26 320)  routing T_1_20.sp4_h_l_36 <X> T_1_20.sp4_h_r_1
 (11 5)  (29 325)  (29 325)  routing T_1_20.sp4_h_l_40 <X> T_1_20.sp4_h_r_5


LogicTile_3_20

 (3 6)  (129 326)  (129 326)  routing T_3_20.sp12_h_r_0 <X> T_3_20.sp12_v_t_23
 (3 7)  (129 327)  (129 327)  routing T_3_20.sp12_h_r_0 <X> T_3_20.sp12_v_t_23


LogicTile_4_20

 (2 8)  (182 328)  (182 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_5_20

 (8 1)  (242 321)  (242 321)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_v_b_1
 (9 1)  (243 321)  (243 321)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_v_b_1
 (0 2)  (234 322)  (234 322)  routing T_5_20.glb_netwk_6 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (1 2)  (235 322)  (235 322)  routing T_5_20.glb_netwk_6 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (236 322)  (236 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (259 322)  (259 322)  routing T_5_20.sp4_h_r_14 <X> T_5_20.lc_trk_g0_6
 (22 3)  (256 323)  (256 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (257 323)  (257 323)  routing T_5_20.sp4_h_r_14 <X> T_5_20.lc_trk_g0_6
 (24 3)  (258 323)  (258 323)  routing T_5_20.sp4_h_r_14 <X> T_5_20.lc_trk_g0_6
 (0 4)  (234 324)  (234 324)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (1 4)  (235 324)  (235 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (17 4)  (251 324)  (251 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (1 5)  (235 325)  (235 325)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (22 9)  (256 329)  (256 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (257 329)  (257 329)  routing T_5_20.sp4_h_l_15 <X> T_5_20.lc_trk_g2_2
 (24 9)  (258 329)  (258 329)  routing T_5_20.sp4_h_l_15 <X> T_5_20.lc_trk_g2_2
 (25 9)  (259 329)  (259 329)  routing T_5_20.sp4_h_l_15 <X> T_5_20.lc_trk_g2_2
 (26 14)  (260 334)  (260 334)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (263 334)  (263 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 334)  (264 334)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 334)  (266 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 334)  (268 334)  routing T_5_20.lc_trk_g1_1 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (274 334)  (274 334)  LC_7 Logic Functioning bit
 (42 14)  (276 334)  (276 334)  LC_7 Logic Functioning bit
 (45 14)  (279 334)  (279 334)  LC_7 Logic Functioning bit
 (46 14)  (280 334)  (280 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (10 15)  (244 335)  (244 335)  routing T_5_20.sp4_h_l_40 <X> T_5_20.sp4_v_t_47
 (17 15)  (251 335)  (251 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (261 335)  (261 335)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 335)  (262 335)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 335)  (263 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 335)  (264 335)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (37 15)  (271 335)  (271 335)  LC_7 Logic Functioning bit
 (39 15)  (273 335)  (273 335)  LC_7 Logic Functioning bit
 (40 15)  (274 335)  (274 335)  LC_7 Logic Functioning bit
 (42 15)  (276 335)  (276 335)  LC_7 Logic Functioning bit
 (46 15)  (280 335)  (280 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (282 335)  (282 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_20

 (27 0)  (315 320)  (315 320)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 320)  (316 320)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 320)  (317 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 320)  (320 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (324 320)  (324 320)  LC_0 Logic Functioning bit
 (39 0)  (327 320)  (327 320)  LC_0 Logic Functioning bit
 (41 0)  (329 320)  (329 320)  LC_0 Logic Functioning bit
 (42 0)  (330 320)  (330 320)  LC_0 Logic Functioning bit
 (44 0)  (332 320)  (332 320)  LC_0 Logic Functioning bit
 (45 0)  (333 320)  (333 320)  LC_0 Logic Functioning bit
 (8 1)  (296 321)  (296 321)  routing T_6_20.sp4_h_r_1 <X> T_6_20.sp4_v_b_1
 (22 1)  (310 321)  (310 321)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (312 321)  (312 321)  routing T_6_20.top_op_2 <X> T_6_20.lc_trk_g0_2
 (25 1)  (313 321)  (313 321)  routing T_6_20.top_op_2 <X> T_6_20.lc_trk_g0_2
 (36 1)  (324 321)  (324 321)  LC_0 Logic Functioning bit
 (39 1)  (327 321)  (327 321)  LC_0 Logic Functioning bit
 (41 1)  (329 321)  (329 321)  LC_0 Logic Functioning bit
 (42 1)  (330 321)  (330 321)  LC_0 Logic Functioning bit
 (50 1)  (338 321)  (338 321)  Carry_In_Mux bit 

 (0 2)  (288 322)  (288 322)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (1 2)  (289 322)  (289 322)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (2 2)  (290 322)  (290 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (315 322)  (315 322)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 322)  (316 322)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 322)  (317 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 322)  (320 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (324 322)  (324 322)  LC_1 Logic Functioning bit
 (39 2)  (327 322)  (327 322)  LC_1 Logic Functioning bit
 (41 2)  (329 322)  (329 322)  LC_1 Logic Functioning bit
 (42 2)  (330 322)  (330 322)  LC_1 Logic Functioning bit
 (44 2)  (332 322)  (332 322)  LC_1 Logic Functioning bit
 (45 2)  (333 322)  (333 322)  LC_1 Logic Functioning bit
 (8 3)  (296 323)  (296 323)  routing T_6_20.sp4_h_r_1 <X> T_6_20.sp4_v_t_36
 (9 3)  (297 323)  (297 323)  routing T_6_20.sp4_h_r_1 <X> T_6_20.sp4_v_t_36
 (36 3)  (324 323)  (324 323)  LC_1 Logic Functioning bit
 (39 3)  (327 323)  (327 323)  LC_1 Logic Functioning bit
 (41 3)  (329 323)  (329 323)  LC_1 Logic Functioning bit
 (42 3)  (330 323)  (330 323)  LC_1 Logic Functioning bit
 (1 4)  (289 324)  (289 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (309 324)  (309 324)  routing T_6_20.wire_logic_cluster/lc_3/out <X> T_6_20.lc_trk_g1_3
 (22 4)  (310 324)  (310 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 324)  (313 324)  routing T_6_20.wire_logic_cluster/lc_2/out <X> T_6_20.lc_trk_g1_2
 (27 4)  (315 324)  (315 324)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 324)  (317 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (324 324)  (324 324)  LC_2 Logic Functioning bit
 (39 4)  (327 324)  (327 324)  LC_2 Logic Functioning bit
 (41 4)  (329 324)  (329 324)  LC_2 Logic Functioning bit
 (42 4)  (330 324)  (330 324)  LC_2 Logic Functioning bit
 (44 4)  (332 324)  (332 324)  LC_2 Logic Functioning bit
 (45 4)  (333 324)  (333 324)  LC_2 Logic Functioning bit
 (1 5)  (289 325)  (289 325)  routing T_6_20.lc_trk_g0_2 <X> T_6_20.wire_logic_cluster/lc_7/cen
 (22 5)  (310 325)  (310 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (318 325)  (318 325)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 325)  (324 325)  LC_2 Logic Functioning bit
 (39 5)  (327 325)  (327 325)  LC_2 Logic Functioning bit
 (41 5)  (329 325)  (329 325)  LC_2 Logic Functioning bit
 (42 5)  (330 325)  (330 325)  LC_2 Logic Functioning bit
 (17 6)  (305 326)  (305 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 326)  (306 326)  routing T_6_20.wire_logic_cluster/lc_5/out <X> T_6_20.lc_trk_g1_5
 (21 6)  (309 326)  (309 326)  routing T_6_20.wire_logic_cluster/lc_7/out <X> T_6_20.lc_trk_g1_7
 (22 6)  (310 326)  (310 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 326)  (313 326)  routing T_6_20.wire_logic_cluster/lc_6/out <X> T_6_20.lc_trk_g1_6
 (27 6)  (315 326)  (315 326)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 326)  (317 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 326)  (320 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (324 326)  (324 326)  LC_3 Logic Functioning bit
 (39 6)  (327 326)  (327 326)  LC_3 Logic Functioning bit
 (41 6)  (329 326)  (329 326)  LC_3 Logic Functioning bit
 (42 6)  (330 326)  (330 326)  LC_3 Logic Functioning bit
 (44 6)  (332 326)  (332 326)  LC_3 Logic Functioning bit
 (45 6)  (333 326)  (333 326)  LC_3 Logic Functioning bit
 (22 7)  (310 327)  (310 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (318 327)  (318 327)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 327)  (324 327)  LC_3 Logic Functioning bit
 (39 7)  (327 327)  (327 327)  LC_3 Logic Functioning bit
 (41 7)  (329 327)  (329 327)  LC_3 Logic Functioning bit
 (42 7)  (330 327)  (330 327)  LC_3 Logic Functioning bit
 (27 8)  (315 328)  (315 328)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 328)  (316 328)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 328)  (317 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 328)  (318 328)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 328)  (320 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (324 328)  (324 328)  LC_4 Logic Functioning bit
 (39 8)  (327 328)  (327 328)  LC_4 Logic Functioning bit
 (41 8)  (329 328)  (329 328)  LC_4 Logic Functioning bit
 (42 8)  (330 328)  (330 328)  LC_4 Logic Functioning bit
 (44 8)  (332 328)  (332 328)  LC_4 Logic Functioning bit
 (45 8)  (333 328)  (333 328)  LC_4 Logic Functioning bit
 (36 9)  (324 329)  (324 329)  LC_4 Logic Functioning bit
 (39 9)  (327 329)  (327 329)  LC_4 Logic Functioning bit
 (41 9)  (329 329)  (329 329)  LC_4 Logic Functioning bit
 (42 9)  (330 329)  (330 329)  LC_4 Logic Functioning bit
 (27 10)  (315 330)  (315 330)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 330)  (317 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 330)  (318 330)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 330)  (320 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (324 330)  (324 330)  LC_5 Logic Functioning bit
 (39 10)  (327 330)  (327 330)  LC_5 Logic Functioning bit
 (41 10)  (329 330)  (329 330)  LC_5 Logic Functioning bit
 (42 10)  (330 330)  (330 330)  LC_5 Logic Functioning bit
 (44 10)  (332 330)  (332 330)  LC_5 Logic Functioning bit
 (45 10)  (333 330)  (333 330)  LC_5 Logic Functioning bit
 (36 11)  (324 331)  (324 331)  LC_5 Logic Functioning bit
 (39 11)  (327 331)  (327 331)  LC_5 Logic Functioning bit
 (41 11)  (329 331)  (329 331)  LC_5 Logic Functioning bit
 (42 11)  (330 331)  (330 331)  LC_5 Logic Functioning bit
 (14 12)  (302 332)  (302 332)  routing T_6_20.wire_logic_cluster/lc_0/out <X> T_6_20.lc_trk_g3_0
 (17 12)  (305 332)  (305 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 332)  (306 332)  routing T_6_20.wire_logic_cluster/lc_1/out <X> T_6_20.lc_trk_g3_1
 (27 12)  (315 332)  (315 332)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 332)  (317 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 332)  (318 332)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 332)  (320 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (324 332)  (324 332)  LC_6 Logic Functioning bit
 (39 12)  (327 332)  (327 332)  LC_6 Logic Functioning bit
 (41 12)  (329 332)  (329 332)  LC_6 Logic Functioning bit
 (42 12)  (330 332)  (330 332)  LC_6 Logic Functioning bit
 (44 12)  (332 332)  (332 332)  LC_6 Logic Functioning bit
 (45 12)  (333 332)  (333 332)  LC_6 Logic Functioning bit
 (17 13)  (305 333)  (305 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (318 333)  (318 333)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (324 333)  (324 333)  LC_6 Logic Functioning bit
 (39 13)  (327 333)  (327 333)  LC_6 Logic Functioning bit
 (41 13)  (329 333)  (329 333)  LC_6 Logic Functioning bit
 (42 13)  (330 333)  (330 333)  LC_6 Logic Functioning bit
 (0 14)  (288 334)  (288 334)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 334)  (289 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (302 334)  (302 334)  routing T_6_20.wire_logic_cluster/lc_4/out <X> T_6_20.lc_trk_g3_4
 (15 14)  (303 334)  (303 334)  routing T_6_20.sp4_h_r_45 <X> T_6_20.lc_trk_g3_5
 (16 14)  (304 334)  (304 334)  routing T_6_20.sp4_h_r_45 <X> T_6_20.lc_trk_g3_5
 (17 14)  (305 334)  (305 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (306 334)  (306 334)  routing T_6_20.sp4_h_r_45 <X> T_6_20.lc_trk_g3_5
 (27 14)  (315 334)  (315 334)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 334)  (317 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 334)  (318 334)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 334)  (320 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (324 334)  (324 334)  LC_7 Logic Functioning bit
 (39 14)  (327 334)  (327 334)  LC_7 Logic Functioning bit
 (41 14)  (329 334)  (329 334)  LC_7 Logic Functioning bit
 (42 14)  (330 334)  (330 334)  LC_7 Logic Functioning bit
 (45 14)  (333 334)  (333 334)  LC_7 Logic Functioning bit
 (0 15)  (288 335)  (288 335)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 335)  (289 335)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (305 335)  (305 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (306 335)  (306 335)  routing T_6_20.sp4_h_r_45 <X> T_6_20.lc_trk_g3_5
 (30 15)  (318 335)  (318 335)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 335)  (324 335)  LC_7 Logic Functioning bit
 (39 15)  (327 335)  (327 335)  LC_7 Logic Functioning bit
 (41 15)  (329 335)  (329 335)  LC_7 Logic Functioning bit
 (42 15)  (330 335)  (330 335)  LC_7 Logic Functioning bit


LogicTile_7_20

 (15 0)  (357 320)  (357 320)  routing T_7_20.sp4_h_r_9 <X> T_7_20.lc_trk_g0_1
 (16 0)  (358 320)  (358 320)  routing T_7_20.sp4_h_r_9 <X> T_7_20.lc_trk_g0_1
 (17 0)  (359 320)  (359 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (360 320)  (360 320)  routing T_7_20.sp4_h_r_9 <X> T_7_20.lc_trk_g0_1
 (21 0)  (363 320)  (363 320)  routing T_7_20.lft_op_3 <X> T_7_20.lc_trk_g0_3
 (22 0)  (364 320)  (364 320)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (366 320)  (366 320)  routing T_7_20.lft_op_3 <X> T_7_20.lc_trk_g0_3
 (25 0)  (367 320)  (367 320)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g0_2
 (28 0)  (370 320)  (370 320)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 320)  (371 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 320)  (373 320)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 320)  (374 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 320)  (375 320)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 320)  (376 320)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 320)  (378 320)  LC_0 Logic Functioning bit
 (37 0)  (379 320)  (379 320)  LC_0 Logic Functioning bit
 (38 0)  (380 320)  (380 320)  LC_0 Logic Functioning bit
 (39 0)  (381 320)  (381 320)  LC_0 Logic Functioning bit
 (40 0)  (382 320)  (382 320)  LC_0 Logic Functioning bit
 (42 0)  (384 320)  (384 320)  LC_0 Logic Functioning bit
 (22 1)  (364 321)  (364 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (365 321)  (365 321)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g0_2
 (24 1)  (366 321)  (366 321)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g0_2
 (25 1)  (367 321)  (367 321)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g0_2
 (26 1)  (368 321)  (368 321)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 321)  (369 321)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 321)  (371 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 321)  (373 321)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 321)  (378 321)  LC_0 Logic Functioning bit
 (37 1)  (379 321)  (379 321)  LC_0 Logic Functioning bit
 (38 1)  (380 321)  (380 321)  LC_0 Logic Functioning bit
 (39 1)  (381 321)  (381 321)  LC_0 Logic Functioning bit
 (40 1)  (382 321)  (382 321)  LC_0 Logic Functioning bit
 (41 1)  (383 321)  (383 321)  LC_0 Logic Functioning bit
 (42 1)  (384 321)  (384 321)  LC_0 Logic Functioning bit
 (43 1)  (385 321)  (385 321)  LC_0 Logic Functioning bit
 (0 2)  (342 322)  (342 322)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (1 2)  (343 322)  (343 322)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (354 322)  (354 322)  routing T_7_20.sp4_v_t_45 <X> T_7_20.sp4_h_l_39
 (14 2)  (356 322)  (356 322)  routing T_7_20.lft_op_4 <X> T_7_20.lc_trk_g0_4
 (21 2)  (363 322)  (363 322)  routing T_7_20.lft_op_7 <X> T_7_20.lc_trk_g0_7
 (22 2)  (364 322)  (364 322)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (366 322)  (366 322)  routing T_7_20.lft_op_7 <X> T_7_20.lc_trk_g0_7
 (25 2)  (367 322)  (367 322)  routing T_7_20.lft_op_6 <X> T_7_20.lc_trk_g0_6
 (28 2)  (370 322)  (370 322)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 322)  (371 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 322)  (374 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 322)  (375 322)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 322)  (376 322)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 322)  (378 322)  LC_1 Logic Functioning bit
 (37 2)  (379 322)  (379 322)  LC_1 Logic Functioning bit
 (39 2)  (381 322)  (381 322)  LC_1 Logic Functioning bit
 (40 2)  (382 322)  (382 322)  LC_1 Logic Functioning bit
 (42 2)  (384 322)  (384 322)  LC_1 Logic Functioning bit
 (43 2)  (385 322)  (385 322)  LC_1 Logic Functioning bit
 (46 2)  (388 322)  (388 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (392 322)  (392 322)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (353 323)  (353 323)  routing T_7_20.sp4_v_t_45 <X> T_7_20.sp4_h_l_39
 (13 3)  (355 323)  (355 323)  routing T_7_20.sp4_v_t_45 <X> T_7_20.sp4_h_l_39
 (15 3)  (357 323)  (357 323)  routing T_7_20.lft_op_4 <X> T_7_20.lc_trk_g0_4
 (17 3)  (359 323)  (359 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (364 323)  (364 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (366 323)  (366 323)  routing T_7_20.lft_op_6 <X> T_7_20.lc_trk_g0_6
 (29 3)  (371 323)  (371 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 323)  (372 323)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (378 323)  (378 323)  LC_1 Logic Functioning bit
 (37 3)  (379 323)  (379 323)  LC_1 Logic Functioning bit
 (38 3)  (380 323)  (380 323)  LC_1 Logic Functioning bit
 (41 3)  (383 323)  (383 323)  LC_1 Logic Functioning bit
 (43 3)  (385 323)  (385 323)  LC_1 Logic Functioning bit
 (1 4)  (343 324)  (343 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (356 324)  (356 324)  routing T_7_20.lft_op_0 <X> T_7_20.lc_trk_g1_0
 (15 4)  (357 324)  (357 324)  routing T_7_20.lft_op_1 <X> T_7_20.lc_trk_g1_1
 (17 4)  (359 324)  (359 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (360 324)  (360 324)  routing T_7_20.lft_op_1 <X> T_7_20.lc_trk_g1_1
 (21 4)  (363 324)  (363 324)  routing T_7_20.sp4_h_r_11 <X> T_7_20.lc_trk_g1_3
 (22 4)  (364 324)  (364 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (365 324)  (365 324)  routing T_7_20.sp4_h_r_11 <X> T_7_20.lc_trk_g1_3
 (24 4)  (366 324)  (366 324)  routing T_7_20.sp4_h_r_11 <X> T_7_20.lc_trk_g1_3
 (25 4)  (367 324)  (367 324)  routing T_7_20.lft_op_2 <X> T_7_20.lc_trk_g1_2
 (26 4)  (368 324)  (368 324)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (31 4)  (373 324)  (373 324)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 324)  (374 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 324)  (375 324)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 324)  (376 324)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 324)  (378 324)  LC_2 Logic Functioning bit
 (37 4)  (379 324)  (379 324)  LC_2 Logic Functioning bit
 (38 4)  (380 324)  (380 324)  LC_2 Logic Functioning bit
 (39 4)  (381 324)  (381 324)  LC_2 Logic Functioning bit
 (40 4)  (382 324)  (382 324)  LC_2 Logic Functioning bit
 (42 4)  (384 324)  (384 324)  LC_2 Logic Functioning bit
 (1 5)  (343 325)  (343 325)  routing T_7_20.lc_trk_g0_2 <X> T_7_20.wire_logic_cluster/lc_7/cen
 (15 5)  (357 325)  (357 325)  routing T_7_20.lft_op_0 <X> T_7_20.lc_trk_g1_0
 (17 5)  (359 325)  (359 325)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (364 325)  (364 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (366 325)  (366 325)  routing T_7_20.lft_op_2 <X> T_7_20.lc_trk_g1_2
 (26 5)  (368 325)  (368 325)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 325)  (369 325)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 325)  (371 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 325)  (373 325)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 325)  (378 325)  LC_2 Logic Functioning bit
 (37 5)  (379 325)  (379 325)  LC_2 Logic Functioning bit
 (38 5)  (380 325)  (380 325)  LC_2 Logic Functioning bit
 (39 5)  (381 325)  (381 325)  LC_2 Logic Functioning bit
 (41 5)  (383 325)  (383 325)  LC_2 Logic Functioning bit
 (43 5)  (385 325)  (385 325)  LC_2 Logic Functioning bit
 (15 6)  (357 326)  (357 326)  routing T_7_20.lft_op_5 <X> T_7_20.lc_trk_g1_5
 (17 6)  (359 326)  (359 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (360 326)  (360 326)  routing T_7_20.lft_op_5 <X> T_7_20.lc_trk_g1_5
 (22 6)  (364 326)  (364 326)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (365 326)  (365 326)  routing T_7_20.sp12_h_r_23 <X> T_7_20.lc_trk_g1_7
 (27 6)  (369 326)  (369 326)  routing T_7_20.lc_trk_g1_1 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 326)  (371 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 326)  (373 326)  routing T_7_20.lc_trk_g0_4 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 326)  (374 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (378 326)  (378 326)  LC_3 Logic Functioning bit
 (37 6)  (379 326)  (379 326)  LC_3 Logic Functioning bit
 (38 6)  (380 326)  (380 326)  LC_3 Logic Functioning bit
 (39 6)  (381 326)  (381 326)  LC_3 Logic Functioning bit
 (41 6)  (383 326)  (383 326)  LC_3 Logic Functioning bit
 (42 6)  (384 326)  (384 326)  LC_3 Logic Functioning bit
 (43 6)  (385 326)  (385 326)  LC_3 Logic Functioning bit
 (21 7)  (363 327)  (363 327)  routing T_7_20.sp12_h_r_23 <X> T_7_20.lc_trk_g1_7
 (26 7)  (368 327)  (368 327)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 327)  (369 327)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 327)  (371 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (374 327)  (374 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (377 327)  (377 327)  routing T_7_20.lc_trk_g0_3 <X> T_7_20.input_2_3
 (36 7)  (378 327)  (378 327)  LC_3 Logic Functioning bit
 (37 7)  (379 327)  (379 327)  LC_3 Logic Functioning bit
 (38 7)  (380 327)  (380 327)  LC_3 Logic Functioning bit
 (39 7)  (381 327)  (381 327)  LC_3 Logic Functioning bit
 (40 7)  (382 327)  (382 327)  LC_3 Logic Functioning bit
 (41 7)  (383 327)  (383 327)  LC_3 Logic Functioning bit
 (42 7)  (384 327)  (384 327)  LC_3 Logic Functioning bit
 (43 7)  (385 327)  (385 327)  LC_3 Logic Functioning bit
 (16 8)  (358 328)  (358 328)  routing T_7_20.sp4_v_b_33 <X> T_7_20.lc_trk_g2_1
 (17 8)  (359 328)  (359 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (360 328)  (360 328)  routing T_7_20.sp4_v_b_33 <X> T_7_20.lc_trk_g2_1
 (25 8)  (367 328)  (367 328)  routing T_7_20.wire_logic_cluster/lc_2/out <X> T_7_20.lc_trk_g2_2
 (26 8)  (368 328)  (368 328)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 328)  (369 328)  routing T_7_20.lc_trk_g1_0 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 328)  (371 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 328)  (373 328)  routing T_7_20.lc_trk_g0_7 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (378 328)  (378 328)  LC_4 Logic Functioning bit
 (37 8)  (379 328)  (379 328)  LC_4 Logic Functioning bit
 (38 8)  (380 328)  (380 328)  LC_4 Logic Functioning bit
 (39 8)  (381 328)  (381 328)  LC_4 Logic Functioning bit
 (41 8)  (383 328)  (383 328)  LC_4 Logic Functioning bit
 (42 8)  (384 328)  (384 328)  LC_4 Logic Functioning bit
 (43 8)  (385 328)  (385 328)  LC_4 Logic Functioning bit
 (50 8)  (392 328)  (392 328)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (354 329)  (354 329)  routing T_7_20.sp4_h_r_8 <X> T_7_20.sp4_v_b_8
 (18 9)  (360 329)  (360 329)  routing T_7_20.sp4_v_b_33 <X> T_7_20.lc_trk_g2_1
 (22 9)  (364 329)  (364 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (368 329)  (368 329)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 329)  (371 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 329)  (373 329)  routing T_7_20.lc_trk_g0_7 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 329)  (378 329)  LC_4 Logic Functioning bit
 (37 9)  (379 329)  (379 329)  LC_4 Logic Functioning bit
 (38 9)  (380 329)  (380 329)  LC_4 Logic Functioning bit
 (39 9)  (381 329)  (381 329)  LC_4 Logic Functioning bit
 (40 9)  (382 329)  (382 329)  LC_4 Logic Functioning bit
 (41 9)  (383 329)  (383 329)  LC_4 Logic Functioning bit
 (42 9)  (384 329)  (384 329)  LC_4 Logic Functioning bit
 (43 9)  (385 329)  (385 329)  LC_4 Logic Functioning bit
 (12 10)  (354 330)  (354 330)  routing T_7_20.sp4_v_t_39 <X> T_7_20.sp4_h_l_45
 (25 10)  (367 330)  (367 330)  routing T_7_20.sp4_h_r_38 <X> T_7_20.lc_trk_g2_6
 (26 10)  (368 330)  (368 330)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 330)  (370 330)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 330)  (371 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 330)  (372 330)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 330)  (373 330)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 330)  (374 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 330)  (376 330)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (380 330)  (380 330)  LC_5 Logic Functioning bit
 (50 10)  (392 330)  (392 330)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (353 331)  (353 331)  routing T_7_20.sp4_v_t_39 <X> T_7_20.sp4_h_l_45
 (13 11)  (355 331)  (355 331)  routing T_7_20.sp4_v_t_39 <X> T_7_20.sp4_h_l_45
 (22 11)  (364 331)  (364 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (365 331)  (365 331)  routing T_7_20.sp4_h_r_38 <X> T_7_20.lc_trk_g2_6
 (24 11)  (366 331)  (366 331)  routing T_7_20.sp4_h_r_38 <X> T_7_20.lc_trk_g2_6
 (26 11)  (368 331)  (368 331)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 331)  (369 331)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 331)  (370 331)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 331)  (371 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 331)  (372 331)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (5 12)  (347 332)  (347 332)  routing T_7_20.sp4_h_l_43 <X> T_7_20.sp4_h_r_9
 (16 12)  (358 332)  (358 332)  routing T_7_20.sp4_v_b_33 <X> T_7_20.lc_trk_g3_1
 (17 12)  (359 332)  (359 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (360 332)  (360 332)  routing T_7_20.sp4_v_b_33 <X> T_7_20.lc_trk_g3_1
 (29 12)  (371 332)  (371 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 332)  (373 332)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 332)  (374 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 332)  (375 332)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 332)  (376 332)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (379 332)  (379 332)  LC_6 Logic Functioning bit
 (42 12)  (384 332)  (384 332)  LC_6 Logic Functioning bit
 (45 12)  (387 332)  (387 332)  LC_6 Logic Functioning bit
 (50 12)  (392 332)  (392 332)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (394 332)  (394 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (346 333)  (346 333)  routing T_7_20.sp4_h_l_43 <X> T_7_20.sp4_h_r_9
 (18 13)  (360 333)  (360 333)  routing T_7_20.sp4_v_b_33 <X> T_7_20.lc_trk_g3_1
 (27 13)  (369 333)  (369 333)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 333)  (370 333)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 333)  (371 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 333)  (373 333)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 333)  (378 333)  LC_6 Logic Functioning bit
 (40 13)  (382 333)  (382 333)  LC_6 Logic Functioning bit
 (42 13)  (384 333)  (384 333)  LC_6 Logic Functioning bit
 (43 13)  (385 333)  (385 333)  LC_6 Logic Functioning bit
 (46 13)  (388 333)  (388 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (390 333)  (390 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (395 333)  (395 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (25 14)  (367 334)  (367 334)  routing T_7_20.wire_logic_cluster/lc_6/out <X> T_7_20.lc_trk_g3_6
 (27 14)  (369 334)  (369 334)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 334)  (371 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 334)  (372 334)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 334)  (374 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 334)  (376 334)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 334)  (378 334)  LC_7 Logic Functioning bit
 (38 14)  (380 334)  (380 334)  LC_7 Logic Functioning bit
 (40 14)  (382 334)  (382 334)  LC_7 Logic Functioning bit
 (41 14)  (383 334)  (383 334)  LC_7 Logic Functioning bit
 (5 15)  (347 335)  (347 335)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_t_44
 (22 15)  (364 335)  (364 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (371 335)  (371 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 335)  (372 335)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 335)  (373 335)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 335)  (374 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (375 335)  (375 335)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.input_2_7
 (37 15)  (379 335)  (379 335)  LC_7 Logic Functioning bit
 (41 15)  (383 335)  (383 335)  LC_7 Logic Functioning bit


LogicTile_9_20

 (14 0)  (452 320)  (452 320)  routing T_9_20.sp4_h_r_8 <X> T_9_20.lc_trk_g0_0
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 320)  (468 320)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 320)  (469 320)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 320)  (471 320)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 320)  (472 320)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 320)  (474 320)  LC_0 Logic Functioning bit
 (45 0)  (483 320)  (483 320)  LC_0 Logic Functioning bit
 (52 0)  (490 320)  (490 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (453 321)  (453 321)  routing T_9_20.sp4_h_r_8 <X> T_9_20.lc_trk_g0_0
 (16 1)  (454 321)  (454 321)  routing T_9_20.sp4_h_r_8 <X> T_9_20.lc_trk_g0_0
 (17 1)  (455 321)  (455 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (28 1)  (466 321)  (466 321)  routing T_9_20.lc_trk_g2_0 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 321)  (468 321)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 321)  (470 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (472 321)  (472 321)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.input_2_0
 (35 1)  (473 321)  (473 321)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.input_2_0
 (36 1)  (474 321)  (474 321)  LC_0 Logic Functioning bit
 (37 1)  (475 321)  (475 321)  LC_0 Logic Functioning bit
 (39 1)  (477 321)  (477 321)  LC_0 Logic Functioning bit
 (40 1)  (478 321)  (478 321)  LC_0 Logic Functioning bit
 (42 1)  (480 321)  (480 321)  LC_0 Logic Functioning bit
 (0 2)  (438 322)  (438 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (1 2)  (439 322)  (439 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (459 322)  (459 322)  routing T_9_20.sp4_v_b_15 <X> T_9_20.lc_trk_g0_7
 (22 2)  (460 322)  (460 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (461 322)  (461 322)  routing T_9_20.sp4_v_b_15 <X> T_9_20.lc_trk_g0_7
 (21 3)  (459 323)  (459 323)  routing T_9_20.sp4_v_b_15 <X> T_9_20.lc_trk_g0_7
 (21 4)  (459 324)  (459 324)  routing T_9_20.sp4_v_b_11 <X> T_9_20.lc_trk_g1_3
 (22 4)  (460 324)  (460 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (461 324)  (461 324)  routing T_9_20.sp4_v_b_11 <X> T_9_20.lc_trk_g1_3
 (21 5)  (459 325)  (459 325)  routing T_9_20.sp4_v_b_11 <X> T_9_20.lc_trk_g1_3
 (22 5)  (460 325)  (460 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (461 325)  (461 325)  routing T_9_20.sp4_h_r_2 <X> T_9_20.lc_trk_g1_2
 (24 5)  (462 325)  (462 325)  routing T_9_20.sp4_h_r_2 <X> T_9_20.lc_trk_g1_2
 (25 5)  (463 325)  (463 325)  routing T_9_20.sp4_h_r_2 <X> T_9_20.lc_trk_g1_2
 (14 8)  (452 328)  (452 328)  routing T_9_20.wire_logic_cluster/lc_0/out <X> T_9_20.lc_trk_g2_0
 (16 8)  (454 328)  (454 328)  routing T_9_20.sp12_v_t_6 <X> T_9_20.lc_trk_g2_1
 (17 8)  (455 328)  (455 328)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 8)  (460 328)  (460 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (461 328)  (461 328)  routing T_9_20.sp4_h_r_27 <X> T_9_20.lc_trk_g2_3
 (24 8)  (462 328)  (462 328)  routing T_9_20.sp4_h_r_27 <X> T_9_20.lc_trk_g2_3
 (17 9)  (455 329)  (455 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (459 329)  (459 329)  routing T_9_20.sp4_h_r_27 <X> T_9_20.lc_trk_g2_3
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 330)  (469 330)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 330)  (471 330)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 330)  (474 330)  LC_5 Logic Functioning bit
 (38 10)  (476 330)  (476 330)  LC_5 Logic Functioning bit
 (41 10)  (479 330)  (479 330)  LC_5 Logic Functioning bit
 (42 10)  (480 330)  (480 330)  LC_5 Logic Functioning bit
 (43 10)  (481 330)  (481 330)  LC_5 Logic Functioning bit
 (22 11)  (460 331)  (460 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (461 331)  (461 331)  routing T_9_20.sp4_h_r_30 <X> T_9_20.lc_trk_g2_6
 (24 11)  (462 331)  (462 331)  routing T_9_20.sp4_h_r_30 <X> T_9_20.lc_trk_g2_6
 (25 11)  (463 331)  (463 331)  routing T_9_20.sp4_h_r_30 <X> T_9_20.lc_trk_g2_6
 (26 11)  (464 331)  (464 331)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 331)  (466 331)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 331)  (469 331)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 331)  (470 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (472 331)  (472 331)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.input_2_5
 (35 11)  (473 331)  (473 331)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.input_2_5
 (36 11)  (474 331)  (474 331)  LC_5 Logic Functioning bit
 (38 11)  (476 331)  (476 331)  LC_5 Logic Functioning bit
 (42 11)  (480 331)  (480 331)  LC_5 Logic Functioning bit
 (10 12)  (448 332)  (448 332)  routing T_9_20.sp4_v_t_40 <X> T_9_20.sp4_h_r_10
 (28 12)  (466 332)  (466 332)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 332)  (471 332)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 332)  (472 332)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 332)  (474 332)  LC_6 Logic Functioning bit
 (38 12)  (476 332)  (476 332)  LC_6 Logic Functioning bit
 (42 12)  (480 332)  (480 332)  LC_6 Logic Functioning bit
 (43 12)  (481 332)  (481 332)  LC_6 Logic Functioning bit
 (47 12)  (485 332)  (485 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (488 332)  (488 332)  Cascade bit: LH_LC06_inmux02_5

 (10 13)  (448 333)  (448 333)  routing T_9_20.sp4_h_r_5 <X> T_9_20.sp4_v_b_10
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (31 13)  (469 333)  (469 333)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 333)  (474 333)  LC_6 Logic Functioning bit
 (38 13)  (476 333)  (476 333)  LC_6 Logic Functioning bit
 (42 13)  (480 333)  (480 333)  LC_6 Logic Functioning bit
 (43 13)  (481 333)  (481 333)  LC_6 Logic Functioning bit
 (14 14)  (452 334)  (452 334)  routing T_9_20.sp4_h_r_36 <X> T_9_20.lc_trk_g3_4
 (8 15)  (446 335)  (446 335)  routing T_9_20.sp4_v_b_7 <X> T_9_20.sp4_v_t_47
 (10 15)  (448 335)  (448 335)  routing T_9_20.sp4_v_b_7 <X> T_9_20.sp4_v_t_47
 (15 15)  (453 335)  (453 335)  routing T_9_20.sp4_h_r_36 <X> T_9_20.lc_trk_g3_4
 (16 15)  (454 335)  (454 335)  routing T_9_20.sp4_h_r_36 <X> T_9_20.lc_trk_g3_4
 (17 15)  (455 335)  (455 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_10_20

 (8 0)  (500 320)  (500 320)  routing T_10_20.sp4_h_l_36 <X> T_10_20.sp4_h_r_1
 (14 0)  (506 320)  (506 320)  routing T_10_20.sp4_h_r_8 <X> T_10_20.lc_trk_g0_0
 (25 0)  (517 320)  (517 320)  routing T_10_20.sp4_h_r_10 <X> T_10_20.lc_trk_g0_2
 (26 0)  (518 320)  (518 320)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 320)  (519 320)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 320)  (520 320)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 320)  (522 320)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 320)  (523 320)  routing T_10_20.lc_trk_g0_5 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (527 320)  (527 320)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.input_2_0
 (37 0)  (529 320)  (529 320)  LC_0 Logic Functioning bit
 (42 0)  (534 320)  (534 320)  LC_0 Logic Functioning bit
 (45 0)  (537 320)  (537 320)  LC_0 Logic Functioning bit
 (8 1)  (500 321)  (500 321)  routing T_10_20.sp4_h_l_36 <X> T_10_20.sp4_v_b_1
 (9 1)  (501 321)  (501 321)  routing T_10_20.sp4_h_l_36 <X> T_10_20.sp4_v_b_1
 (12 1)  (504 321)  (504 321)  routing T_10_20.sp4_h_r_2 <X> T_10_20.sp4_v_b_2
 (15 1)  (507 321)  (507 321)  routing T_10_20.sp4_h_r_8 <X> T_10_20.lc_trk_g0_0
 (16 1)  (508 321)  (508 321)  routing T_10_20.sp4_h_r_8 <X> T_10_20.lc_trk_g0_0
 (17 1)  (509 321)  (509 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (514 321)  (514 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (515 321)  (515 321)  routing T_10_20.sp4_h_r_10 <X> T_10_20.lc_trk_g0_2
 (24 1)  (516 321)  (516 321)  routing T_10_20.sp4_h_r_10 <X> T_10_20.lc_trk_g0_2
 (27 1)  (519 321)  (519 321)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 321)  (524 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (527 321)  (527 321)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.input_2_0
 (36 1)  (528 321)  (528 321)  LC_0 Logic Functioning bit
 (37 1)  (529 321)  (529 321)  LC_0 Logic Functioning bit
 (38 1)  (530 321)  (530 321)  LC_0 Logic Functioning bit
 (42 1)  (534 321)  (534 321)  LC_0 Logic Functioning bit
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (507 322)  (507 322)  routing T_10_20.bot_op_5 <X> T_10_20.lc_trk_g0_5
 (17 2)  (509 322)  (509 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (514 322)  (514 322)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (515 322)  (515 322)  routing T_10_20.sp12_h_r_23 <X> T_10_20.lc_trk_g0_7
 (25 2)  (517 322)  (517 322)  routing T_10_20.sp4_h_r_14 <X> T_10_20.lc_trk_g0_6
 (26 2)  (518 322)  (518 322)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 322)  (522 322)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 322)  (525 322)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 322)  (526 322)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 322)  (529 322)  LC_1 Logic Functioning bit
 (39 2)  (531 322)  (531 322)  LC_1 Logic Functioning bit
 (45 2)  (537 322)  (537 322)  LC_1 Logic Functioning bit
 (21 3)  (513 323)  (513 323)  routing T_10_20.sp12_h_r_23 <X> T_10_20.lc_trk_g0_7
 (22 3)  (514 323)  (514 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (515 323)  (515 323)  routing T_10_20.sp4_h_r_14 <X> T_10_20.lc_trk_g0_6
 (24 3)  (516 323)  (516 323)  routing T_10_20.sp4_h_r_14 <X> T_10_20.lc_trk_g0_6
 (27 3)  (519 323)  (519 323)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 323)  (520 323)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 323)  (524 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (525 323)  (525 323)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.input_2_1
 (34 3)  (526 323)  (526 323)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.input_2_1
 (36 3)  (528 323)  (528 323)  LC_1 Logic Functioning bit
 (37 3)  (529 323)  (529 323)  LC_1 Logic Functioning bit
 (38 3)  (530 323)  (530 323)  LC_1 Logic Functioning bit
 (42 3)  (534 323)  (534 323)  LC_1 Logic Functioning bit
 (0 4)  (492 324)  (492 324)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_7/cen
 (1 4)  (493 324)  (493 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (495 324)  (495 324)  routing T_10_20.sp12_v_b_0 <X> T_10_20.sp12_h_r_0
 (9 4)  (501 324)  (501 324)  routing T_10_20.sp4_h_l_36 <X> T_10_20.sp4_h_r_4
 (10 4)  (502 324)  (502 324)  routing T_10_20.sp4_h_l_36 <X> T_10_20.sp4_h_r_4
 (14 4)  (506 324)  (506 324)  routing T_10_20.sp4_v_b_0 <X> T_10_20.lc_trk_g1_0
 (17 4)  (509 324)  (509 324)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (510 324)  (510 324)  routing T_10_20.wire_logic_cluster/lc_1/out <X> T_10_20.lc_trk_g1_1
 (21 4)  (513 324)  (513 324)  routing T_10_20.wire_logic_cluster/lc_3/out <X> T_10_20.lc_trk_g1_3
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (518 324)  (518 324)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 324)  (519 324)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 324)  (520 324)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 324)  (522 324)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 324)  (523 324)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 324)  (525 324)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 324)  (529 324)  LC_2 Logic Functioning bit
 (39 4)  (531 324)  (531 324)  LC_2 Logic Functioning bit
 (45 4)  (537 324)  (537 324)  LC_2 Logic Functioning bit
 (0 5)  (492 325)  (492 325)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_7/cen
 (1 5)  (493 325)  (493 325)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_7/cen
 (3 5)  (495 325)  (495 325)  routing T_10_20.sp12_v_b_0 <X> T_10_20.sp12_h_r_0
 (16 5)  (508 325)  (508 325)  routing T_10_20.sp4_v_b_0 <X> T_10_20.lc_trk_g1_0
 (17 5)  (509 325)  (509 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (27 5)  (519 325)  (519 325)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 325)  (523 325)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 325)  (524 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (526 325)  (526 325)  routing T_10_20.lc_trk_g1_1 <X> T_10_20.input_2_2
 (36 5)  (528 325)  (528 325)  LC_2 Logic Functioning bit
 (37 5)  (529 325)  (529 325)  LC_2 Logic Functioning bit
 (39 5)  (531 325)  (531 325)  LC_2 Logic Functioning bit
 (43 5)  (535 325)  (535 325)  LC_2 Logic Functioning bit
 (14 6)  (506 326)  (506 326)  routing T_10_20.wire_logic_cluster/lc_4/out <X> T_10_20.lc_trk_g1_4
 (16 6)  (508 326)  (508 326)  routing T_10_20.sp4_v_b_5 <X> T_10_20.lc_trk_g1_5
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (510 326)  (510 326)  routing T_10_20.sp4_v_b_5 <X> T_10_20.lc_trk_g1_5
 (22 6)  (514 326)  (514 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (518 326)  (518 326)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 326)  (519 326)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 326)  (522 326)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (529 326)  (529 326)  LC_3 Logic Functioning bit
 (39 6)  (531 326)  (531 326)  LC_3 Logic Functioning bit
 (45 6)  (537 326)  (537 326)  LC_3 Logic Functioning bit
 (17 7)  (509 327)  (509 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (519 327)  (519 327)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 327)  (520 327)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 327)  (523 327)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 327)  (524 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (525 327)  (525 327)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.input_2_3
 (34 7)  (526 327)  (526 327)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.input_2_3
 (35 7)  (527 327)  (527 327)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.input_2_3
 (36 7)  (528 327)  (528 327)  LC_3 Logic Functioning bit
 (37 7)  (529 327)  (529 327)  LC_3 Logic Functioning bit
 (38 7)  (530 327)  (530 327)  LC_3 Logic Functioning bit
 (42 7)  (534 327)  (534 327)  LC_3 Logic Functioning bit
 (5 8)  (497 328)  (497 328)  routing T_10_20.sp4_v_t_43 <X> T_10_20.sp4_h_r_6
 (26 8)  (518 328)  (518 328)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 328)  (519 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 328)  (520 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 328)  (522 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 328)  (523 328)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (529 328)  (529 328)  LC_4 Logic Functioning bit
 (39 8)  (531 328)  (531 328)  LC_4 Logic Functioning bit
 (45 8)  (537 328)  (537 328)  LC_4 Logic Functioning bit
 (8 9)  (500 329)  (500 329)  routing T_10_20.sp4_h_l_36 <X> T_10_20.sp4_v_b_7
 (9 9)  (501 329)  (501 329)  routing T_10_20.sp4_h_l_36 <X> T_10_20.sp4_v_b_7
 (10 9)  (502 329)  (502 329)  routing T_10_20.sp4_h_l_36 <X> T_10_20.sp4_v_b_7
 (27 9)  (519 329)  (519 329)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 329)  (523 329)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 329)  (524 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (526 329)  (526 329)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.input_2_4
 (35 9)  (527 329)  (527 329)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.input_2_4
 (36 9)  (528 329)  (528 329)  LC_4 Logic Functioning bit
 (37 9)  (529 329)  (529 329)  LC_4 Logic Functioning bit
 (39 9)  (531 329)  (531 329)  LC_4 Logic Functioning bit
 (43 9)  (535 329)  (535 329)  LC_4 Logic Functioning bit
 (6 10)  (498 330)  (498 330)  routing T_10_20.sp4_h_l_36 <X> T_10_20.sp4_v_t_43
 (14 10)  (506 330)  (506 330)  routing T_10_20.rgt_op_4 <X> T_10_20.lc_trk_g2_4
 (21 10)  (513 330)  (513 330)  routing T_10_20.rgt_op_7 <X> T_10_20.lc_trk_g2_7
 (22 10)  (514 330)  (514 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (516 330)  (516 330)  routing T_10_20.rgt_op_7 <X> T_10_20.lc_trk_g2_7
 (26 10)  (518 330)  (518 330)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 330)  (523 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 330)  (526 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 330)  (527 330)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.input_2_5
 (43 10)  (535 330)  (535 330)  LC_5 Logic Functioning bit
 (45 10)  (537 330)  (537 330)  LC_5 Logic Functioning bit
 (15 11)  (507 331)  (507 331)  routing T_10_20.rgt_op_4 <X> T_10_20.lc_trk_g2_4
 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (519 331)  (519 331)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 331)  (520 331)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 331)  (521 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 331)  (524 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (526 331)  (526 331)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.input_2_5
 (36 11)  (528 331)  (528 331)  LC_5 Logic Functioning bit
 (38 11)  (530 331)  (530 331)  LC_5 Logic Functioning bit
 (41 11)  (533 331)  (533 331)  LC_5 Logic Functioning bit
 (42 11)  (534 331)  (534 331)  LC_5 Logic Functioning bit
 (43 11)  (535 331)  (535 331)  LC_5 Logic Functioning bit
 (14 12)  (506 332)  (506 332)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g3_0
 (15 12)  (507 332)  (507 332)  routing T_10_20.sp4_h_r_25 <X> T_10_20.lc_trk_g3_1
 (16 12)  (508 332)  (508 332)  routing T_10_20.sp4_h_r_25 <X> T_10_20.lc_trk_g3_1
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (514 332)  (514 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (517 332)  (517 332)  routing T_10_20.wire_logic_cluster/lc_2/out <X> T_10_20.lc_trk_g3_2
 (26 12)  (518 332)  (518 332)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 332)  (523 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 332)  (525 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 332)  (526 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 332)  (527 332)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.input_2_6
 (37 12)  (529 332)  (529 332)  LC_6 Logic Functioning bit
 (41 12)  (533 332)  (533 332)  LC_6 Logic Functioning bit
 (43 12)  (535 332)  (535 332)  LC_6 Logic Functioning bit
 (45 12)  (537 332)  (537 332)  LC_6 Logic Functioning bit
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (510 333)  (510 333)  routing T_10_20.sp4_h_r_25 <X> T_10_20.lc_trk_g3_1
 (21 13)  (513 333)  (513 333)  routing T_10_20.sp4_r_v_b_43 <X> T_10_20.lc_trk_g3_3
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 333)  (518 333)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 333)  (519 333)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 333)  (524 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (525 333)  (525 333)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.input_2_6
 (34 13)  (526 333)  (526 333)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.input_2_6
 (37 13)  (529 333)  (529 333)  LC_6 Logic Functioning bit
 (40 13)  (532 333)  (532 333)  LC_6 Logic Functioning bit
 (42 13)  (534 333)  (534 333)  LC_6 Logic Functioning bit
 (3 14)  (495 334)  (495 334)  routing T_10_20.sp12_v_b_1 <X> T_10_20.sp12_v_t_22
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (510 334)  (510 334)  routing T_10_20.wire_logic_cluster/lc_5/out <X> T_10_20.lc_trk_g3_5
 (25 14)  (517 334)  (517 334)  routing T_10_20.wire_logic_cluster/lc_6/out <X> T_10_20.lc_trk_g3_6
 (26 14)  (518 334)  (518 334)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 334)  (519 334)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 334)  (522 334)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 334)  (523 334)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 334)  (525 334)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 334)  (527 334)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.input_2_7
 (37 14)  (529 334)  (529 334)  LC_7 Logic Functioning bit
 (39 14)  (531 334)  (531 334)  LC_7 Logic Functioning bit
 (45 14)  (537 334)  (537 334)  LC_7 Logic Functioning bit
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (514 335)  (514 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (519 335)  (519 335)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 335)  (520 335)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 335)  (521 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 335)  (524 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (525 335)  (525 335)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.input_2_7
 (34 15)  (526 335)  (526 335)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.input_2_7
 (35 15)  (527 335)  (527 335)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.input_2_7
 (36 15)  (528 335)  (528 335)  LC_7 Logic Functioning bit
 (37 15)  (529 335)  (529 335)  LC_7 Logic Functioning bit
 (38 15)  (530 335)  (530 335)  LC_7 Logic Functioning bit
 (42 15)  (534 335)  (534 335)  LC_7 Logic Functioning bit


LogicTile_11_20

 (5 0)  (551 320)  (551 320)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_h_r_0
 (12 0)  (558 320)  (558 320)  routing T_11_20.sp4_v_t_39 <X> T_11_20.sp4_h_r_2
 (17 0)  (563 320)  (563 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (572 320)  (572 320)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 320)  (574 320)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 320)  (576 320)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 320)  (577 320)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 320)  (580 320)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 320)  (582 320)  LC_0 Logic Functioning bit
 (41 0)  (587 320)  (587 320)  LC_0 Logic Functioning bit
 (43 0)  (589 320)  (589 320)  LC_0 Logic Functioning bit
 (4 1)  (550 321)  (550 321)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_h_r_0
 (18 1)  (564 321)  (564 321)  routing T_11_20.sp4_r_v_b_34 <X> T_11_20.lc_trk_g0_1
 (22 1)  (568 321)  (568 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 321)  (569 321)  routing T_11_20.sp4_v_b_18 <X> T_11_20.lc_trk_g0_2
 (24 1)  (570 321)  (570 321)  routing T_11_20.sp4_v_b_18 <X> T_11_20.lc_trk_g0_2
 (26 1)  (572 321)  (572 321)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 321)  (577 321)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (580 321)  (580 321)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.input_2_0
 (35 1)  (581 321)  (581 321)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.input_2_0
 (36 1)  (582 321)  (582 321)  LC_0 Logic Functioning bit
 (37 1)  (583 321)  (583 321)  LC_0 Logic Functioning bit
 (38 1)  (584 321)  (584 321)  LC_0 Logic Functioning bit
 (40 1)  (586 321)  (586 321)  LC_0 Logic Functioning bit
 (42 1)  (588 321)  (588 321)  LC_0 Logic Functioning bit
 (47 1)  (593 321)  (593 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (547 322)  (547 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (549 322)  (549 322)  routing T_11_20.sp12_h_r_0 <X> T_11_20.sp12_h_l_23
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (564 322)  (564 322)  routing T_11_20.wire_logic_cluster/lc_5/out <X> T_11_20.lc_trk_g0_5
 (27 2)  (573 322)  (573 322)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 322)  (579 322)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 322)  (582 322)  LC_1 Logic Functioning bit
 (41 2)  (587 322)  (587 322)  LC_1 Logic Functioning bit
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (45 2)  (591 322)  (591 322)  LC_1 Logic Functioning bit
 (46 2)  (592 322)  (592 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (3 3)  (549 323)  (549 323)  routing T_11_20.sp12_h_r_0 <X> T_11_20.sp12_h_l_23
 (22 3)  (568 323)  (568 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (571 323)  (571 323)  routing T_11_20.sp4_r_v_b_30 <X> T_11_20.lc_trk_g0_6
 (28 3)  (574 323)  (574 323)  routing T_11_20.lc_trk_g2_1 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 323)  (578 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (579 323)  (579 323)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.input_2_1
 (34 3)  (580 323)  (580 323)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.input_2_1
 (37 3)  (583 323)  (583 323)  LC_1 Logic Functioning bit
 (17 4)  (563 324)  (563 324)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 324)  (564 324)  routing T_11_20.wire_logic_cluster/lc_1/out <X> T_11_20.lc_trk_g1_1
 (21 4)  (567 324)  (567 324)  routing T_11_20.wire_logic_cluster/lc_3/out <X> T_11_20.lc_trk_g1_3
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 5)  (561 325)  (561 325)  routing T_11_20.sp4_v_t_5 <X> T_11_20.lc_trk_g1_0
 (16 5)  (562 325)  (562 325)  routing T_11_20.sp4_v_t_5 <X> T_11_20.lc_trk_g1_0
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (568 325)  (568 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (569 325)  (569 325)  routing T_11_20.sp4_h_r_2 <X> T_11_20.lc_trk_g1_2
 (24 5)  (570 325)  (570 325)  routing T_11_20.sp4_h_r_2 <X> T_11_20.lc_trk_g1_2
 (25 5)  (571 325)  (571 325)  routing T_11_20.sp4_h_r_2 <X> T_11_20.lc_trk_g1_2
 (14 6)  (560 326)  (560 326)  routing T_11_20.wire_logic_cluster/lc_4/out <X> T_11_20.lc_trk_g1_4
 (21 6)  (567 326)  (567 326)  routing T_11_20.wire_logic_cluster/lc_7/out <X> T_11_20.lc_trk_g1_7
 (22 6)  (568 326)  (568 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 326)  (571 326)  routing T_11_20.sp4_v_t_3 <X> T_11_20.lc_trk_g1_6
 (27 6)  (573 326)  (573 326)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 326)  (574 326)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 326)  (576 326)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 326)  (581 326)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.input_2_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (37 6)  (583 326)  (583 326)  LC_3 Logic Functioning bit
 (39 6)  (585 326)  (585 326)  LC_3 Logic Functioning bit
 (43 6)  (589 326)  (589 326)  LC_3 Logic Functioning bit
 (45 6)  (591 326)  (591 326)  LC_3 Logic Functioning bit
 (52 6)  (598 326)  (598 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (550 327)  (550 327)  routing T_11_20.sp4_v_b_10 <X> T_11_20.sp4_h_l_38
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (568 327)  (568 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (569 327)  (569 327)  routing T_11_20.sp4_v_t_3 <X> T_11_20.lc_trk_g1_6
 (25 7)  (571 327)  (571 327)  routing T_11_20.sp4_v_t_3 <X> T_11_20.lc_trk_g1_6
 (26 7)  (572 327)  (572 327)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 327)  (573 327)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 327)  (576 327)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 327)  (577 327)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 327)  (578 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (37 7)  (583 327)  (583 327)  LC_3 Logic Functioning bit
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (39 7)  (585 327)  (585 327)  LC_3 Logic Functioning bit
 (10 8)  (556 328)  (556 328)  routing T_11_20.sp4_v_t_39 <X> T_11_20.sp4_h_r_7
 (17 8)  (563 328)  (563 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 8)  (573 328)  (573 328)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 328)  (576 328)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 328)  (579 328)  routing T_11_20.lc_trk_g2_1 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 328)  (581 328)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_4
 (36 8)  (582 328)  (582 328)  LC_4 Logic Functioning bit
 (45 8)  (591 328)  (591 328)  LC_4 Logic Functioning bit
 (51 8)  (597 328)  (597 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (560 329)  (560 329)  routing T_11_20.sp12_v_b_16 <X> T_11_20.lc_trk_g2_0
 (16 9)  (562 329)  (562 329)  routing T_11_20.sp12_v_b_16 <X> T_11_20.lc_trk_g2_0
 (17 9)  (563 329)  (563 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (568 329)  (568 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (574 329)  (574 329)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 329)  (578 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 329)  (579 329)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_4
 (35 9)  (581 329)  (581 329)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_4
 (36 9)  (582 329)  (582 329)  LC_4 Logic Functioning bit
 (37 9)  (583 329)  (583 329)  LC_4 Logic Functioning bit
 (38 9)  (584 329)  (584 329)  LC_4 Logic Functioning bit
 (12 10)  (558 330)  (558 330)  routing T_11_20.sp4_v_t_39 <X> T_11_20.sp4_h_l_45
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (571 330)  (571 330)  routing T_11_20.sp4_v_b_38 <X> T_11_20.lc_trk_g2_6
 (26 10)  (572 330)  (572 330)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 330)  (573 330)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 330)  (574 330)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 330)  (576 330)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 330)  (577 330)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 330)  (579 330)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 330)  (581 330)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.input_2_5
 (36 10)  (582 330)  (582 330)  LC_5 Logic Functioning bit
 (38 10)  (584 330)  (584 330)  LC_5 Logic Functioning bit
 (42 10)  (588 330)  (588 330)  LC_5 Logic Functioning bit
 (43 10)  (589 330)  (589 330)  LC_5 Logic Functioning bit
 (45 10)  (591 330)  (591 330)  LC_5 Logic Functioning bit
 (4 11)  (550 331)  (550 331)  routing T_11_20.sp4_h_r_10 <X> T_11_20.sp4_h_l_43
 (6 11)  (552 331)  (552 331)  routing T_11_20.sp4_h_r_10 <X> T_11_20.sp4_h_l_43
 (11 11)  (557 331)  (557 331)  routing T_11_20.sp4_v_t_39 <X> T_11_20.sp4_h_l_45
 (13 11)  (559 331)  (559 331)  routing T_11_20.sp4_v_t_39 <X> T_11_20.sp4_h_l_45
 (15 11)  (561 331)  (561 331)  routing T_11_20.sp4_v_t_33 <X> T_11_20.lc_trk_g2_4
 (16 11)  (562 331)  (562 331)  routing T_11_20.sp4_v_t_33 <X> T_11_20.lc_trk_g2_4
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (564 331)  (564 331)  routing T_11_20.sp4_r_v_b_37 <X> T_11_20.lc_trk_g2_5
 (22 11)  (568 331)  (568 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (569 331)  (569 331)  routing T_11_20.sp4_v_b_38 <X> T_11_20.lc_trk_g2_6
 (25 11)  (571 331)  (571 331)  routing T_11_20.sp4_v_b_38 <X> T_11_20.lc_trk_g2_6
 (27 11)  (573 331)  (573 331)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 331)  (574 331)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 331)  (576 331)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (42 11)  (588 331)  (588 331)  LC_5 Logic Functioning bit
 (43 11)  (589 331)  (589 331)  LC_5 Logic Functioning bit
 (5 12)  (551 332)  (551 332)  routing T_11_20.sp4_v_b_3 <X> T_11_20.sp4_h_r_9
 (27 12)  (573 332)  (573 332)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 332)  (577 332)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 332)  (580 332)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 332)  (582 332)  LC_6 Logic Functioning bit
 (37 12)  (583 332)  (583 332)  LC_6 Logic Functioning bit
 (39 12)  (585 332)  (585 332)  LC_6 Logic Functioning bit
 (41 12)  (587 332)  (587 332)  LC_6 Logic Functioning bit
 (43 12)  (589 332)  (589 332)  LC_6 Logic Functioning bit
 (47 12)  (593 332)  (593 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (4 13)  (550 333)  (550 333)  routing T_11_20.sp4_v_b_3 <X> T_11_20.sp4_h_r_9
 (6 13)  (552 333)  (552 333)  routing T_11_20.sp4_v_b_3 <X> T_11_20.sp4_h_r_9
 (14 13)  (560 333)  (560 333)  routing T_11_20.sp4_h_r_24 <X> T_11_20.lc_trk_g3_0
 (15 13)  (561 333)  (561 333)  routing T_11_20.sp4_h_r_24 <X> T_11_20.lc_trk_g3_0
 (16 13)  (562 333)  (562 333)  routing T_11_20.sp4_h_r_24 <X> T_11_20.lc_trk_g3_0
 (17 13)  (563 333)  (563 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (572 333)  (572 333)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 333)  (577 333)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 333)  (578 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (579 333)  (579 333)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.input_2_6
 (35 13)  (581 333)  (581 333)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.input_2_6
 (36 13)  (582 333)  (582 333)  LC_6 Logic Functioning bit
 (37 13)  (583 333)  (583 333)  LC_6 Logic Functioning bit
 (39 13)  (585 333)  (585 333)  LC_6 Logic Functioning bit
 (12 14)  (558 334)  (558 334)  routing T_11_20.sp4_v_t_40 <X> T_11_20.sp4_h_l_46
 (14 14)  (560 334)  (560 334)  routing T_11_20.sp4_v_t_17 <X> T_11_20.lc_trk_g3_4
 (19 14)  (565 334)  (565 334)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (22 14)  (568 334)  (568 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 334)  (569 334)  routing T_11_20.sp4_v_b_47 <X> T_11_20.lc_trk_g3_7
 (24 14)  (570 334)  (570 334)  routing T_11_20.sp4_v_b_47 <X> T_11_20.lc_trk_g3_7
 (27 14)  (573 334)  (573 334)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 334)  (575 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 334)  (576 334)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 334)  (579 334)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 334)  (582 334)  LC_7 Logic Functioning bit
 (41 14)  (587 334)  (587 334)  LC_7 Logic Functioning bit
 (43 14)  (589 334)  (589 334)  LC_7 Logic Functioning bit
 (45 14)  (591 334)  (591 334)  LC_7 Logic Functioning bit
 (51 14)  (597 334)  (597 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (557 335)  (557 335)  routing T_11_20.sp4_v_t_40 <X> T_11_20.sp4_h_l_46
 (13 15)  (559 335)  (559 335)  routing T_11_20.sp4_v_t_40 <X> T_11_20.sp4_h_l_46
 (16 15)  (562 335)  (562 335)  routing T_11_20.sp4_v_t_17 <X> T_11_20.lc_trk_g3_4
 (17 15)  (563 335)  (563 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (28 15)  (574 335)  (574 335)  routing T_11_20.lc_trk_g2_1 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 335)  (575 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 335)  (576 335)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 335)  (578 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (583 335)  (583 335)  LC_7 Logic Functioning bit


LogicTile_12_20

 (14 0)  (614 320)  (614 320)  routing T_12_20.wire_logic_cluster/lc_0/out <X> T_12_20.lc_trk_g0_0
 (25 0)  (625 320)  (625 320)  routing T_12_20.sp4_h_l_7 <X> T_12_20.lc_trk_g0_2
 (27 0)  (627 320)  (627 320)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 320)  (630 320)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 320)  (633 320)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 320)  (634 320)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 320)  (635 320)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.input_2_0
 (36 0)  (636 320)  (636 320)  LC_0 Logic Functioning bit
 (41 0)  (641 320)  (641 320)  LC_0 Logic Functioning bit
 (43 0)  (643 320)  (643 320)  LC_0 Logic Functioning bit
 (45 0)  (645 320)  (645 320)  LC_0 Logic Functioning bit
 (17 1)  (617 321)  (617 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 321)  (623 321)  routing T_12_20.sp4_h_l_7 <X> T_12_20.lc_trk_g0_2
 (24 1)  (624 321)  (624 321)  routing T_12_20.sp4_h_l_7 <X> T_12_20.lc_trk_g0_2
 (25 1)  (625 321)  (625 321)  routing T_12_20.sp4_h_l_7 <X> T_12_20.lc_trk_g0_2
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 321)  (632 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 321)  (634 321)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.input_2_0
 (36 1)  (636 321)  (636 321)  LC_0 Logic Functioning bit
 (37 1)  (637 321)  (637 321)  LC_0 Logic Functioning bit
 (39 1)  (639 321)  (639 321)  LC_0 Logic Functioning bit
 (40 1)  (640 321)  (640 321)  LC_0 Logic Functioning bit
 (41 1)  (641 321)  (641 321)  LC_0 Logic Functioning bit
 (42 1)  (642 321)  (642 321)  LC_0 Logic Functioning bit
 (43 1)  (643 321)  (643 321)  LC_0 Logic Functioning bit
 (47 1)  (647 321)  (647 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (52 1)  (652 321)  (652 321)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (608 322)  (608 322)  routing T_12_20.sp4_v_t_36 <X> T_12_20.sp4_h_l_36
 (9 2)  (609 322)  (609 322)  routing T_12_20.sp4_v_t_36 <X> T_12_20.sp4_h_l_36
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 322)  (630 322)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 322)  (633 322)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 322)  (634 322)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (45 2)  (645 322)  (645 322)  LC_1 Logic Functioning bit
 (22 3)  (622 323)  (622 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 323)  (625 323)  routing T_12_20.sp4_r_v_b_30 <X> T_12_20.lc_trk_g0_6
 (26 3)  (626 323)  (626 323)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 323)  (628 323)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 323)  (630 323)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 323)  (632 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (634 323)  (634 323)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.input_2_1
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (37 3)  (637 323)  (637 323)  LC_1 Logic Functioning bit
 (39 3)  (639 323)  (639 323)  LC_1 Logic Functioning bit
 (43 3)  (643 323)  (643 323)  LC_1 Logic Functioning bit
 (48 3)  (648 323)  (648 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (52 3)  (652 323)  (652 323)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (8 4)  (608 324)  (608 324)  routing T_12_20.sp4_v_b_4 <X> T_12_20.sp4_h_r_4
 (9 4)  (609 324)  (609 324)  routing T_12_20.sp4_v_b_4 <X> T_12_20.sp4_h_r_4
 (11 4)  (611 324)  (611 324)  routing T_12_20.sp4_h_r_0 <X> T_12_20.sp4_v_b_5
 (21 4)  (621 324)  (621 324)  routing T_12_20.sp4_v_b_3 <X> T_12_20.lc_trk_g1_3
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (623 324)  (623 324)  routing T_12_20.sp4_v_b_3 <X> T_12_20.lc_trk_g1_3
 (26 4)  (626 324)  (626 324)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 324)  (628 324)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 324)  (630 324)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 324)  (633 324)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 324)  (634 324)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 324)  (635 324)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.input_2_2
 (36 4)  (636 324)  (636 324)  LC_2 Logic Functioning bit
 (37 4)  (637 324)  (637 324)  LC_2 Logic Functioning bit
 (39 4)  (639 324)  (639 324)  LC_2 Logic Functioning bit
 (43 4)  (643 324)  (643 324)  LC_2 Logic Functioning bit
 (45 4)  (645 324)  (645 324)  LC_2 Logic Functioning bit
 (14 5)  (614 325)  (614 325)  routing T_12_20.sp4_h_r_0 <X> T_12_20.lc_trk_g1_0
 (15 5)  (615 325)  (615 325)  routing T_12_20.sp4_h_r_0 <X> T_12_20.lc_trk_g1_0
 (16 5)  (616 325)  (616 325)  routing T_12_20.sp4_h_r_0 <X> T_12_20.lc_trk_g1_0
 (17 5)  (617 325)  (617 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (626 325)  (626 325)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 325)  (628 325)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 325)  (630 325)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 325)  (631 325)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 325)  (632 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (633 325)  (633 325)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.input_2_2
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (37 5)  (637 325)  (637 325)  LC_2 Logic Functioning bit
 (38 5)  (638 325)  (638 325)  LC_2 Logic Functioning bit
 (39 5)  (639 325)  (639 325)  LC_2 Logic Functioning bit
 (52 5)  (652 325)  (652 325)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (614 326)  (614 326)  routing T_12_20.sp4_v_b_4 <X> T_12_20.lc_trk_g1_4
 (15 6)  (615 326)  (615 326)  routing T_12_20.sp4_h_r_5 <X> T_12_20.lc_trk_g1_5
 (16 6)  (616 326)  (616 326)  routing T_12_20.sp4_h_r_5 <X> T_12_20.lc_trk_g1_5
 (17 6)  (617 326)  (617 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (626 326)  (626 326)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 326)  (627 326)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 326)  (628 326)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 326)  (634 326)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 326)  (635 326)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.input_2_3
 (36 6)  (636 326)  (636 326)  LC_3 Logic Functioning bit
 (45 6)  (645 326)  (645 326)  LC_3 Logic Functioning bit
 (16 7)  (616 327)  (616 327)  routing T_12_20.sp4_v_b_4 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (618 327)  (618 327)  routing T_12_20.sp4_h_r_5 <X> T_12_20.lc_trk_g1_5
 (22 7)  (622 327)  (622 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 327)  (623 327)  routing T_12_20.sp4_v_b_22 <X> T_12_20.lc_trk_g1_6
 (24 7)  (624 327)  (624 327)  routing T_12_20.sp4_v_b_22 <X> T_12_20.lc_trk_g1_6
 (27 7)  (627 327)  (627 327)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 327)  (630 327)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 327)  (631 327)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 327)  (632 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (633 327)  (633 327)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.input_2_3
 (36 7)  (636 327)  (636 327)  LC_3 Logic Functioning bit
 (37 7)  (637 327)  (637 327)  LC_3 Logic Functioning bit
 (38 7)  (638 327)  (638 327)  LC_3 Logic Functioning bit
 (47 7)  (647 327)  (647 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (53 7)  (653 327)  (653 327)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (604 328)  (604 328)  routing T_12_20.sp4_v_t_47 <X> T_12_20.sp4_v_b_6
 (6 8)  (606 328)  (606 328)  routing T_12_20.sp4_v_t_47 <X> T_12_20.sp4_v_b_6
 (21 8)  (621 328)  (621 328)  routing T_12_20.sp4_v_t_22 <X> T_12_20.lc_trk_g2_3
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (623 328)  (623 328)  routing T_12_20.sp4_v_t_22 <X> T_12_20.lc_trk_g2_3
 (21 9)  (621 329)  (621 329)  routing T_12_20.sp4_v_t_22 <X> T_12_20.lc_trk_g2_3
 (14 10)  (614 330)  (614 330)  routing T_12_20.sp4_v_t_17 <X> T_12_20.lc_trk_g2_4
 (17 10)  (617 330)  (617 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (621 330)  (621 330)  routing T_12_20.sp4_h_l_34 <X> T_12_20.lc_trk_g2_7
 (22 10)  (622 330)  (622 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (623 330)  (623 330)  routing T_12_20.sp4_h_l_34 <X> T_12_20.lc_trk_g2_7
 (24 10)  (624 330)  (624 330)  routing T_12_20.sp4_h_l_34 <X> T_12_20.lc_trk_g2_7
 (16 11)  (616 331)  (616 331)  routing T_12_20.sp4_v_t_17 <X> T_12_20.lc_trk_g2_4
 (17 11)  (617 331)  (617 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (618 331)  (618 331)  routing T_12_20.sp4_r_v_b_37 <X> T_12_20.lc_trk_g2_5
 (21 11)  (621 331)  (621 331)  routing T_12_20.sp4_h_l_34 <X> T_12_20.lc_trk_g2_7
 (22 11)  (622 331)  (622 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (623 331)  (623 331)  routing T_12_20.sp4_h_r_30 <X> T_12_20.lc_trk_g2_6
 (24 11)  (624 331)  (624 331)  routing T_12_20.sp4_h_r_30 <X> T_12_20.lc_trk_g2_6
 (25 11)  (625 331)  (625 331)  routing T_12_20.sp4_h_r_30 <X> T_12_20.lc_trk_g2_6
 (14 12)  (614 332)  (614 332)  routing T_12_20.sp4_v_b_24 <X> T_12_20.lc_trk_g3_0
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 332)  (618 332)  routing T_12_20.wire_logic_cluster/lc_1/out <X> T_12_20.lc_trk_g3_1
 (21 12)  (621 332)  (621 332)  routing T_12_20.wire_logic_cluster/lc_3/out <X> T_12_20.lc_trk_g3_3
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (625 332)  (625 332)  routing T_12_20.wire_logic_cluster/lc_2/out <X> T_12_20.lc_trk_g3_2
 (27 12)  (627 332)  (627 332)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 332)  (630 332)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 332)  (631 332)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 332)  (633 332)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 332)  (634 332)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 332)  (635 332)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_6
 (36 12)  (636 332)  (636 332)  LC_6 Logic Functioning bit
 (37 12)  (637 332)  (637 332)  LC_6 Logic Functioning bit
 (39 12)  (639 332)  (639 332)  LC_6 Logic Functioning bit
 (43 12)  (643 332)  (643 332)  LC_6 Logic Functioning bit
 (45 12)  (645 332)  (645 332)  LC_6 Logic Functioning bit
 (48 12)  (648 332)  (648 332)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (16 13)  (616 333)  (616 333)  routing T_12_20.sp4_v_b_24 <X> T_12_20.lc_trk_g3_0
 (17 13)  (617 333)  (617 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 333)  (626 333)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 333)  (629 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 333)  (630 333)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 333)  (631 333)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 333)  (632 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (633 333)  (633 333)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_6
 (34 13)  (634 333)  (634 333)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_6
 (36 13)  (636 333)  (636 333)  LC_6 Logic Functioning bit
 (37 13)  (637 333)  (637 333)  LC_6 Logic Functioning bit
 (38 13)  (638 333)  (638 333)  LC_6 Logic Functioning bit
 (39 13)  (639 333)  (639 333)  LC_6 Logic Functioning bit
 (46 13)  (646 333)  (646 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (11 14)  (611 334)  (611 334)  routing T_12_20.sp4_v_b_3 <X> T_12_20.sp4_v_t_46
 (13 14)  (613 334)  (613 334)  routing T_12_20.sp4_v_b_3 <X> T_12_20.sp4_v_t_46
 (15 14)  (615 334)  (615 334)  routing T_12_20.sp4_v_t_32 <X> T_12_20.lc_trk_g3_5
 (16 14)  (616 334)  (616 334)  routing T_12_20.sp4_v_t_32 <X> T_12_20.lc_trk_g3_5
 (17 14)  (617 334)  (617 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (625 334)  (625 334)  routing T_12_20.wire_logic_cluster/lc_6/out <X> T_12_20.lc_trk_g3_6
 (8 15)  (608 335)  (608 335)  routing T_12_20.sp4_h_r_4 <X> T_12_20.sp4_v_t_47
 (9 15)  (609 335)  (609 335)  routing T_12_20.sp4_h_r_4 <X> T_12_20.sp4_v_t_47
 (10 15)  (610 335)  (610 335)  routing T_12_20.sp4_h_r_4 <X> T_12_20.sp4_v_t_47
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_20

 (0 0)  (654 320)  (654 320)  Negative Clock bit

 (27 0)  (681 320)  (681 320)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (39 0)  (693 320)  (693 320)  LC_0 Logic Functioning bit
 (41 0)  (695 320)  (695 320)  LC_0 Logic Functioning bit
 (42 0)  (696 320)  (696 320)  LC_0 Logic Functioning bit
 (44 0)  (698 320)  (698 320)  LC_0 Logic Functioning bit
 (45 0)  (699 320)  (699 320)  LC_0 Logic Functioning bit
 (48 0)  (702 320)  (702 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (706 320)  (706 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (19 1)  (673 321)  (673 321)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (32 1)  (686 321)  (686 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (687 321)  (687 321)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.input_2_0
 (34 1)  (688 321)  (688 321)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.input_2_0
 (36 1)  (690 321)  (690 321)  LC_0 Logic Functioning bit
 (39 1)  (693 321)  (693 321)  LC_0 Logic Functioning bit
 (41 1)  (695 321)  (695 321)  LC_0 Logic Functioning bit
 (42 1)  (696 321)  (696 321)  LC_0 Logic Functioning bit
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (666 322)  (666 322)  routing T_13_20.sp4_v_t_45 <X> T_13_20.sp4_h_l_39
 (13 2)  (667 322)  (667 322)  routing T_13_20.sp4_v_b_2 <X> T_13_20.sp4_v_t_39
 (27 2)  (681 322)  (681 322)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (39 2)  (693 322)  (693 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (42 2)  (696 322)  (696 322)  LC_1 Logic Functioning bit
 (44 2)  (698 322)  (698 322)  LC_1 Logic Functioning bit
 (45 2)  (699 322)  (699 322)  LC_1 Logic Functioning bit
 (6 3)  (660 323)  (660 323)  routing T_13_20.sp4_h_r_0 <X> T_13_20.sp4_h_l_37
 (11 3)  (665 323)  (665 323)  routing T_13_20.sp4_v_t_45 <X> T_13_20.sp4_h_l_39
 (13 3)  (667 323)  (667 323)  routing T_13_20.sp4_v_t_45 <X> T_13_20.sp4_h_l_39
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (41 3)  (695 323)  (695 323)  LC_1 Logic Functioning bit
 (42 3)  (696 323)  (696 323)  LC_1 Logic Functioning bit
 (48 3)  (702 323)  (702 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (705 323)  (705 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (654 324)  (654 324)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (1 4)  (655 324)  (655 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (668 324)  (668 324)  routing T_13_20.wire_logic_cluster/lc_0/out <X> T_13_20.lc_trk_g1_0
 (17 4)  (671 324)  (671 324)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (672 324)  (672 324)  routing T_13_20.wire_logic_cluster/lc_1/out <X> T_13_20.lc_trk_g1_1
 (21 4)  (675 324)  (675 324)  routing T_13_20.wire_logic_cluster/lc_3/out <X> T_13_20.lc_trk_g1_3
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 324)  (679 324)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g1_2
 (27 4)  (681 324)  (681 324)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (41 4)  (695 324)  (695 324)  LC_2 Logic Functioning bit
 (42 4)  (696 324)  (696 324)  LC_2 Logic Functioning bit
 (44 4)  (698 324)  (698 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (52 4)  (706 324)  (706 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (654 325)  (654 325)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (1 5)  (655 325)  (655 325)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 325)  (684 325)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (41 5)  (695 325)  (695 325)  LC_2 Logic Functioning bit
 (42 5)  (696 325)  (696 325)  LC_2 Logic Functioning bit
 (48 5)  (702 325)  (702 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (671 326)  (671 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 326)  (672 326)  routing T_13_20.wire_logic_cluster/lc_5/out <X> T_13_20.lc_trk_g1_5
 (25 6)  (679 326)  (679 326)  routing T_13_20.wire_logic_cluster/lc_6/out <X> T_13_20.lc_trk_g1_6
 (27 6)  (681 326)  (681 326)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (39 6)  (693 326)  (693 326)  LC_3 Logic Functioning bit
 (41 6)  (695 326)  (695 326)  LC_3 Logic Functioning bit
 (42 6)  (696 326)  (696 326)  LC_3 Logic Functioning bit
 (44 6)  (698 326)  (698 326)  LC_3 Logic Functioning bit
 (45 6)  (699 326)  (699 326)  LC_3 Logic Functioning bit
 (52 6)  (706 326)  (706 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (11 7)  (665 327)  (665 327)  routing T_13_20.sp4_h_r_5 <X> T_13_20.sp4_h_l_40
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 327)  (684 327)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (39 7)  (693 327)  (693 327)  LC_3 Logic Functioning bit
 (41 7)  (695 327)  (695 327)  LC_3 Logic Functioning bit
 (42 7)  (696 327)  (696 327)  LC_3 Logic Functioning bit
 (48 7)  (702 327)  (702 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 8)  (657 328)  (657 328)  routing T_13_20.sp12_h_r_1 <X> T_13_20.sp12_v_b_1
 (27 8)  (681 328)  (681 328)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 328)  (682 328)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 328)  (684 328)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (39 8)  (693 328)  (693 328)  LC_4 Logic Functioning bit
 (41 8)  (695 328)  (695 328)  LC_4 Logic Functioning bit
 (42 8)  (696 328)  (696 328)  LC_4 Logic Functioning bit
 (44 8)  (698 328)  (698 328)  LC_4 Logic Functioning bit
 (45 8)  (699 328)  (699 328)  LC_4 Logic Functioning bit
 (52 8)  (706 328)  (706 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (3 9)  (657 329)  (657 329)  routing T_13_20.sp12_h_r_1 <X> T_13_20.sp12_v_b_1
 (12 9)  (666 329)  (666 329)  routing T_13_20.sp4_h_r_8 <X> T_13_20.sp4_v_b_8
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (41 9)  (695 329)  (695 329)  LC_4 Logic Functioning bit
 (42 9)  (696 329)  (696 329)  LC_4 Logic Functioning bit
 (4 10)  (658 330)  (658 330)  routing T_13_20.sp4_h_r_0 <X> T_13_20.sp4_v_t_43
 (6 10)  (660 330)  (660 330)  routing T_13_20.sp4_h_r_0 <X> T_13_20.sp4_v_t_43
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 330)  (684 330)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 330)  (690 330)  LC_5 Logic Functioning bit
 (39 10)  (693 330)  (693 330)  LC_5 Logic Functioning bit
 (41 10)  (695 330)  (695 330)  LC_5 Logic Functioning bit
 (42 10)  (696 330)  (696 330)  LC_5 Logic Functioning bit
 (44 10)  (698 330)  (698 330)  LC_5 Logic Functioning bit
 (45 10)  (699 330)  (699 330)  LC_5 Logic Functioning bit
 (52 10)  (706 330)  (706 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (659 331)  (659 331)  routing T_13_20.sp4_h_r_0 <X> T_13_20.sp4_v_t_43
 (36 11)  (690 331)  (690 331)  LC_5 Logic Functioning bit
 (39 11)  (693 331)  (693 331)  LC_5 Logic Functioning bit
 (41 11)  (695 331)  (695 331)  LC_5 Logic Functioning bit
 (42 11)  (696 331)  (696 331)  LC_5 Logic Functioning bit
 (48 11)  (702 331)  (702 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 12)  (659 332)  (659 332)  routing T_13_20.sp4_v_t_44 <X> T_13_20.sp4_h_r_9
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (676 332)  (676 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 332)  (677 332)  routing T_13_20.sp4_h_r_27 <X> T_13_20.lc_trk_g3_3
 (24 12)  (678 332)  (678 332)  routing T_13_20.sp4_h_r_27 <X> T_13_20.lc_trk_g3_3
 (27 12)  (681 332)  (681 332)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 332)  (684 332)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (39 12)  (693 332)  (693 332)  LC_6 Logic Functioning bit
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (42 12)  (696 332)  (696 332)  LC_6 Logic Functioning bit
 (44 12)  (698 332)  (698 332)  LC_6 Logic Functioning bit
 (45 12)  (699 332)  (699 332)  LC_6 Logic Functioning bit
 (52 12)  (706 332)  (706 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (12 13)  (666 333)  (666 333)  routing T_13_20.sp4_h_r_11 <X> T_13_20.sp4_v_b_11
 (18 13)  (672 333)  (672 333)  routing T_13_20.sp4_r_v_b_41 <X> T_13_20.lc_trk_g3_1
 (19 13)  (673 333)  (673 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (675 333)  (675 333)  routing T_13_20.sp4_h_r_27 <X> T_13_20.lc_trk_g3_3
 (30 13)  (684 333)  (684 333)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (39 13)  (693 333)  (693 333)  LC_6 Logic Functioning bit
 (41 13)  (695 333)  (695 333)  LC_6 Logic Functioning bit
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit
 (0 14)  (654 334)  (654 334)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 334)  (668 334)  routing T_13_20.wire_logic_cluster/lc_4/out <X> T_13_20.lc_trk_g3_4
 (15 14)  (669 334)  (669 334)  routing T_13_20.sp4_v_t_32 <X> T_13_20.lc_trk_g3_5
 (16 14)  (670 334)  (670 334)  routing T_13_20.sp4_v_t_32 <X> T_13_20.lc_trk_g3_5
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (675 334)  (675 334)  routing T_13_20.wire_logic_cluster/lc_7/out <X> T_13_20.lc_trk_g3_7
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 334)  (681 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 334)  (682 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 334)  (684 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (39 14)  (693 334)  (693 334)  LC_7 Logic Functioning bit
 (41 14)  (695 334)  (695 334)  LC_7 Logic Functioning bit
 (42 14)  (696 334)  (696 334)  LC_7 Logic Functioning bit
 (44 14)  (698 334)  (698 334)  LC_7 Logic Functioning bit
 (45 14)  (699 334)  (699 334)  LC_7 Logic Functioning bit
 (52 14)  (706 334)  (706 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (654 335)  (654 335)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 335)  (655 335)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 335)  (671 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 335)  (684 335)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit
 (41 15)  (695 335)  (695 335)  LC_7 Logic Functioning bit
 (42 15)  (696 335)  (696 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (0 0)  (708 320)  (708 320)  Negative Clock bit

 (10 0)  (718 320)  (718 320)  routing T_14_20.sp4_v_t_45 <X> T_14_20.sp4_h_r_1
 (26 0)  (734 320)  (734 320)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 320)  (736 320)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 320)  (739 320)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 320)  (742 320)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 320)  (743 320)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.input_2_0
 (36 0)  (744 320)  (744 320)  LC_0 Logic Functioning bit
 (43 0)  (751 320)  (751 320)  LC_0 Logic Functioning bit
 (10 1)  (718 321)  (718 321)  routing T_14_20.sp4_h_r_8 <X> T_14_20.sp4_v_b_1
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.top_op_2 <X> T_14_20.lc_trk_g0_2
 (25 1)  (733 321)  (733 321)  routing T_14_20.top_op_2 <X> T_14_20.lc_trk_g0_2
 (27 1)  (735 321)  (735 321)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 321)  (736 321)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 321)  (741 321)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.input_2_0
 (36 1)  (744 321)  (744 321)  LC_0 Logic Functioning bit
 (37 1)  (745 321)  (745 321)  LC_0 Logic Functioning bit
 (38 1)  (746 321)  (746 321)  LC_0 Logic Functioning bit
 (39 1)  (747 321)  (747 321)  LC_0 Logic Functioning bit
 (41 1)  (749 321)  (749 321)  LC_0 Logic Functioning bit
 (43 1)  (751 321)  (751 321)  LC_0 Logic Functioning bit
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (712 322)  (712 322)  routing T_14_20.sp4_v_b_4 <X> T_14_20.sp4_v_t_37
 (6 2)  (714 322)  (714 322)  routing T_14_20.sp4_v_b_4 <X> T_14_20.sp4_v_t_37
 (15 2)  (723 322)  (723 322)  routing T_14_20.sp4_v_b_21 <X> T_14_20.lc_trk_g0_5
 (16 2)  (724 322)  (724 322)  routing T_14_20.sp4_v_b_21 <X> T_14_20.lc_trk_g0_5
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (731 322)  (731 322)  routing T_14_20.sp12_h_l_12 <X> T_14_20.lc_trk_g0_7
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 322)  (736 322)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 322)  (741 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 322)  (742 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (41 2)  (749 322)  (749 322)  LC_1 Logic Functioning bit
 (43 2)  (751 322)  (751 322)  LC_1 Logic Functioning bit
 (50 2)  (758 322)  (758 322)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (722 323)  (722 323)  routing T_14_20.sp4_r_v_b_28 <X> T_14_20.lc_trk_g0_4
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 323)  (735 323)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (40 3)  (748 323)  (748 323)  LC_1 Logic Functioning bit
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (9 4)  (717 324)  (717 324)  routing T_14_20.sp4_v_t_41 <X> T_14_20.sp4_h_r_4
 (11 4)  (719 324)  (719 324)  routing T_14_20.sp4_v_t_39 <X> T_14_20.sp4_v_b_5
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 324)  (742 324)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (41 4)  (749 324)  (749 324)  LC_2 Logic Functioning bit
 (43 4)  (751 324)  (751 324)  LC_2 Logic Functioning bit
 (50 4)  (758 324)  (758 324)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (711 325)  (711 325)  routing T_14_20.sp12_h_l_23 <X> T_14_20.sp12_h_r_0
 (4 5)  (712 325)  (712 325)  routing T_14_20.sp4_v_t_47 <X> T_14_20.sp4_h_r_3
 (8 5)  (716 325)  (716 325)  routing T_14_20.sp4_h_l_41 <X> T_14_20.sp4_v_b_4
 (9 5)  (717 325)  (717 325)  routing T_14_20.sp4_h_l_41 <X> T_14_20.sp4_v_b_4
 (12 5)  (720 325)  (720 325)  routing T_14_20.sp4_v_t_39 <X> T_14_20.sp4_v_b_5
 (14 5)  (722 325)  (722 325)  routing T_14_20.sp4_r_v_b_24 <X> T_14_20.lc_trk_g1_0
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (726 325)  (726 325)  routing T_14_20.sp4_r_v_b_25 <X> T_14_20.lc_trk_g1_1
 (22 5)  (730 325)  (730 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (731 325)  (731 325)  routing T_14_20.sp4_v_b_18 <X> T_14_20.lc_trk_g1_2
 (24 5)  (732 325)  (732 325)  routing T_14_20.sp4_v_b_18 <X> T_14_20.lc_trk_g1_2
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 325)  (744 325)  LC_2 Logic Functioning bit
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (41 5)  (749 325)  (749 325)  LC_2 Logic Functioning bit
 (43 5)  (751 325)  (751 325)  LC_2 Logic Functioning bit
 (14 6)  (722 326)  (722 326)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g1_4
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (28 6)  (736 326)  (736 326)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 326)  (738 326)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 326)  (742 326)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 326)  (744 326)  LC_3 Logic Functioning bit
 (38 6)  (746 326)  (746 326)  LC_3 Logic Functioning bit
 (42 6)  (750 326)  (750 326)  LC_3 Logic Functioning bit
 (43 6)  (751 326)  (751 326)  LC_3 Logic Functioning bit
 (50 6)  (758 326)  (758 326)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (761 326)  (761 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (731 327)  (731 327)  routing T_14_20.sp4_h_r_6 <X> T_14_20.lc_trk_g1_6
 (24 7)  (732 327)  (732 327)  routing T_14_20.sp4_h_r_6 <X> T_14_20.lc_trk_g1_6
 (25 7)  (733 327)  (733 327)  routing T_14_20.sp4_h_r_6 <X> T_14_20.lc_trk_g1_6
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 327)  (744 327)  LC_3 Logic Functioning bit
 (38 7)  (746 327)  (746 327)  LC_3 Logic Functioning bit
 (42 7)  (750 327)  (750 327)  LC_3 Logic Functioning bit
 (43 7)  (751 327)  (751 327)  LC_3 Logic Functioning bit
 (14 8)  (722 328)  (722 328)  routing T_14_20.sp4_h_l_21 <X> T_14_20.lc_trk_g2_0
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 328)  (739 328)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (39 8)  (747 328)  (747 328)  LC_4 Logic Functioning bit
 (41 8)  (749 328)  (749 328)  LC_4 Logic Functioning bit
 (43 8)  (751 328)  (751 328)  LC_4 Logic Functioning bit
 (8 9)  (716 329)  (716 329)  routing T_14_20.sp4_h_l_36 <X> T_14_20.sp4_v_b_7
 (9 9)  (717 329)  (717 329)  routing T_14_20.sp4_h_l_36 <X> T_14_20.sp4_v_b_7
 (10 9)  (718 329)  (718 329)  routing T_14_20.sp4_h_l_36 <X> T_14_20.sp4_v_b_7
 (15 9)  (723 329)  (723 329)  routing T_14_20.sp4_h_l_21 <X> T_14_20.lc_trk_g2_0
 (16 9)  (724 329)  (724 329)  routing T_14_20.sp4_h_l_21 <X> T_14_20.lc_trk_g2_0
 (17 9)  (725 329)  (725 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (726 329)  (726 329)  routing T_14_20.sp4_r_v_b_33 <X> T_14_20.lc_trk_g2_1
 (26 9)  (734 329)  (734 329)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 329)  (735 329)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (39 9)  (747 329)  (747 329)  LC_4 Logic Functioning bit
 (14 10)  (722 330)  (722 330)  routing T_14_20.sp4_h_r_44 <X> T_14_20.lc_trk_g2_4
 (17 10)  (725 330)  (725 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 330)  (726 330)  routing T_14_20.wire_logic_cluster/lc_5/out <X> T_14_20.lc_trk_g2_5
 (25 10)  (733 330)  (733 330)  routing T_14_20.wire_logic_cluster/lc_6/out <X> T_14_20.lc_trk_g2_6
 (26 10)  (734 330)  (734 330)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 330)  (738 330)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 330)  (743 330)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.input_2_5
 (36 10)  (744 330)  (744 330)  LC_5 Logic Functioning bit
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (38 10)  (746 330)  (746 330)  LC_5 Logic Functioning bit
 (41 10)  (749 330)  (749 330)  LC_5 Logic Functioning bit
 (43 10)  (751 330)  (751 330)  LC_5 Logic Functioning bit
 (45 10)  (753 330)  (753 330)  LC_5 Logic Functioning bit
 (8 11)  (716 331)  (716 331)  routing T_14_20.sp4_h_l_42 <X> T_14_20.sp4_v_t_42
 (14 11)  (722 331)  (722 331)  routing T_14_20.sp4_h_r_44 <X> T_14_20.lc_trk_g2_4
 (15 11)  (723 331)  (723 331)  routing T_14_20.sp4_h_r_44 <X> T_14_20.lc_trk_g2_4
 (16 11)  (724 331)  (724 331)  routing T_14_20.sp4_h_r_44 <X> T_14_20.lc_trk_g2_4
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (736 331)  (736 331)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 331)  (739 331)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 331)  (740 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (745 331)  (745 331)  LC_5 Logic Functioning bit
 (40 11)  (748 331)  (748 331)  LC_5 Logic Functioning bit
 (42 11)  (750 331)  (750 331)  LC_5 Logic Functioning bit
 (2 12)  (710 332)  (710 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (722 332)  (722 332)  routing T_14_20.sp4_h_r_40 <X> T_14_20.lc_trk_g3_0
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 332)  (731 332)  routing T_14_20.sp4_h_r_27 <X> T_14_20.lc_trk_g3_3
 (24 12)  (732 332)  (732 332)  routing T_14_20.sp4_h_r_27 <X> T_14_20.lc_trk_g3_3
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 332)  (735 332)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 332)  (741 332)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 332)  (744 332)  LC_6 Logic Functioning bit
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (41 12)  (749 332)  (749 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (14 13)  (722 333)  (722 333)  routing T_14_20.sp4_h_r_40 <X> T_14_20.lc_trk_g3_0
 (15 13)  (723 333)  (723 333)  routing T_14_20.sp4_h_r_40 <X> T_14_20.lc_trk_g3_0
 (16 13)  (724 333)  (724 333)  routing T_14_20.sp4_h_r_40 <X> T_14_20.lc_trk_g3_0
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (729 333)  (729 333)  routing T_14_20.sp4_h_r_27 <X> T_14_20.lc_trk_g3_3
 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 333)  (744 333)  LC_6 Logic Functioning bit
 (38 13)  (746 333)  (746 333)  LC_6 Logic Functioning bit
 (40 13)  (748 333)  (748 333)  LC_6 Logic Functioning bit
 (42 13)  (750 333)  (750 333)  LC_6 Logic Functioning bit
 (8 14)  (716 334)  (716 334)  routing T_14_20.sp4_v_t_47 <X> T_14_20.sp4_h_l_47
 (9 14)  (717 334)  (717 334)  routing T_14_20.sp4_v_t_47 <X> T_14_20.sp4_h_l_47
 (13 14)  (721 334)  (721 334)  routing T_14_20.sp4_h_r_11 <X> T_14_20.sp4_v_t_46
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (12 15)  (720 335)  (720 335)  routing T_14_20.sp4_h_r_11 <X> T_14_20.sp4_v_t_46


LogicTile_15_20

 (8 0)  (770 320)  (770 320)  routing T_15_20.sp4_h_l_36 <X> T_15_20.sp4_h_r_1
 (21 0)  (783 320)  (783 320)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g0_3
 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (785 320)  (785 320)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g0_3
 (25 0)  (787 320)  (787 320)  routing T_15_20.sp4_v_b_10 <X> T_15_20.lc_trk_g0_2
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (37 0)  (799 320)  (799 320)  LC_0 Logic Functioning bit
 (39 0)  (801 320)  (801 320)  LC_0 Logic Functioning bit
 (41 0)  (803 320)  (803 320)  LC_0 Logic Functioning bit
 (43 0)  (805 320)  (805 320)  LC_0 Logic Functioning bit
 (46 0)  (808 320)  (808 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (783 321)  (783 321)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g0_3
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (785 321)  (785 321)  routing T_15_20.sp4_v_b_10 <X> T_15_20.lc_trk_g0_2
 (25 1)  (787 321)  (787 321)  routing T_15_20.sp4_v_b_10 <X> T_15_20.lc_trk_g0_2
 (26 1)  (788 321)  (788 321)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 321)  (790 321)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 321)  (792 321)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 321)  (793 321)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (795 321)  (795 321)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.input_2_0
 (34 1)  (796 321)  (796 321)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.input_2_0
 (35 1)  (797 321)  (797 321)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.input_2_0
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (37 1)  (799 321)  (799 321)  LC_0 Logic Functioning bit
 (39 1)  (801 321)  (801 321)  LC_0 Logic Functioning bit
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (765 322)  (765 322)  routing T_15_20.sp12_v_t_23 <X> T_15_20.sp12_h_l_23
 (14 2)  (776 322)  (776 322)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g0_4
 (21 2)  (783 322)  (783 322)  routing T_15_20.sp4_h_l_2 <X> T_15_20.lc_trk_g0_7
 (22 2)  (784 322)  (784 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (785 322)  (785 322)  routing T_15_20.sp4_h_l_2 <X> T_15_20.lc_trk_g0_7
 (24 2)  (786 322)  (786 322)  routing T_15_20.sp4_h_l_2 <X> T_15_20.lc_trk_g0_7
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (797 322)  (797 322)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.input_2_1
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (41 2)  (803 322)  (803 322)  LC_1 Logic Functioning bit
 (43 2)  (805 322)  (805 322)  LC_1 Logic Functioning bit
 (5 3)  (767 323)  (767 323)  routing T_15_20.sp4_h_l_37 <X> T_15_20.sp4_v_t_37
 (14 3)  (776 323)  (776 323)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g0_4
 (15 3)  (777 323)  (777 323)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g0_4
 (16 3)  (778 323)  (778 323)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g0_4
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (785 323)  (785 323)  routing T_15_20.sp4_h_r_6 <X> T_15_20.lc_trk_g0_6
 (24 3)  (786 323)  (786 323)  routing T_15_20.sp4_h_r_6 <X> T_15_20.lc_trk_g0_6
 (25 3)  (787 323)  (787 323)  routing T_15_20.sp4_h_r_6 <X> T_15_20.lc_trk_g0_6
 (26 3)  (788 323)  (788 323)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 323)  (790 323)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 323)  (793 323)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 323)  (794 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (795 323)  (795 323)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.input_2_1
 (34 3)  (796 323)  (796 323)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.input_2_1
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (40 3)  (802 323)  (802 323)  LC_1 Logic Functioning bit
 (42 3)  (804 323)  (804 323)  LC_1 Logic Functioning bit
 (52 3)  (814 323)  (814 323)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (9 4)  (771 324)  (771 324)  routing T_15_20.sp4_v_t_41 <X> T_15_20.sp4_h_r_4
 (14 4)  (776 324)  (776 324)  routing T_15_20.sp4_h_r_8 <X> T_15_20.lc_trk_g1_0
 (15 4)  (777 324)  (777 324)  routing T_15_20.sp4_h_l_4 <X> T_15_20.lc_trk_g1_1
 (16 4)  (778 324)  (778 324)  routing T_15_20.sp4_h_l_4 <X> T_15_20.lc_trk_g1_1
 (17 4)  (779 324)  (779 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 324)  (780 324)  routing T_15_20.sp4_h_l_4 <X> T_15_20.lc_trk_g1_1
 (28 4)  (790 324)  (790 324)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (38 4)  (800 324)  (800 324)  LC_2 Logic Functioning bit
 (41 4)  (803 324)  (803 324)  LC_2 Logic Functioning bit
 (43 4)  (805 324)  (805 324)  LC_2 Logic Functioning bit
 (45 4)  (807 324)  (807 324)  LC_2 Logic Functioning bit
 (15 5)  (777 325)  (777 325)  routing T_15_20.sp4_h_r_8 <X> T_15_20.lc_trk_g1_0
 (16 5)  (778 325)  (778 325)  routing T_15_20.sp4_h_r_8 <X> T_15_20.lc_trk_g1_0
 (17 5)  (779 325)  (779 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (780 325)  (780 325)  routing T_15_20.sp4_h_l_4 <X> T_15_20.lc_trk_g1_1
 (22 5)  (784 325)  (784 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (785 325)  (785 325)  routing T_15_20.sp4_h_r_2 <X> T_15_20.lc_trk_g1_2
 (24 5)  (786 325)  (786 325)  routing T_15_20.sp4_h_r_2 <X> T_15_20.lc_trk_g1_2
 (25 5)  (787 325)  (787 325)  routing T_15_20.sp4_h_r_2 <X> T_15_20.lc_trk_g1_2
 (26 5)  (788 325)  (788 325)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 325)  (790 325)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 325)  (793 325)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (38 5)  (800 325)  (800 325)  LC_2 Logic Functioning bit
 (40 5)  (802 325)  (802 325)  LC_2 Logic Functioning bit
 (42 5)  (804 325)  (804 325)  LC_2 Logic Functioning bit
 (5 6)  (767 326)  (767 326)  routing T_15_20.sp4_v_t_44 <X> T_15_20.sp4_h_l_38
 (15 6)  (777 326)  (777 326)  routing T_15_20.sp4_h_r_5 <X> T_15_20.lc_trk_g1_5
 (16 6)  (778 326)  (778 326)  routing T_15_20.sp4_h_r_5 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (788 326)  (788 326)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 326)  (792 326)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 326)  (793 326)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 326)  (795 326)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 326)  (799 326)  LC_3 Logic Functioning bit
 (38 6)  (800 326)  (800 326)  LC_3 Logic Functioning bit
 (39 6)  (801 326)  (801 326)  LC_3 Logic Functioning bit
 (41 6)  (803 326)  (803 326)  LC_3 Logic Functioning bit
 (42 6)  (804 326)  (804 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (4 7)  (766 327)  (766 327)  routing T_15_20.sp4_v_t_44 <X> T_15_20.sp4_h_l_38
 (6 7)  (768 327)  (768 327)  routing T_15_20.sp4_v_t_44 <X> T_15_20.sp4_h_l_38
 (11 7)  (773 327)  (773 327)  routing T_15_20.sp4_h_r_9 <X> T_15_20.sp4_h_l_40
 (13 7)  (775 327)  (775 327)  routing T_15_20.sp4_h_r_9 <X> T_15_20.sp4_h_l_40
 (18 7)  (780 327)  (780 327)  routing T_15_20.sp4_h_r_5 <X> T_15_20.lc_trk_g1_5
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 327)  (786 327)  routing T_15_20.bot_op_6 <X> T_15_20.lc_trk_g1_6
 (26 7)  (788 327)  (788 327)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 327)  (793 327)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 327)  (794 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (795 327)  (795 327)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.input_2_3
 (34 7)  (796 327)  (796 327)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.input_2_3
 (35 7)  (797 327)  (797 327)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.input_2_3
 (36 7)  (798 327)  (798 327)  LC_3 Logic Functioning bit
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (39 7)  (801 327)  (801 327)  LC_3 Logic Functioning bit
 (40 7)  (802 327)  (802 327)  LC_3 Logic Functioning bit
 (41 7)  (803 327)  (803 327)  LC_3 Logic Functioning bit
 (43 7)  (805 327)  (805 327)  LC_3 Logic Functioning bit
 (9 8)  (771 328)  (771 328)  routing T_15_20.sp4_v_t_42 <X> T_15_20.sp4_h_r_7
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (784 328)  (784 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (785 328)  (785 328)  routing T_15_20.sp12_v_b_19 <X> T_15_20.lc_trk_g2_3
 (25 8)  (787 328)  (787 328)  routing T_15_20.wire_logic_cluster/lc_2/out <X> T_15_20.lc_trk_g2_2
 (26 8)  (788 328)  (788 328)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 328)  (789 328)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 328)  (796 328)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 328)  (798 328)  LC_4 Logic Functioning bit
 (37 8)  (799 328)  (799 328)  LC_4 Logic Functioning bit
 (38 8)  (800 328)  (800 328)  LC_4 Logic Functioning bit
 (39 8)  (801 328)  (801 328)  LC_4 Logic Functioning bit
 (41 8)  (803 328)  (803 328)  LC_4 Logic Functioning bit
 (42 8)  (804 328)  (804 328)  LC_4 Logic Functioning bit
 (43 8)  (805 328)  (805 328)  LC_4 Logic Functioning bit
 (50 8)  (812 328)  (812 328)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (770 329)  (770 329)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_v_b_7
 (9 9)  (771 329)  (771 329)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_v_b_7
 (18 9)  (780 329)  (780 329)  routing T_15_20.sp4_r_v_b_33 <X> T_15_20.lc_trk_g2_1
 (21 9)  (783 329)  (783 329)  routing T_15_20.sp12_v_b_19 <X> T_15_20.lc_trk_g2_3
 (22 9)  (784 329)  (784 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 329)  (792 329)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 329)  (798 329)  LC_4 Logic Functioning bit
 (37 9)  (799 329)  (799 329)  LC_4 Logic Functioning bit
 (38 9)  (800 329)  (800 329)  LC_4 Logic Functioning bit
 (39 9)  (801 329)  (801 329)  LC_4 Logic Functioning bit
 (40 9)  (802 329)  (802 329)  LC_4 Logic Functioning bit
 (41 9)  (803 329)  (803 329)  LC_4 Logic Functioning bit
 (42 9)  (804 329)  (804 329)  LC_4 Logic Functioning bit
 (43 9)  (805 329)  (805 329)  LC_4 Logic Functioning bit
 (4 10)  (766 330)  (766 330)  routing T_15_20.sp4_h_r_6 <X> T_15_20.sp4_v_t_43
 (14 10)  (776 330)  (776 330)  routing T_15_20.sp4_h_r_36 <X> T_15_20.lc_trk_g2_4
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (787 330)  (787 330)  routing T_15_20.wire_logic_cluster/lc_6/out <X> T_15_20.lc_trk_g2_6
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 330)  (792 330)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (40 10)  (802 330)  (802 330)  LC_5 Logic Functioning bit
 (41 10)  (803 330)  (803 330)  LC_5 Logic Functioning bit
 (43 10)  (805 330)  (805 330)  LC_5 Logic Functioning bit
 (50 10)  (812 330)  (812 330)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (767 331)  (767 331)  routing T_15_20.sp4_h_r_6 <X> T_15_20.sp4_v_t_43
 (12 11)  (774 331)  (774 331)  routing T_15_20.sp4_h_l_45 <X> T_15_20.sp4_v_t_45
 (13 11)  (775 331)  (775 331)  routing T_15_20.sp4_v_b_3 <X> T_15_20.sp4_h_l_45
 (15 11)  (777 331)  (777 331)  routing T_15_20.sp4_h_r_36 <X> T_15_20.lc_trk_g2_4
 (16 11)  (778 331)  (778 331)  routing T_15_20.sp4_h_r_36 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (784 331)  (784 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (792 331)  (792 331)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (40 11)  (802 331)  (802 331)  LC_5 Logic Functioning bit
 (41 11)  (803 331)  (803 331)  LC_5 Logic Functioning bit
 (43 11)  (805 331)  (805 331)  LC_5 Logic Functioning bit
 (10 12)  (772 332)  (772 332)  routing T_15_20.sp4_v_t_40 <X> T_15_20.sp4_h_r_10
 (16 12)  (778 332)  (778 332)  routing T_15_20.sp12_v_t_14 <X> T_15_20.lc_trk_g3_1
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (21 12)  (783 332)  (783 332)  routing T_15_20.sp12_v_t_0 <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (786 332)  (786 332)  routing T_15_20.sp12_v_t_0 <X> T_15_20.lc_trk_g3_3
 (25 12)  (787 332)  (787 332)  routing T_15_20.wire_logic_cluster/lc_2/out <X> T_15_20.lc_trk_g3_2
 (26 12)  (788 332)  (788 332)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 332)  (789 332)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 332)  (790 332)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 332)  (792 332)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 332)  (793 332)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 332)  (795 332)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 332)  (798 332)  LC_6 Logic Functioning bit
 (38 12)  (800 332)  (800 332)  LC_6 Logic Functioning bit
 (41 12)  (803 332)  (803 332)  LC_6 Logic Functioning bit
 (43 12)  (805 332)  (805 332)  LC_6 Logic Functioning bit
 (45 12)  (807 332)  (807 332)  LC_6 Logic Functioning bit
 (48 12)  (810 332)  (810 332)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (8 13)  (770 333)  (770 333)  routing T_15_20.sp4_v_t_42 <X> T_15_20.sp4_v_b_10
 (10 13)  (772 333)  (772 333)  routing T_15_20.sp4_v_t_42 <X> T_15_20.sp4_v_b_10
 (18 13)  (780 333)  (780 333)  routing T_15_20.sp12_v_t_14 <X> T_15_20.lc_trk_g3_1
 (21 13)  (783 333)  (783 333)  routing T_15_20.sp12_v_t_0 <X> T_15_20.lc_trk_g3_3
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 333)  (788 333)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 333)  (790 333)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 333)  (792 333)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 333)  (793 333)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 333)  (798 333)  LC_6 Logic Functioning bit
 (38 13)  (800 333)  (800 333)  LC_6 Logic Functioning bit
 (40 13)  (802 333)  (802 333)  LC_6 Logic Functioning bit
 (42 13)  (804 333)  (804 333)  LC_6 Logic Functioning bit
 (9 14)  (771 334)  (771 334)  routing T_15_20.sp4_v_b_10 <X> T_15_20.sp4_h_l_47
 (25 14)  (787 334)  (787 334)  routing T_15_20.sp4_v_b_38 <X> T_15_20.lc_trk_g3_6
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 334)  (795 334)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 334)  (796 334)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 334)  (797 334)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.input_2_7
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (37 14)  (799 334)  (799 334)  LC_7 Logic Functioning bit
 (39 14)  (801 334)  (801 334)  LC_7 Logic Functioning bit
 (43 14)  (805 334)  (805 334)  LC_7 Logic Functioning bit
 (47 14)  (809 334)  (809 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (777 335)  (777 335)  routing T_15_20.tnr_op_4 <X> T_15_20.lc_trk_g3_4
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 335)  (785 335)  routing T_15_20.sp4_v_b_38 <X> T_15_20.lc_trk_g3_6
 (25 15)  (787 335)  (787 335)  routing T_15_20.sp4_v_b_38 <X> T_15_20.lc_trk_g3_6
 (26 15)  (788 335)  (788 335)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 335)  (794 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (796 335)  (796 335)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.input_2_7
 (35 15)  (797 335)  (797 335)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.input_2_7
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (38 15)  (800 335)  (800 335)  LC_7 Logic Functioning bit
 (42 15)  (804 335)  (804 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (15 0)  (831 320)  (831 320)  routing T_16_20.sp4_v_b_17 <X> T_16_20.lc_trk_g0_1
 (16 0)  (832 320)  (832 320)  routing T_16_20.sp4_v_b_17 <X> T_16_20.lc_trk_g0_1
 (17 0)  (833 320)  (833 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (839 320)  (839 320)  routing T_16_20.sp12_h_r_11 <X> T_16_20.lc_trk_g0_3
 (26 0)  (842 320)  (842 320)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 320)  (850 320)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (45 0)  (861 320)  (861 320)  LC_0 Logic Functioning bit
 (27 1)  (843 321)  (843 321)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 321)  (847 321)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 321)  (852 321)  LC_0 Logic Functioning bit
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (38 1)  (854 321)  (854 321)  LC_0 Logic Functioning bit
 (39 1)  (855 321)  (855 321)  LC_0 Logic Functioning bit
 (40 1)  (856 321)  (856 321)  LC_0 Logic Functioning bit
 (42 1)  (858 321)  (858 321)  LC_0 Logic Functioning bit
 (44 1)  (860 321)  (860 321)  LC_0 Logic Functioning bit
 (45 1)  (861 321)  (861 321)  LC_0 Logic Functioning bit
 (47 1)  (863 321)  (863 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (816 322)  (816 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (3 2)  (819 322)  (819 322)  routing T_16_20.sp12_h_r_0 <X> T_16_20.sp12_h_l_23
 (11 2)  (827 322)  (827 322)  routing T_16_20.sp4_v_b_11 <X> T_16_20.sp4_v_t_39
 (26 2)  (842 322)  (842 322)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 322)  (844 322)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (47 2)  (863 322)  (863 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (816 323)  (816 323)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 3)  (818 323)  (818 323)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (3 3)  (819 323)  (819 323)  routing T_16_20.sp12_h_r_0 <X> T_16_20.sp12_h_l_23
 (4 3)  (820 323)  (820 323)  routing T_16_20.sp4_v_b_7 <X> T_16_20.sp4_h_l_37
 (12 3)  (828 323)  (828 323)  routing T_16_20.sp4_v_b_11 <X> T_16_20.sp4_v_t_39
 (27 3)  (843 323)  (843 323)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 323)  (844 323)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 323)  (846 323)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 323)  (852 323)  LC_1 Logic Functioning bit
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (38 3)  (854 323)  (854 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (40 3)  (856 323)  (856 323)  LC_1 Logic Functioning bit
 (42 3)  (858 323)  (858 323)  LC_1 Logic Functioning bit
 (9 4)  (825 324)  (825 324)  routing T_16_20.sp4_v_t_41 <X> T_16_20.sp4_h_r_4
 (27 4)  (843 324)  (843 324)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 324)  (844 324)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 324)  (847 324)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 324)  (849 324)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (38 4)  (854 324)  (854 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (41 4)  (857 324)  (857 324)  LC_2 Logic Functioning bit
 (43 4)  (859 324)  (859 324)  LC_2 Logic Functioning bit
 (46 4)  (862 324)  (862 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (8 5)  (824 325)  (824 325)  routing T_16_20.sp4_h_l_41 <X> T_16_20.sp4_v_b_4
 (9 5)  (825 325)  (825 325)  routing T_16_20.sp4_h_l_41 <X> T_16_20.sp4_v_b_4
 (26 5)  (842 325)  (842 325)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 325)  (844 325)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 325)  (846 325)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 325)  (847 325)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (12 6)  (828 326)  (828 326)  routing T_16_20.sp4_v_t_40 <X> T_16_20.sp4_h_l_40
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (841 326)  (841 326)  routing T_16_20.sp4_v_t_3 <X> T_16_20.lc_trk_g1_6
 (6 7)  (822 327)  (822 327)  routing T_16_20.sp4_h_r_3 <X> T_16_20.sp4_h_l_38
 (11 7)  (827 327)  (827 327)  routing T_16_20.sp4_v_t_40 <X> T_16_20.sp4_h_l_40
 (22 7)  (838 327)  (838 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (839 327)  (839 327)  routing T_16_20.sp4_v_t_3 <X> T_16_20.lc_trk_g1_6
 (25 7)  (841 327)  (841 327)  routing T_16_20.sp4_v_t_3 <X> T_16_20.lc_trk_g1_6
 (6 8)  (822 328)  (822 328)  routing T_16_20.sp4_h_r_1 <X> T_16_20.sp4_v_b_6
 (12 8)  (828 328)  (828 328)  routing T_16_20.sp4_h_l_40 <X> T_16_20.sp4_h_r_8
 (22 8)  (838 328)  (838 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (839 328)  (839 328)  routing T_16_20.sp4_h_r_27 <X> T_16_20.lc_trk_g2_3
 (24 8)  (840 328)  (840 328)  routing T_16_20.sp4_h_r_27 <X> T_16_20.lc_trk_g2_3
 (25 8)  (841 328)  (841 328)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g2_2
 (13 9)  (829 329)  (829 329)  routing T_16_20.sp4_h_l_40 <X> T_16_20.sp4_h_r_8
 (14 9)  (830 329)  (830 329)  routing T_16_20.sp4_r_v_b_32 <X> T_16_20.lc_trk_g2_0
 (17 9)  (833 329)  (833 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (837 329)  (837 329)  routing T_16_20.sp4_h_r_27 <X> T_16_20.lc_trk_g2_3
 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 329)  (839 329)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g2_2
 (25 9)  (841 329)  (841 329)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g2_2
 (11 10)  (827 330)  (827 330)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_v_t_45
 (12 10)  (828 330)  (828 330)  routing T_16_20.sp4_h_r_5 <X> T_16_20.sp4_h_l_45
 (14 10)  (830 330)  (830 330)  routing T_16_20.sp4_v_b_36 <X> T_16_20.lc_trk_g2_4
 (16 10)  (832 330)  (832 330)  routing T_16_20.sp4_v_b_37 <X> T_16_20.lc_trk_g2_5
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 330)  (834 330)  routing T_16_20.sp4_v_b_37 <X> T_16_20.lc_trk_g2_5
 (21 10)  (837 330)  (837 330)  routing T_16_20.bnl_op_7 <X> T_16_20.lc_trk_g2_7
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (842 330)  (842 330)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 330)  (843 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 330)  (844 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (41 10)  (857 330)  (857 330)  LC_5 Logic Functioning bit
 (43 10)  (859 330)  (859 330)  LC_5 Logic Functioning bit
 (47 10)  (863 330)  (863 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (9 11)  (825 331)  (825 331)  routing T_16_20.sp4_v_b_7 <X> T_16_20.sp4_v_t_42
 (12 11)  (828 331)  (828 331)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_v_t_45
 (13 11)  (829 331)  (829 331)  routing T_16_20.sp4_h_r_5 <X> T_16_20.sp4_h_l_45
 (14 11)  (830 331)  (830 331)  routing T_16_20.sp4_v_b_36 <X> T_16_20.lc_trk_g2_4
 (16 11)  (832 331)  (832 331)  routing T_16_20.sp4_v_b_36 <X> T_16_20.lc_trk_g2_4
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (834 331)  (834 331)  routing T_16_20.sp4_v_b_37 <X> T_16_20.lc_trk_g2_5
 (21 11)  (837 331)  (837 331)  routing T_16_20.bnl_op_7 <X> T_16_20.lc_trk_g2_7
 (28 11)  (844 331)  (844 331)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 331)  (846 331)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 331)  (847 331)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (38 11)  (854 331)  (854 331)  LC_5 Logic Functioning bit
 (40 11)  (856 331)  (856 331)  LC_5 Logic Functioning bit
 (42 11)  (858 331)  (858 331)  LC_5 Logic Functioning bit
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (837 332)  (837 332)  routing T_16_20.bnl_op_3 <X> T_16_20.lc_trk_g3_3
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (841 332)  (841 332)  routing T_16_20.sp4_h_r_34 <X> T_16_20.lc_trk_g3_2
 (28 12)  (844 332)  (844 332)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 332)  (849 332)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 332)  (850 332)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (37 12)  (853 332)  (853 332)  LC_6 Logic Functioning bit
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (39 12)  (855 332)  (855 332)  LC_6 Logic Functioning bit
 (41 12)  (857 332)  (857 332)  LC_6 Logic Functioning bit
 (43 12)  (859 332)  (859 332)  LC_6 Logic Functioning bit
 (51 12)  (867 332)  (867 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (830 333)  (830 333)  routing T_16_20.sp4_r_v_b_40 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (837 333)  (837 333)  routing T_16_20.bnl_op_3 <X> T_16_20.lc_trk_g3_3
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 333)  (839 333)  routing T_16_20.sp4_h_r_34 <X> T_16_20.lc_trk_g3_2
 (24 13)  (840 333)  (840 333)  routing T_16_20.sp4_h_r_34 <X> T_16_20.lc_trk_g3_2
 (26 13)  (842 333)  (842 333)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 333)  (844 333)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 333)  (846 333)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 333)  (852 333)  LC_6 Logic Functioning bit
 (38 13)  (854 333)  (854 333)  LC_6 Logic Functioning bit
 (0 14)  (816 334)  (816 334)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (829 334)  (829 334)  routing T_16_20.sp4_h_r_11 <X> T_16_20.sp4_v_t_46
 (14 14)  (830 334)  (830 334)  routing T_16_20.sp12_v_t_3 <X> T_16_20.lc_trk_g3_4
 (21 14)  (837 334)  (837 334)  routing T_16_20.sp4_h_l_34 <X> T_16_20.lc_trk_g3_7
 (22 14)  (838 334)  (838 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (839 334)  (839 334)  routing T_16_20.sp4_h_l_34 <X> T_16_20.lc_trk_g3_7
 (24 14)  (840 334)  (840 334)  routing T_16_20.sp4_h_l_34 <X> T_16_20.lc_trk_g3_7
 (27 14)  (843 334)  (843 334)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 334)  (844 334)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 334)  (846 334)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 334)  (849 334)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (41 14)  (857 334)  (857 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (51 14)  (867 334)  (867 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (817 335)  (817 335)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (12 15)  (828 335)  (828 335)  routing T_16_20.sp4_h_r_11 <X> T_16_20.sp4_v_t_46
 (14 15)  (830 335)  (830 335)  routing T_16_20.sp12_v_t_3 <X> T_16_20.lc_trk_g3_4
 (15 15)  (831 335)  (831 335)  routing T_16_20.sp12_v_t_3 <X> T_16_20.lc_trk_g3_4
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (21 15)  (837 335)  (837 335)  routing T_16_20.sp4_h_l_34 <X> T_16_20.lc_trk_g3_7
 (26 15)  (842 335)  (842 335)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 335)  (846 335)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 335)  (847 335)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (39 15)  (855 335)  (855 335)  LC_7 Logic Functioning bit
 (41 15)  (857 335)  (857 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (5 0)  (879 320)  (879 320)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_h_r_0
 (15 0)  (889 320)  (889 320)  routing T_17_20.sp4_h_r_1 <X> T_17_20.lc_trk_g0_1
 (16 0)  (890 320)  (890 320)  routing T_17_20.sp4_h_r_1 <X> T_17_20.lc_trk_g0_1
 (17 0)  (891 320)  (891 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (896 320)  (896 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (897 320)  (897 320)  routing T_17_20.sp4_h_r_3 <X> T_17_20.lc_trk_g0_3
 (24 0)  (898 320)  (898 320)  routing T_17_20.sp4_h_r_3 <X> T_17_20.lc_trk_g0_3
 (26 0)  (900 320)  (900 320)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (39 0)  (913 320)  (913 320)  LC_0 Logic Functioning bit
 (41 0)  (915 320)  (915 320)  LC_0 Logic Functioning bit
 (42 0)  (916 320)  (916 320)  LC_0 Logic Functioning bit
 (43 0)  (917 320)  (917 320)  LC_0 Logic Functioning bit
 (4 1)  (878 321)  (878 321)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_h_r_0
 (18 1)  (892 321)  (892 321)  routing T_17_20.sp4_h_r_1 <X> T_17_20.lc_trk_g0_1
 (21 1)  (895 321)  (895 321)  routing T_17_20.sp4_h_r_3 <X> T_17_20.lc_trk_g0_3
 (22 1)  (896 321)  (896 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 321)  (899 321)  routing T_17_20.sp4_r_v_b_33 <X> T_17_20.lc_trk_g0_2
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 321)  (905 321)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 321)  (906 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 321)  (907 321)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.input_2_0
 (34 1)  (908 321)  (908 321)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.input_2_0
 (36 1)  (910 321)  (910 321)  LC_0 Logic Functioning bit
 (37 1)  (911 321)  (911 321)  LC_0 Logic Functioning bit
 (38 1)  (912 321)  (912 321)  LC_0 Logic Functioning bit
 (40 1)  (914 321)  (914 321)  LC_0 Logic Functioning bit
 (41 1)  (915 321)  (915 321)  LC_0 Logic Functioning bit
 (42 1)  (916 321)  (916 321)  LC_0 Logic Functioning bit
 (47 1)  (921 321)  (921 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 322)  (879 322)  routing T_17_20.sp4_v_b_0 <X> T_17_20.sp4_h_l_37
 (14 2)  (888 322)  (888 322)  routing T_17_20.bnr_op_4 <X> T_17_20.lc_trk_g0_4
 (26 2)  (900 322)  (900 322)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 322)  (901 322)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 322)  (902 322)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 322)  (903 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 322)  (905 322)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 322)  (908 322)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 322)  (910 322)  LC_1 Logic Functioning bit
 (38 2)  (912 322)  (912 322)  LC_1 Logic Functioning bit
 (45 2)  (919 322)  (919 322)  LC_1 Logic Functioning bit
 (14 3)  (888 323)  (888 323)  routing T_17_20.bnr_op_4 <X> T_17_20.lc_trk_g0_4
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (896 323)  (896 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (897 323)  (897 323)  routing T_17_20.sp4_h_r_6 <X> T_17_20.lc_trk_g0_6
 (24 3)  (898 323)  (898 323)  routing T_17_20.sp4_h_r_6 <X> T_17_20.lc_trk_g0_6
 (25 3)  (899 323)  (899 323)  routing T_17_20.sp4_h_r_6 <X> T_17_20.lc_trk_g0_6
 (26 3)  (900 323)  (900 323)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 323)  (902 323)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 323)  (903 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 323)  (910 323)  LC_1 Logic Functioning bit
 (37 3)  (911 323)  (911 323)  LC_1 Logic Functioning bit
 (38 3)  (912 323)  (912 323)  LC_1 Logic Functioning bit
 (39 3)  (913 323)  (913 323)  LC_1 Logic Functioning bit
 (41 3)  (915 323)  (915 323)  LC_1 Logic Functioning bit
 (43 3)  (917 323)  (917 323)  LC_1 Logic Functioning bit
 (53 3)  (927 323)  (927 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (8 4)  (882 324)  (882 324)  routing T_17_20.sp4_v_b_10 <X> T_17_20.sp4_h_r_4
 (9 4)  (883 324)  (883 324)  routing T_17_20.sp4_v_b_10 <X> T_17_20.sp4_h_r_4
 (10 4)  (884 324)  (884 324)  routing T_17_20.sp4_v_b_10 <X> T_17_20.sp4_h_r_4
 (25 4)  (899 324)  (899 324)  routing T_17_20.sp4_h_l_7 <X> T_17_20.lc_trk_g1_2
 (28 4)  (902 324)  (902 324)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 324)  (905 324)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 324)  (907 324)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 324)  (910 324)  LC_2 Logic Functioning bit
 (38 4)  (912 324)  (912 324)  LC_2 Logic Functioning bit
 (41 4)  (915 324)  (915 324)  LC_2 Logic Functioning bit
 (43 4)  (917 324)  (917 324)  LC_2 Logic Functioning bit
 (45 4)  (919 324)  (919 324)  LC_2 Logic Functioning bit
 (3 5)  (877 325)  (877 325)  routing T_17_20.sp12_h_l_23 <X> T_17_20.sp12_h_r_0
 (14 5)  (888 325)  (888 325)  routing T_17_20.sp4_r_v_b_24 <X> T_17_20.lc_trk_g1_0
 (17 5)  (891 325)  (891 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (896 325)  (896 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (897 325)  (897 325)  routing T_17_20.sp4_h_l_7 <X> T_17_20.lc_trk_g1_2
 (24 5)  (898 325)  (898 325)  routing T_17_20.sp4_h_l_7 <X> T_17_20.lc_trk_g1_2
 (25 5)  (899 325)  (899 325)  routing T_17_20.sp4_h_l_7 <X> T_17_20.lc_trk_g1_2
 (26 5)  (900 325)  (900 325)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 325)  (902 325)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 325)  (904 325)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 325)  (905 325)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 325)  (910 325)  LC_2 Logic Functioning bit
 (38 5)  (912 325)  (912 325)  LC_2 Logic Functioning bit
 (40 5)  (914 325)  (914 325)  LC_2 Logic Functioning bit
 (42 5)  (916 325)  (916 325)  LC_2 Logic Functioning bit
 (51 5)  (925 325)  (925 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (886 326)  (886 326)  routing T_17_20.sp4_v_t_40 <X> T_17_20.sp4_h_l_40
 (14 6)  (888 326)  (888 326)  routing T_17_20.wire_logic_cluster/lc_4/out <X> T_17_20.lc_trk_g1_4
 (15 6)  (889 326)  (889 326)  routing T_17_20.sp4_h_r_21 <X> T_17_20.lc_trk_g1_5
 (16 6)  (890 326)  (890 326)  routing T_17_20.sp4_h_r_21 <X> T_17_20.lc_trk_g1_5
 (17 6)  (891 326)  (891 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 326)  (892 326)  routing T_17_20.sp4_h_r_21 <X> T_17_20.lc_trk_g1_5
 (21 6)  (895 326)  (895 326)  routing T_17_20.wire_logic_cluster/lc_7/out <X> T_17_20.lc_trk_g1_7
 (22 6)  (896 326)  (896 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (900 326)  (900 326)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 326)  (904 326)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 326)  (907 326)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 326)  (909 326)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.input_2_3
 (37 6)  (911 326)  (911 326)  LC_3 Logic Functioning bit
 (38 6)  (912 326)  (912 326)  LC_3 Logic Functioning bit
 (39 6)  (913 326)  (913 326)  LC_3 Logic Functioning bit
 (41 6)  (915 326)  (915 326)  LC_3 Logic Functioning bit
 (42 6)  (916 326)  (916 326)  LC_3 Logic Functioning bit
 (43 6)  (917 326)  (917 326)  LC_3 Logic Functioning bit
 (11 7)  (885 327)  (885 327)  routing T_17_20.sp4_v_t_40 <X> T_17_20.sp4_h_l_40
 (17 7)  (891 327)  (891 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (892 327)  (892 327)  routing T_17_20.sp4_h_r_21 <X> T_17_20.lc_trk_g1_5
 (22 7)  (896 327)  (896 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (899 327)  (899 327)  routing T_17_20.sp4_r_v_b_30 <X> T_17_20.lc_trk_g1_6
 (28 7)  (902 327)  (902 327)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 327)  (904 327)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 327)  (905 327)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 327)  (906 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (908 327)  (908 327)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.input_2_3
 (36 7)  (910 327)  (910 327)  LC_3 Logic Functioning bit
 (37 7)  (911 327)  (911 327)  LC_3 Logic Functioning bit
 (38 7)  (912 327)  (912 327)  LC_3 Logic Functioning bit
 (40 7)  (914 327)  (914 327)  LC_3 Logic Functioning bit
 (41 7)  (915 327)  (915 327)  LC_3 Logic Functioning bit
 (42 7)  (916 327)  (916 327)  LC_3 Logic Functioning bit
 (2 8)  (876 328)  (876 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (888 328)  (888 328)  routing T_17_20.sp4_v_b_24 <X> T_17_20.lc_trk_g2_0
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (899 328)  (899 328)  routing T_17_20.wire_logic_cluster/lc_2/out <X> T_17_20.lc_trk_g2_2
 (27 8)  (901 328)  (901 328)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 328)  (905 328)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 328)  (907 328)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 328)  (910 328)  LC_4 Logic Functioning bit
 (38 8)  (912 328)  (912 328)  LC_4 Logic Functioning bit
 (41 8)  (915 328)  (915 328)  LC_4 Logic Functioning bit
 (43 8)  (917 328)  (917 328)  LC_4 Logic Functioning bit
 (45 8)  (919 328)  (919 328)  LC_4 Logic Functioning bit
 (16 9)  (890 329)  (890 329)  routing T_17_20.sp4_v_b_24 <X> T_17_20.lc_trk_g2_0
 (17 9)  (891 329)  (891 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (902 329)  (902 329)  routing T_17_20.lc_trk_g2_0 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 329)  (904 329)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 329)  (905 329)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 329)  (910 329)  LC_4 Logic Functioning bit
 (38 9)  (912 329)  (912 329)  LC_4 Logic Functioning bit
 (40 9)  (914 329)  (914 329)  LC_4 Logic Functioning bit
 (42 9)  (916 329)  (916 329)  LC_4 Logic Functioning bit
 (51 9)  (925 329)  (925 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (886 330)  (886 330)  routing T_17_20.sp4_v_t_45 <X> T_17_20.sp4_h_l_45
 (17 10)  (891 330)  (891 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (896 330)  (896 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (901 330)  (901 330)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 330)  (902 330)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 330)  (904 330)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 330)  (905 330)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 330)  (907 330)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 330)  (909 330)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.input_2_5
 (36 10)  (910 330)  (910 330)  LC_5 Logic Functioning bit
 (37 10)  (911 330)  (911 330)  LC_5 Logic Functioning bit
 (39 10)  (913 330)  (913 330)  LC_5 Logic Functioning bit
 (41 10)  (915 330)  (915 330)  LC_5 Logic Functioning bit
 (43 10)  (917 330)  (917 330)  LC_5 Logic Functioning bit
 (47 10)  (921 330)  (921 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (11 11)  (885 331)  (885 331)  routing T_17_20.sp4_v_t_45 <X> T_17_20.sp4_h_l_45
 (17 11)  (891 331)  (891 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (901 331)  (901 331)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 331)  (904 331)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 331)  (906 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (907 331)  (907 331)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.input_2_5
 (34 11)  (908 331)  (908 331)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.input_2_5
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (37 11)  (911 331)  (911 331)  LC_5 Logic Functioning bit
 (39 11)  (913 331)  (913 331)  LC_5 Logic Functioning bit
 (9 12)  (883 332)  (883 332)  routing T_17_20.sp4_v_t_47 <X> T_17_20.sp4_h_r_10
 (14 12)  (888 332)  (888 332)  routing T_17_20.sp12_v_b_0 <X> T_17_20.lc_trk_g3_0
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 332)  (892 332)  routing T_17_20.wire_logic_cluster/lc_1/out <X> T_17_20.lc_trk_g3_1
 (27 12)  (901 332)  (901 332)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 332)  (904 332)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 332)  (907 332)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 332)  (910 332)  LC_6 Logic Functioning bit
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (14 13)  (888 333)  (888 333)  routing T_17_20.sp12_v_b_0 <X> T_17_20.lc_trk_g3_0
 (15 13)  (889 333)  (889 333)  routing T_17_20.sp12_v_b_0 <X> T_17_20.lc_trk_g3_0
 (17 13)  (891 333)  (891 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 333)  (897 333)  routing T_17_20.sp4_v_b_42 <X> T_17_20.lc_trk_g3_2
 (24 13)  (898 333)  (898 333)  routing T_17_20.sp4_v_b_42 <X> T_17_20.lc_trk_g3_2
 (30 13)  (904 333)  (904 333)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 333)  (910 333)  LC_6 Logic Functioning bit
 (38 13)  (912 333)  (912 333)  LC_6 Logic Functioning bit
 (3 14)  (877 334)  (877 334)  routing T_17_20.sp12_v_b_1 <X> T_17_20.sp12_v_t_22
 (8 14)  (882 334)  (882 334)  routing T_17_20.sp4_h_r_2 <X> T_17_20.sp4_h_l_47
 (10 14)  (884 334)  (884 334)  routing T_17_20.sp4_h_r_2 <X> T_17_20.sp4_h_l_47
 (14 14)  (888 334)  (888 334)  routing T_17_20.sp4_h_r_36 <X> T_17_20.lc_trk_g3_4
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (897 334)  (897 334)  routing T_17_20.sp4_h_r_31 <X> T_17_20.lc_trk_g3_7
 (24 14)  (898 334)  (898 334)  routing T_17_20.sp4_h_r_31 <X> T_17_20.lc_trk_g3_7
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 334)  (905 334)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 334)  (908 334)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (37 14)  (911 334)  (911 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (41 14)  (915 334)  (915 334)  LC_7 Logic Functioning bit
 (43 14)  (917 334)  (917 334)  LC_7 Logic Functioning bit
 (45 14)  (919 334)  (919 334)  LC_7 Logic Functioning bit
 (46 14)  (920 334)  (920 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (925 334)  (925 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (889 335)  (889 335)  routing T_17_20.sp4_h_r_36 <X> T_17_20.lc_trk_g3_4
 (16 15)  (890 335)  (890 335)  routing T_17_20.sp4_h_r_36 <X> T_17_20.lc_trk_g3_4
 (17 15)  (891 335)  (891 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (895 335)  (895 335)  routing T_17_20.sp4_h_r_31 <X> T_17_20.lc_trk_g3_7
 (26 15)  (900 335)  (900 335)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 335)  (901 335)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 335)  (902 335)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 335)  (904 335)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 335)  (905 335)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (39 15)  (913 335)  (913 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (21 0)  (949 320)  (949 320)  routing T_18_20.lft_op_3 <X> T_18_20.lc_trk_g0_3
 (22 0)  (950 320)  (950 320)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 320)  (952 320)  routing T_18_20.lft_op_3 <X> T_18_20.lc_trk_g0_3
 (4 1)  (932 321)  (932 321)  routing T_18_20.sp4_v_t_42 <X> T_18_20.sp4_h_r_0
 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 321)  (951 321)  routing T_18_20.sp4_v_b_18 <X> T_18_20.lc_trk_g0_2
 (24 1)  (952 321)  (952 321)  routing T_18_20.sp4_v_b_18 <X> T_18_20.lc_trk_g0_2
 (6 2)  (934 322)  (934 322)  routing T_18_20.sp4_v_b_9 <X> T_18_20.sp4_v_t_37
 (14 2)  (942 322)  (942 322)  routing T_18_20.sp4_v_t_1 <X> T_18_20.lc_trk_g0_4
 (15 2)  (943 322)  (943 322)  routing T_18_20.sp4_h_r_13 <X> T_18_20.lc_trk_g0_5
 (16 2)  (944 322)  (944 322)  routing T_18_20.sp4_h_r_13 <X> T_18_20.lc_trk_g0_5
 (17 2)  (945 322)  (945 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (946 322)  (946 322)  routing T_18_20.sp4_h_r_13 <X> T_18_20.lc_trk_g0_5
 (25 2)  (953 322)  (953 322)  routing T_18_20.lft_op_6 <X> T_18_20.lc_trk_g0_6
 (26 2)  (954 322)  (954 322)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 322)  (958 322)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 322)  (961 322)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 322)  (962 322)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 322)  (964 322)  LC_1 Logic Functioning bit
 (37 2)  (965 322)  (965 322)  LC_1 Logic Functioning bit
 (52 2)  (980 322)  (980 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (5 3)  (933 323)  (933 323)  routing T_18_20.sp4_v_b_9 <X> T_18_20.sp4_v_t_37
 (9 3)  (937 323)  (937 323)  routing T_18_20.sp4_v_b_1 <X> T_18_20.sp4_v_t_36
 (11 3)  (939 323)  (939 323)  routing T_18_20.sp4_h_r_2 <X> T_18_20.sp4_h_l_39
 (14 3)  (942 323)  (942 323)  routing T_18_20.sp4_v_t_1 <X> T_18_20.lc_trk_g0_4
 (16 3)  (944 323)  (944 323)  routing T_18_20.sp4_v_t_1 <X> T_18_20.lc_trk_g0_4
 (17 3)  (945 323)  (945 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (950 323)  (950 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (952 323)  (952 323)  routing T_18_20.lft_op_6 <X> T_18_20.lc_trk_g0_6
 (28 3)  (956 323)  (956 323)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 323)  (958 323)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 323)  (960 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (961 323)  (961 323)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.input_2_1
 (35 3)  (963 323)  (963 323)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.input_2_1
 (36 3)  (964 323)  (964 323)  LC_1 Logic Functioning bit
 (37 3)  (965 323)  (965 323)  LC_1 Logic Functioning bit
 (38 3)  (966 323)  (966 323)  LC_1 Logic Functioning bit
 (51 3)  (979 323)  (979 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (13 4)  (941 324)  (941 324)  routing T_18_20.sp4_h_l_40 <X> T_18_20.sp4_v_b_5
 (21 4)  (949 324)  (949 324)  routing T_18_20.sp4_h_r_11 <X> T_18_20.lc_trk_g1_3
 (22 4)  (950 324)  (950 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (951 324)  (951 324)  routing T_18_20.sp4_h_r_11 <X> T_18_20.lc_trk_g1_3
 (24 4)  (952 324)  (952 324)  routing T_18_20.sp4_h_r_11 <X> T_18_20.lc_trk_g1_3
 (25 4)  (953 324)  (953 324)  routing T_18_20.bnr_op_2 <X> T_18_20.lc_trk_g1_2
 (26 4)  (954 324)  (954 324)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 324)  (956 324)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 324)  (962 324)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 324)  (963 324)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.input_2_2
 (37 4)  (965 324)  (965 324)  LC_2 Logic Functioning bit
 (38 4)  (966 324)  (966 324)  LC_2 Logic Functioning bit
 (39 4)  (967 324)  (967 324)  LC_2 Logic Functioning bit
 (41 4)  (969 324)  (969 324)  LC_2 Logic Functioning bit
 (42 4)  (970 324)  (970 324)  LC_2 Logic Functioning bit
 (43 4)  (971 324)  (971 324)  LC_2 Logic Functioning bit
 (12 5)  (940 325)  (940 325)  routing T_18_20.sp4_h_l_40 <X> T_18_20.sp4_v_b_5
 (14 5)  (942 325)  (942 325)  routing T_18_20.sp4_h_r_0 <X> T_18_20.lc_trk_g1_0
 (15 5)  (943 325)  (943 325)  routing T_18_20.sp4_h_r_0 <X> T_18_20.lc_trk_g1_0
 (16 5)  (944 325)  (944 325)  routing T_18_20.sp4_h_r_0 <X> T_18_20.lc_trk_g1_0
 (17 5)  (945 325)  (945 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (950 325)  (950 325)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (953 325)  (953 325)  routing T_18_20.bnr_op_2 <X> T_18_20.lc_trk_g1_2
 (26 5)  (954 325)  (954 325)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 325)  (955 325)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 325)  (956 325)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 325)  (957 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 325)  (959 325)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 325)  (960 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (961 325)  (961 325)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.input_2_2
 (34 5)  (962 325)  (962 325)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.input_2_2
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (37 5)  (965 325)  (965 325)  LC_2 Logic Functioning bit
 (38 5)  (966 325)  (966 325)  LC_2 Logic Functioning bit
 (40 5)  (968 325)  (968 325)  LC_2 Logic Functioning bit
 (41 5)  (969 325)  (969 325)  LC_2 Logic Functioning bit
 (42 5)  (970 325)  (970 325)  LC_2 Logic Functioning bit
 (51 5)  (979 325)  (979 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (953 326)  (953 326)  routing T_18_20.sp4_v_t_3 <X> T_18_20.lc_trk_g1_6
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 326)  (958 326)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 326)  (959 326)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 326)  (961 326)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 326)  (964 326)  LC_3 Logic Functioning bit
 (38 6)  (966 326)  (966 326)  LC_3 Logic Functioning bit
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (951 327)  (951 327)  routing T_18_20.sp4_v_t_3 <X> T_18_20.lc_trk_g1_6
 (25 7)  (953 327)  (953 327)  routing T_18_20.sp4_v_t_3 <X> T_18_20.lc_trk_g1_6
 (26 7)  (954 327)  (954 327)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 327)  (955 327)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 327)  (956 327)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 327)  (957 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (964 327)  (964 327)  LC_3 Logic Functioning bit
 (37 7)  (965 327)  (965 327)  LC_3 Logic Functioning bit
 (38 7)  (966 327)  (966 327)  LC_3 Logic Functioning bit
 (39 7)  (967 327)  (967 327)  LC_3 Logic Functioning bit
 (40 7)  (968 327)  (968 327)  LC_3 Logic Functioning bit
 (42 7)  (970 327)  (970 327)  LC_3 Logic Functioning bit
 (46 7)  (974 327)  (974 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (8 8)  (936 328)  (936 328)  routing T_18_20.sp4_v_b_7 <X> T_18_20.sp4_h_r_7
 (9 8)  (937 328)  (937 328)  routing T_18_20.sp4_v_b_7 <X> T_18_20.sp4_h_r_7
 (15 8)  (943 328)  (943 328)  routing T_18_20.sp4_h_r_41 <X> T_18_20.lc_trk_g2_1
 (16 8)  (944 328)  (944 328)  routing T_18_20.sp4_h_r_41 <X> T_18_20.lc_trk_g2_1
 (17 8)  (945 328)  (945 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (946 328)  (946 328)  routing T_18_20.sp4_h_r_41 <X> T_18_20.lc_trk_g2_1
 (21 8)  (949 328)  (949 328)  routing T_18_20.sp4_h_r_35 <X> T_18_20.lc_trk_g2_3
 (22 8)  (950 328)  (950 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (951 328)  (951 328)  routing T_18_20.sp4_h_r_35 <X> T_18_20.lc_trk_g2_3
 (24 8)  (952 328)  (952 328)  routing T_18_20.sp4_h_r_35 <X> T_18_20.lc_trk_g2_3
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 328)  (961 328)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 328)  (962 328)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (37 8)  (965 328)  (965 328)  LC_4 Logic Functioning bit
 (38 8)  (966 328)  (966 328)  LC_4 Logic Functioning bit
 (39 8)  (967 328)  (967 328)  LC_4 Logic Functioning bit
 (41 8)  (969 328)  (969 328)  LC_4 Logic Functioning bit
 (42 8)  (970 328)  (970 328)  LC_4 Logic Functioning bit
 (43 8)  (971 328)  (971 328)  LC_4 Logic Functioning bit
 (13 9)  (941 329)  (941 329)  routing T_18_20.sp4_v_t_38 <X> T_18_20.sp4_h_r_8
 (14 9)  (942 329)  (942 329)  routing T_18_20.sp4_r_v_b_32 <X> T_18_20.lc_trk_g2_0
 (17 9)  (945 329)  (945 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (946 329)  (946 329)  routing T_18_20.sp4_h_r_41 <X> T_18_20.lc_trk_g2_1
 (26 9)  (954 329)  (954 329)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 329)  (955 329)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 329)  (958 329)  routing T_18_20.lc_trk_g0_3 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 329)  (960 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (961 329)  (961 329)  routing T_18_20.lc_trk_g2_0 <X> T_18_20.input_2_4
 (36 9)  (964 329)  (964 329)  LC_4 Logic Functioning bit
 (37 9)  (965 329)  (965 329)  LC_4 Logic Functioning bit
 (38 9)  (966 329)  (966 329)  LC_4 Logic Functioning bit
 (39 9)  (967 329)  (967 329)  LC_4 Logic Functioning bit
 (40 9)  (968 329)  (968 329)  LC_4 Logic Functioning bit
 (41 9)  (969 329)  (969 329)  LC_4 Logic Functioning bit
 (42 9)  (970 329)  (970 329)  LC_4 Logic Functioning bit
 (43 9)  (971 329)  (971 329)  LC_4 Logic Functioning bit
 (47 9)  (975 329)  (975 329)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (16 10)  (944 330)  (944 330)  routing T_18_20.sp4_v_t_16 <X> T_18_20.lc_trk_g2_5
 (17 10)  (945 330)  (945 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (946 330)  (946 330)  routing T_18_20.sp4_v_t_16 <X> T_18_20.lc_trk_g2_5
 (21 10)  (949 330)  (949 330)  routing T_18_20.sp4_v_t_26 <X> T_18_20.lc_trk_g2_7
 (22 10)  (950 330)  (950 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 330)  (951 330)  routing T_18_20.sp4_v_t_26 <X> T_18_20.lc_trk_g2_7
 (26 10)  (954 330)  (954 330)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 330)  (959 330)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 330)  (961 330)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 330)  (964 330)  LC_5 Logic Functioning bit
 (38 10)  (966 330)  (966 330)  LC_5 Logic Functioning bit
 (42 10)  (970 330)  (970 330)  LC_5 Logic Functioning bit
 (6 11)  (934 331)  (934 331)  routing T_18_20.sp4_h_r_6 <X> T_18_20.sp4_h_l_43
 (14 11)  (942 331)  (942 331)  routing T_18_20.sp4_h_l_17 <X> T_18_20.lc_trk_g2_4
 (15 11)  (943 331)  (943 331)  routing T_18_20.sp4_h_l_17 <X> T_18_20.lc_trk_g2_4
 (16 11)  (944 331)  (944 331)  routing T_18_20.sp4_h_l_17 <X> T_18_20.lc_trk_g2_4
 (17 11)  (945 331)  (945 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (949 331)  (949 331)  routing T_18_20.sp4_v_t_26 <X> T_18_20.lc_trk_g2_7
 (22 11)  (950 331)  (950 331)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (952 331)  (952 331)  routing T_18_20.tnr_op_6 <X> T_18_20.lc_trk_g2_6
 (26 11)  (954 331)  (954 331)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 331)  (956 331)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 331)  (957 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 331)  (958 331)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 331)  (959 331)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 331)  (960 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (962 331)  (962 331)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.input_2_5
 (36 11)  (964 331)  (964 331)  LC_5 Logic Functioning bit
 (37 11)  (965 331)  (965 331)  LC_5 Logic Functioning bit
 (38 11)  (966 331)  (966 331)  LC_5 Logic Functioning bit
 (39 11)  (967 331)  (967 331)  LC_5 Logic Functioning bit
 (42 11)  (970 331)  (970 331)  LC_5 Logic Functioning bit
 (14 12)  (942 332)  (942 332)  routing T_18_20.rgt_op_0 <X> T_18_20.lc_trk_g3_0
 (16 12)  (944 332)  (944 332)  routing T_18_20.sp4_v_t_12 <X> T_18_20.lc_trk_g3_1
 (17 12)  (945 332)  (945 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (946 332)  (946 332)  routing T_18_20.sp4_v_t_12 <X> T_18_20.lc_trk_g3_1
 (25 12)  (953 332)  (953 332)  routing T_18_20.sp4_h_r_34 <X> T_18_20.lc_trk_g3_2
 (29 12)  (957 332)  (957 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 332)  (958 332)  routing T_18_20.lc_trk_g0_5 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 332)  (959 332)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 332)  (962 332)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 332)  (964 332)  LC_6 Logic Functioning bit
 (37 12)  (965 332)  (965 332)  LC_6 Logic Functioning bit
 (41 12)  (969 332)  (969 332)  LC_6 Logic Functioning bit
 (43 12)  (971 332)  (971 332)  LC_6 Logic Functioning bit
 (50 12)  (978 332)  (978 332)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (936 333)  (936 333)  routing T_18_20.sp4_h_r_10 <X> T_18_20.sp4_v_b_10
 (15 13)  (943 333)  (943 333)  routing T_18_20.rgt_op_0 <X> T_18_20.lc_trk_g3_0
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (950 333)  (950 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (951 333)  (951 333)  routing T_18_20.sp4_h_r_34 <X> T_18_20.lc_trk_g3_2
 (24 13)  (952 333)  (952 333)  routing T_18_20.sp4_h_r_34 <X> T_18_20.lc_trk_g3_2
 (31 13)  (959 333)  (959 333)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 333)  (964 333)  LC_6 Logic Functioning bit
 (37 13)  (965 333)  (965 333)  LC_6 Logic Functioning bit
 (41 13)  (969 333)  (969 333)  LC_6 Logic Functioning bit
 (43 13)  (971 333)  (971 333)  LC_6 Logic Functioning bit
 (8 14)  (936 334)  (936 334)  routing T_18_20.sp4_v_t_47 <X> T_18_20.sp4_h_l_47
 (9 14)  (937 334)  (937 334)  routing T_18_20.sp4_v_t_47 <X> T_18_20.sp4_h_l_47
 (12 14)  (940 334)  (940 334)  routing T_18_20.sp4_v_b_11 <X> T_18_20.sp4_h_l_46
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (949 334)  (949 334)  routing T_18_20.sp4_h_l_34 <X> T_18_20.lc_trk_g3_7
 (22 14)  (950 334)  (950 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (951 334)  (951 334)  routing T_18_20.sp4_h_l_34 <X> T_18_20.lc_trk_g3_7
 (24 14)  (952 334)  (952 334)  routing T_18_20.sp4_h_l_34 <X> T_18_20.lc_trk_g3_7
 (6 15)  (934 335)  (934 335)  routing T_18_20.sp4_h_r_9 <X> T_18_20.sp4_h_l_44
 (18 15)  (946 335)  (946 335)  routing T_18_20.sp4_r_v_b_45 <X> T_18_20.lc_trk_g3_5
 (21 15)  (949 335)  (949 335)  routing T_18_20.sp4_h_l_34 <X> T_18_20.lc_trk_g3_7


LogicTile_19_20

 (8 0)  (990 320)  (990 320)  routing T_19_20.sp4_v_b_1 <X> T_19_20.sp4_h_r_1
 (9 0)  (991 320)  (991 320)  routing T_19_20.sp4_v_b_1 <X> T_19_20.sp4_h_r_1
 (12 0)  (994 320)  (994 320)  routing T_19_20.sp4_v_t_39 <X> T_19_20.sp4_h_r_2
 (17 0)  (999 320)  (999 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (1003 320)  (1003 320)  routing T_19_20.wire_logic_cluster/lc_3/out <X> T_19_20.lc_trk_g0_3
 (22 0)  (1004 320)  (1004 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1008 320)  (1008 320)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 320)  (1010 320)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 320)  (1011 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 320)  (1013 320)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 320)  (1016 320)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 320)  (1017 320)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.input_2_0
 (38 0)  (1020 320)  (1020 320)  LC_0 Logic Functioning bit
 (39 0)  (1021 320)  (1021 320)  LC_0 Logic Functioning bit
 (42 0)  (1024 320)  (1024 320)  LC_0 Logic Functioning bit
 (43 0)  (1025 320)  (1025 320)  LC_0 Logic Functioning bit
 (22 1)  (1004 321)  (1004 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1008 321)  (1008 321)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 321)  (1011 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 321)  (1012 321)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 321)  (1014 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1015 321)  (1015 321)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.input_2_0
 (34 1)  (1016 321)  (1016 321)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.input_2_0
 (35 1)  (1017 321)  (1017 321)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.input_2_0
 (36 1)  (1018 321)  (1018 321)  LC_0 Logic Functioning bit
 (37 1)  (1019 321)  (1019 321)  LC_0 Logic Functioning bit
 (38 1)  (1020 321)  (1020 321)  LC_0 Logic Functioning bit
 (39 1)  (1021 321)  (1021 321)  LC_0 Logic Functioning bit
 (40 1)  (1022 321)  (1022 321)  LC_0 Logic Functioning bit
 (41 1)  (1023 321)  (1023 321)  LC_0 Logic Functioning bit
 (42 1)  (1024 321)  (1024 321)  LC_0 Logic Functioning bit
 (43 1)  (1025 321)  (1025 321)  LC_0 Logic Functioning bit
 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (994 322)  (994 322)  routing T_19_20.sp4_v_t_45 <X> T_19_20.sp4_h_l_39
 (21 2)  (1003 322)  (1003 322)  routing T_19_20.sp4_v_b_15 <X> T_19_20.lc_trk_g0_7
 (22 2)  (1004 322)  (1004 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1005 322)  (1005 322)  routing T_19_20.sp4_v_b_15 <X> T_19_20.lc_trk_g0_7
 (25 2)  (1007 322)  (1007 322)  routing T_19_20.wire_logic_cluster/lc_6/out <X> T_19_20.lc_trk_g0_6
 (27 2)  (1009 322)  (1009 322)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 322)  (1011 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 322)  (1012 322)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 322)  (1015 322)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 322)  (1016 322)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 322)  (1018 322)  LC_1 Logic Functioning bit
 (37 2)  (1019 322)  (1019 322)  LC_1 Logic Functioning bit
 (38 2)  (1020 322)  (1020 322)  LC_1 Logic Functioning bit
 (39 2)  (1021 322)  (1021 322)  LC_1 Logic Functioning bit
 (41 2)  (1023 322)  (1023 322)  LC_1 Logic Functioning bit
 (43 2)  (1025 322)  (1025 322)  LC_1 Logic Functioning bit
 (11 3)  (993 323)  (993 323)  routing T_19_20.sp4_v_t_45 <X> T_19_20.sp4_h_l_39
 (13 3)  (995 323)  (995 323)  routing T_19_20.sp4_v_t_45 <X> T_19_20.sp4_h_l_39
 (14 3)  (996 323)  (996 323)  routing T_19_20.sp4_r_v_b_28 <X> T_19_20.lc_trk_g0_4
 (17 3)  (999 323)  (999 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (1003 323)  (1003 323)  routing T_19_20.sp4_v_b_15 <X> T_19_20.lc_trk_g0_7
 (22 3)  (1004 323)  (1004 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (1008 323)  (1008 323)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 323)  (1009 323)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 323)  (1011 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (1019 323)  (1019 323)  LC_1 Logic Functioning bit
 (39 3)  (1021 323)  (1021 323)  LC_1 Logic Functioning bit
 (48 3)  (1030 323)  (1030 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (9 4)  (991 324)  (991 324)  routing T_19_20.sp4_h_l_36 <X> T_19_20.sp4_h_r_4
 (10 4)  (992 324)  (992 324)  routing T_19_20.sp4_h_l_36 <X> T_19_20.sp4_h_r_4
 (15 4)  (997 324)  (997 324)  routing T_19_20.sp4_h_l_4 <X> T_19_20.lc_trk_g1_1
 (16 4)  (998 324)  (998 324)  routing T_19_20.sp4_h_l_4 <X> T_19_20.lc_trk_g1_1
 (17 4)  (999 324)  (999 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 324)  (1000 324)  routing T_19_20.sp4_h_l_4 <X> T_19_20.lc_trk_g1_1
 (21 4)  (1003 324)  (1003 324)  routing T_19_20.wire_logic_cluster/lc_3/out <X> T_19_20.lc_trk_g1_3
 (22 4)  (1004 324)  (1004 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1010 324)  (1010 324)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 324)  (1011 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 324)  (1012 324)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 324)  (1015 324)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 324)  (1016 324)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (1020 324)  (1020 324)  LC_2 Logic Functioning bit
 (39 4)  (1021 324)  (1021 324)  LC_2 Logic Functioning bit
 (42 4)  (1024 324)  (1024 324)  LC_2 Logic Functioning bit
 (43 4)  (1025 324)  (1025 324)  LC_2 Logic Functioning bit
 (47 4)  (1029 324)  (1029 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (997 325)  (997 325)  routing T_19_20.sp4_v_t_5 <X> T_19_20.lc_trk_g1_0
 (16 5)  (998 325)  (998 325)  routing T_19_20.sp4_v_t_5 <X> T_19_20.lc_trk_g1_0
 (17 5)  (999 325)  (999 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (1000 325)  (1000 325)  routing T_19_20.sp4_h_l_4 <X> T_19_20.lc_trk_g1_1
 (22 5)  (1004 325)  (1004 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1005 325)  (1005 325)  routing T_19_20.sp4_h_r_2 <X> T_19_20.lc_trk_g1_2
 (24 5)  (1006 325)  (1006 325)  routing T_19_20.sp4_h_r_2 <X> T_19_20.lc_trk_g1_2
 (25 5)  (1007 325)  (1007 325)  routing T_19_20.sp4_h_r_2 <X> T_19_20.lc_trk_g1_2
 (27 5)  (1009 325)  (1009 325)  routing T_19_20.lc_trk_g1_1 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 325)  (1011 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 325)  (1013 325)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 325)  (1014 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1016 325)  (1016 325)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.input_2_2
 (35 5)  (1017 325)  (1017 325)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.input_2_2
 (36 5)  (1018 325)  (1018 325)  LC_2 Logic Functioning bit
 (37 5)  (1019 325)  (1019 325)  LC_2 Logic Functioning bit
 (38 5)  (1020 325)  (1020 325)  LC_2 Logic Functioning bit
 (39 5)  (1021 325)  (1021 325)  LC_2 Logic Functioning bit
 (40 5)  (1022 325)  (1022 325)  LC_2 Logic Functioning bit
 (41 5)  (1023 325)  (1023 325)  LC_2 Logic Functioning bit
 (42 5)  (1024 325)  (1024 325)  LC_2 Logic Functioning bit
 (43 5)  (1025 325)  (1025 325)  LC_2 Logic Functioning bit
 (6 6)  (988 326)  (988 326)  routing T_19_20.sp4_v_b_0 <X> T_19_20.sp4_v_t_38
 (16 6)  (998 326)  (998 326)  routing T_19_20.sp4_v_b_13 <X> T_19_20.lc_trk_g1_5
 (17 6)  (999 326)  (999 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 326)  (1000 326)  routing T_19_20.sp4_v_b_13 <X> T_19_20.lc_trk_g1_5
 (22 6)  (1004 326)  (1004 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (29 6)  (1011 326)  (1011 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 326)  (1012 326)  routing T_19_20.lc_trk_g0_4 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (35 6)  (1017 326)  (1017 326)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.input_2_3
 (36 6)  (1018 326)  (1018 326)  LC_3 Logic Functioning bit
 (38 6)  (1020 326)  (1020 326)  LC_3 Logic Functioning bit
 (41 6)  (1023 326)  (1023 326)  LC_3 Logic Functioning bit
 (43 6)  (1025 326)  (1025 326)  LC_3 Logic Functioning bit
 (45 6)  (1027 326)  (1027 326)  LC_3 Logic Functioning bit
 (5 7)  (987 327)  (987 327)  routing T_19_20.sp4_v_b_0 <X> T_19_20.sp4_v_t_38
 (15 7)  (997 327)  (997 327)  routing T_19_20.bot_op_4 <X> T_19_20.lc_trk_g1_4
 (17 7)  (999 327)  (999 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (1000 327)  (1000 327)  routing T_19_20.sp4_v_b_13 <X> T_19_20.lc_trk_g1_5
 (26 7)  (1008 327)  (1008 327)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 327)  (1011 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 327)  (1014 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1015 327)  (1015 327)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.input_2_3
 (35 7)  (1017 327)  (1017 327)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.input_2_3
 (36 7)  (1018 327)  (1018 327)  LC_3 Logic Functioning bit
 (39 7)  (1021 327)  (1021 327)  LC_3 Logic Functioning bit
 (40 7)  (1022 327)  (1022 327)  LC_3 Logic Functioning bit
 (43 7)  (1025 327)  (1025 327)  LC_3 Logic Functioning bit
 (46 7)  (1028 327)  (1028 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (1003 328)  (1003 328)  routing T_19_20.sp4_h_r_35 <X> T_19_20.lc_trk_g2_3
 (22 8)  (1004 328)  (1004 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1005 328)  (1005 328)  routing T_19_20.sp4_h_r_35 <X> T_19_20.lc_trk_g2_3
 (24 8)  (1006 328)  (1006 328)  routing T_19_20.sp4_h_r_35 <X> T_19_20.lc_trk_g2_3
 (15 10)  (997 330)  (997 330)  routing T_19_20.sp4_h_l_16 <X> T_19_20.lc_trk_g2_5
 (16 10)  (998 330)  (998 330)  routing T_19_20.sp4_h_l_16 <X> T_19_20.lc_trk_g2_5
 (17 10)  (999 330)  (999 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (1004 330)  (1004 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (1008 330)  (1008 330)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 330)  (1009 330)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 330)  (1011 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 330)  (1012 330)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 330)  (1013 330)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 330)  (1015 330)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 330)  (1016 330)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 330)  (1018 330)  LC_5 Logic Functioning bit
 (37 10)  (1019 330)  (1019 330)  LC_5 Logic Functioning bit
 (51 10)  (1033 330)  (1033 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (997 331)  (997 331)  routing T_19_20.tnr_op_4 <X> T_19_20.lc_trk_g2_4
 (17 11)  (999 331)  (999 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (1000 331)  (1000 331)  routing T_19_20.sp4_h_l_16 <X> T_19_20.lc_trk_g2_5
 (27 11)  (1009 331)  (1009 331)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 331)  (1010 331)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 331)  (1011 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 331)  (1012 331)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 331)  (1014 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1018 331)  (1018 331)  LC_5 Logic Functioning bit
 (37 11)  (1019 331)  (1019 331)  LC_5 Logic Functioning bit
 (42 11)  (1024 331)  (1024 331)  LC_5 Logic Functioning bit
 (48 11)  (1030 331)  (1030 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 12)  (987 332)  (987 332)  routing T_19_20.sp4_v_t_44 <X> T_19_20.sp4_h_r_9
 (12 12)  (994 332)  (994 332)  routing T_19_20.sp4_v_b_11 <X> T_19_20.sp4_h_r_11
 (15 12)  (997 332)  (997 332)  routing T_19_20.sp4_h_r_33 <X> T_19_20.lc_trk_g3_1
 (16 12)  (998 332)  (998 332)  routing T_19_20.sp4_h_r_33 <X> T_19_20.lc_trk_g3_1
 (17 12)  (999 332)  (999 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1000 332)  (1000 332)  routing T_19_20.sp4_h_r_33 <X> T_19_20.lc_trk_g3_1
 (27 12)  (1009 332)  (1009 332)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 332)  (1010 332)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 332)  (1011 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 332)  (1013 332)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 332)  (1014 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 332)  (1015 332)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 332)  (1017 332)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.input_2_6
 (36 12)  (1018 332)  (1018 332)  LC_6 Logic Functioning bit
 (38 12)  (1020 332)  (1020 332)  LC_6 Logic Functioning bit
 (42 12)  (1024 332)  (1024 332)  LC_6 Logic Functioning bit
 (43 12)  (1025 332)  (1025 332)  LC_6 Logic Functioning bit
 (45 12)  (1027 332)  (1027 332)  LC_6 Logic Functioning bit
 (11 13)  (993 333)  (993 333)  routing T_19_20.sp4_v_b_11 <X> T_19_20.sp4_h_r_11
 (14 13)  (996 333)  (996 333)  routing T_19_20.sp12_v_b_16 <X> T_19_20.lc_trk_g3_0
 (16 13)  (998 333)  (998 333)  routing T_19_20.sp12_v_b_16 <X> T_19_20.lc_trk_g3_0
 (17 13)  (999 333)  (999 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (1004 333)  (1004 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (31 13)  (1013 333)  (1013 333)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 333)  (1014 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1017 333)  (1017 333)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.input_2_6
 (36 13)  (1018 333)  (1018 333)  LC_6 Logic Functioning bit
 (38 13)  (1020 333)  (1020 333)  LC_6 Logic Functioning bit
 (42 13)  (1024 333)  (1024 333)  LC_6 Logic Functioning bit
 (43 13)  (1025 333)  (1025 333)  LC_6 Logic Functioning bit
 (46 13)  (1028 333)  (1028 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (11 14)  (993 334)  (993 334)  routing T_19_20.sp4_v_b_3 <X> T_19_20.sp4_v_t_46
 (13 14)  (995 334)  (995 334)  routing T_19_20.sp4_v_b_3 <X> T_19_20.sp4_v_t_46
 (16 14)  (998 334)  (998 334)  routing T_19_20.sp12_v_t_10 <X> T_19_20.lc_trk_g3_5
 (17 14)  (999 334)  (999 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (1004 334)  (1004 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1005 334)  (1005 334)  routing T_19_20.sp4_h_r_31 <X> T_19_20.lc_trk_g3_7
 (24 14)  (1006 334)  (1006 334)  routing T_19_20.sp4_h_r_31 <X> T_19_20.lc_trk_g3_7
 (28 14)  (1010 334)  (1010 334)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 334)  (1011 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 334)  (1012 334)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 334)  (1014 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 334)  (1017 334)  routing T_19_20.lc_trk_g0_7 <X> T_19_20.input_2_7
 (37 14)  (1019 334)  (1019 334)  LC_7 Logic Functioning bit
 (38 14)  (1020 334)  (1020 334)  LC_7 Logic Functioning bit
 (39 14)  (1021 334)  (1021 334)  LC_7 Logic Functioning bit
 (41 14)  (1023 334)  (1023 334)  LC_7 Logic Functioning bit
 (42 14)  (1024 334)  (1024 334)  LC_7 Logic Functioning bit
 (43 14)  (1025 334)  (1025 334)  LC_7 Logic Functioning bit
 (14 15)  (996 335)  (996 335)  routing T_19_20.sp4_h_l_17 <X> T_19_20.lc_trk_g3_4
 (15 15)  (997 335)  (997 335)  routing T_19_20.sp4_h_l_17 <X> T_19_20.lc_trk_g3_4
 (16 15)  (998 335)  (998 335)  routing T_19_20.sp4_h_l_17 <X> T_19_20.lc_trk_g3_4
 (17 15)  (999 335)  (999 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (1003 335)  (1003 335)  routing T_19_20.sp4_h_r_31 <X> T_19_20.lc_trk_g3_7
 (27 15)  (1009 335)  (1009 335)  routing T_19_20.lc_trk_g1_0 <X> T_19_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 335)  (1011 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 335)  (1013 335)  routing T_19_20.lc_trk_g0_2 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 335)  (1014 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1017 335)  (1017 335)  routing T_19_20.lc_trk_g0_7 <X> T_19_20.input_2_7
 (36 15)  (1018 335)  (1018 335)  LC_7 Logic Functioning bit
 (37 15)  (1019 335)  (1019 335)  LC_7 Logic Functioning bit
 (38 15)  (1020 335)  (1020 335)  LC_7 Logic Functioning bit
 (40 15)  (1022 335)  (1022 335)  LC_7 Logic Functioning bit
 (41 15)  (1023 335)  (1023 335)  LC_7 Logic Functioning bit
 (42 15)  (1024 335)  (1024 335)  LC_7 Logic Functioning bit
 (51 15)  (1033 335)  (1033 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_20

 (8 0)  (1044 320)  (1044 320)  routing T_20_20.sp4_v_b_1 <X> T_20_20.sp4_h_r_1
 (9 0)  (1045 320)  (1045 320)  routing T_20_20.sp4_v_b_1 <X> T_20_20.sp4_h_r_1
 (16 0)  (1052 320)  (1052 320)  routing T_20_20.sp4_v_b_9 <X> T_20_20.lc_trk_g0_1
 (17 0)  (1053 320)  (1053 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1054 320)  (1054 320)  routing T_20_20.sp4_v_b_9 <X> T_20_20.lc_trk_g0_1
 (25 0)  (1061 320)  (1061 320)  routing T_20_20.sp4_v_b_2 <X> T_20_20.lc_trk_g0_2
 (29 0)  (1065 320)  (1065 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 320)  (1068 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 320)  (1069 320)  routing T_20_20.lc_trk_g2_1 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 320)  (1072 320)  LC_0 Logic Functioning bit
 (38 0)  (1074 320)  (1074 320)  LC_0 Logic Functioning bit
 (39 0)  (1075 320)  (1075 320)  LC_0 Logic Functioning bit
 (47 0)  (1083 320)  (1083 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (1087 320)  (1087 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (1088 320)  (1088 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (1054 321)  (1054 321)  routing T_20_20.sp4_v_b_9 <X> T_20_20.lc_trk_g0_1
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1059 321)  (1059 321)  routing T_20_20.sp4_v_b_2 <X> T_20_20.lc_trk_g0_2
 (26 1)  (1062 321)  (1062 321)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 321)  (1063 321)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 321)  (1065 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 321)  (1068 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1069 321)  (1069 321)  routing T_20_20.lc_trk_g2_2 <X> T_20_20.input_2_0
 (35 1)  (1071 321)  (1071 321)  routing T_20_20.lc_trk_g2_2 <X> T_20_20.input_2_0
 (37 1)  (1073 321)  (1073 321)  LC_0 Logic Functioning bit
 (39 1)  (1075 321)  (1075 321)  LC_0 Logic Functioning bit
 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 322)  (1037 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 322)  (1044 322)  routing T_20_20.sp4_v_t_36 <X> T_20_20.sp4_h_l_36
 (9 2)  (1045 322)  (1045 322)  routing T_20_20.sp4_v_t_36 <X> T_20_20.sp4_h_l_36
 (21 2)  (1057 322)  (1057 322)  routing T_20_20.sp4_v_b_15 <X> T_20_20.lc_trk_g0_7
 (22 2)  (1058 322)  (1058 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1059 322)  (1059 322)  routing T_20_20.sp4_v_b_15 <X> T_20_20.lc_trk_g0_7
 (25 2)  (1061 322)  (1061 322)  routing T_20_20.sp4_h_r_14 <X> T_20_20.lc_trk_g0_6
 (29 2)  (1065 322)  (1065 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 322)  (1067 322)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 322)  (1070 322)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 322)  (1072 322)  LC_1 Logic Functioning bit
 (38 2)  (1074 322)  (1074 322)  LC_1 Logic Functioning bit
 (40 2)  (1076 322)  (1076 322)  LC_1 Logic Functioning bit
 (41 2)  (1077 322)  (1077 322)  LC_1 Logic Functioning bit
 (42 2)  (1078 322)  (1078 322)  LC_1 Logic Functioning bit
 (43 2)  (1079 322)  (1079 322)  LC_1 Logic Functioning bit
 (8 3)  (1044 323)  (1044 323)  routing T_20_20.sp4_v_b_10 <X> T_20_20.sp4_v_t_36
 (10 3)  (1046 323)  (1046 323)  routing T_20_20.sp4_v_b_10 <X> T_20_20.sp4_v_t_36
 (14 3)  (1050 323)  (1050 323)  routing T_20_20.sp4_h_r_4 <X> T_20_20.lc_trk_g0_4
 (15 3)  (1051 323)  (1051 323)  routing T_20_20.sp4_h_r_4 <X> T_20_20.lc_trk_g0_4
 (16 3)  (1052 323)  (1052 323)  routing T_20_20.sp4_h_r_4 <X> T_20_20.lc_trk_g0_4
 (17 3)  (1053 323)  (1053 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (1057 323)  (1057 323)  routing T_20_20.sp4_v_b_15 <X> T_20_20.lc_trk_g0_7
 (22 3)  (1058 323)  (1058 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1059 323)  (1059 323)  routing T_20_20.sp4_h_r_14 <X> T_20_20.lc_trk_g0_6
 (24 3)  (1060 323)  (1060 323)  routing T_20_20.sp4_h_r_14 <X> T_20_20.lc_trk_g0_6
 (30 3)  (1066 323)  (1066 323)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 323)  (1067 323)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 323)  (1072 323)  LC_1 Logic Functioning bit
 (38 3)  (1074 323)  (1074 323)  LC_1 Logic Functioning bit
 (40 3)  (1076 323)  (1076 323)  LC_1 Logic Functioning bit
 (41 3)  (1077 323)  (1077 323)  LC_1 Logic Functioning bit
 (42 3)  (1078 323)  (1078 323)  LC_1 Logic Functioning bit
 (43 3)  (1079 323)  (1079 323)  LC_1 Logic Functioning bit
 (21 4)  (1057 324)  (1057 324)  routing T_20_20.sp4_h_r_11 <X> T_20_20.lc_trk_g1_3
 (22 4)  (1058 324)  (1058 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1059 324)  (1059 324)  routing T_20_20.sp4_h_r_11 <X> T_20_20.lc_trk_g1_3
 (24 4)  (1060 324)  (1060 324)  routing T_20_20.sp4_h_r_11 <X> T_20_20.lc_trk_g1_3
 (26 4)  (1062 324)  (1062 324)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 324)  (1069 324)  routing T_20_20.lc_trk_g2_3 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 324)  (1071 324)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.input_2_2
 (36 4)  (1072 324)  (1072 324)  LC_2 Logic Functioning bit
 (37 4)  (1073 324)  (1073 324)  LC_2 Logic Functioning bit
 (39 4)  (1075 324)  (1075 324)  LC_2 Logic Functioning bit
 (43 4)  (1079 324)  (1079 324)  LC_2 Logic Functioning bit
 (27 5)  (1063 325)  (1063 325)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 325)  (1064 325)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 325)  (1067 325)  routing T_20_20.lc_trk_g2_3 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 325)  (1068 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1069 325)  (1069 325)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.input_2_2
 (35 5)  (1071 325)  (1071 325)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.input_2_2
 (36 5)  (1072 325)  (1072 325)  LC_2 Logic Functioning bit
 (37 5)  (1073 325)  (1073 325)  LC_2 Logic Functioning bit
 (38 5)  (1074 325)  (1074 325)  LC_2 Logic Functioning bit
 (42 5)  (1078 325)  (1078 325)  LC_2 Logic Functioning bit
 (51 5)  (1087 325)  (1087 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (1041 326)  (1041 326)  routing T_20_20.sp4_v_t_38 <X> T_20_20.sp4_h_l_38
 (12 6)  (1048 326)  (1048 326)  routing T_20_20.sp4_v_t_40 <X> T_20_20.sp4_h_l_40
 (22 6)  (1058 326)  (1058 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1059 326)  (1059 326)  routing T_20_20.sp4_v_b_23 <X> T_20_20.lc_trk_g1_7
 (24 6)  (1060 326)  (1060 326)  routing T_20_20.sp4_v_b_23 <X> T_20_20.lc_trk_g1_7
 (27 6)  (1063 326)  (1063 326)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 326)  (1064 326)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 326)  (1065 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 326)  (1066 326)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 326)  (1069 326)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 326)  (1072 326)  LC_3 Logic Functioning bit
 (37 6)  (1073 326)  (1073 326)  LC_3 Logic Functioning bit
 (38 6)  (1074 326)  (1074 326)  LC_3 Logic Functioning bit
 (39 6)  (1075 326)  (1075 326)  LC_3 Logic Functioning bit
 (41 6)  (1077 326)  (1077 326)  LC_3 Logic Functioning bit
 (43 6)  (1079 326)  (1079 326)  LC_3 Logic Functioning bit
 (6 7)  (1042 327)  (1042 327)  routing T_20_20.sp4_v_t_38 <X> T_20_20.sp4_h_l_38
 (10 7)  (1046 327)  (1046 327)  routing T_20_20.sp4_h_l_46 <X> T_20_20.sp4_v_t_41
 (11 7)  (1047 327)  (1047 327)  routing T_20_20.sp4_v_t_40 <X> T_20_20.sp4_h_l_40
 (27 7)  (1063 327)  (1063 327)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 327)  (1064 327)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 327)  (1065 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (1073 327)  (1073 327)  LC_3 Logic Functioning bit
 (39 7)  (1075 327)  (1075 327)  LC_3 Logic Functioning bit
 (16 8)  (1052 328)  (1052 328)  routing T_20_20.sp4_v_t_12 <X> T_20_20.lc_trk_g2_1
 (17 8)  (1053 328)  (1053 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1054 328)  (1054 328)  routing T_20_20.sp4_v_t_12 <X> T_20_20.lc_trk_g2_1
 (22 8)  (1058 328)  (1058 328)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1060 328)  (1060 328)  routing T_20_20.tnr_op_3 <X> T_20_20.lc_trk_g2_3
 (26 8)  (1062 328)  (1062 328)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 328)  (1064 328)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 328)  (1065 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 328)  (1066 328)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 328)  (1067 328)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 328)  (1068 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 328)  (1069 328)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 328)  (1072 328)  LC_4 Logic Functioning bit
 (37 8)  (1073 328)  (1073 328)  LC_4 Logic Functioning bit
 (38 8)  (1074 328)  (1074 328)  LC_4 Logic Functioning bit
 (39 8)  (1075 328)  (1075 328)  LC_4 Logic Functioning bit
 (43 8)  (1079 328)  (1079 328)  LC_4 Logic Functioning bit
 (50 8)  (1086 328)  (1086 328)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (1051 329)  (1051 329)  routing T_20_20.tnr_op_0 <X> T_20_20.lc_trk_g2_0
 (17 9)  (1053 329)  (1053 329)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (1058 329)  (1058 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1061 329)  (1061 329)  routing T_20_20.sp4_r_v_b_34 <X> T_20_20.lc_trk_g2_2
 (29 9)  (1065 329)  (1065 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 329)  (1066 329)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (37 9)  (1073 329)  (1073 329)  LC_4 Logic Functioning bit
 (39 9)  (1075 329)  (1075 329)  LC_4 Logic Functioning bit
 (43 9)  (1079 329)  (1079 329)  LC_4 Logic Functioning bit
 (3 10)  (1039 330)  (1039 330)  routing T_20_20.sp12_h_r_1 <X> T_20_20.sp12_h_l_22
 (6 10)  (1042 330)  (1042 330)  routing T_20_20.sp4_v_b_3 <X> T_20_20.sp4_v_t_43
 (8 10)  (1044 330)  (1044 330)  routing T_20_20.sp4_v_t_42 <X> T_20_20.sp4_h_l_42
 (9 10)  (1045 330)  (1045 330)  routing T_20_20.sp4_v_t_42 <X> T_20_20.sp4_h_l_42
 (16 10)  (1052 330)  (1052 330)  routing T_20_20.sp12_v_t_10 <X> T_20_20.lc_trk_g2_5
 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (1057 330)  (1057 330)  routing T_20_20.sp4_v_t_26 <X> T_20_20.lc_trk_g2_7
 (22 10)  (1058 330)  (1058 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1059 330)  (1059 330)  routing T_20_20.sp4_v_t_26 <X> T_20_20.lc_trk_g2_7
 (26 10)  (1062 330)  (1062 330)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 330)  (1063 330)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 330)  (1064 330)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 330)  (1065 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 330)  (1066 330)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 330)  (1067 330)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 330)  (1069 330)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 330)  (1072 330)  LC_5 Logic Functioning bit
 (37 10)  (1073 330)  (1073 330)  LC_5 Logic Functioning bit
 (43 10)  (1079 330)  (1079 330)  LC_5 Logic Functioning bit
 (50 10)  (1086 330)  (1086 330)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (1039 331)  (1039 331)  routing T_20_20.sp12_h_r_1 <X> T_20_20.sp12_h_l_22
 (5 11)  (1041 331)  (1041 331)  routing T_20_20.sp4_v_b_3 <X> T_20_20.sp4_v_t_43
 (14 11)  (1050 331)  (1050 331)  routing T_20_20.tnl_op_4 <X> T_20_20.lc_trk_g2_4
 (15 11)  (1051 331)  (1051 331)  routing T_20_20.tnl_op_4 <X> T_20_20.lc_trk_g2_4
 (17 11)  (1053 331)  (1053 331)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (1057 331)  (1057 331)  routing T_20_20.sp4_v_t_26 <X> T_20_20.lc_trk_g2_7
 (22 11)  (1058 331)  (1058 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1059 331)  (1059 331)  routing T_20_20.sp4_v_b_46 <X> T_20_20.lc_trk_g2_6
 (24 11)  (1060 331)  (1060 331)  routing T_20_20.sp4_v_b_46 <X> T_20_20.lc_trk_g2_6
 (26 11)  (1062 331)  (1062 331)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 331)  (1064 331)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 331)  (1065 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 331)  (1066 331)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (1072 331)  (1072 331)  LC_5 Logic Functioning bit
 (37 11)  (1073 331)  (1073 331)  LC_5 Logic Functioning bit
 (38 11)  (1074 331)  (1074 331)  LC_5 Logic Functioning bit
 (41 11)  (1077 331)  (1077 331)  LC_5 Logic Functioning bit
 (42 11)  (1078 331)  (1078 331)  LC_5 Logic Functioning bit
 (9 12)  (1045 332)  (1045 332)  routing T_20_20.sp4_v_t_47 <X> T_20_20.sp4_h_r_10
 (14 12)  (1050 332)  (1050 332)  routing T_20_20.sp4_v_b_24 <X> T_20_20.lc_trk_g3_0
 (26 12)  (1062 332)  (1062 332)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 332)  (1065 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 332)  (1066 332)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 332)  (1067 332)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 332)  (1068 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 332)  (1069 332)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 332)  (1070 332)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 332)  (1072 332)  LC_6 Logic Functioning bit
 (37 12)  (1073 332)  (1073 332)  LC_6 Logic Functioning bit
 (38 12)  (1074 332)  (1074 332)  LC_6 Logic Functioning bit
 (39 12)  (1075 332)  (1075 332)  LC_6 Logic Functioning bit
 (41 12)  (1077 332)  (1077 332)  LC_6 Logic Functioning bit
 (43 12)  (1079 332)  (1079 332)  LC_6 Logic Functioning bit
 (45 12)  (1081 332)  (1081 332)  LC_6 Logic Functioning bit
 (46 12)  (1082 332)  (1082 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (16 13)  (1052 333)  (1052 333)  routing T_20_20.sp4_v_b_24 <X> T_20_20.lc_trk_g3_0
 (17 13)  (1053 333)  (1053 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (1062 333)  (1062 333)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 333)  (1065 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 333)  (1066 333)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 333)  (1067 333)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 333)  (1073 333)  LC_6 Logic Functioning bit
 (39 13)  (1075 333)  (1075 333)  LC_6 Logic Functioning bit
 (10 14)  (1046 334)  (1046 334)  routing T_20_20.sp4_v_b_5 <X> T_20_20.sp4_h_l_47
 (16 14)  (1052 334)  (1052 334)  routing T_20_20.sp4_v_b_37 <X> T_20_20.lc_trk_g3_5
 (17 14)  (1053 334)  (1053 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1054 334)  (1054 334)  routing T_20_20.sp4_v_b_37 <X> T_20_20.lc_trk_g3_5
 (21 14)  (1057 334)  (1057 334)  routing T_20_20.sp4_h_l_34 <X> T_20_20.lc_trk_g3_7
 (22 14)  (1058 334)  (1058 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1059 334)  (1059 334)  routing T_20_20.sp4_h_l_34 <X> T_20_20.lc_trk_g3_7
 (24 14)  (1060 334)  (1060 334)  routing T_20_20.sp4_h_l_34 <X> T_20_20.lc_trk_g3_7
 (25 14)  (1061 334)  (1061 334)  routing T_20_20.wire_logic_cluster/lc_6/out <X> T_20_20.lc_trk_g3_6
 (5 15)  (1041 335)  (1041 335)  routing T_20_20.sp4_h_l_44 <X> T_20_20.sp4_v_t_44
 (11 15)  (1047 335)  (1047 335)  routing T_20_20.sp4_h_r_11 <X> T_20_20.sp4_h_l_46
 (18 15)  (1054 335)  (1054 335)  routing T_20_20.sp4_v_b_37 <X> T_20_20.lc_trk_g3_5
 (21 15)  (1057 335)  (1057 335)  routing T_20_20.sp4_h_l_34 <X> T_20_20.lc_trk_g3_7
 (22 15)  (1058 335)  (1058 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_21_20

 (6 0)  (1096 320)  (1096 320)  routing T_21_20.sp4_h_r_7 <X> T_21_20.sp4_v_b_0
 (17 0)  (1107 320)  (1107 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (1116 320)  (1116 320)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 320)  (1118 320)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 320)  (1119 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 320)  (1120 320)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 320)  (1121 320)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 320)  (1122 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 320)  (1124 320)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 320)  (1126 320)  LC_0 Logic Functioning bit
 (37 0)  (1127 320)  (1127 320)  LC_0 Logic Functioning bit
 (38 0)  (1128 320)  (1128 320)  LC_0 Logic Functioning bit
 (18 1)  (1108 321)  (1108 321)  routing T_21_20.sp4_r_v_b_34 <X> T_21_20.lc_trk_g0_1
 (27 1)  (1117 321)  (1117 321)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 321)  (1118 321)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 321)  (1119 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 321)  (1122 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1123 321)  (1123 321)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.input_2_0
 (34 1)  (1124 321)  (1124 321)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.input_2_0
 (36 1)  (1126 321)  (1126 321)  LC_0 Logic Functioning bit
 (37 1)  (1127 321)  (1127 321)  LC_0 Logic Functioning bit
 (38 1)  (1128 321)  (1128 321)  LC_0 Logic Functioning bit
 (40 1)  (1130 321)  (1130 321)  LC_0 Logic Functioning bit
 (42 1)  (1132 321)  (1132 321)  LC_0 Logic Functioning bit
 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 322)  (1091 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1098 322)  (1098 322)  routing T_21_20.sp4_v_t_42 <X> T_21_20.sp4_h_l_36
 (9 2)  (1099 322)  (1099 322)  routing T_21_20.sp4_v_t_42 <X> T_21_20.sp4_h_l_36
 (10 2)  (1100 322)  (1100 322)  routing T_21_20.sp4_v_t_42 <X> T_21_20.sp4_h_l_36
 (11 2)  (1101 322)  (1101 322)  routing T_21_20.sp4_v_b_6 <X> T_21_20.sp4_v_t_39
 (12 2)  (1102 322)  (1102 322)  routing T_21_20.sp4_v_t_45 <X> T_21_20.sp4_h_l_39
 (13 2)  (1103 322)  (1103 322)  routing T_21_20.sp4_v_b_6 <X> T_21_20.sp4_v_t_39
 (17 2)  (1107 322)  (1107 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (1116 322)  (1116 322)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (32 2)  (1122 322)  (1122 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 322)  (1123 322)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 322)  (1126 322)  LC_1 Logic Functioning bit
 (37 2)  (1127 322)  (1127 322)  LC_1 Logic Functioning bit
 (39 2)  (1129 322)  (1129 322)  LC_1 Logic Functioning bit
 (43 2)  (1133 322)  (1133 322)  LC_1 Logic Functioning bit
 (50 2)  (1140 322)  (1140 322)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (1101 323)  (1101 323)  routing T_21_20.sp4_v_t_45 <X> T_21_20.sp4_h_l_39
 (13 3)  (1103 323)  (1103 323)  routing T_21_20.sp4_v_t_45 <X> T_21_20.sp4_h_l_39
 (14 3)  (1104 323)  (1104 323)  routing T_21_20.sp4_h_r_4 <X> T_21_20.lc_trk_g0_4
 (15 3)  (1105 323)  (1105 323)  routing T_21_20.sp4_h_r_4 <X> T_21_20.lc_trk_g0_4
 (16 3)  (1106 323)  (1106 323)  routing T_21_20.sp4_h_r_4 <X> T_21_20.lc_trk_g0_4
 (17 3)  (1107 323)  (1107 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (1108 323)  (1108 323)  routing T_21_20.sp4_r_v_b_29 <X> T_21_20.lc_trk_g0_5
 (22 3)  (1112 323)  (1112 323)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1114 323)  (1114 323)  routing T_21_20.top_op_6 <X> T_21_20.lc_trk_g0_6
 (25 3)  (1115 323)  (1115 323)  routing T_21_20.top_op_6 <X> T_21_20.lc_trk_g0_6
 (27 3)  (1117 323)  (1117 323)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 323)  (1118 323)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 323)  (1119 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 323)  (1121 323)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 323)  (1126 323)  LC_1 Logic Functioning bit
 (37 3)  (1127 323)  (1127 323)  LC_1 Logic Functioning bit
 (38 3)  (1128 323)  (1128 323)  LC_1 Logic Functioning bit
 (42 3)  (1132 323)  (1132 323)  LC_1 Logic Functioning bit
 (27 4)  (1117 324)  (1117 324)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 324)  (1119 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 324)  (1122 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 324)  (1123 324)  routing T_21_20.lc_trk_g2_1 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 324)  (1126 324)  LC_2 Logic Functioning bit
 (38 4)  (1128 324)  (1128 324)  LC_2 Logic Functioning bit
 (42 4)  (1132 324)  (1132 324)  LC_2 Logic Functioning bit
 (43 4)  (1133 324)  (1133 324)  LC_2 Logic Functioning bit
 (50 4)  (1140 324)  (1140 324)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (1112 325)  (1112 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1113 325)  (1113 325)  routing T_21_20.sp12_h_l_17 <X> T_21_20.lc_trk_g1_2
 (25 5)  (1115 325)  (1115 325)  routing T_21_20.sp12_h_l_17 <X> T_21_20.lc_trk_g1_2
 (30 5)  (1120 325)  (1120 325)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (1126 325)  (1126 325)  LC_2 Logic Functioning bit
 (38 5)  (1128 325)  (1128 325)  LC_2 Logic Functioning bit
 (42 5)  (1132 325)  (1132 325)  LC_2 Logic Functioning bit
 (43 5)  (1133 325)  (1133 325)  LC_2 Logic Functioning bit
 (5 6)  (1095 326)  (1095 326)  routing T_21_20.sp4_v_t_38 <X> T_21_20.sp4_h_l_38
 (12 6)  (1102 326)  (1102 326)  routing T_21_20.sp4_v_t_40 <X> T_21_20.sp4_h_l_40
 (14 6)  (1104 326)  (1104 326)  routing T_21_20.wire_logic_cluster/lc_4/out <X> T_21_20.lc_trk_g1_4
 (15 6)  (1105 326)  (1105 326)  routing T_21_20.lft_op_5 <X> T_21_20.lc_trk_g1_5
 (17 6)  (1107 326)  (1107 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1108 326)  (1108 326)  routing T_21_20.lft_op_5 <X> T_21_20.lc_trk_g1_5
 (28 6)  (1118 326)  (1118 326)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 326)  (1120 326)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 326)  (1121 326)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 326)  (1122 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 326)  (1126 326)  LC_3 Logic Functioning bit
 (37 6)  (1127 326)  (1127 326)  LC_3 Logic Functioning bit
 (38 6)  (1128 326)  (1128 326)  LC_3 Logic Functioning bit
 (39 6)  (1129 326)  (1129 326)  LC_3 Logic Functioning bit
 (41 6)  (1131 326)  (1131 326)  LC_3 Logic Functioning bit
 (43 6)  (1133 326)  (1133 326)  LC_3 Logic Functioning bit
 (6 7)  (1096 327)  (1096 327)  routing T_21_20.sp4_v_t_38 <X> T_21_20.sp4_h_l_38
 (11 7)  (1101 327)  (1101 327)  routing T_21_20.sp4_v_t_40 <X> T_21_20.sp4_h_l_40
 (17 7)  (1107 327)  (1107 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (1119 327)  (1119 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 327)  (1121 327)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (1127 327)  (1127 327)  LC_3 Logic Functioning bit
 (39 7)  (1129 327)  (1129 327)  LC_3 Logic Functioning bit
 (16 8)  (1106 328)  (1106 328)  routing T_21_20.sp4_v_b_33 <X> T_21_20.lc_trk_g2_1
 (17 8)  (1107 328)  (1107 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1108 328)  (1108 328)  routing T_21_20.sp4_v_b_33 <X> T_21_20.lc_trk_g2_1
 (25 8)  (1115 328)  (1115 328)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g2_2
 (26 8)  (1116 328)  (1116 328)  routing T_21_20.lc_trk_g0_4 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 328)  (1118 328)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 328)  (1119 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 328)  (1120 328)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 328)  (1122 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 328)  (1123 328)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 328)  (1124 328)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 328)  (1126 328)  LC_4 Logic Functioning bit
 (37 8)  (1127 328)  (1127 328)  LC_4 Logic Functioning bit
 (38 8)  (1128 328)  (1128 328)  LC_4 Logic Functioning bit
 (39 8)  (1129 328)  (1129 328)  LC_4 Logic Functioning bit
 (43 8)  (1133 328)  (1133 328)  LC_4 Logic Functioning bit
 (50 8)  (1140 328)  (1140 328)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (1104 329)  (1104 329)  routing T_21_20.tnl_op_0 <X> T_21_20.lc_trk_g2_0
 (15 9)  (1105 329)  (1105 329)  routing T_21_20.tnl_op_0 <X> T_21_20.lc_trk_g2_0
 (17 9)  (1107 329)  (1107 329)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (1108 329)  (1108 329)  routing T_21_20.sp4_v_b_33 <X> T_21_20.lc_trk_g2_1
 (22 9)  (1112 329)  (1112 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1113 329)  (1113 329)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g2_2
 (24 9)  (1114 329)  (1114 329)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g2_2
 (25 9)  (1115 329)  (1115 329)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g2_2
 (29 9)  (1119 329)  (1119 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (1127 329)  (1127 329)  LC_4 Logic Functioning bit
 (39 9)  (1129 329)  (1129 329)  LC_4 Logic Functioning bit
 (43 9)  (1133 329)  (1133 329)  LC_4 Logic Functioning bit
 (5 10)  (1095 330)  (1095 330)  routing T_21_20.sp4_v_t_37 <X> T_21_20.sp4_h_l_43
 (8 10)  (1098 330)  (1098 330)  routing T_21_20.sp4_v_t_36 <X> T_21_20.sp4_h_l_42
 (9 10)  (1099 330)  (1099 330)  routing T_21_20.sp4_v_t_36 <X> T_21_20.sp4_h_l_42
 (10 10)  (1100 330)  (1100 330)  routing T_21_20.sp4_v_t_36 <X> T_21_20.sp4_h_l_42
 (17 10)  (1107 330)  (1107 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (1115 330)  (1115 330)  routing T_21_20.wire_logic_cluster/lc_6/out <X> T_21_20.lc_trk_g2_6
 (26 10)  (1116 330)  (1116 330)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (1118 330)  (1118 330)  routing T_21_20.lc_trk_g2_0 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 330)  (1119 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 330)  (1121 330)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 330)  (1124 330)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 330)  (1126 330)  LC_5 Logic Functioning bit
 (38 10)  (1128 330)  (1128 330)  LC_5 Logic Functioning bit
 (4 11)  (1094 331)  (1094 331)  routing T_21_20.sp4_v_t_37 <X> T_21_20.sp4_h_l_43
 (6 11)  (1096 331)  (1096 331)  routing T_21_20.sp4_v_t_37 <X> T_21_20.sp4_h_l_43
 (17 11)  (1107 331)  (1107 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1112 331)  (1112 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1117 331)  (1117 331)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 331)  (1118 331)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 331)  (1119 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (1126 331)  (1126 331)  LC_5 Logic Functioning bit
 (37 11)  (1127 331)  (1127 331)  LC_5 Logic Functioning bit
 (38 11)  (1128 331)  (1128 331)  LC_5 Logic Functioning bit
 (39 11)  (1129 331)  (1129 331)  LC_5 Logic Functioning bit
 (41 11)  (1131 331)  (1131 331)  LC_5 Logic Functioning bit
 (43 11)  (1133 331)  (1133 331)  LC_5 Logic Functioning bit
 (52 11)  (1142 331)  (1142 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (1104 332)  (1104 332)  routing T_21_20.sp4_v_b_24 <X> T_21_20.lc_trk_g3_0
 (15 12)  (1105 332)  (1105 332)  routing T_21_20.sp4_h_r_33 <X> T_21_20.lc_trk_g3_1
 (16 12)  (1106 332)  (1106 332)  routing T_21_20.sp4_h_r_33 <X> T_21_20.lc_trk_g3_1
 (17 12)  (1107 332)  (1107 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1108 332)  (1108 332)  routing T_21_20.sp4_h_r_33 <X> T_21_20.lc_trk_g3_1
 (26 12)  (1116 332)  (1116 332)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (1119 332)  (1119 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 332)  (1120 332)  routing T_21_20.lc_trk_g0_5 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 332)  (1121 332)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 332)  (1122 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 332)  (1123 332)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 332)  (1124 332)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 332)  (1125 332)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.input_2_6
 (36 12)  (1126 332)  (1126 332)  LC_6 Logic Functioning bit
 (45 12)  (1135 332)  (1135 332)  LC_6 Logic Functioning bit
 (48 12)  (1138 332)  (1138 332)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (16 13)  (1106 333)  (1106 333)  routing T_21_20.sp4_v_b_24 <X> T_21_20.lc_trk_g3_0
 (17 13)  (1107 333)  (1107 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (1116 333)  (1116 333)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 333)  (1118 333)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 333)  (1119 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 333)  (1121 333)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 333)  (1122 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1123 333)  (1123 333)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.input_2_6
 (34 13)  (1124 333)  (1124 333)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.input_2_6
 (35 13)  (1125 333)  (1125 333)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.input_2_6
 (36 13)  (1126 333)  (1126 333)  LC_6 Logic Functioning bit
 (37 13)  (1127 333)  (1127 333)  LC_6 Logic Functioning bit
 (39 13)  (1129 333)  (1129 333)  LC_6 Logic Functioning bit
 (5 14)  (1095 334)  (1095 334)  routing T_21_20.sp4_v_t_44 <X> T_21_20.sp4_h_l_44
 (12 14)  (1102 334)  (1102 334)  routing T_21_20.sp4_v_t_46 <X> T_21_20.sp4_h_l_46
 (15 14)  (1105 334)  (1105 334)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g3_5
 (16 14)  (1106 334)  (1106 334)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g3_5
 (17 14)  (1107 334)  (1107 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 334)  (1108 334)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g3_5
 (22 14)  (1112 334)  (1112 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1115 334)  (1115 334)  routing T_21_20.sp12_v_b_6 <X> T_21_20.lc_trk_g3_6
 (6 15)  (1096 335)  (1096 335)  routing T_21_20.sp4_v_t_44 <X> T_21_20.sp4_h_l_44
 (11 15)  (1101 335)  (1101 335)  routing T_21_20.sp4_v_t_46 <X> T_21_20.sp4_h_l_46
 (17 15)  (1107 335)  (1107 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1108 335)  (1108 335)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g3_5
 (22 15)  (1112 335)  (1112 335)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1114 335)  (1114 335)  routing T_21_20.sp12_v_b_6 <X> T_21_20.lc_trk_g3_6
 (25 15)  (1115 335)  (1115 335)  routing T_21_20.sp12_v_b_6 <X> T_21_20.lc_trk_g3_6


LogicTile_22_20

 (14 0)  (1158 320)  (1158 320)  routing T_22_20.wire_logic_cluster/lc_0/out <X> T_22_20.lc_trk_g0_0
 (16 0)  (1160 320)  (1160 320)  routing T_22_20.sp4_v_b_1 <X> T_22_20.lc_trk_g0_1
 (17 0)  (1161 320)  (1161 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1162 320)  (1162 320)  routing T_22_20.sp4_v_b_1 <X> T_22_20.lc_trk_g0_1
 (25 0)  (1169 320)  (1169 320)  routing T_22_20.sp4_h_r_10 <X> T_22_20.lc_trk_g0_2
 (27 0)  (1171 320)  (1171 320)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 320)  (1173 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 320)  (1174 320)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 320)  (1176 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 320)  (1177 320)  routing T_22_20.lc_trk_g2_1 <X> T_22_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 320)  (1180 320)  LC_0 Logic Functioning bit
 (37 0)  (1181 320)  (1181 320)  LC_0 Logic Functioning bit
 (38 0)  (1182 320)  (1182 320)  LC_0 Logic Functioning bit
 (39 0)  (1183 320)  (1183 320)  LC_0 Logic Functioning bit
 (41 0)  (1185 320)  (1185 320)  LC_0 Logic Functioning bit
 (43 0)  (1187 320)  (1187 320)  LC_0 Logic Functioning bit
 (13 1)  (1157 321)  (1157 321)  routing T_22_20.sp4_v_t_44 <X> T_22_20.sp4_h_r_2
 (17 1)  (1161 321)  (1161 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1166 321)  (1166 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1167 321)  (1167 321)  routing T_22_20.sp4_h_r_10 <X> T_22_20.lc_trk_g0_2
 (24 1)  (1168 321)  (1168 321)  routing T_22_20.sp4_h_r_10 <X> T_22_20.lc_trk_g0_2
 (26 1)  (1170 321)  (1170 321)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 321)  (1172 321)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 321)  (1173 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (1181 321)  (1181 321)  LC_0 Logic Functioning bit
 (39 1)  (1183 321)  (1183 321)  LC_0 Logic Functioning bit
 (0 2)  (1144 322)  (1144 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 322)  (1145 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 322)  (1146 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1148 322)  (1148 322)  routing T_22_20.sp4_h_r_0 <X> T_22_20.sp4_v_t_37
 (16 2)  (1160 322)  (1160 322)  routing T_22_20.sp4_v_b_13 <X> T_22_20.lc_trk_g0_5
 (17 2)  (1161 322)  (1161 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1162 322)  (1162 322)  routing T_22_20.sp4_v_b_13 <X> T_22_20.lc_trk_g0_5
 (25 2)  (1169 322)  (1169 322)  routing T_22_20.sp4_h_r_14 <X> T_22_20.lc_trk_g0_6
 (28 2)  (1172 322)  (1172 322)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 322)  (1173 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 322)  (1174 322)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 322)  (1176 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 322)  (1177 322)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 322)  (1178 322)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 322)  (1180 322)  LC_1 Logic Functioning bit
 (38 2)  (1182 322)  (1182 322)  LC_1 Logic Functioning bit
 (5 3)  (1149 323)  (1149 323)  routing T_22_20.sp4_h_r_0 <X> T_22_20.sp4_v_t_37
 (11 3)  (1155 323)  (1155 323)  routing T_22_20.sp4_h_r_2 <X> T_22_20.sp4_h_l_39
 (15 3)  (1159 323)  (1159 323)  routing T_22_20.sp4_v_t_9 <X> T_22_20.lc_trk_g0_4
 (16 3)  (1160 323)  (1160 323)  routing T_22_20.sp4_v_t_9 <X> T_22_20.lc_trk_g0_4
 (17 3)  (1161 323)  (1161 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (1162 323)  (1162 323)  routing T_22_20.sp4_v_b_13 <X> T_22_20.lc_trk_g0_5
 (22 3)  (1166 323)  (1166 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1167 323)  (1167 323)  routing T_22_20.sp4_h_r_14 <X> T_22_20.lc_trk_g0_6
 (24 3)  (1168 323)  (1168 323)  routing T_22_20.sp4_h_r_14 <X> T_22_20.lc_trk_g0_6
 (26 3)  (1170 323)  (1170 323)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 323)  (1171 323)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 323)  (1172 323)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 323)  (1173 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 323)  (1174 323)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1175 323)  (1175 323)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 323)  (1180 323)  LC_1 Logic Functioning bit
 (37 3)  (1181 323)  (1181 323)  LC_1 Logic Functioning bit
 (38 3)  (1182 323)  (1182 323)  LC_1 Logic Functioning bit
 (39 3)  (1183 323)  (1183 323)  LC_1 Logic Functioning bit
 (41 3)  (1185 323)  (1185 323)  LC_1 Logic Functioning bit
 (43 3)  (1187 323)  (1187 323)  LC_1 Logic Functioning bit
 (1 4)  (1145 324)  (1145 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (1146 324)  (1146 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 4)  (1149 324)  (1149 324)  routing T_22_20.sp4_v_b_9 <X> T_22_20.sp4_h_r_3
 (17 4)  (1161 324)  (1161 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (1169 324)  (1169 324)  routing T_22_20.sp4_v_b_2 <X> T_22_20.lc_trk_g1_2
 (26 4)  (1170 324)  (1170 324)  routing T_22_20.lc_trk_g0_4 <X> T_22_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (1173 324)  (1173 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 324)  (1174 324)  routing T_22_20.lc_trk_g0_5 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 324)  (1175 324)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 324)  (1176 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 324)  (1177 324)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 324)  (1178 324)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 324)  (1180 324)  LC_2 Logic Functioning bit
 (38 4)  (1182 324)  (1182 324)  LC_2 Logic Functioning bit
 (50 4)  (1194 324)  (1194 324)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1145 325)  (1145 325)  routing T_22_20.lc_trk_g0_2 <X> T_22_20.wire_logic_cluster/lc_7/cen
 (3 5)  (1147 325)  (1147 325)  routing T_22_20.sp12_h_l_23 <X> T_22_20.sp12_h_r_0
 (4 5)  (1148 325)  (1148 325)  routing T_22_20.sp4_v_b_9 <X> T_22_20.sp4_h_r_3
 (6 5)  (1150 325)  (1150 325)  routing T_22_20.sp4_v_b_9 <X> T_22_20.sp4_h_r_3
 (18 5)  (1162 325)  (1162 325)  routing T_22_20.sp4_r_v_b_25 <X> T_22_20.lc_trk_g1_1
 (22 5)  (1166 325)  (1166 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1167 325)  (1167 325)  routing T_22_20.sp4_v_b_2 <X> T_22_20.lc_trk_g1_2
 (29 5)  (1173 325)  (1173 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 325)  (1175 325)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 325)  (1180 325)  LC_2 Logic Functioning bit
 (37 5)  (1181 325)  (1181 325)  LC_2 Logic Functioning bit
 (38 5)  (1182 325)  (1182 325)  LC_2 Logic Functioning bit
 (41 5)  (1185 325)  (1185 325)  LC_2 Logic Functioning bit
 (42 5)  (1186 325)  (1186 325)  LC_2 Logic Functioning bit
 (43 5)  (1187 325)  (1187 325)  LC_2 Logic Functioning bit
 (14 6)  (1158 326)  (1158 326)  routing T_22_20.sp4_v_t_1 <X> T_22_20.lc_trk_g1_4
 (17 6)  (1161 326)  (1161 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (1171 326)  (1171 326)  routing T_22_20.lc_trk_g1_1 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 326)  (1173 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 326)  (1175 326)  routing T_22_20.lc_trk_g0_4 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 326)  (1176 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 326)  (1180 326)  LC_3 Logic Functioning bit
 (37 6)  (1181 326)  (1181 326)  LC_3 Logic Functioning bit
 (41 6)  (1185 326)  (1185 326)  LC_3 Logic Functioning bit
 (43 6)  (1187 326)  (1187 326)  LC_3 Logic Functioning bit
 (50 6)  (1194 326)  (1194 326)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (1152 327)  (1152 327)  routing T_22_20.sp4_h_l_41 <X> T_22_20.sp4_v_t_41
 (14 7)  (1158 327)  (1158 327)  routing T_22_20.sp4_v_t_1 <X> T_22_20.lc_trk_g1_4
 (16 7)  (1160 327)  (1160 327)  routing T_22_20.sp4_v_t_1 <X> T_22_20.lc_trk_g1_4
 (17 7)  (1161 327)  (1161 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (1162 327)  (1162 327)  routing T_22_20.sp4_r_v_b_29 <X> T_22_20.lc_trk_g1_5
 (22 7)  (1166 327)  (1166 327)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1167 327)  (1167 327)  routing T_22_20.sp12_h_r_14 <X> T_22_20.lc_trk_g1_6
 (26 7)  (1170 327)  (1170 327)  routing T_22_20.lc_trk_g1_2 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 327)  (1171 327)  routing T_22_20.lc_trk_g1_2 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 327)  (1173 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (1180 327)  (1180 327)  LC_3 Logic Functioning bit
 (37 7)  (1181 327)  (1181 327)  LC_3 Logic Functioning bit
 (41 7)  (1185 327)  (1185 327)  LC_3 Logic Functioning bit
 (42 7)  (1186 327)  (1186 327)  LC_3 Logic Functioning bit
 (2 8)  (1146 328)  (1146 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 8)  (1152 328)  (1152 328)  routing T_22_20.sp4_v_b_1 <X> T_22_20.sp4_h_r_7
 (9 8)  (1153 328)  (1153 328)  routing T_22_20.sp4_v_b_1 <X> T_22_20.sp4_h_r_7
 (10 8)  (1154 328)  (1154 328)  routing T_22_20.sp4_v_b_1 <X> T_22_20.sp4_h_r_7
 (11 8)  (1155 328)  (1155 328)  routing T_22_20.sp4_v_t_40 <X> T_22_20.sp4_v_b_8
 (15 8)  (1159 328)  (1159 328)  routing T_22_20.tnl_op_1 <X> T_22_20.lc_trk_g2_1
 (17 8)  (1161 328)  (1161 328)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (1169 328)  (1169 328)  routing T_22_20.sp4_h_r_34 <X> T_22_20.lc_trk_g2_2
 (27 8)  (1171 328)  (1171 328)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 328)  (1172 328)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 328)  (1173 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 328)  (1175 328)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 328)  (1176 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 328)  (1178 328)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 328)  (1180 328)  LC_4 Logic Functioning bit
 (37 8)  (1181 328)  (1181 328)  LC_4 Logic Functioning bit
 (38 8)  (1182 328)  (1182 328)  LC_4 Logic Functioning bit
 (42 8)  (1186 328)  (1186 328)  LC_4 Logic Functioning bit
 (50 8)  (1194 328)  (1194 328)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (1156 329)  (1156 329)  routing T_22_20.sp4_v_t_40 <X> T_22_20.sp4_v_b_8
 (18 9)  (1162 329)  (1162 329)  routing T_22_20.tnl_op_1 <X> T_22_20.lc_trk_g2_1
 (22 9)  (1166 329)  (1166 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1167 329)  (1167 329)  routing T_22_20.sp4_h_r_34 <X> T_22_20.lc_trk_g2_2
 (24 9)  (1168 329)  (1168 329)  routing T_22_20.sp4_h_r_34 <X> T_22_20.lc_trk_g2_2
 (31 9)  (1175 329)  (1175 329)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 329)  (1180 329)  LC_4 Logic Functioning bit
 (37 9)  (1181 329)  (1181 329)  LC_4 Logic Functioning bit
 (38 9)  (1182 329)  (1182 329)  LC_4 Logic Functioning bit
 (42 9)  (1186 329)  (1186 329)  LC_4 Logic Functioning bit
 (11 10)  (1155 330)  (1155 330)  routing T_22_20.sp4_v_b_0 <X> T_22_20.sp4_v_t_45
 (13 10)  (1157 330)  (1157 330)  routing T_22_20.sp4_v_b_0 <X> T_22_20.sp4_v_t_45
 (25 10)  (1169 330)  (1169 330)  routing T_22_20.sp4_h_r_46 <X> T_22_20.lc_trk_g2_6
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 330)  (1177 330)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 330)  (1178 330)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 330)  (1180 330)  LC_5 Logic Functioning bit
 (38 10)  (1182 330)  (1182 330)  LC_5 Logic Functioning bit
 (42 10)  (1186 330)  (1186 330)  LC_5 Logic Functioning bit
 (43 10)  (1187 330)  (1187 330)  LC_5 Logic Functioning bit
 (45 10)  (1189 330)  (1189 330)  LC_5 Logic Functioning bit
 (48 10)  (1192 330)  (1192 330)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (1194 330)  (1194 330)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (1196 330)  (1196 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (53 10)  (1197 330)  (1197 330)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (8 11)  (1152 331)  (1152 331)  routing T_22_20.sp4_v_b_4 <X> T_22_20.sp4_v_t_42
 (10 11)  (1154 331)  (1154 331)  routing T_22_20.sp4_v_b_4 <X> T_22_20.sp4_v_t_42
 (22 11)  (1166 331)  (1166 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1167 331)  (1167 331)  routing T_22_20.sp4_h_r_46 <X> T_22_20.lc_trk_g2_6
 (24 11)  (1168 331)  (1168 331)  routing T_22_20.sp4_h_r_46 <X> T_22_20.lc_trk_g2_6
 (25 11)  (1169 331)  (1169 331)  routing T_22_20.sp4_h_r_46 <X> T_22_20.lc_trk_g2_6
 (29 11)  (1173 331)  (1173 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (1181 331)  (1181 331)  LC_5 Logic Functioning bit
 (39 11)  (1183 331)  (1183 331)  LC_5 Logic Functioning bit
 (42 11)  (1186 331)  (1186 331)  LC_5 Logic Functioning bit
 (43 11)  (1187 331)  (1187 331)  LC_5 Logic Functioning bit
 (48 11)  (1192 331)  (1192 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (1152 332)  (1152 332)  routing T_22_20.sp4_v_b_4 <X> T_22_20.sp4_h_r_10
 (9 12)  (1153 332)  (1153 332)  routing T_22_20.sp4_v_b_4 <X> T_22_20.sp4_h_r_10
 (10 12)  (1154 332)  (1154 332)  routing T_22_20.sp4_v_b_4 <X> T_22_20.sp4_h_r_10
 (15 12)  (1159 332)  (1159 332)  routing T_22_20.sp4_v_t_28 <X> T_22_20.lc_trk_g3_1
 (16 12)  (1160 332)  (1160 332)  routing T_22_20.sp4_v_t_28 <X> T_22_20.lc_trk_g3_1
 (17 12)  (1161 332)  (1161 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (1165 332)  (1165 332)  routing T_22_20.sp4_h_r_43 <X> T_22_20.lc_trk_g3_3
 (22 12)  (1166 332)  (1166 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1167 332)  (1167 332)  routing T_22_20.sp4_h_r_43 <X> T_22_20.lc_trk_g3_3
 (24 12)  (1168 332)  (1168 332)  routing T_22_20.sp4_h_r_43 <X> T_22_20.lc_trk_g3_3
 (26 12)  (1170 332)  (1170 332)  routing T_22_20.lc_trk_g0_6 <X> T_22_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 332)  (1171 332)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 332)  (1172 332)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 332)  (1173 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 332)  (1175 332)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 332)  (1176 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 332)  (1178 332)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 332)  (1180 332)  LC_6 Logic Functioning bit
 (37 12)  (1181 332)  (1181 332)  LC_6 Logic Functioning bit
 (38 12)  (1182 332)  (1182 332)  LC_6 Logic Functioning bit
 (41 12)  (1185 332)  (1185 332)  LC_6 Logic Functioning bit
 (42 12)  (1186 332)  (1186 332)  LC_6 Logic Functioning bit
 (43 12)  (1187 332)  (1187 332)  LC_6 Logic Functioning bit
 (4 13)  (1148 333)  (1148 333)  routing T_22_20.sp4_h_l_36 <X> T_22_20.sp4_h_r_9
 (6 13)  (1150 333)  (1150 333)  routing T_22_20.sp4_h_l_36 <X> T_22_20.sp4_h_r_9
 (17 13)  (1161 333)  (1161 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (1165 333)  (1165 333)  routing T_22_20.sp4_h_r_43 <X> T_22_20.lc_trk_g3_3
 (22 13)  (1166 333)  (1166 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1170 333)  (1170 333)  routing T_22_20.lc_trk_g0_6 <X> T_22_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 333)  (1173 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 333)  (1174 333)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (1176 333)  (1176 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (1180 333)  (1180 333)  LC_6 Logic Functioning bit
 (37 13)  (1181 333)  (1181 333)  LC_6 Logic Functioning bit
 (38 13)  (1182 333)  (1182 333)  LC_6 Logic Functioning bit
 (42 13)  (1186 333)  (1186 333)  LC_6 Logic Functioning bit
 (1 14)  (1145 334)  (1145 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (2 14)  (1146 334)  (1146 334)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (5 14)  (1149 334)  (1149 334)  routing T_22_20.sp4_v_t_38 <X> T_22_20.sp4_h_l_44
 (9 14)  (1153 334)  (1153 334)  routing T_22_20.sp4_h_r_7 <X> T_22_20.sp4_h_l_47
 (10 14)  (1154 334)  (1154 334)  routing T_22_20.sp4_h_r_7 <X> T_22_20.sp4_h_l_47
 (25 14)  (1169 334)  (1169 334)  routing T_22_20.wire_logic_cluster/lc_6/out <X> T_22_20.lc_trk_g3_6
 (0 15)  (1144 335)  (1144 335)  routing T_22_20.lc_trk_g1_5 <X> T_22_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 335)  (1145 335)  routing T_22_20.lc_trk_g1_5 <X> T_22_20.wire_logic_cluster/lc_7/s_r
 (4 15)  (1148 335)  (1148 335)  routing T_22_20.sp4_v_t_38 <X> T_22_20.sp4_h_l_44
 (6 15)  (1150 335)  (1150 335)  routing T_22_20.sp4_v_t_38 <X> T_22_20.sp4_h_l_44
 (11 15)  (1155 335)  (1155 335)  routing T_22_20.sp4_h_r_3 <X> T_22_20.sp4_h_l_46
 (13 15)  (1157 335)  (1157 335)  routing T_22_20.sp4_h_r_3 <X> T_22_20.sp4_h_l_46
 (22 15)  (1166 335)  (1166 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_23_20

 (8 0)  (1206 320)  (1206 320)  routing T_23_20.sp4_h_l_36 <X> T_23_20.sp4_h_r_1
 (11 0)  (1209 320)  (1209 320)  routing T_23_20.sp4_v_t_43 <X> T_23_20.sp4_v_b_2
 (13 0)  (1211 320)  (1211 320)  routing T_23_20.sp4_v_t_43 <X> T_23_20.sp4_v_b_2
 (17 0)  (1215 320)  (1215 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (1224 320)  (1224 320)  routing T_23_20.lc_trk_g1_5 <X> T_23_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 320)  (1225 320)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 320)  (1227 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 320)  (1228 320)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 320)  (1229 320)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 320)  (1230 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 320)  (1231 320)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 320)  (1232 320)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 320)  (1234 320)  LC_0 Logic Functioning bit
 (38 0)  (1236 320)  (1236 320)  LC_0 Logic Functioning bit
 (48 0)  (1246 320)  (1246 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (16 1)  (1214 321)  (1214 321)  routing T_23_20.sp12_h_r_8 <X> T_23_20.lc_trk_g0_0
 (17 1)  (1215 321)  (1215 321)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (1216 321)  (1216 321)  routing T_23_20.sp4_r_v_b_34 <X> T_23_20.lc_trk_g0_1
 (27 1)  (1225 321)  (1225 321)  routing T_23_20.lc_trk_g1_5 <X> T_23_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 321)  (1227 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (0 2)  (1198 322)  (1198 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 322)  (1199 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 322)  (1200 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 322)  (1212 322)  routing T_23_20.sp4_h_l_9 <X> T_23_20.lc_trk_g0_4
 (27 2)  (1225 322)  (1225 322)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 322)  (1227 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 322)  (1228 322)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 322)  (1229 322)  routing T_23_20.lc_trk_g0_6 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 322)  (1230 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (1233 322)  (1233 322)  routing T_23_20.lc_trk_g1_6 <X> T_23_20.input_2_1
 (36 2)  (1234 322)  (1234 322)  LC_1 Logic Functioning bit
 (38 2)  (1236 322)  (1236 322)  LC_1 Logic Functioning bit
 (42 2)  (1240 322)  (1240 322)  LC_1 Logic Functioning bit
 (53 2)  (1251 322)  (1251 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (1212 323)  (1212 323)  routing T_23_20.sp4_h_l_9 <X> T_23_20.lc_trk_g0_4
 (15 3)  (1213 323)  (1213 323)  routing T_23_20.sp4_h_l_9 <X> T_23_20.lc_trk_g0_4
 (16 3)  (1214 323)  (1214 323)  routing T_23_20.sp4_h_l_9 <X> T_23_20.lc_trk_g0_4
 (17 3)  (1215 323)  (1215 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (1220 323)  (1220 323)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1221 323)  (1221 323)  routing T_23_20.sp12_h_r_14 <X> T_23_20.lc_trk_g0_6
 (26 3)  (1224 323)  (1224 323)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 323)  (1225 323)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 323)  (1227 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 323)  (1228 323)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 323)  (1229 323)  routing T_23_20.lc_trk_g0_6 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (1230 323)  (1230 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1232 323)  (1232 323)  routing T_23_20.lc_trk_g1_6 <X> T_23_20.input_2_1
 (35 3)  (1233 323)  (1233 323)  routing T_23_20.lc_trk_g1_6 <X> T_23_20.input_2_1
 (36 3)  (1234 323)  (1234 323)  LC_1 Logic Functioning bit
 (37 3)  (1235 323)  (1235 323)  LC_1 Logic Functioning bit
 (38 3)  (1236 323)  (1236 323)  LC_1 Logic Functioning bit
 (39 3)  (1237 323)  (1237 323)  LC_1 Logic Functioning bit
 (43 3)  (1241 323)  (1241 323)  LC_1 Logic Functioning bit
 (22 5)  (1220 325)  (1220 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1221 325)  (1221 325)  routing T_23_20.sp4_v_b_18 <X> T_23_20.lc_trk_g1_2
 (24 5)  (1222 325)  (1222 325)  routing T_23_20.sp4_v_b_18 <X> T_23_20.lc_trk_g1_2
 (5 6)  (1203 326)  (1203 326)  routing T_23_20.sp4_v_t_44 <X> T_23_20.sp4_h_l_38
 (16 6)  (1214 326)  (1214 326)  routing T_23_20.sp4_v_b_13 <X> T_23_20.lc_trk_g1_5
 (17 6)  (1215 326)  (1215 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1216 326)  (1216 326)  routing T_23_20.sp4_v_b_13 <X> T_23_20.lc_trk_g1_5
 (21 6)  (1219 326)  (1219 326)  routing T_23_20.wire_logic_cluster/lc_7/out <X> T_23_20.lc_trk_g1_7
 (22 6)  (1220 326)  (1220 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1223 326)  (1223 326)  routing T_23_20.sp4_v_t_3 <X> T_23_20.lc_trk_g1_6
 (29 6)  (1227 326)  (1227 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 326)  (1228 326)  routing T_23_20.lc_trk_g0_4 <X> T_23_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 326)  (1229 326)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 326)  (1230 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 326)  (1231 326)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 326)  (1232 326)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 326)  (1234 326)  LC_3 Logic Functioning bit
 (37 6)  (1235 326)  (1235 326)  LC_3 Logic Functioning bit
 (38 6)  (1236 326)  (1236 326)  LC_3 Logic Functioning bit
 (39 6)  (1237 326)  (1237 326)  LC_3 Logic Functioning bit
 (41 6)  (1239 326)  (1239 326)  LC_3 Logic Functioning bit
 (43 6)  (1241 326)  (1241 326)  LC_3 Logic Functioning bit
 (4 7)  (1202 327)  (1202 327)  routing T_23_20.sp4_v_t_44 <X> T_23_20.sp4_h_l_38
 (6 7)  (1204 327)  (1204 327)  routing T_23_20.sp4_v_t_44 <X> T_23_20.sp4_h_l_38
 (14 7)  (1212 327)  (1212 327)  routing T_23_20.top_op_4 <X> T_23_20.lc_trk_g1_4
 (15 7)  (1213 327)  (1213 327)  routing T_23_20.top_op_4 <X> T_23_20.lc_trk_g1_4
 (17 7)  (1215 327)  (1215 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (1216 327)  (1216 327)  routing T_23_20.sp4_v_b_13 <X> T_23_20.lc_trk_g1_5
 (22 7)  (1220 327)  (1220 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1221 327)  (1221 327)  routing T_23_20.sp4_v_t_3 <X> T_23_20.lc_trk_g1_6
 (25 7)  (1223 327)  (1223 327)  routing T_23_20.sp4_v_t_3 <X> T_23_20.lc_trk_g1_6
 (26 7)  (1224 327)  (1224 327)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 327)  (1225 327)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 327)  (1227 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 327)  (1229 327)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 327)  (1234 327)  LC_3 Logic Functioning bit
 (38 7)  (1236 327)  (1236 327)  LC_3 Logic Functioning bit
 (3 8)  (1201 328)  (1201 328)  routing T_23_20.sp12_v_t_22 <X> T_23_20.sp12_v_b_1
 (12 8)  (1210 328)  (1210 328)  routing T_23_20.sp4_v_t_45 <X> T_23_20.sp4_h_r_8
 (14 9)  (1212 329)  (1212 329)  routing T_23_20.sp12_v_b_16 <X> T_23_20.lc_trk_g2_0
 (16 9)  (1214 329)  (1214 329)  routing T_23_20.sp12_v_b_16 <X> T_23_20.lc_trk_g2_0
 (17 9)  (1215 329)  (1215 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (21 10)  (1219 330)  (1219 330)  routing T_23_20.wire_logic_cluster/lc_7/out <X> T_23_20.lc_trk_g2_7
 (22 10)  (1220 330)  (1220 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 11)  (1212 331)  (1212 331)  routing T_23_20.sp4_r_v_b_36 <X> T_23_20.lc_trk_g2_4
 (17 11)  (1215 331)  (1215 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 12)  (1220 332)  (1220 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (38 12)  (1236 332)  (1236 332)  LC_6 Logic Functioning bit
 (41 12)  (1239 332)  (1239 332)  LC_6 Logic Functioning bit
 (46 12)  (1244 332)  (1244 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (8 13)  (1206 333)  (1206 333)  routing T_23_20.sp4_h_l_41 <X> T_23_20.sp4_v_b_10
 (9 13)  (1207 333)  (1207 333)  routing T_23_20.sp4_h_l_41 <X> T_23_20.sp4_v_b_10
 (10 13)  (1208 333)  (1208 333)  routing T_23_20.sp4_h_l_41 <X> T_23_20.sp4_v_b_10
 (21 13)  (1219 333)  (1219 333)  routing T_23_20.sp4_r_v_b_43 <X> T_23_20.lc_trk_g3_3
 (29 13)  (1227 333)  (1227 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (1230 333)  (1230 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1231 333)  (1231 333)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.input_2_6
 (34 13)  (1232 333)  (1232 333)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.input_2_6
 (35 13)  (1233 333)  (1233 333)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.input_2_6
 (39 13)  (1237 333)  (1237 333)  LC_6 Logic Functioning bit
 (40 13)  (1238 333)  (1238 333)  LC_6 Logic Functioning bit
 (13 14)  (1211 334)  (1211 334)  routing T_23_20.sp4_v_b_11 <X> T_23_20.sp4_v_t_46
 (14 14)  (1212 334)  (1212 334)  routing T_23_20.sp4_h_r_36 <X> T_23_20.lc_trk_g3_4
 (21 14)  (1219 334)  (1219 334)  routing T_23_20.sp12_v_b_7 <X> T_23_20.lc_trk_g3_7
 (22 14)  (1220 334)  (1220 334)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1222 334)  (1222 334)  routing T_23_20.sp12_v_b_7 <X> T_23_20.lc_trk_g3_7
 (26 14)  (1224 334)  (1224 334)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (1226 334)  (1226 334)  routing T_23_20.lc_trk_g2_0 <X> T_23_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 334)  (1227 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 334)  (1229 334)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 334)  (1230 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 334)  (1231 334)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 334)  (1234 334)  LC_7 Logic Functioning bit
 (38 14)  (1236 334)  (1236 334)  LC_7 Logic Functioning bit
 (41 14)  (1239 334)  (1239 334)  LC_7 Logic Functioning bit
 (45 14)  (1243 334)  (1243 334)  LC_7 Logic Functioning bit
 (47 14)  (1245 334)  (1245 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (1213 335)  (1213 335)  routing T_23_20.sp4_h_r_36 <X> T_23_20.lc_trk_g3_4
 (16 15)  (1214 335)  (1214 335)  routing T_23_20.sp4_h_r_36 <X> T_23_20.lc_trk_g3_4
 (17 15)  (1215 335)  (1215 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (1219 335)  (1219 335)  routing T_23_20.sp12_v_b_7 <X> T_23_20.lc_trk_g3_7
 (26 15)  (1224 335)  (1224 335)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 335)  (1226 335)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 335)  (1227 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (1230 335)  (1230 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1234 335)  (1234 335)  LC_7 Logic Functioning bit
 (37 15)  (1235 335)  (1235 335)  LC_7 Logic Functioning bit
 (38 15)  (1236 335)  (1236 335)  LC_7 Logic Functioning bit
 (39 15)  (1237 335)  (1237 335)  LC_7 Logic Functioning bit
 (40 15)  (1238 335)  (1238 335)  LC_7 Logic Functioning bit
 (41 15)  (1239 335)  (1239 335)  LC_7 Logic Functioning bit
 (42 15)  (1240 335)  (1240 335)  LC_7 Logic Functioning bit


LogicTile_24_20

 (15 2)  (1267 322)  (1267 322)  routing T_24_20.sp4_h_r_21 <X> T_24_20.lc_trk_g0_5
 (16 2)  (1268 322)  (1268 322)  routing T_24_20.sp4_h_r_21 <X> T_24_20.lc_trk_g0_5
 (17 2)  (1269 322)  (1269 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1270 322)  (1270 322)  routing T_24_20.sp4_h_r_21 <X> T_24_20.lc_trk_g0_5
 (27 2)  (1279 322)  (1279 322)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 322)  (1280 322)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 322)  (1281 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 322)  (1283 322)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 322)  (1284 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 322)  (1286 322)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (1287 322)  (1287 322)  routing T_24_20.lc_trk_g0_5 <X> T_24_20.input_2_1
 (36 2)  (1288 322)  (1288 322)  LC_1 Logic Functioning bit
 (38 2)  (1290 322)  (1290 322)  LC_1 Logic Functioning bit
 (42 2)  (1294 322)  (1294 322)  LC_1 Logic Functioning bit
 (18 3)  (1270 323)  (1270 323)  routing T_24_20.sp4_h_r_21 <X> T_24_20.lc_trk_g0_5
 (26 3)  (1278 323)  (1278 323)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 323)  (1279 323)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 323)  (1281 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 323)  (1282 323)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (1284 323)  (1284 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (1288 323)  (1288 323)  LC_1 Logic Functioning bit
 (37 3)  (1289 323)  (1289 323)  LC_1 Logic Functioning bit
 (38 3)  (1290 323)  (1290 323)  LC_1 Logic Functioning bit
 (39 3)  (1291 323)  (1291 323)  LC_1 Logic Functioning bit
 (43 3)  (1295 323)  (1295 323)  LC_1 Logic Functioning bit
 (17 4)  (1269 324)  (1269 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (1279 324)  (1279 324)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 324)  (1280 324)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 324)  (1281 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 324)  (1283 324)  routing T_24_20.lc_trk_g1_4 <X> T_24_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 324)  (1284 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 324)  (1286 324)  routing T_24_20.lc_trk_g1_4 <X> T_24_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 324)  (1288 324)  LC_2 Logic Functioning bit
 (37 4)  (1289 324)  (1289 324)  LC_2 Logic Functioning bit
 (41 4)  (1293 324)  (1293 324)  LC_2 Logic Functioning bit
 (43 4)  (1295 324)  (1295 324)  LC_2 Logic Functioning bit
 (50 4)  (1302 324)  (1302 324)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (1266 325)  (1266 325)  routing T_24_20.sp4_r_v_b_24 <X> T_24_20.lc_trk_g1_0
 (17 5)  (1269 325)  (1269 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (1274 325)  (1274 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1277 325)  (1277 325)  routing T_24_20.sp4_r_v_b_26 <X> T_24_20.lc_trk_g1_2
 (30 5)  (1282 325)  (1282 325)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (1288 325)  (1288 325)  LC_2 Logic Functioning bit
 (37 5)  (1289 325)  (1289 325)  LC_2 Logic Functioning bit
 (41 5)  (1293 325)  (1293 325)  LC_2 Logic Functioning bit
 (43 5)  (1295 325)  (1295 325)  LC_2 Logic Functioning bit
 (8 6)  (1260 326)  (1260 326)  routing T_24_20.sp4_v_t_41 <X> T_24_20.sp4_h_l_41
 (9 6)  (1261 326)  (1261 326)  routing T_24_20.sp4_v_t_41 <X> T_24_20.sp4_h_l_41
 (14 6)  (1266 326)  (1266 326)  routing T_24_20.sp4_h_l_1 <X> T_24_20.lc_trk_g1_4
 (15 6)  (1267 326)  (1267 326)  routing T_24_20.top_op_5 <X> T_24_20.lc_trk_g1_5
 (17 6)  (1269 326)  (1269 326)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (1274 326)  (1274 326)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1275 326)  (1275 326)  routing T_24_20.sp12_h_l_12 <X> T_24_20.lc_trk_g1_7
 (28 6)  (1280 326)  (1280 326)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 326)  (1281 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 326)  (1282 326)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 326)  (1284 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 326)  (1285 326)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 326)  (1288 326)  LC_3 Logic Functioning bit
 (38 6)  (1290 326)  (1290 326)  LC_3 Logic Functioning bit
 (42 6)  (1294 326)  (1294 326)  LC_3 Logic Functioning bit
 (43 6)  (1295 326)  (1295 326)  LC_3 Logic Functioning bit
 (50 6)  (1302 326)  (1302 326)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (1267 327)  (1267 327)  routing T_24_20.sp4_h_l_1 <X> T_24_20.lc_trk_g1_4
 (16 7)  (1268 327)  (1268 327)  routing T_24_20.sp4_h_l_1 <X> T_24_20.lc_trk_g1_4
 (17 7)  (1269 327)  (1269 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (1270 327)  (1270 327)  routing T_24_20.top_op_5 <X> T_24_20.lc_trk_g1_5
 (30 7)  (1282 327)  (1282 327)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 327)  (1283 327)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1288 327)  (1288 327)  LC_3 Logic Functioning bit
 (38 7)  (1290 327)  (1290 327)  LC_3 Logic Functioning bit
 (42 7)  (1294 327)  (1294 327)  LC_3 Logic Functioning bit
 (43 7)  (1295 327)  (1295 327)  LC_3 Logic Functioning bit
 (48 7)  (1300 327)  (1300 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 9)  (1274 329)  (1274 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1277 329)  (1277 329)  routing T_24_20.sp4_r_v_b_34 <X> T_24_20.lc_trk_g2_2
 (21 10)  (1273 330)  (1273 330)  routing T_24_20.sp4_h_l_34 <X> T_24_20.lc_trk_g2_7
 (22 10)  (1274 330)  (1274 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1275 330)  (1275 330)  routing T_24_20.sp4_h_l_34 <X> T_24_20.lc_trk_g2_7
 (24 10)  (1276 330)  (1276 330)  routing T_24_20.sp4_h_l_34 <X> T_24_20.lc_trk_g2_7
 (28 10)  (1280 330)  (1280 330)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 330)  (1281 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 330)  (1282 330)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 330)  (1284 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 330)  (1286 330)  routing T_24_20.lc_trk_g1_1 <X> T_24_20.wire_logic_cluster/lc_5/in_3
 (15 11)  (1267 331)  (1267 331)  routing T_24_20.sp4_v_t_33 <X> T_24_20.lc_trk_g2_4
 (16 11)  (1268 331)  (1268 331)  routing T_24_20.sp4_v_t_33 <X> T_24_20.lc_trk_g2_4
 (17 11)  (1269 331)  (1269 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (1273 331)  (1273 331)  routing T_24_20.sp4_h_l_34 <X> T_24_20.lc_trk_g2_7
 (22 11)  (1274 331)  (1274 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (1279 331)  (1279 331)  routing T_24_20.lc_trk_g1_0 <X> T_24_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 331)  (1281 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (1284 331)  (1284 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1285 331)  (1285 331)  routing T_24_20.lc_trk_g3_0 <X> T_24_20.input_2_5
 (34 11)  (1286 331)  (1286 331)  routing T_24_20.lc_trk_g3_0 <X> T_24_20.input_2_5
 (36 11)  (1288 331)  (1288 331)  LC_5 Logic Functioning bit
 (37 11)  (1289 331)  (1289 331)  LC_5 Logic Functioning bit
 (39 11)  (1291 331)  (1291 331)  LC_5 Logic Functioning bit
 (43 11)  (1295 331)  (1295 331)  LC_5 Logic Functioning bit
 (14 12)  (1266 332)  (1266 332)  routing T_24_20.sp4_v_b_24 <X> T_24_20.lc_trk_g3_0
 (22 12)  (1274 332)  (1274 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1275 332)  (1275 332)  routing T_24_20.sp12_v_b_11 <X> T_24_20.lc_trk_g3_3
 (26 12)  (1278 332)  (1278 332)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 332)  (1279 332)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 332)  (1281 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 332)  (1283 332)  routing T_24_20.lc_trk_g1_4 <X> T_24_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 332)  (1284 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 332)  (1286 332)  routing T_24_20.lc_trk_g1_4 <X> T_24_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 332)  (1288 332)  LC_6 Logic Functioning bit
 (41 12)  (1293 332)  (1293 332)  LC_6 Logic Functioning bit
 (43 12)  (1295 332)  (1295 332)  LC_6 Logic Functioning bit
 (50 12)  (1302 332)  (1302 332)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (1268 333)  (1268 333)  routing T_24_20.sp4_v_b_24 <X> T_24_20.lc_trk_g3_0
 (17 13)  (1269 333)  (1269 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (1274 333)  (1274 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1275 333)  (1275 333)  routing T_24_20.sp4_v_b_42 <X> T_24_20.lc_trk_g3_2
 (24 13)  (1276 333)  (1276 333)  routing T_24_20.sp4_v_b_42 <X> T_24_20.lc_trk_g3_2
 (26 13)  (1278 333)  (1278 333)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 333)  (1279 333)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 333)  (1280 333)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 333)  (1281 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 333)  (1282 333)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (1288 333)  (1288 333)  LC_6 Logic Functioning bit
 (37 13)  (1289 333)  (1289 333)  LC_6 Logic Functioning bit
 (39 13)  (1291 333)  (1291 333)  LC_6 Logic Functioning bit
 (41 13)  (1293 333)  (1293 333)  LC_6 Logic Functioning bit
 (43 13)  (1295 333)  (1295 333)  LC_6 Logic Functioning bit
 (48 13)  (1300 333)  (1300 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (6 14)  (1258 334)  (1258 334)  routing T_24_20.sp4_v_b_6 <X> T_24_20.sp4_v_t_44
 (21 14)  (1273 334)  (1273 334)  routing T_24_20.wire_logic_cluster/lc_7/out <X> T_24_20.lc_trk_g3_7
 (22 14)  (1274 334)  (1274 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (28 14)  (1280 334)  (1280 334)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 334)  (1281 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 334)  (1282 334)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 334)  (1283 334)  routing T_24_20.lc_trk_g1_7 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 334)  (1284 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 334)  (1286 334)  routing T_24_20.lc_trk_g1_7 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 334)  (1287 334)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.input_2_7
 (37 14)  (1289 334)  (1289 334)  LC_7 Logic Functioning bit
 (42 14)  (1294 334)  (1294 334)  LC_7 Logic Functioning bit
 (5 15)  (1257 335)  (1257 335)  routing T_24_20.sp4_v_b_6 <X> T_24_20.sp4_v_t_44
 (13 15)  (1265 335)  (1265 335)  routing T_24_20.sp4_v_b_6 <X> T_24_20.sp4_h_l_46
 (27 15)  (1279 335)  (1279 335)  routing T_24_20.lc_trk_g1_0 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 335)  (1281 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 335)  (1283 335)  routing T_24_20.lc_trk_g1_7 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 335)  (1284 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1285 335)  (1285 335)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.input_2_7
 (35 15)  (1287 335)  (1287 335)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.input_2_7
 (36 15)  (1288 335)  (1288 335)  LC_7 Logic Functioning bit
 (37 15)  (1289 335)  (1289 335)  LC_7 Logic Functioning bit
 (39 15)  (1291 335)  (1291 335)  LC_7 Logic Functioning bit
 (43 15)  (1295 335)  (1295 335)  LC_7 Logic Functioning bit


RAM_Tile_25_20

 (0 0)  (1306 320)  (1306 320)  Negative Clock bit

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1317 322)  (1317 322)  routing T_25_20.sp4_h_l_44 <X> T_25_20.sp4_v_t_39
 (21 2)  (1327 322)  (1327 322)  routing T_25_20.sp12_h_l_4 <X> T_25_20.lc_trk_g0_7
 (22 2)  (1328 322)  (1328 322)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1330 322)  (1330 322)  routing T_25_20.sp12_h_l_4 <X> T_25_20.lc_trk_g0_7
 (15 3)  (1321 323)  (1321 323)  routing T_25_20.sp4_v_b_20 <X> T_25_20.lc_trk_g0_4
 (16 3)  (1322 323)  (1322 323)  routing T_25_20.sp4_v_b_20 <X> T_25_20.lc_trk_g0_4
 (17 3)  (1323 323)  (1323 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (21 3)  (1327 323)  (1327 323)  routing T_25_20.sp12_h_l_4 <X> T_25_20.lc_trk_g0_7
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (27 4)  (1333 324)  (1333 324)  routing T_25_20.lc_trk_g3_4 <X> T_25_20.wire_bram/ram/WDATA_5
 (28 4)  (1334 324)  (1334 324)  routing T_25_20.lc_trk_g3_4 <X> T_25_20.wire_bram/ram/WDATA_5
 (29 4)  (1335 324)  (1335 324)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_5
 (30 4)  (1336 324)  (1336 324)  routing T_25_20.lc_trk_g3_4 <X> T_25_20.wire_bram/ram/WDATA_5
 (37 4)  (1343 324)  (1343 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_5 sp12_h_r_12
 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (5 6)  (1311 326)  (1311 326)  routing T_25_20.sp4_v_t_44 <X> T_25_20.sp4_h_l_38
 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (4 7)  (1310 327)  (1310 327)  routing T_25_20.sp4_v_t_44 <X> T_25_20.sp4_h_l_38
 (6 7)  (1312 327)  (1312 327)  routing T_25_20.sp4_v_t_44 <X> T_25_20.sp4_h_l_38
 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (29 12)  (1335 332)  (1335 332)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_7 wire_bram/ram/WDATA_1
 (30 12)  (1336 332)  (1336 332)  routing T_25_20.lc_trk_g0_7 <X> T_25_20.wire_bram/ram/WDATA_1
 (40 12)  (1346 332)  (1346 332)  Enable bit of Mux _out_links/OutMuxa_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_29
 (30 13)  (1336 333)  (1336 333)  routing T_25_20.lc_trk_g0_7 <X> T_25_20.wire_bram/ram/WDATA_1
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (14 14)  (1320 334)  (1320 334)  routing T_25_20.sp4_v_b_28 <X> T_25_20.lc_trk_g3_4
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g0_4 <X> T_25_20.wire_bram/ram/WE
 (16 15)  (1322 335)  (1322 335)  routing T_25_20.sp4_v_b_28 <X> T_25_20.lc_trk_g3_4
 (17 15)  (1323 335)  (1323 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4


LogicTile_26_20

 (5 2)  (1353 322)  (1353 322)  routing T_26_20.sp4_v_b_0 <X> T_26_20.sp4_h_l_37
 (9 3)  (1357 323)  (1357 323)  routing T_26_20.sp4_v_b_1 <X> T_26_20.sp4_v_t_36
 (11 6)  (1359 326)  (1359 326)  routing T_26_20.sp4_v_b_9 <X> T_26_20.sp4_v_t_40
 (13 6)  (1361 326)  (1361 326)  routing T_26_20.sp4_v_b_9 <X> T_26_20.sp4_v_t_40


IO_Tile_33_20

 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


LogicTile_5_19

 (17 0)  (251 304)  (251 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 304)  (252 304)  routing T_5_19.wire_logic_cluster/lc_1/out <X> T_5_19.lc_trk_g0_1
 (21 0)  (255 304)  (255 304)  routing T_5_19.wire_logic_cluster/lc_3/out <X> T_5_19.lc_trk_g0_3
 (22 0)  (256 304)  (256 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (234 306)  (234 306)  routing T_5_19.glb_netwk_6 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (1 2)  (235 306)  (235 306)  routing T_5_19.glb_netwk_6 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (2 2)  (236 306)  (236 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (261 306)  (261 306)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 306)  (262 306)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 306)  (263 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 306)  (265 306)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 306)  (266 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 306)  (267 306)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 306)  (270 306)  LC_1 Logic Functioning bit
 (45 2)  (279 306)  (279 306)  LC_1 Logic Functioning bit
 (29 3)  (263 307)  (263 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (266 307)  (266 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (269 307)  (269 307)  routing T_5_19.lc_trk_g0_3 <X> T_5_19.input_2_1
 (36 3)  (270 307)  (270 307)  LC_1 Logic Functioning bit
 (37 3)  (271 307)  (271 307)  LC_1 Logic Functioning bit
 (39 3)  (273 307)  (273 307)  LC_1 Logic Functioning bit
 (40 3)  (274 307)  (274 307)  LC_1 Logic Functioning bit
 (42 3)  (276 307)  (276 307)  LC_1 Logic Functioning bit
 (14 6)  (248 310)  (248 310)  routing T_5_19.sp4_v_t_1 <X> T_5_19.lc_trk_g1_4
 (27 6)  (261 310)  (261 310)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 310)  (262 310)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 310)  (263 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 310)  (265 310)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 310)  (266 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 310)  (267 310)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (269 310)  (269 310)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.input_2_3
 (36 6)  (270 310)  (270 310)  LC_3 Logic Functioning bit
 (45 6)  (279 310)  (279 310)  LC_3 Logic Functioning bit
 (14 7)  (248 311)  (248 311)  routing T_5_19.sp4_v_t_1 <X> T_5_19.lc_trk_g1_4
 (16 7)  (250 311)  (250 311)  routing T_5_19.sp4_v_t_1 <X> T_5_19.lc_trk_g1_4
 (17 7)  (251 311)  (251 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (260 311)  (260 311)  routing T_5_19.lc_trk_g0_3 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 311)  (263 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (266 311)  (266 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (268 311)  (268 311)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.input_2_3
 (36 7)  (270 311)  (270 311)  LC_3 Logic Functioning bit
 (37 7)  (271 311)  (271 311)  LC_3 Logic Functioning bit
 (39 7)  (273 311)  (273 311)  LC_3 Logic Functioning bit
 (40 7)  (274 311)  (274 311)  LC_3 Logic Functioning bit
 (42 7)  (276 311)  (276 311)  LC_3 Logic Functioning bit
 (17 11)  (251 315)  (251 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (16 12)  (250 316)  (250 316)  routing T_5_19.sp4_v_t_12 <X> T_5_19.lc_trk_g3_1
 (17 12)  (251 316)  (251 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (252 316)  (252 316)  routing T_5_19.sp4_v_t_12 <X> T_5_19.lc_trk_g3_1


LogicTile_6_19

 (21 0)  (309 304)  (309 304)  routing T_6_19.wire_logic_cluster/lc_3/out <X> T_6_19.lc_trk_g0_3
 (22 0)  (310 304)  (310 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (288 306)  (288 306)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (1 2)  (289 306)  (289 306)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (2 2)  (290 306)  (290 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 5)  (302 309)  (302 309)  routing T_6_19.sp12_h_r_16 <X> T_6_19.lc_trk_g1_0
 (16 5)  (304 309)  (304 309)  routing T_6_19.sp12_h_r_16 <X> T_6_19.lc_trk_g1_0
 (17 5)  (305 309)  (305 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (27 6)  (315 310)  (315 310)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 310)  (316 310)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 310)  (317 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 310)  (318 310)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 310)  (319 310)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 310)  (321 310)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 310)  (323 310)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.input_2_3
 (36 6)  (324 310)  (324 310)  LC_3 Logic Functioning bit
 (45 6)  (333 310)  (333 310)  LC_3 Logic Functioning bit
 (26 7)  (314 311)  (314 311)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 311)  (317 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 311)  (318 311)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 311)  (319 311)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 311)  (320 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (321 311)  (321 311)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.input_2_3
 (35 7)  (323 311)  (323 311)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.input_2_3
 (36 7)  (324 311)  (324 311)  LC_3 Logic Functioning bit
 (37 7)  (325 311)  (325 311)  LC_3 Logic Functioning bit
 (39 7)  (327 311)  (327 311)  LC_3 Logic Functioning bit
 (40 7)  (328 311)  (328 311)  LC_3 Logic Functioning bit
 (42 7)  (330 311)  (330 311)  LC_3 Logic Functioning bit
 (52 7)  (340 311)  (340 311)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (17 10)  (305 314)  (305 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 314)  (306 314)  routing T_6_19.wire_logic_cluster/lc_5/out <X> T_6_19.lc_trk_g2_5
 (21 10)  (309 314)  (309 314)  routing T_6_19.wire_logic_cluster/lc_7/out <X> T_6_19.lc_trk_g2_7
 (22 10)  (310 314)  (310 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (314 314)  (314 314)  routing T_6_19.lc_trk_g2_5 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 314)  (315 314)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 314)  (316 314)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 314)  (317 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 314)  (318 314)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 314)  (319 314)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 314)  (320 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 314)  (321 314)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 314)  (324 314)  LC_5 Logic Functioning bit
 (45 10)  (333 314)  (333 314)  LC_5 Logic Functioning bit
 (53 10)  (341 314)  (341 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (310 315)  (310 315)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (312 315)  (312 315)  routing T_6_19.tnr_op_6 <X> T_6_19.lc_trk_g2_6
 (28 11)  (316 315)  (316 315)  routing T_6_19.lc_trk_g2_5 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 315)  (317 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 315)  (318 315)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 315)  (319 315)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 315)  (320 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (323 315)  (323 315)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.input_2_5
 (36 11)  (324 315)  (324 315)  LC_5 Logic Functioning bit
 (37 11)  (325 315)  (325 315)  LC_5 Logic Functioning bit
 (39 11)  (327 315)  (327 315)  LC_5 Logic Functioning bit
 (40 11)  (328 315)  (328 315)  LC_5 Logic Functioning bit
 (42 11)  (330 315)  (330 315)  LC_5 Logic Functioning bit
 (22 14)  (310 318)  (310 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (314 318)  (314 318)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 318)  (315 318)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 318)  (316 318)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 318)  (317 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 318)  (318 318)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 318)  (319 318)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 318)  (320 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 318)  (321 318)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 318)  (324 318)  LC_7 Logic Functioning bit
 (45 14)  (333 318)  (333 318)  LC_7 Logic Functioning bit
 (47 14)  (335 318)  (335 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (309 319)  (309 319)  routing T_6_19.sp4_r_v_b_47 <X> T_6_19.lc_trk_g3_7
 (26 15)  (314 319)  (314 319)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 319)  (316 319)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 319)  (317 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 319)  (318 319)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 319)  (319 319)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 319)  (320 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (322 319)  (322 319)  routing T_6_19.lc_trk_g1_0 <X> T_6_19.input_2_7
 (36 15)  (324 319)  (324 319)  LC_7 Logic Functioning bit
 (37 15)  (325 319)  (325 319)  LC_7 Logic Functioning bit
 (39 15)  (327 319)  (327 319)  LC_7 Logic Functioning bit
 (40 15)  (328 319)  (328 319)  LC_7 Logic Functioning bit
 (42 15)  (330 319)  (330 319)  LC_7 Logic Functioning bit


LogicTile_7_19

 (3 0)  (345 304)  (345 304)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_b_0
 (21 0)  (363 304)  (363 304)  routing T_7_19.sp4_h_r_19 <X> T_7_19.lc_trk_g0_3
 (22 0)  (364 304)  (364 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (365 304)  (365 304)  routing T_7_19.sp4_h_r_19 <X> T_7_19.lc_trk_g0_3
 (24 0)  (366 304)  (366 304)  routing T_7_19.sp4_h_r_19 <X> T_7_19.lc_trk_g0_3
 (27 0)  (369 304)  (369 304)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 304)  (372 304)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 304)  (376 304)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 304)  (377 304)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.input_2_0
 (36 0)  (378 304)  (378 304)  LC_0 Logic Functioning bit
 (37 0)  (379 304)  (379 304)  LC_0 Logic Functioning bit
 (39 0)  (381 304)  (381 304)  LC_0 Logic Functioning bit
 (43 0)  (385 304)  (385 304)  LC_0 Logic Functioning bit
 (45 0)  (387 304)  (387 304)  LC_0 Logic Functioning bit
 (52 0)  (394 304)  (394 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (345 305)  (345 305)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_b_0
 (21 1)  (363 305)  (363 305)  routing T_7_19.sp4_h_r_19 <X> T_7_19.lc_trk_g0_3
 (28 1)  (370 305)  (370 305)  routing T_7_19.lc_trk_g2_0 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 305)  (371 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 305)  (372 305)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 305)  (374 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (378 305)  (378 305)  LC_0 Logic Functioning bit
 (37 1)  (379 305)  (379 305)  LC_0 Logic Functioning bit
 (38 1)  (380 305)  (380 305)  LC_0 Logic Functioning bit
 (39 1)  (381 305)  (381 305)  LC_0 Logic Functioning bit
 (46 1)  (388 305)  (388 305)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (342 306)  (342 306)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (1 2)  (343 306)  (343 306)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (357 307)  (357 307)  routing T_7_19.bot_op_4 <X> T_7_19.lc_trk_g0_4
 (17 3)  (359 307)  (359 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (14 4)  (356 308)  (356 308)  routing T_7_19.wire_logic_cluster/lc_0/out <X> T_7_19.lc_trk_g1_0
 (8 5)  (350 309)  (350 309)  routing T_7_19.sp4_h_r_4 <X> T_7_19.sp4_v_b_4
 (17 5)  (359 309)  (359 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 6)  (363 310)  (363 310)  routing T_7_19.wire_logic_cluster/lc_7/out <X> T_7_19.lc_trk_g1_7
 (22 6)  (364 310)  (364 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (22 7)  (364 311)  (364 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (366 311)  (366 311)  routing T_7_19.top_op_6 <X> T_7_19.lc_trk_g1_6
 (25 7)  (367 311)  (367 311)  routing T_7_19.top_op_6 <X> T_7_19.lc_trk_g1_6
 (8 8)  (350 312)  (350 312)  routing T_7_19.sp4_v_b_1 <X> T_7_19.sp4_h_r_7
 (9 8)  (351 312)  (351 312)  routing T_7_19.sp4_v_b_1 <X> T_7_19.sp4_h_r_7
 (10 8)  (352 312)  (352 312)  routing T_7_19.sp4_v_b_1 <X> T_7_19.sp4_h_r_7
 (11 8)  (353 312)  (353 312)  routing T_7_19.sp4_h_r_3 <X> T_7_19.sp4_v_b_8
 (14 8)  (356 312)  (356 312)  routing T_7_19.sp4_v_b_24 <X> T_7_19.lc_trk_g2_0
 (16 9)  (358 313)  (358 313)  routing T_7_19.sp4_v_b_24 <X> T_7_19.lc_trk_g2_0
 (17 9)  (359 313)  (359 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (12 12)  (354 316)  (354 316)  routing T_7_19.sp4_v_b_11 <X> T_7_19.sp4_h_r_11
 (11 13)  (353 317)  (353 317)  routing T_7_19.sp4_v_b_11 <X> T_7_19.sp4_h_r_11
 (22 14)  (364 318)  (364 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (365 318)  (365 318)  routing T_7_19.sp4_v_b_47 <X> T_7_19.lc_trk_g3_7
 (24 14)  (366 318)  (366 318)  routing T_7_19.sp4_v_b_47 <X> T_7_19.lc_trk_g3_7
 (26 14)  (368 318)  (368 318)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 318)  (369 318)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 318)  (371 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 318)  (372 318)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 318)  (373 318)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 318)  (374 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 318)  (375 318)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 318)  (376 318)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 318)  (378 318)  LC_7 Logic Functioning bit
 (41 14)  (383 318)  (383 318)  LC_7 Logic Functioning bit
 (43 14)  (385 318)  (385 318)  LC_7 Logic Functioning bit
 (45 14)  (387 318)  (387 318)  LC_7 Logic Functioning bit
 (51 14)  (393 318)  (393 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (368 319)  (368 319)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 319)  (369 319)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 319)  (371 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 319)  (372 319)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 319)  (373 319)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 319)  (374 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (377 319)  (377 319)  routing T_7_19.lc_trk_g0_3 <X> T_7_19.input_2_7
 (37 15)  (379 319)  (379 319)  LC_7 Logic Functioning bit
 (41 15)  (383 319)  (383 319)  LC_7 Logic Functioning bit
 (43 15)  (385 319)  (385 319)  LC_7 Logic Functioning bit


RAM_Tile_8_19

 (3 8)  (399 312)  (399 312)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_b_1
 (3 9)  (399 313)  (399 313)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_b_1
 (11 12)  (407 316)  (407 316)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_v_b_11
 (12 13)  (408 317)  (408 317)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_v_b_11


LogicTile_9_19

 (17 0)  (455 304)  (455 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 304)  (456 304)  routing T_9_19.wire_logic_cluster/lc_1/out <X> T_9_19.lc_trk_g0_1
 (27 0)  (465 304)  (465 304)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 304)  (466 304)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 304)  (472 304)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (37 0)  (475 304)  (475 304)  LC_0 Logic Functioning bit
 (39 0)  (477 304)  (477 304)  LC_0 Logic Functioning bit
 (43 0)  (481 304)  (481 304)  LC_0 Logic Functioning bit
 (45 0)  (483 304)  (483 304)  LC_0 Logic Functioning bit
 (46 0)  (484 304)  (484 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (485 304)  (485 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (453 305)  (453 305)  routing T_9_19.bot_op_0 <X> T_9_19.lc_trk_g0_0
 (17 1)  (455 305)  (455 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (28 1)  (466 305)  (466 305)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 305)  (467 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 305)  (468 305)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 305)  (470 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 305)  (474 305)  LC_0 Logic Functioning bit
 (37 1)  (475 305)  (475 305)  LC_0 Logic Functioning bit
 (38 1)  (476 305)  (476 305)  LC_0 Logic Functioning bit
 (39 1)  (477 305)  (477 305)  LC_0 Logic Functioning bit
 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (1 2)  (439 306)  (439 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (454 306)  (454 306)  routing T_9_19.sp12_h_r_13 <X> T_9_19.lc_trk_g0_5
 (17 2)  (455 306)  (455 306)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (28 2)  (466 306)  (466 306)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 306)  (468 306)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 306)  (471 306)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 306)  (472 306)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (41 2)  (479 306)  (479 306)  LC_1 Logic Functioning bit
 (43 2)  (481 306)  (481 306)  LC_1 Logic Functioning bit
 (45 2)  (483 306)  (483 306)  LC_1 Logic Functioning bit
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 307)  (469 307)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 307)  (470 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (471 307)  (471 307)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.input_2_1
 (35 3)  (473 307)  (473 307)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.input_2_1
 (36 3)  (474 307)  (474 307)  LC_1 Logic Functioning bit
 (40 3)  (478 307)  (478 307)  LC_1 Logic Functioning bit
 (42 3)  (480 307)  (480 307)  LC_1 Logic Functioning bit
 (46 3)  (484 307)  (484 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (486 307)  (486 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (3 4)  (441 308)  (441 308)  routing T_9_19.sp12_v_t_23 <X> T_9_19.sp12_h_r_0
 (14 4)  (452 308)  (452 308)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (14 5)  (452 309)  (452 309)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (15 5)  (453 309)  (453 309)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (16 5)  (454 309)  (454 309)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (17 5)  (455 309)  (455 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (17 6)  (455 310)  (455 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 310)  (456 310)  routing T_9_19.wire_logic_cluster/lc_5/out <X> T_9_19.lc_trk_g1_5
 (14 8)  (452 312)  (452 312)  routing T_9_19.sp4_v_t_21 <X> T_9_19.lc_trk_g2_0
 (21 8)  (459 312)  (459 312)  routing T_9_19.sp4_h_r_35 <X> T_9_19.lc_trk_g2_3
 (22 8)  (460 312)  (460 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (461 312)  (461 312)  routing T_9_19.sp4_h_r_35 <X> T_9_19.lc_trk_g2_3
 (24 8)  (462 312)  (462 312)  routing T_9_19.sp4_h_r_35 <X> T_9_19.lc_trk_g2_3
 (14 9)  (452 313)  (452 313)  routing T_9_19.sp4_v_t_21 <X> T_9_19.lc_trk_g2_0
 (16 9)  (454 313)  (454 313)  routing T_9_19.sp4_v_t_21 <X> T_9_19.lc_trk_g2_0
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 10)  (466 314)  (466 314)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 314)  (469 314)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 314)  (472 314)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 314)  (473 314)  routing T_9_19.lc_trk_g0_5 <X> T_9_19.input_2_5
 (36 10)  (474 314)  (474 314)  LC_5 Logic Functioning bit
 (37 10)  (475 314)  (475 314)  LC_5 Logic Functioning bit
 (39 10)  (477 314)  (477 314)  LC_5 Logic Functioning bit
 (43 10)  (481 314)  (481 314)  LC_5 Logic Functioning bit
 (45 10)  (483 314)  (483 314)  LC_5 Logic Functioning bit
 (47 10)  (485 314)  (485 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (8 11)  (446 315)  (446 315)  routing T_9_19.sp4_v_b_4 <X> T_9_19.sp4_v_t_42
 (10 11)  (448 315)  (448 315)  routing T_9_19.sp4_v_b_4 <X> T_9_19.sp4_v_t_42
 (14 11)  (452 315)  (452 315)  routing T_9_19.sp4_h_l_17 <X> T_9_19.lc_trk_g2_4
 (15 11)  (453 315)  (453 315)  routing T_9_19.sp4_h_l_17 <X> T_9_19.lc_trk_g2_4
 (16 11)  (454 315)  (454 315)  routing T_9_19.sp4_h_l_17 <X> T_9_19.lc_trk_g2_4
 (17 11)  (455 315)  (455 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (464 315)  (464 315)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 315)  (465 315)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 315)  (466 315)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 315)  (470 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (474 315)  (474 315)  LC_5 Logic Functioning bit
 (37 11)  (475 315)  (475 315)  LC_5 Logic Functioning bit
 (38 11)  (476 315)  (476 315)  LC_5 Logic Functioning bit
 (39 11)  (477 315)  (477 315)  LC_5 Logic Functioning bit
 (48 11)  (486 315)  (486 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 316)  (461 316)  routing T_9_19.sp4_h_r_27 <X> T_9_19.lc_trk_g3_3
 (24 12)  (462 316)  (462 316)  routing T_9_19.sp4_h_r_27 <X> T_9_19.lc_trk_g3_3
 (21 13)  (459 317)  (459 317)  routing T_9_19.sp4_h_r_27 <X> T_9_19.lc_trk_g3_3
 (22 13)  (460 317)  (460 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_10_19

 (17 0)  (509 304)  (509 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (510 304)  (510 304)  routing T_10_19.bnr_op_1 <X> T_10_19.lc_trk_g0_1
 (26 0)  (518 304)  (518 304)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 304)  (519 304)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 304)  (527 304)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.input_2_0
 (37 0)  (529 304)  (529 304)  LC_0 Logic Functioning bit
 (39 0)  (531 304)  (531 304)  LC_0 Logic Functioning bit
 (45 0)  (537 304)  (537 304)  LC_0 Logic Functioning bit
 (18 1)  (510 305)  (510 305)  routing T_10_19.bnr_op_1 <X> T_10_19.lc_trk_g0_1
 (27 1)  (519 305)  (519 305)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 305)  (522 305)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (525 305)  (525 305)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.input_2_0
 (35 1)  (527 305)  (527 305)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.input_2_0
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (39 1)  (531 305)  (531 305)  LC_0 Logic Functioning bit
 (43 1)  (535 305)  (535 305)  LC_0 Logic Functioning bit
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 306)  (506 306)  routing T_10_19.wire_logic_cluster/lc_4/out <X> T_10_19.lc_trk_g0_4
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 306)  (516 306)  routing T_10_19.top_op_7 <X> T_10_19.lc_trk_g0_7
 (27 2)  (519 306)  (519 306)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 306)  (522 306)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 306)  (526 306)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 306)  (529 306)  LC_1 Logic Functioning bit
 (39 2)  (531 306)  (531 306)  LC_1 Logic Functioning bit
 (45 2)  (537 306)  (537 306)  LC_1 Logic Functioning bit
 (3 3)  (495 307)  (495 307)  routing T_10_19.sp12_v_b_0 <X> T_10_19.sp12_h_l_23
 (17 3)  (509 307)  (509 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (513 307)  (513 307)  routing T_10_19.top_op_7 <X> T_10_19.lc_trk_g0_7
 (26 3)  (518 307)  (518 307)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 307)  (519 307)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 307)  (523 307)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 307)  (524 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (526 307)  (526 307)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.input_2_1
 (36 3)  (528 307)  (528 307)  LC_1 Logic Functioning bit
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (38 3)  (530 307)  (530 307)  LC_1 Logic Functioning bit
 (42 3)  (534 307)  (534 307)  LC_1 Logic Functioning bit
 (0 4)  (492 308)  (492 308)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (1 4)  (493 308)  (493 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (506 308)  (506 308)  routing T_10_19.wire_logic_cluster/lc_0/out <X> T_10_19.lc_trk_g1_0
 (21 4)  (513 308)  (513 308)  routing T_10_19.sp4_h_r_11 <X> T_10_19.lc_trk_g1_3
 (22 4)  (514 308)  (514 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (515 308)  (515 308)  routing T_10_19.sp4_h_r_11 <X> T_10_19.lc_trk_g1_3
 (24 4)  (516 308)  (516 308)  routing T_10_19.sp4_h_r_11 <X> T_10_19.lc_trk_g1_3
 (26 4)  (518 308)  (518 308)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 308)  (519 308)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 308)  (523 308)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 308)  (529 308)  LC_2 Logic Functioning bit
 (39 4)  (531 308)  (531 308)  LC_2 Logic Functioning bit
 (45 4)  (537 308)  (537 308)  LC_2 Logic Functioning bit
 (1 5)  (493 309)  (493 309)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (17 5)  (509 309)  (509 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (514 309)  (514 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (517 309)  (517 309)  routing T_10_19.sp4_r_v_b_26 <X> T_10_19.lc_trk_g1_2
 (27 5)  (519 309)  (519 309)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 309)  (522 309)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 309)  (524 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 309)  (525 309)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.input_2_2
 (34 5)  (526 309)  (526 309)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.input_2_2
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (37 5)  (529 309)  (529 309)  LC_2 Logic Functioning bit
 (39 5)  (531 309)  (531 309)  LC_2 Logic Functioning bit
 (43 5)  (535 309)  (535 309)  LC_2 Logic Functioning bit
 (14 6)  (506 310)  (506 310)  routing T_10_19.bnr_op_4 <X> T_10_19.lc_trk_g1_4
 (16 6)  (508 310)  (508 310)  routing T_10_19.sp4_v_b_13 <X> T_10_19.lc_trk_g1_5
 (17 6)  (509 310)  (509 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (510 310)  (510 310)  routing T_10_19.sp4_v_b_13 <X> T_10_19.lc_trk_g1_5
 (21 6)  (513 310)  (513 310)  routing T_10_19.sp4_v_b_15 <X> T_10_19.lc_trk_g1_7
 (22 6)  (514 310)  (514 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (515 310)  (515 310)  routing T_10_19.sp4_v_b_15 <X> T_10_19.lc_trk_g1_7
 (27 6)  (519 310)  (519 310)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 310)  (522 310)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 310)  (523 310)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 310)  (526 310)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 310)  (529 310)  LC_3 Logic Functioning bit
 (39 6)  (531 310)  (531 310)  LC_3 Logic Functioning bit
 (45 6)  (537 310)  (537 310)  LC_3 Logic Functioning bit
 (14 7)  (506 311)  (506 311)  routing T_10_19.bnr_op_4 <X> T_10_19.lc_trk_g1_4
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (510 311)  (510 311)  routing T_10_19.sp4_v_b_13 <X> T_10_19.lc_trk_g1_5
 (21 7)  (513 311)  (513 311)  routing T_10_19.sp4_v_b_15 <X> T_10_19.lc_trk_g1_7
 (26 7)  (518 311)  (518 311)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 311)  (519 311)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 311)  (523 311)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 311)  (524 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (525 311)  (525 311)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.input_2_3
 (34 7)  (526 311)  (526 311)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.input_2_3
 (35 7)  (527 311)  (527 311)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.input_2_3
 (36 7)  (528 311)  (528 311)  LC_3 Logic Functioning bit
 (37 7)  (529 311)  (529 311)  LC_3 Logic Functioning bit
 (38 7)  (530 311)  (530 311)  LC_3 Logic Functioning bit
 (42 7)  (534 311)  (534 311)  LC_3 Logic Functioning bit
 (15 8)  (507 312)  (507 312)  routing T_10_19.tnr_op_1 <X> T_10_19.lc_trk_g2_1
 (17 8)  (509 312)  (509 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (517 312)  (517 312)  routing T_10_19.sp4_h_r_42 <X> T_10_19.lc_trk_g2_2
 (26 8)  (518 312)  (518 312)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 312)  (519 312)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 312)  (523 312)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 312)  (526 312)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 312)  (529 312)  LC_4 Logic Functioning bit
 (39 8)  (531 312)  (531 312)  LC_4 Logic Functioning bit
 (45 8)  (537 312)  (537 312)  LC_4 Logic Functioning bit
 (22 9)  (514 313)  (514 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (515 313)  (515 313)  routing T_10_19.sp4_h_r_42 <X> T_10_19.lc_trk_g2_2
 (24 9)  (516 313)  (516 313)  routing T_10_19.sp4_h_r_42 <X> T_10_19.lc_trk_g2_2
 (25 9)  (517 313)  (517 313)  routing T_10_19.sp4_h_r_42 <X> T_10_19.lc_trk_g2_2
 (27 9)  (519 313)  (519 313)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 313)  (522 313)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 313)  (524 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (525 313)  (525 313)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.input_2_4
 (34 9)  (526 313)  (526 313)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.input_2_4
 (35 9)  (527 313)  (527 313)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.input_2_4
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (37 9)  (529 313)  (529 313)  LC_4 Logic Functioning bit
 (39 9)  (531 313)  (531 313)  LC_4 Logic Functioning bit
 (43 9)  (535 313)  (535 313)  LC_4 Logic Functioning bit
 (5 10)  (497 314)  (497 314)  routing T_10_19.sp4_v_b_6 <X> T_10_19.sp4_h_l_43
 (14 10)  (506 314)  (506 314)  routing T_10_19.sp4_h_r_36 <X> T_10_19.lc_trk_g2_4
 (25 10)  (517 314)  (517 314)  routing T_10_19.wire_logic_cluster/lc_6/out <X> T_10_19.lc_trk_g2_6
 (27 10)  (519 314)  (519 314)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 314)  (522 314)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 314)  (523 314)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (529 314)  (529 314)  LC_5 Logic Functioning bit
 (42 10)  (534 314)  (534 314)  LC_5 Logic Functioning bit
 (45 10)  (537 314)  (537 314)  LC_5 Logic Functioning bit
 (15 11)  (507 315)  (507 315)  routing T_10_19.sp4_h_r_36 <X> T_10_19.lc_trk_g2_4
 (16 11)  (508 315)  (508 315)  routing T_10_19.sp4_h_r_36 <X> T_10_19.lc_trk_g2_4
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (518 315)  (518 315)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 315)  (519 315)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 315)  (524 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (528 315)  (528 315)  LC_5 Logic Functioning bit
 (37 11)  (529 315)  (529 315)  LC_5 Logic Functioning bit
 (39 11)  (531 315)  (531 315)  LC_5 Logic Functioning bit
 (43 11)  (535 315)  (535 315)  LC_5 Logic Functioning bit
 (14 12)  (506 316)  (506 316)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g3_0
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 316)  (510 316)  routing T_10_19.wire_logic_cluster/lc_1/out <X> T_10_19.lc_trk_g3_1
 (21 12)  (513 316)  (513 316)  routing T_10_19.wire_logic_cluster/lc_3/out <X> T_10_19.lc_trk_g3_3
 (22 12)  (514 316)  (514 316)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (517 316)  (517 316)  routing T_10_19.wire_logic_cluster/lc_2/out <X> T_10_19.lc_trk_g3_2
 (26 12)  (518 316)  (518 316)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 316)  (519 316)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 316)  (525 316)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 316)  (526 316)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 316)  (527 316)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.input_2_6
 (37 12)  (529 316)  (529 316)  LC_6 Logic Functioning bit
 (39 12)  (531 316)  (531 316)  LC_6 Logic Functioning bit
 (45 12)  (537 316)  (537 316)  LC_6 Logic Functioning bit
 (15 13)  (507 317)  (507 317)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g3_0
 (16 13)  (508 317)  (508 317)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g3_0
 (17 13)  (509 317)  (509 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (519 317)  (519 317)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 317)  (521 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 317)  (522 317)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 317)  (524 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (525 317)  (525 317)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.input_2_6
 (34 13)  (526 317)  (526 317)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.input_2_6
 (35 13)  (527 317)  (527 317)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.input_2_6
 (36 13)  (528 317)  (528 317)  LC_6 Logic Functioning bit
 (37 13)  (529 317)  (529 317)  LC_6 Logic Functioning bit
 (39 13)  (531 317)  (531 317)  LC_6 Logic Functioning bit
 (43 13)  (535 317)  (535 317)  LC_6 Logic Functioning bit
 (21 14)  (513 318)  (513 318)  routing T_10_19.wire_logic_cluster/lc_7/out <X> T_10_19.lc_trk_g3_7
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (519 318)  (519 318)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 318)  (522 318)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 318)  (523 318)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 318)  (527 318)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.input_2_7
 (37 14)  (529 318)  (529 318)  LC_7 Logic Functioning bit
 (39 14)  (531 318)  (531 318)  LC_7 Logic Functioning bit
 (45 14)  (537 318)  (537 318)  LC_7 Logic Functioning bit
 (15 15)  (507 319)  (507 319)  routing T_10_19.sp4_v_t_33 <X> T_10_19.lc_trk_g3_4
 (16 15)  (508 319)  (508 319)  routing T_10_19.sp4_v_t_33 <X> T_10_19.lc_trk_g3_4
 (17 15)  (509 319)  (509 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (518 319)  (518 319)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 319)  (519 319)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 319)  (524 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (527 319)  (527 319)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.input_2_7
 (36 15)  (528 319)  (528 319)  LC_7 Logic Functioning bit
 (37 15)  (529 319)  (529 319)  LC_7 Logic Functioning bit
 (38 15)  (530 319)  (530 319)  LC_7 Logic Functioning bit
 (42 15)  (534 319)  (534 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (17 0)  (563 304)  (563 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (567 304)  (567 304)  routing T_11_19.sp4_v_b_11 <X> T_11_19.lc_trk_g0_3
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (569 304)  (569 304)  routing T_11_19.sp4_v_b_11 <X> T_11_19.lc_trk_g0_3
 (28 0)  (574 304)  (574 304)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 304)  (576 304)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 304)  (579 304)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 304)  (581 304)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.input_2_0
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (37 0)  (583 304)  (583 304)  LC_0 Logic Functioning bit
 (39 0)  (585 304)  (585 304)  LC_0 Logic Functioning bit
 (41 0)  (587 304)  (587 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (8 1)  (554 305)  (554 305)  routing T_11_19.sp4_v_t_47 <X> T_11_19.sp4_v_b_1
 (10 1)  (556 305)  (556 305)  routing T_11_19.sp4_v_t_47 <X> T_11_19.sp4_v_b_1
 (13 1)  (559 305)  (559 305)  routing T_11_19.sp4_v_t_44 <X> T_11_19.sp4_h_r_2
 (18 1)  (564 305)  (564 305)  routing T_11_19.sp4_r_v_b_34 <X> T_11_19.lc_trk_g0_1
 (21 1)  (567 305)  (567 305)  routing T_11_19.sp4_v_b_11 <X> T_11_19.lc_trk_g0_3
 (28 1)  (574 305)  (574 305)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (580 305)  (580 305)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.input_2_0
 (35 1)  (581 305)  (581 305)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.input_2_0
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (8 2)  (554 306)  (554 306)  routing T_11_19.sp4_h_r_1 <X> T_11_19.sp4_h_l_36
 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 306)  (576 306)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 306)  (577 306)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 306)  (580 306)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (43 2)  (589 306)  (589 306)  LC_1 Logic Functioning bit
 (47 2)  (593 306)  (593 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (596 306)  (596 306)  Cascade bit: LH_LC01_inmux02_5

 (19 3)  (565 307)  (565 307)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 307)  (576 307)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (41 3)  (587 307)  (587 307)  LC_1 Logic Functioning bit
 (42 3)  (588 307)  (588 307)  LC_1 Logic Functioning bit
 (4 5)  (550 309)  (550 309)  routing T_11_19.sp4_v_t_47 <X> T_11_19.sp4_h_r_3
 (5 6)  (551 310)  (551 310)  routing T_11_19.sp4_v_t_44 <X> T_11_19.sp4_h_l_38
 (8 6)  (554 310)  (554 310)  routing T_11_19.sp4_v_t_47 <X> T_11_19.sp4_h_l_41
 (9 6)  (555 310)  (555 310)  routing T_11_19.sp4_v_t_47 <X> T_11_19.sp4_h_l_41
 (10 6)  (556 310)  (556 310)  routing T_11_19.sp4_v_t_47 <X> T_11_19.sp4_h_l_41
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 310)  (570 310)  routing T_11_19.bot_op_7 <X> T_11_19.lc_trk_g1_7
 (4 7)  (550 311)  (550 311)  routing T_11_19.sp4_v_t_44 <X> T_11_19.sp4_h_l_38
 (6 7)  (552 311)  (552 311)  routing T_11_19.sp4_v_t_44 <X> T_11_19.sp4_h_l_38
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (569 311)  (569 311)  routing T_11_19.sp4_h_r_6 <X> T_11_19.lc_trk_g1_6
 (24 7)  (570 311)  (570 311)  routing T_11_19.sp4_h_r_6 <X> T_11_19.lc_trk_g1_6
 (25 7)  (571 311)  (571 311)  routing T_11_19.sp4_h_r_6 <X> T_11_19.lc_trk_g1_6
 (3 8)  (549 312)  (549 312)  routing T_11_19.sp12_v_t_22 <X> T_11_19.sp12_v_b_1
 (4 8)  (550 312)  (550 312)  routing T_11_19.sp4_h_l_37 <X> T_11_19.sp4_v_b_6
 (6 8)  (552 312)  (552 312)  routing T_11_19.sp4_h_l_37 <X> T_11_19.sp4_v_b_6
 (14 8)  (560 312)  (560 312)  routing T_11_19.rgt_op_0 <X> T_11_19.lc_trk_g2_0
 (21 8)  (567 312)  (567 312)  routing T_11_19.sp4_v_t_14 <X> T_11_19.lc_trk_g2_3
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (569 312)  (569 312)  routing T_11_19.sp4_v_t_14 <X> T_11_19.lc_trk_g2_3
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (37 8)  (583 312)  (583 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (39 8)  (585 312)  (585 312)  LC_4 Logic Functioning bit
 (41 8)  (587 312)  (587 312)  LC_4 Logic Functioning bit
 (43 8)  (589 312)  (589 312)  LC_4 Logic Functioning bit
 (5 9)  (551 313)  (551 313)  routing T_11_19.sp4_h_l_37 <X> T_11_19.sp4_v_b_6
 (15 9)  (561 313)  (561 313)  routing T_11_19.rgt_op_0 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (572 313)  (572 313)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 313)  (573 313)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 313)  (574 313)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 313)  (576 313)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (38 9)  (584 313)  (584 313)  LC_4 Logic Functioning bit
 (4 10)  (550 314)  (550 314)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_v_t_43
 (6 10)  (552 314)  (552 314)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_v_t_43
 (16 10)  (562 314)  (562 314)  routing T_11_19.sp4_v_t_16 <X> T_11_19.lc_trk_g2_5
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (564 314)  (564 314)  routing T_11_19.sp4_v_t_16 <X> T_11_19.lc_trk_g2_5
 (25 10)  (571 314)  (571 314)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g2_6
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (560 316)  (560 316)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (22 12)  (568 316)  (568 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (37 12)  (583 316)  (583 316)  LC_6 Logic Functioning bit
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (39 12)  (585 316)  (585 316)  LC_6 Logic Functioning bit
 (41 12)  (587 316)  (587 316)  LC_6 Logic Functioning bit
 (43 12)  (589 316)  (589 316)  LC_6 Logic Functioning bit
 (11 13)  (557 317)  (557 317)  routing T_11_19.sp4_h_l_38 <X> T_11_19.sp4_h_r_11
 (13 13)  (559 317)  (559 317)  routing T_11_19.sp4_h_l_38 <X> T_11_19.sp4_h_r_11
 (14 13)  (560 317)  (560 317)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (15 13)  (561 317)  (561 317)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (16 13)  (562 317)  (562 317)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (567 317)  (567 317)  routing T_11_19.sp4_r_v_b_43 <X> T_11_19.lc_trk_g3_3
 (26 13)  (572 317)  (572 317)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 317)  (573 317)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (38 13)  (584 317)  (584 317)  LC_6 Logic Functioning bit
 (15 14)  (561 318)  (561 318)  routing T_11_19.sp4_h_l_16 <X> T_11_19.lc_trk_g3_5
 (16 14)  (562 318)  (562 318)  routing T_11_19.sp4_h_l_16 <X> T_11_19.lc_trk_g3_5
 (17 14)  (563 318)  (563 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (567 318)  (567 318)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g3_7
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (571 318)  (571 318)  routing T_11_19.rgt_op_6 <X> T_11_19.lc_trk_g3_6
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 318)  (574 318)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 318)  (579 318)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 318)  (580 318)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (38 14)  (584 318)  (584 318)  LC_7 Logic Functioning bit
 (41 14)  (587 318)  (587 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (18 15)  (564 319)  (564 319)  routing T_11_19.sp4_h_l_16 <X> T_11_19.lc_trk_g3_5
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 319)  (570 319)  routing T_11_19.rgt_op_6 <X> T_11_19.lc_trk_g3_6
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 319)  (583 319)  LC_7 Logic Functioning bit
 (39 15)  (585 319)  (585 319)  LC_7 Logic Functioning bit
 (41 15)  (587 319)  (587 319)  LC_7 Logic Functioning bit
 (43 15)  (589 319)  (589 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (15 0)  (615 304)  (615 304)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (16 0)  (616 304)  (616 304)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (623 304)  (623 304)  routing T_12_19.sp4_v_b_19 <X> T_12_19.lc_trk_g0_3
 (24 0)  (624 304)  (624 304)  routing T_12_19.sp4_v_b_19 <X> T_12_19.lc_trk_g0_3
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 304)  (633 304)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 304)  (636 304)  LC_0 Logic Functioning bit
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (18 1)  (618 305)  (618 305)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (22 1)  (622 305)  (622 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 305)  (624 305)  routing T_12_19.top_op_2 <X> T_12_19.lc_trk_g0_2
 (25 1)  (625 305)  (625 305)  routing T_12_19.top_op_2 <X> T_12_19.lc_trk_g0_2
 (26 1)  (626 305)  (626 305)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 305)  (636 305)  LC_0 Logic Functioning bit
 (38 1)  (638 305)  (638 305)  LC_0 Logic Functioning bit
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (604 306)  (604 306)  routing T_12_19.sp4_h_r_0 <X> T_12_19.sp4_v_t_37
 (11 2)  (611 306)  (611 306)  routing T_12_19.sp4_h_r_8 <X> T_12_19.sp4_v_t_39
 (13 2)  (613 306)  (613 306)  routing T_12_19.sp4_h_r_8 <X> T_12_19.sp4_v_t_39
 (14 2)  (614 306)  (614 306)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g0_4
 (15 2)  (615 306)  (615 306)  routing T_12_19.bot_op_5 <X> T_12_19.lc_trk_g0_5
 (17 2)  (617 306)  (617 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (626 306)  (626 306)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 306)  (635 306)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.input_2_1
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (42 2)  (642 306)  (642 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (5 3)  (605 307)  (605 307)  routing T_12_19.sp4_h_r_0 <X> T_12_19.sp4_v_t_37
 (12 3)  (612 307)  (612 307)  routing T_12_19.sp4_h_r_8 <X> T_12_19.sp4_v_t_39
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 307)  (625 307)  routing T_12_19.sp4_r_v_b_30 <X> T_12_19.lc_trk_g0_6
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 307)  (630 307)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 307)  (632 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (633 307)  (633 307)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.input_2_1
 (34 3)  (634 307)  (634 307)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.input_2_1
 (37 3)  (637 307)  (637 307)  LC_1 Logic Functioning bit
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (14 4)  (614 308)  (614 308)  routing T_12_19.sp4_v_b_8 <X> T_12_19.lc_trk_g1_0
 (5 5)  (605 309)  (605 309)  routing T_12_19.sp4_h_r_3 <X> T_12_19.sp4_v_b_3
 (14 5)  (614 309)  (614 309)  routing T_12_19.sp4_v_b_8 <X> T_12_19.lc_trk_g1_0
 (16 5)  (616 309)  (616 309)  routing T_12_19.sp4_v_b_8 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (15 6)  (615 310)  (615 310)  routing T_12_19.sp4_h_r_13 <X> T_12_19.lc_trk_g1_5
 (16 6)  (616 310)  (616 310)  routing T_12_19.sp4_h_r_13 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.sp4_h_r_13 <X> T_12_19.lc_trk_g1_5
 (21 6)  (621 310)  (621 310)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g1_7
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (623 310)  (623 310)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g1_7
 (24 6)  (624 310)  (624 310)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g1_7
 (25 6)  (625 310)  (625 310)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g1_6
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (623 311)  (623 311)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g1_6
 (25 7)  (625 311)  (625 311)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g1_6
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 311)  (632 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (633 311)  (633 311)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.input_2_3
 (34 7)  (634 311)  (634 311)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.input_2_3
 (35 7)  (635 311)  (635 311)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.input_2_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (53 7)  (653 311)  (653 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (605 312)  (605 312)  routing T_12_19.sp4_v_t_43 <X> T_12_19.sp4_h_r_6
 (22 8)  (622 312)  (622 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 312)  (623 312)  routing T_12_19.sp4_v_t_30 <X> T_12_19.lc_trk_g2_3
 (24 8)  (624 312)  (624 312)  routing T_12_19.sp4_v_t_30 <X> T_12_19.lc_trk_g2_3
 (26 8)  (626 312)  (626 312)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 312)  (635 312)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.input_2_4
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (45 8)  (645 312)  (645 312)  LC_4 Logic Functioning bit
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 313)  (630 313)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 313)  (631 313)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 313)  (632 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (633 313)  (633 313)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.input_2_4
 (34 9)  (634 313)  (634 313)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.input_2_4
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (37 9)  (637 313)  (637 313)  LC_4 Logic Functioning bit
 (39 9)  (639 313)  (639 313)  LC_4 Logic Functioning bit
 (46 9)  (646 313)  (646 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (612 314)  (612 314)  routing T_12_19.sp4_v_t_39 <X> T_12_19.sp4_h_l_45
 (16 10)  (616 314)  (616 314)  routing T_12_19.sp12_v_b_21 <X> T_12_19.lc_trk_g2_5
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (621 314)  (621 314)  routing T_12_19.wire_logic_cluster/lc_7/out <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 314)  (625 314)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g2_6
 (11 11)  (611 315)  (611 315)  routing T_12_19.sp4_v_t_39 <X> T_12_19.sp4_h_l_45
 (13 11)  (613 315)  (613 315)  routing T_12_19.sp4_v_t_39 <X> T_12_19.sp4_h_l_45
 (18 11)  (618 315)  (618 315)  routing T_12_19.sp12_v_b_21 <X> T_12_19.lc_trk_g2_5
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (12 12)  (612 316)  (612 316)  routing T_12_19.sp4_v_t_46 <X> T_12_19.sp4_h_r_11
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (621 316)  (621 316)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 316)  (623 316)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g3_3
 (26 12)  (626 316)  (626 316)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (43 12)  (643 316)  (643 316)  LC_6 Logic Functioning bit
 (45 12)  (645 316)  (645 316)  LC_6 Logic Functioning bit
 (48 12)  (648 316)  (648 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (5 13)  (605 317)  (605 317)  routing T_12_19.sp4_h_r_9 <X> T_12_19.sp4_v_b_9
 (14 13)  (614 317)  (614 317)  routing T_12_19.sp4_h_r_24 <X> T_12_19.lc_trk_g3_0
 (15 13)  (615 317)  (615 317)  routing T_12_19.sp4_h_r_24 <X> T_12_19.lc_trk_g3_0
 (16 13)  (616 317)  (616 317)  routing T_12_19.sp4_h_r_24 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (618 317)  (618 317)  routing T_12_19.sp4_r_v_b_41 <X> T_12_19.lc_trk_g3_1
 (21 13)  (621 317)  (621 317)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g3_3
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 317)  (625 317)  routing T_12_19.sp4_r_v_b_42 <X> T_12_19.lc_trk_g3_2
 (26 13)  (626 317)  (626 317)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 317)  (628 317)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (40 13)  (640 317)  (640 317)  LC_6 Logic Functioning bit
 (42 13)  (642 317)  (642 317)  LC_6 Logic Functioning bit
 (14 14)  (614 318)  (614 318)  routing T_12_19.sp4_v_b_36 <X> T_12_19.lc_trk_g3_4
 (16 14)  (616 318)  (616 318)  routing T_12_19.sp4_v_t_16 <X> T_12_19.lc_trk_g3_5
 (17 14)  (617 318)  (617 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (618 318)  (618 318)  routing T_12_19.sp4_v_t_16 <X> T_12_19.lc_trk_g3_5
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 318)  (623 318)  routing T_12_19.sp4_v_b_47 <X> T_12_19.lc_trk_g3_7
 (24 14)  (624 318)  (624 318)  routing T_12_19.sp4_v_b_47 <X> T_12_19.lc_trk_g3_7
 (26 14)  (626 318)  (626 318)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 318)  (627 318)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 318)  (628 318)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 318)  (635 318)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.input_2_7
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (41 14)  (641 318)  (641 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (45 14)  (645 318)  (645 318)  LC_7 Logic Functioning bit
 (46 14)  (646 318)  (646 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (652 318)  (652 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (614 319)  (614 319)  routing T_12_19.sp4_v_b_36 <X> T_12_19.lc_trk_g3_4
 (16 15)  (616 319)  (616 319)  routing T_12_19.sp4_v_b_36 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 319)  (628 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 319)  (630 319)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (633 319)  (633 319)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.input_2_7
 (36 15)  (636 319)  (636 319)  LC_7 Logic Functioning bit
 (40 15)  (640 319)  (640 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (16 0)  (670 304)  (670 304)  routing T_13_19.sp12_h_r_9 <X> T_13_19.lc_trk_g0_1
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (677 304)  (677 304)  routing T_13_19.sp4_h_r_3 <X> T_13_19.lc_trk_g0_3
 (24 0)  (678 304)  (678 304)  routing T_13_19.sp4_h_r_3 <X> T_13_19.lc_trk_g0_3
 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (42 0)  (696 304)  (696 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (52 0)  (706 304)  (706 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (668 305)  (668 305)  routing T_13_19.sp4_h_r_0 <X> T_13_19.lc_trk_g0_0
 (15 1)  (669 305)  (669 305)  routing T_13_19.sp4_h_r_0 <X> T_13_19.lc_trk_g0_0
 (16 1)  (670 305)  (670 305)  routing T_13_19.sp4_h_r_0 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (675 305)  (675 305)  routing T_13_19.sp4_h_r_3 <X> T_13_19.lc_trk_g0_3
 (26 1)  (680 305)  (680 305)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 305)  (687 305)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.input_2_0
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (43 1)  (697 305)  (697 305)  LC_0 Logic Functioning bit
 (51 1)  (705 305)  (705 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (658 306)  (658 306)  routing T_13_19.sp4_v_b_4 <X> T_13_19.sp4_v_t_37
 (6 2)  (660 306)  (660 306)  routing T_13_19.sp4_v_b_4 <X> T_13_19.sp4_v_t_37
 (14 2)  (668 306)  (668 306)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g0_4
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (45 2)  (699 306)  (699 306)  LC_1 Logic Functioning bit
 (48 2)  (702 306)  (702 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 307)  (677 307)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g0_6
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 307)  (684 307)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (3 4)  (657 308)  (657 308)  routing T_13_19.sp12_v_t_23 <X> T_13_19.sp12_h_r_0
 (21 4)  (675 308)  (675 308)  routing T_13_19.sp4_h_r_11 <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp4_h_r_11 <X> T_13_19.lc_trk_g1_3
 (24 4)  (678 308)  (678 308)  routing T_13_19.sp4_h_r_11 <X> T_13_19.lc_trk_g1_3
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 308)  (681 308)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (45 4)  (699 308)  (699 308)  LC_2 Logic Functioning bit
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (680 309)  (680 309)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (48 5)  (702 309)  (702 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 6)  (666 310)  (666 310)  routing T_13_19.sp4_v_t_46 <X> T_13_19.sp4_h_l_40
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 310)  (672 310)  routing T_13_19.wire_logic_cluster/lc_5/out <X> T_13_19.lc_trk_g1_5
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 310)  (684 310)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (45 6)  (699 310)  (699 310)  LC_3 Logic Functioning bit
 (8 7)  (662 311)  (662 311)  routing T_13_19.sp4_h_r_4 <X> T_13_19.sp4_v_t_41
 (9 7)  (663 311)  (663 311)  routing T_13_19.sp4_h_r_4 <X> T_13_19.sp4_v_t_41
 (11 7)  (665 311)  (665 311)  routing T_13_19.sp4_v_t_46 <X> T_13_19.sp4_h_l_40
 (13 7)  (667 311)  (667 311)  routing T_13_19.sp4_v_t_46 <X> T_13_19.sp4_h_l_40
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (51 7)  (705 311)  (705 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (707 311)  (707 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (668 312)  (668 312)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g2_0
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 312)  (677 312)  routing T_13_19.sp4_h_r_27 <X> T_13_19.lc_trk_g2_3
 (24 8)  (678 312)  (678 312)  routing T_13_19.sp4_h_r_27 <X> T_13_19.lc_trk_g2_3
 (25 8)  (679 312)  (679 312)  routing T_13_19.sp4_v_b_26 <X> T_13_19.lc_trk_g2_2
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 312)  (689 312)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.input_2_4
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (42 8)  (696 312)  (696 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (52 8)  (706 312)  (706 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (675 313)  (675 313)  routing T_13_19.sp4_h_r_27 <X> T_13_19.lc_trk_g2_3
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (677 313)  (677 313)  routing T_13_19.sp4_v_b_26 <X> T_13_19.lc_trk_g2_2
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (43 9)  (697 313)  (697 313)  LC_4 Logic Functioning bit
 (53 9)  (707 313)  (707 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (667 314)  (667 314)  routing T_13_19.sp4_h_r_8 <X> T_13_19.sp4_v_t_45
 (15 10)  (669 314)  (669 314)  routing T_13_19.sp4_v_t_32 <X> T_13_19.lc_trk_g2_5
 (16 10)  (670 314)  (670 314)  routing T_13_19.sp4_v_t_32 <X> T_13_19.lc_trk_g2_5
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (675 314)  (675 314)  routing T_13_19.wire_logic_cluster/lc_7/out <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 314)  (689 314)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_5
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (45 10)  (699 314)  (699 314)  LC_5 Logic Functioning bit
 (53 10)  (707 314)  (707 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (10 11)  (664 315)  (664 315)  routing T_13_19.sp4_h_l_39 <X> T_13_19.sp4_v_t_42
 (12 11)  (666 315)  (666 315)  routing T_13_19.sp4_h_r_8 <X> T_13_19.sp4_v_t_45
 (14 11)  (668 315)  (668 315)  routing T_13_19.sp4_r_v_b_36 <X> T_13_19.lc_trk_g2_4
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (681 315)  (681 315)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (687 315)  (687 315)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_5
 (34 11)  (688 315)  (688 315)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_5
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (3 12)  (657 316)  (657 316)  routing T_13_19.sp12_v_b_1 <X> T_13_19.sp12_h_r_1
 (5 12)  (659 316)  (659 316)  routing T_13_19.sp4_v_b_3 <X> T_13_19.sp4_h_r_9
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g3_1
 (21 12)  (675 316)  (675 316)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g3_3
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (679 316)  (679 316)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g3_2
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 316)  (682 316)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (51 12)  (705 316)  (705 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (3 13)  (657 317)  (657 317)  routing T_13_19.sp12_v_b_1 <X> T_13_19.sp12_h_r_1
 (4 13)  (658 317)  (658 317)  routing T_13_19.sp4_v_b_3 <X> T_13_19.sp4_h_r_9
 (6 13)  (660 317)  (660 317)  routing T_13_19.sp4_v_b_3 <X> T_13_19.sp4_h_r_9
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 317)  (686 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (687 317)  (687 317)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.input_2_6
 (35 13)  (689 317)  (689 317)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.input_2_6
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (46 13)  (700 317)  (700 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (668 318)  (668 318)  routing T_13_19.sp4_h_r_36 <X> T_13_19.lc_trk_g3_4
 (16 14)  (670 318)  (670 318)  routing T_13_19.sp4_v_t_16 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 318)  (672 318)  routing T_13_19.sp4_v_t_16 <X> T_13_19.lc_trk_g3_5
 (25 14)  (679 318)  (679 318)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g3_6
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 318)  (689 318)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_7
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (45 14)  (699 318)  (699 318)  LC_7 Logic Functioning bit
 (46 14)  (700 318)  (700 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (15 15)  (669 319)  (669 319)  routing T_13_19.sp4_h_r_36 <X> T_13_19.lc_trk_g3_4
 (16 15)  (670 319)  (670 319)  routing T_13_19.sp4_h_r_36 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (19 15)  (673 319)  (673 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 319)  (682 319)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 319)  (686 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (687 319)  (687 319)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_7
 (34 15)  (688 319)  (688 319)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_7
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (47 15)  (701 319)  (701 319)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_14_19

 (14 0)  (722 304)  (722 304)  routing T_14_19.sp4_h_l_5 <X> T_14_19.lc_trk_g0_0
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 304)  (726 304)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g0_1
 (25 0)  (733 304)  (733 304)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (41 0)  (749 304)  (749 304)  LC_0 Logic Functioning bit
 (43 0)  (751 304)  (751 304)  LC_0 Logic Functioning bit
 (14 1)  (722 305)  (722 305)  routing T_14_19.sp4_h_l_5 <X> T_14_19.lc_trk_g0_0
 (15 1)  (723 305)  (723 305)  routing T_14_19.sp4_h_l_5 <X> T_14_19.lc_trk_g0_0
 (16 1)  (724 305)  (724 305)  routing T_14_19.sp4_h_l_5 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 305)  (731 305)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (25 1)  (733 305)  (733 305)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (26 1)  (734 305)  (734 305)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 305)  (741 305)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.input_2_0
 (36 1)  (744 305)  (744 305)  LC_0 Logic Functioning bit
 (38 1)  (746 305)  (746 305)  LC_0 Logic Functioning bit
 (41 1)  (749 305)  (749 305)  LC_0 Logic Functioning bit
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (717 306)  (717 306)  routing T_14_19.sp4_h_r_10 <X> T_14_19.sp4_h_l_36
 (10 2)  (718 306)  (718 306)  routing T_14_19.sp4_h_r_10 <X> T_14_19.sp4_h_l_36
 (14 2)  (722 306)  (722 306)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g0_4
 (16 2)  (724 306)  (724 306)  routing T_14_19.sp12_h_l_18 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (733 306)  (733 306)  routing T_14_19.sp4_h_r_14 <X> T_14_19.lc_trk_g0_6
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 306)  (738 306)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (37 2)  (745 306)  (745 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (42 2)  (750 306)  (750 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (50 2)  (758 306)  (758 306)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (760 306)  (760 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (4 3)  (712 307)  (712 307)  routing T_14_19.sp4_v_b_7 <X> T_14_19.sp4_h_l_37
 (9 3)  (717 307)  (717 307)  routing T_14_19.sp4_v_b_1 <X> T_14_19.sp4_v_t_36
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (726 307)  (726 307)  routing T_14_19.sp12_h_l_18 <X> T_14_19.lc_trk_g0_5
 (21 3)  (729 307)  (729 307)  routing T_14_19.sp4_r_v_b_31 <X> T_14_19.lc_trk_g0_7
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 307)  (731 307)  routing T_14_19.sp4_h_r_14 <X> T_14_19.lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.sp4_h_r_14 <X> T_14_19.lc_trk_g0_6
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (39 3)  (747 307)  (747 307)  LC_1 Logic Functioning bit
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (0 4)  (708 308)  (708 308)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (1 4)  (709 308)  (709 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (723 308)  (723 308)  routing T_14_19.sp12_h_r_1 <X> T_14_19.lc_trk_g1_1
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (726 308)  (726 308)  routing T_14_19.sp12_h_r_1 <X> T_14_19.lc_trk_g1_1
 (21 4)  (729 308)  (729 308)  routing T_14_19.sp4_h_r_19 <X> T_14_19.lc_trk_g1_3
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 308)  (731 308)  routing T_14_19.sp4_h_r_19 <X> T_14_19.lc_trk_g1_3
 (24 4)  (732 308)  (732 308)  routing T_14_19.sp4_h_r_19 <X> T_14_19.lc_trk_g1_3
 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (41 4)  (749 308)  (749 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (1 5)  (709 309)  (709 309)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (14 5)  (722 309)  (722 309)  routing T_14_19.sp4_h_r_0 <X> T_14_19.lc_trk_g1_0
 (15 5)  (723 309)  (723 309)  routing T_14_19.sp4_h_r_0 <X> T_14_19.lc_trk_g1_0
 (16 5)  (724 309)  (724 309)  routing T_14_19.sp4_h_r_0 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (726 309)  (726 309)  routing T_14_19.sp12_h_r_1 <X> T_14_19.lc_trk_g1_1
 (21 5)  (729 309)  (729 309)  routing T_14_19.sp4_h_r_19 <X> T_14_19.lc_trk_g1_3
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 309)  (736 309)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (43 5)  (751 309)  (751 309)  LC_2 Logic Functioning bit
 (48 5)  (756 309)  (756 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (712 310)  (712 310)  routing T_14_19.sp4_h_r_9 <X> T_14_19.sp4_v_t_38
 (6 6)  (714 310)  (714 310)  routing T_14_19.sp4_h_r_9 <X> T_14_19.sp4_v_t_38
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (729 310)  (729 310)  routing T_14_19.sp4_h_l_2 <X> T_14_19.lc_trk_g1_7
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (731 310)  (731 310)  routing T_14_19.sp4_h_l_2 <X> T_14_19.lc_trk_g1_7
 (24 6)  (732 310)  (732 310)  routing T_14_19.sp4_h_l_2 <X> T_14_19.lc_trk_g1_7
 (25 6)  (733 310)  (733 310)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g1_6
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (3 7)  (711 311)  (711 311)  routing T_14_19.sp12_h_l_23 <X> T_14_19.sp12_v_t_23
 (5 7)  (713 311)  (713 311)  routing T_14_19.sp4_h_r_9 <X> T_14_19.sp4_v_t_38
 (18 7)  (726 311)  (726 311)  routing T_14_19.sp4_r_v_b_29 <X> T_14_19.lc_trk_g1_5
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (741 311)  (741 311)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_3
 (35 7)  (743 311)  (743 311)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (14 8)  (722 312)  (722 312)  routing T_14_19.sp4_v_b_24 <X> T_14_19.lc_trk_g2_0
 (19 8)  (727 312)  (727 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 312)  (731 312)  routing T_14_19.sp4_v_t_30 <X> T_14_19.lc_trk_g2_3
 (24 8)  (732 312)  (732 312)  routing T_14_19.sp4_v_t_30 <X> T_14_19.lc_trk_g2_3
 (26 8)  (734 312)  (734 312)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (41 8)  (749 312)  (749 312)  LC_4 Logic Functioning bit
 (42 8)  (750 312)  (750 312)  LC_4 Logic Functioning bit
 (43 8)  (751 312)  (751 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (46 8)  (754 312)  (754 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (758 312)  (758 312)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (724 313)  (724 313)  routing T_14_19.sp4_v_b_24 <X> T_14_19.lc_trk_g2_0
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 313)  (731 313)  routing T_14_19.sp4_h_l_15 <X> T_14_19.lc_trk_g2_2
 (24 9)  (732 313)  (732 313)  routing T_14_19.sp4_h_l_15 <X> T_14_19.lc_trk_g2_2
 (25 9)  (733 313)  (733 313)  routing T_14_19.sp4_h_l_15 <X> T_14_19.lc_trk_g2_2
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (38 9)  (746 313)  (746 313)  LC_4 Logic Functioning bit
 (39 9)  (747 313)  (747 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (4 10)  (712 314)  (712 314)  routing T_14_19.sp4_h_r_6 <X> T_14_19.sp4_v_t_43
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 314)  (726 314)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g2_5
 (21 10)  (729 314)  (729 314)  routing T_14_19.sp4_v_t_18 <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (731 314)  (731 314)  routing T_14_19.sp4_v_t_18 <X> T_14_19.lc_trk_g2_7
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (5 11)  (713 315)  (713 315)  routing T_14_19.sp4_h_r_6 <X> T_14_19.sp4_v_t_43
 (9 11)  (717 315)  (717 315)  routing T_14_19.sp4_v_b_7 <X> T_14_19.sp4_v_t_42
 (14 11)  (722 315)  (722 315)  routing T_14_19.sp4_h_l_17 <X> T_14_19.lc_trk_g2_4
 (15 11)  (723 315)  (723 315)  routing T_14_19.sp4_h_l_17 <X> T_14_19.lc_trk_g2_4
 (16 11)  (724 315)  (724 315)  routing T_14_19.sp4_h_l_17 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 315)  (731 315)  routing T_14_19.sp4_h_r_30 <X> T_14_19.lc_trk_g2_6
 (24 11)  (732 315)  (732 315)  routing T_14_19.sp4_h_r_30 <X> T_14_19.lc_trk_g2_6
 (25 11)  (733 315)  (733 315)  routing T_14_19.sp4_h_r_30 <X> T_14_19.lc_trk_g2_6
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (742 315)  (742 315)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.input_2_5
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (43 12)  (751 316)  (751 316)  LC_6 Logic Functioning bit
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 317)  (735 317)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (745 317)  (745 317)  LC_6 Logic Functioning bit
 (1 14)  (709 318)  (709 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (719 318)  (719 318)  routing T_14_19.sp4_h_l_43 <X> T_14_19.sp4_v_t_46
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 318)  (731 318)  routing T_14_19.sp4_h_r_31 <X> T_14_19.lc_trk_g3_7
 (24 14)  (732 318)  (732 318)  routing T_14_19.sp4_h_r_31 <X> T_14_19.lc_trk_g3_7
 (28 14)  (736 318)  (736 318)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 318)  (744 318)  LC_7 Logic Functioning bit
 (38 14)  (746 318)  (746 318)  LC_7 Logic Functioning bit
 (41 14)  (749 318)  (749 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (0 15)  (708 319)  (708 319)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 319)  (709 319)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (14 15)  (722 319)  (722 319)  routing T_14_19.sp12_v_b_20 <X> T_14_19.lc_trk_g3_4
 (16 15)  (724 319)  (724 319)  routing T_14_19.sp12_v_b_20 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (729 319)  (729 319)  routing T_14_19.sp4_h_r_31 <X> T_14_19.lc_trk_g3_7
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 319)  (736 319)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (39 15)  (747 319)  (747 319)  LC_7 Logic Functioning bit
 (41 15)  (749 319)  (749 319)  LC_7 Logic Functioning bit
 (43 15)  (751 319)  (751 319)  LC_7 Logic Functioning bit
 (52 15)  (760 319)  (760 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_19

 (3 0)  (765 304)  (765 304)  routing T_15_19.sp12_h_r_0 <X> T_15_19.sp12_v_b_0
 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (787 304)  (787 304)  routing T_15_19.sp12_h_r_2 <X> T_15_19.lc_trk_g0_2
 (27 0)  (789 304)  (789 304)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 304)  (795 304)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (38 0)  (800 304)  (800 304)  LC_0 Logic Functioning bit
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (43 0)  (805 304)  (805 304)  LC_0 Logic Functioning bit
 (45 0)  (807 304)  (807 304)  LC_0 Logic Functioning bit
 (46 0)  (808 304)  (808 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (765 305)  (765 305)  routing T_15_19.sp12_h_r_0 <X> T_15_19.sp12_v_b_0
 (17 1)  (779 305)  (779 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (780 305)  (780 305)  routing T_15_19.sp4_r_v_b_34 <X> T_15_19.lc_trk_g0_1
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (786 305)  (786 305)  routing T_15_19.sp12_h_r_2 <X> T_15_19.lc_trk_g0_2
 (25 1)  (787 305)  (787 305)  routing T_15_19.sp12_h_r_2 <X> T_15_19.lc_trk_g0_2
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 305)  (793 305)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (38 1)  (800 305)  (800 305)  LC_0 Logic Functioning bit
 (40 1)  (802 305)  (802 305)  LC_0 Logic Functioning bit
 (42 1)  (804 305)  (804 305)  LC_0 Logic Functioning bit
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (771 306)  (771 306)  routing T_15_19.sp4_v_b_1 <X> T_15_19.sp4_h_l_36
 (14 2)  (776 306)  (776 306)  routing T_15_19.sp4_v_t_1 <X> T_15_19.lc_trk_g0_4
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (787 306)  (787 306)  routing T_15_19.sp4_h_r_14 <X> T_15_19.lc_trk_g0_6
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (45 2)  (807 306)  (807 306)  LC_1 Logic Functioning bit
 (4 3)  (766 307)  (766 307)  routing T_15_19.sp4_h_r_4 <X> T_15_19.sp4_h_l_37
 (6 3)  (768 307)  (768 307)  routing T_15_19.sp4_h_r_4 <X> T_15_19.sp4_h_l_37
 (14 3)  (776 307)  (776 307)  routing T_15_19.sp4_v_t_1 <X> T_15_19.lc_trk_g0_4
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_v_t_1 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (780 307)  (780 307)  routing T_15_19.sp4_r_v_b_29 <X> T_15_19.lc_trk_g0_5
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 307)  (785 307)  routing T_15_19.sp4_h_r_14 <X> T_15_19.lc_trk_g0_6
 (24 3)  (786 307)  (786 307)  routing T_15_19.sp4_h_r_14 <X> T_15_19.lc_trk_g0_6
 (26 3)  (788 307)  (788 307)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 307)  (790 307)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 307)  (792 307)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (1 4)  (763 308)  (763 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (776 308)  (776 308)  routing T_15_19.sp12_h_r_0 <X> T_15_19.lc_trk_g1_0
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (785 308)  (785 308)  routing T_15_19.sp4_h_r_3 <X> T_15_19.lc_trk_g1_3
 (24 4)  (786 308)  (786 308)  routing T_15_19.sp4_h_r_3 <X> T_15_19.lc_trk_g1_3
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (45 4)  (807 308)  (807 308)  LC_2 Logic Functioning bit
 (0 5)  (762 309)  (762 309)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (1 5)  (763 309)  (763 309)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (14 5)  (776 309)  (776 309)  routing T_15_19.sp12_h_r_0 <X> T_15_19.lc_trk_g1_0
 (15 5)  (777 309)  (777 309)  routing T_15_19.sp12_h_r_0 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (783 309)  (783 309)  routing T_15_19.sp4_h_r_3 <X> T_15_19.lc_trk_g1_3
 (26 5)  (788 309)  (788 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (40 5)  (802 309)  (802 309)  LC_2 Logic Functioning bit
 (42 5)  (804 309)  (804 309)  LC_2 Logic Functioning bit
 (53 5)  (815 309)  (815 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (9 6)  (771 310)  (771 310)  routing T_15_19.sp4_h_r_1 <X> T_15_19.sp4_h_l_41
 (10 6)  (772 310)  (772 310)  routing T_15_19.sp4_h_r_1 <X> T_15_19.sp4_h_l_41
 (15 6)  (777 310)  (777 310)  routing T_15_19.sp4_h_r_21 <X> T_15_19.lc_trk_g1_5
 (16 6)  (778 310)  (778 310)  routing T_15_19.sp4_h_r_21 <X> T_15_19.lc_trk_g1_5
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 310)  (780 310)  routing T_15_19.sp4_h_r_21 <X> T_15_19.lc_trk_g1_5
 (21 6)  (783 310)  (783 310)  routing T_15_19.sp4_h_l_10 <X> T_15_19.lc_trk_g1_7
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (785 310)  (785 310)  routing T_15_19.sp4_h_l_10 <X> T_15_19.lc_trk_g1_7
 (24 6)  (786 310)  (786 310)  routing T_15_19.sp4_h_l_10 <X> T_15_19.lc_trk_g1_7
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 310)  (795 310)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 310)  (797 310)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.input_2_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (38 6)  (800 310)  (800 310)  LC_3 Logic Functioning bit
 (42 6)  (804 310)  (804 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (53 6)  (815 310)  (815 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (780 311)  (780 311)  routing T_15_19.sp4_h_r_21 <X> T_15_19.lc_trk_g1_5
 (21 7)  (783 311)  (783 311)  routing T_15_19.sp4_h_l_10 <X> T_15_19.lc_trk_g1_7
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 311)  (790 311)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (43 7)  (805 311)  (805 311)  LC_3 Logic Functioning bit
 (21 8)  (783 312)  (783 312)  routing T_15_19.rgt_op_3 <X> T_15_19.lc_trk_g2_3
 (22 8)  (784 312)  (784 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 312)  (786 312)  routing T_15_19.rgt_op_3 <X> T_15_19.lc_trk_g2_3
 (25 8)  (787 312)  (787 312)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g2_2
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (41 8)  (803 312)  (803 312)  LC_4 Logic Functioning bit
 (43 8)  (805 312)  (805 312)  LC_4 Logic Functioning bit
 (45 8)  (807 312)  (807 312)  LC_4 Logic Functioning bit
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 313)  (785 313)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g2_2
 (24 9)  (786 313)  (786 313)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g2_2
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 313)  (793 313)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (39 9)  (801 313)  (801 313)  LC_4 Logic Functioning bit
 (41 9)  (803 313)  (803 313)  LC_4 Logic Functioning bit
 (43 9)  (805 313)  (805 313)  LC_4 Logic Functioning bit
 (21 10)  (783 314)  (783 314)  routing T_15_19.sp4_v_t_26 <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 314)  (785 314)  routing T_15_19.sp4_v_t_26 <X> T_15_19.lc_trk_g2_7
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 314)  (793 314)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (45 10)  (807 314)  (807 314)  LC_5 Logic Functioning bit
 (19 11)  (781 315)  (781 315)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 11)  (783 315)  (783 315)  routing T_15_19.sp4_v_t_26 <X> T_15_19.lc_trk_g2_7
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 315)  (787 315)  routing T_15_19.sp4_r_v_b_38 <X> T_15_19.lc_trk_g2_6
 (26 11)  (788 315)  (788 315)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (38 11)  (800 315)  (800 315)  LC_5 Logic Functioning bit
 (39 11)  (801 315)  (801 315)  LC_5 Logic Functioning bit
 (41 11)  (803 315)  (803 315)  LC_5 Logic Functioning bit
 (43 11)  (805 315)  (805 315)  LC_5 Logic Functioning bit
 (12 12)  (774 316)  (774 316)  routing T_15_19.sp4_v_b_5 <X> T_15_19.sp4_h_r_11
 (13 12)  (775 316)  (775 316)  routing T_15_19.sp4_h_l_46 <X> T_15_19.sp4_v_b_11
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (783 316)  (783 316)  routing T_15_19.sp4_v_t_14 <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_v_t_14 <X> T_15_19.lc_trk_g3_3
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (38 12)  (800 316)  (800 316)  LC_6 Logic Functioning bit
 (41 12)  (803 316)  (803 316)  LC_6 Logic Functioning bit
 (43 12)  (805 316)  (805 316)  LC_6 Logic Functioning bit
 (45 12)  (807 316)  (807 316)  LC_6 Logic Functioning bit
 (11 13)  (773 317)  (773 317)  routing T_15_19.sp4_v_b_5 <X> T_15_19.sp4_h_r_11
 (12 13)  (774 317)  (774 317)  routing T_15_19.sp4_h_l_46 <X> T_15_19.sp4_v_b_11
 (13 13)  (775 317)  (775 317)  routing T_15_19.sp4_v_b_5 <X> T_15_19.sp4_h_r_11
 (15 13)  (777 317)  (777 317)  routing T_15_19.sp4_v_t_29 <X> T_15_19.lc_trk_g3_0
 (16 13)  (778 317)  (778 317)  routing T_15_19.sp4_v_t_29 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (780 317)  (780 317)  routing T_15_19.sp4_r_v_b_41 <X> T_15_19.lc_trk_g3_1
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (788 317)  (788 317)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 317)  (792 317)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 317)  (793 317)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (39 13)  (801 317)  (801 317)  LC_6 Logic Functioning bit
 (41 13)  (803 317)  (803 317)  LC_6 Logic Functioning bit
 (43 13)  (805 317)  (805 317)  LC_6 Logic Functioning bit
 (47 13)  (809 317)  (809 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (773 318)  (773 318)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_v_t_46
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (797 318)  (797 318)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.input_2_7
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (37 14)  (799 318)  (799 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (42 14)  (804 318)  (804 318)  LC_7 Logic Functioning bit
 (45 14)  (807 318)  (807 318)  LC_7 Logic Functioning bit
 (0 15)  (762 319)  (762 319)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 319)  (763 319)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (12 15)  (774 319)  (774 319)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_v_t_46
 (26 15)  (788 319)  (788 319)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 319)  (790 319)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 319)  (793 319)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 319)  (794 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (796 319)  (796 319)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.input_2_7
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (37 15)  (799 319)  (799 319)  LC_7 Logic Functioning bit
 (39 15)  (801 319)  (801 319)  LC_7 Logic Functioning bit
 (43 15)  (805 319)  (805 319)  LC_7 Logic Functioning bit
 (51 15)  (813 319)  (813 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_19

 (21 0)  (837 304)  (837 304)  routing T_16_19.sp4_v_b_11 <X> T_16_19.lc_trk_g0_3
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (839 304)  (839 304)  routing T_16_19.sp4_v_b_11 <X> T_16_19.lc_trk_g0_3
 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (45 0)  (861 304)  (861 304)  LC_0 Logic Functioning bit
 (51 0)  (867 304)  (867 304)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (5 1)  (821 305)  (821 305)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_v_b_0
 (8 1)  (824 305)  (824 305)  routing T_16_19.sp4_h_r_1 <X> T_16_19.sp4_v_b_1
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (837 305)  (837 305)  routing T_16_19.sp4_v_b_11 <X> T_16_19.lc_trk_g0_3
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 305)  (849 305)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.input_2_0
 (34 1)  (850 305)  (850 305)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.input_2_0
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (40 1)  (856 305)  (856 305)  LC_0 Logic Functioning bit
 (44 1)  (860 305)  (860 305)  LC_0 Logic Functioning bit
 (45 1)  (861 305)  (861 305)  LC_0 Logic Functioning bit
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (6 2)  (822 306)  (822 306)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_v_t_37
 (12 2)  (828 306)  (828 306)  routing T_16_19.sp4_v_t_39 <X> T_16_19.sp4_h_l_39
 (14 2)  (830 306)  (830 306)  routing T_16_19.lft_op_4 <X> T_16_19.lc_trk_g0_4
 (15 2)  (831 306)  (831 306)  routing T_16_19.sp4_h_r_21 <X> T_16_19.lc_trk_g0_5
 (16 2)  (832 306)  (832 306)  routing T_16_19.sp4_h_r_21 <X> T_16_19.lc_trk_g0_5
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (834 306)  (834 306)  routing T_16_19.sp4_h_r_21 <X> T_16_19.lc_trk_g0_5
 (2 3)  (818 307)  (818 307)  routing T_16_19.lc_trk_g0_0 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (5 3)  (821 307)  (821 307)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_v_t_37
 (8 3)  (824 307)  (824 307)  routing T_16_19.sp4_v_b_10 <X> T_16_19.sp4_v_t_36
 (10 3)  (826 307)  (826 307)  routing T_16_19.sp4_v_b_10 <X> T_16_19.sp4_v_t_36
 (11 3)  (827 307)  (827 307)  routing T_16_19.sp4_v_t_39 <X> T_16_19.sp4_h_l_39
 (15 3)  (831 307)  (831 307)  routing T_16_19.lft_op_4 <X> T_16_19.lc_trk_g0_4
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (834 307)  (834 307)  routing T_16_19.sp4_h_r_21 <X> T_16_19.lc_trk_g0_5
 (8 4)  (824 308)  (824 308)  routing T_16_19.sp4_v_b_4 <X> T_16_19.sp4_h_r_4
 (9 4)  (825 308)  (825 308)  routing T_16_19.sp4_v_b_4 <X> T_16_19.sp4_h_r_4
 (25 4)  (841 308)  (841 308)  routing T_16_19.sp4_h_r_10 <X> T_16_19.lc_trk_g1_2
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (839 309)  (839 309)  routing T_16_19.sp4_h_r_10 <X> T_16_19.lc_trk_g1_2
 (24 5)  (840 309)  (840 309)  routing T_16_19.sp4_h_r_10 <X> T_16_19.lc_trk_g1_2
 (9 6)  (825 310)  (825 310)  routing T_16_19.sp4_v_b_4 <X> T_16_19.sp4_h_l_41
 (11 6)  (827 310)  (827 310)  routing T_16_19.sp4_h_r_11 <X> T_16_19.sp4_v_t_40
 (13 6)  (829 310)  (829 310)  routing T_16_19.sp4_h_r_11 <X> T_16_19.sp4_v_t_40
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 310)  (846 310)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 310)  (847 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (38 6)  (854 310)  (854 310)  LC_3 Logic Functioning bit
 (51 6)  (867 310)  (867 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (9 7)  (825 311)  (825 311)  routing T_16_19.sp4_v_b_4 <X> T_16_19.sp4_v_t_41
 (12 7)  (828 311)  (828 311)  routing T_16_19.sp4_h_r_11 <X> T_16_19.sp4_v_t_40
 (26 7)  (842 311)  (842 311)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 311)  (844 311)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 311)  (847 311)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (51 7)  (867 311)  (867 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (824 312)  (824 312)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_h_r_7
 (10 8)  (826 312)  (826 312)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_h_r_7
 (16 8)  (832 312)  (832 312)  routing T_16_19.sp4_v_b_33 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (834 312)  (834 312)  routing T_16_19.sp4_v_b_33 <X> T_16_19.lc_trk_g2_1
 (21 8)  (837 312)  (837 312)  routing T_16_19.sp4_h_r_35 <X> T_16_19.lc_trk_g2_3
 (22 8)  (838 312)  (838 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 312)  (839 312)  routing T_16_19.sp4_h_r_35 <X> T_16_19.lc_trk_g2_3
 (24 8)  (840 312)  (840 312)  routing T_16_19.sp4_h_r_35 <X> T_16_19.lc_trk_g2_3
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 312)  (843 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 312)  (847 312)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (43 8)  (859 312)  (859 312)  LC_4 Logic Functioning bit
 (46 8)  (862 312)  (862 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (867 312)  (867 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (834 313)  (834 313)  routing T_16_19.sp4_v_b_33 <X> T_16_19.lc_trk_g2_1
 (26 9)  (842 313)  (842 313)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 313)  (843 313)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 313)  (844 313)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (40 9)  (856 313)  (856 313)  LC_4 Logic Functioning bit
 (41 9)  (857 313)  (857 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (43 9)  (859 313)  (859 313)  LC_4 Logic Functioning bit
 (3 10)  (819 314)  (819 314)  routing T_16_19.sp12_h_r_1 <X> T_16_19.sp12_h_l_22
 (6 10)  (822 314)  (822 314)  routing T_16_19.sp4_h_l_36 <X> T_16_19.sp4_v_t_43
 (8 10)  (824 314)  (824 314)  routing T_16_19.sp4_h_r_11 <X> T_16_19.sp4_h_l_42
 (10 10)  (826 314)  (826 314)  routing T_16_19.sp4_h_r_11 <X> T_16_19.sp4_h_l_42
 (14 10)  (830 314)  (830 314)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g2_4
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (43 10)  (859 314)  (859 314)  LC_5 Logic Functioning bit
 (3 11)  (819 315)  (819 315)  routing T_16_19.sp12_h_r_1 <X> T_16_19.sp12_h_l_22
 (9 11)  (825 315)  (825 315)  routing T_16_19.sp4_v_b_7 <X> T_16_19.sp4_v_t_42
 (14 11)  (830 315)  (830 315)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g2_4
 (15 11)  (831 315)  (831 315)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g2_4
 (16 11)  (832 315)  (832 315)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (28 11)  (844 315)  (844 315)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (39 11)  (855 315)  (855 315)  LC_5 Logic Functioning bit
 (41 11)  (857 315)  (857 315)  LC_5 Logic Functioning bit
 (43 11)  (859 315)  (859 315)  LC_5 Logic Functioning bit
 (5 12)  (821 316)  (821 316)  routing T_16_19.sp4_v_b_3 <X> T_16_19.sp4_h_r_9
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (50 12)  (866 316)  (866 316)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (820 317)  (820 317)  routing T_16_19.sp4_v_b_3 <X> T_16_19.sp4_h_r_9
 (6 13)  (822 317)  (822 317)  routing T_16_19.sp4_v_b_3 <X> T_16_19.sp4_h_r_9
 (30 13)  (846 317)  (846 317)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 317)  (847 317)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (41 13)  (857 317)  (857 317)  LC_6 Logic Functioning bit
 (43 13)  (859 317)  (859 317)  LC_6 Logic Functioning bit
 (0 14)  (816 318)  (816 318)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (839 318)  (839 318)  routing T_16_19.sp4_v_b_47 <X> T_16_19.lc_trk_g3_7
 (24 14)  (840 318)  (840 318)  routing T_16_19.sp4_v_b_47 <X> T_16_19.lc_trk_g3_7
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 318)  (846 318)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 318)  (847 318)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 318)  (849 318)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 318)  (850 318)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (38 14)  (854 318)  (854 318)  LC_7 Logic Functioning bit
 (41 14)  (857 318)  (857 318)  LC_7 Logic Functioning bit
 (43 14)  (859 318)  (859 318)  LC_7 Logic Functioning bit
 (51 14)  (867 318)  (867 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (817 319)  (817 319)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (14 15)  (830 319)  (830 319)  routing T_16_19.sp4_r_v_b_44 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (842 319)  (842 319)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 319)  (847 319)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 319)  (852 319)  LC_7 Logic Functioning bit
 (38 15)  (854 319)  (854 319)  LC_7 Logic Functioning bit
 (40 15)  (856 319)  (856 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (17 0)  (891 304)  (891 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (900 304)  (900 304)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 304)  (907 304)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (37 0)  (911 304)  (911 304)  LC_0 Logic Functioning bit
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (39 0)  (913 304)  (913 304)  LC_0 Logic Functioning bit
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (43 0)  (917 304)  (917 304)  LC_0 Logic Functioning bit
 (3 1)  (877 305)  (877 305)  routing T_17_19.sp12_h_l_23 <X> T_17_19.sp12_v_b_0
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 305)  (897 305)  routing T_17_19.sp4_h_r_2 <X> T_17_19.lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.sp4_h_r_2 <X> T_17_19.lc_trk_g0_2
 (25 1)  (899 305)  (899 305)  routing T_17_19.sp4_h_r_2 <X> T_17_19.lc_trk_g0_2
 (26 1)  (900 305)  (900 305)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 305)  (901 305)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (909 305)  (909 305)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.input_2_0
 (36 1)  (910 305)  (910 305)  LC_0 Logic Functioning bit
 (37 1)  (911 305)  (911 305)  LC_0 Logic Functioning bit
 (38 1)  (912 305)  (912 305)  LC_0 Logic Functioning bit
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (4 2)  (878 306)  (878 306)  routing T_17_19.sp4_v_b_4 <X> T_17_19.sp4_v_t_37
 (5 2)  (879 306)  (879 306)  routing T_17_19.sp4_h_r_9 <X> T_17_19.sp4_h_l_37
 (6 2)  (880 306)  (880 306)  routing T_17_19.sp4_v_b_4 <X> T_17_19.sp4_v_t_37
 (12 2)  (886 306)  (886 306)  routing T_17_19.sp4_v_t_39 <X> T_17_19.sp4_h_l_39
 (22 2)  (896 306)  (896 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (899 306)  (899 306)  routing T_17_19.lft_op_6 <X> T_17_19.lc_trk_g0_6
 (26 2)  (900 306)  (900 306)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 306)  (901 306)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 306)  (904 306)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 306)  (908 306)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 306)  (910 306)  LC_1 Logic Functioning bit
 (41 2)  (915 306)  (915 306)  LC_1 Logic Functioning bit
 (43 2)  (917 306)  (917 306)  LC_1 Logic Functioning bit
 (50 2)  (924 306)  (924 306)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (878 307)  (878 307)  routing T_17_19.sp4_h_r_9 <X> T_17_19.sp4_h_l_37
 (11 3)  (885 307)  (885 307)  routing T_17_19.sp4_v_t_39 <X> T_17_19.sp4_h_l_39
 (14 3)  (888 307)  (888 307)  routing T_17_19.sp4_h_r_4 <X> T_17_19.lc_trk_g0_4
 (15 3)  (889 307)  (889 307)  routing T_17_19.sp4_h_r_4 <X> T_17_19.lc_trk_g0_4
 (16 3)  (890 307)  (890 307)  routing T_17_19.sp4_h_r_4 <X> T_17_19.lc_trk_g0_4
 (17 3)  (891 307)  (891 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (895 307)  (895 307)  routing T_17_19.sp4_r_v_b_31 <X> T_17_19.lc_trk_g0_7
 (22 3)  (896 307)  (896 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (898 307)  (898 307)  routing T_17_19.lft_op_6 <X> T_17_19.lc_trk_g0_6
 (26 3)  (900 307)  (900 307)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 307)  (905 307)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 307)  (910 307)  LC_1 Logic Functioning bit
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (40 3)  (914 307)  (914 307)  LC_1 Logic Functioning bit
 (42 3)  (916 307)  (916 307)  LC_1 Logic Functioning bit
 (8 4)  (882 308)  (882 308)  routing T_17_19.sp4_v_b_10 <X> T_17_19.sp4_h_r_4
 (9 4)  (883 308)  (883 308)  routing T_17_19.sp4_v_b_10 <X> T_17_19.sp4_h_r_4
 (10 4)  (884 308)  (884 308)  routing T_17_19.sp4_v_b_10 <X> T_17_19.sp4_h_r_4
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (899 308)  (899 308)  routing T_17_19.bnr_op_2 <X> T_17_19.lc_trk_g1_2
 (27 4)  (901 308)  (901 308)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 308)  (902 308)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 308)  (907 308)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 308)  (910 308)  LC_2 Logic Functioning bit
 (39 4)  (913 308)  (913 308)  LC_2 Logic Functioning bit
 (43 4)  (917 308)  (917 308)  LC_2 Logic Functioning bit
 (50 4)  (924 308)  (924 308)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (895 309)  (895 309)  routing T_17_19.sp4_r_v_b_27 <X> T_17_19.lc_trk_g1_3
 (22 5)  (896 309)  (896 309)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (899 309)  (899 309)  routing T_17_19.bnr_op_2 <X> T_17_19.lc_trk_g1_2
 (26 5)  (900 309)  (900 309)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 309)  (901 309)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 309)  (904 309)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 309)  (905 309)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 309)  (910 309)  LC_2 Logic Functioning bit
 (37 5)  (911 309)  (911 309)  LC_2 Logic Functioning bit
 (38 5)  (912 309)  (912 309)  LC_2 Logic Functioning bit
 (42 5)  (916 309)  (916 309)  LC_2 Logic Functioning bit
 (43 5)  (917 309)  (917 309)  LC_2 Logic Functioning bit
 (48 5)  (922 309)  (922 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 6)  (877 310)  (877 310)  routing T_17_19.sp12_h_r_0 <X> T_17_19.sp12_v_t_23
 (5 6)  (879 310)  (879 310)  routing T_17_19.sp4_v_b_3 <X> T_17_19.sp4_h_l_38
 (8 6)  (882 310)  (882 310)  routing T_17_19.sp4_h_r_8 <X> T_17_19.sp4_h_l_41
 (10 6)  (884 310)  (884 310)  routing T_17_19.sp4_h_r_8 <X> T_17_19.sp4_h_l_41
 (14 6)  (888 310)  (888 310)  routing T_17_19.sp4_h_l_9 <X> T_17_19.lc_trk_g1_4
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 310)  (892 310)  routing T_17_19.wire_logic_cluster/lc_5/out <X> T_17_19.lc_trk_g1_5
 (21 6)  (895 310)  (895 310)  routing T_17_19.sp4_h_l_10 <X> T_17_19.lc_trk_g1_7
 (22 6)  (896 310)  (896 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (897 310)  (897 310)  routing T_17_19.sp4_h_l_10 <X> T_17_19.lc_trk_g1_7
 (24 6)  (898 310)  (898 310)  routing T_17_19.sp4_h_l_10 <X> T_17_19.lc_trk_g1_7
 (26 6)  (900 310)  (900 310)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 310)  (901 310)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 310)  (902 310)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 310)  (904 310)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 310)  (908 310)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (38 6)  (912 310)  (912 310)  LC_3 Logic Functioning bit
 (41 6)  (915 310)  (915 310)  LC_3 Logic Functioning bit
 (43 6)  (917 310)  (917 310)  LC_3 Logic Functioning bit
 (3 7)  (877 311)  (877 311)  routing T_17_19.sp12_h_r_0 <X> T_17_19.sp12_v_t_23
 (13 7)  (887 311)  (887 311)  routing T_17_19.sp4_v_b_0 <X> T_17_19.sp4_h_l_40
 (14 7)  (888 311)  (888 311)  routing T_17_19.sp4_h_l_9 <X> T_17_19.lc_trk_g1_4
 (15 7)  (889 311)  (889 311)  routing T_17_19.sp4_h_l_9 <X> T_17_19.lc_trk_g1_4
 (16 7)  (890 311)  (890 311)  routing T_17_19.sp4_h_l_9 <X> T_17_19.lc_trk_g1_4
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (895 311)  (895 311)  routing T_17_19.sp4_h_l_10 <X> T_17_19.lc_trk_g1_7
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (897 311)  (897 311)  routing T_17_19.sp4_h_r_6 <X> T_17_19.lc_trk_g1_6
 (24 7)  (898 311)  (898 311)  routing T_17_19.sp4_h_r_6 <X> T_17_19.lc_trk_g1_6
 (25 7)  (899 311)  (899 311)  routing T_17_19.sp4_h_r_6 <X> T_17_19.lc_trk_g1_6
 (27 7)  (901 311)  (901 311)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 311)  (905 311)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (38 7)  (912 311)  (912 311)  LC_3 Logic Functioning bit
 (40 7)  (914 311)  (914 311)  LC_3 Logic Functioning bit
 (42 7)  (916 311)  (916 311)  LC_3 Logic Functioning bit
 (52 7)  (926 311)  (926 311)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (888 312)  (888 312)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g2_0
 (16 8)  (890 312)  (890 312)  routing T_17_19.sp4_v_t_12 <X> T_17_19.lc_trk_g2_1
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 312)  (892 312)  routing T_17_19.sp4_v_t_12 <X> T_17_19.lc_trk_g2_1
 (21 8)  (895 312)  (895 312)  routing T_17_19.sp4_h_r_35 <X> T_17_19.lc_trk_g2_3
 (22 8)  (896 312)  (896 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 312)  (897 312)  routing T_17_19.sp4_h_r_35 <X> T_17_19.lc_trk_g2_3
 (24 8)  (898 312)  (898 312)  routing T_17_19.sp4_h_r_35 <X> T_17_19.lc_trk_g2_3
 (14 9)  (888 313)  (888 313)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g2_0
 (15 9)  (889 313)  (889 313)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g2_0
 (16 9)  (890 313)  (890 313)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g2_0
 (17 9)  (891 313)  (891 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (4 10)  (878 314)  (878 314)  routing T_17_19.sp4_v_b_6 <X> T_17_19.sp4_v_t_43
 (5 10)  (879 314)  (879 314)  routing T_17_19.sp4_h_r_3 <X> T_17_19.sp4_h_l_43
 (9 10)  (883 314)  (883 314)  routing T_17_19.sp4_v_b_7 <X> T_17_19.sp4_h_l_42
 (27 10)  (901 314)  (901 314)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 314)  (904 314)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 314)  (907 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 314)  (909 314)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_5
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (37 10)  (911 314)  (911 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (41 10)  (915 314)  (915 314)  LC_5 Logic Functioning bit
 (42 10)  (916 314)  (916 314)  LC_5 Logic Functioning bit
 (43 10)  (917 314)  (917 314)  LC_5 Logic Functioning bit
 (4 11)  (878 315)  (878 315)  routing T_17_19.sp4_h_r_3 <X> T_17_19.sp4_h_l_43
 (9 11)  (883 315)  (883 315)  routing T_17_19.sp4_v_b_11 <X> T_17_19.sp4_v_t_42
 (10 11)  (884 315)  (884 315)  routing T_17_19.sp4_v_b_11 <X> T_17_19.sp4_v_t_42
 (11 11)  (885 315)  (885 315)  routing T_17_19.sp4_h_r_8 <X> T_17_19.sp4_h_l_45
 (27 11)  (901 315)  (901 315)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 315)  (902 315)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 315)  (904 315)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 315)  (906 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (908 315)  (908 315)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_5
 (35 11)  (909 315)  (909 315)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_5
 (37 11)  (911 315)  (911 315)  LC_5 Logic Functioning bit
 (39 11)  (913 315)  (913 315)  LC_5 Logic Functioning bit
 (15 12)  (889 316)  (889 316)  routing T_17_19.sp4_h_r_33 <X> T_17_19.lc_trk_g3_1
 (16 12)  (890 316)  (890 316)  routing T_17_19.sp4_h_r_33 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (892 316)  (892 316)  routing T_17_19.sp4_h_r_33 <X> T_17_19.lc_trk_g3_1
 (19 12)  (893 316)  (893 316)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (25 12)  (899 316)  (899 316)  routing T_17_19.sp4_v_t_23 <X> T_17_19.lc_trk_g3_2
 (26 12)  (900 316)  (900 316)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 316)  (901 316)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 316)  (905 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 316)  (907 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 316)  (908 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 316)  (910 316)  LC_6 Logic Functioning bit
 (37 12)  (911 316)  (911 316)  LC_6 Logic Functioning bit
 (38 12)  (912 316)  (912 316)  LC_6 Logic Functioning bit
 (39 12)  (913 316)  (913 316)  LC_6 Logic Functioning bit
 (41 12)  (915 316)  (915 316)  LC_6 Logic Functioning bit
 (43 12)  (917 316)  (917 316)  LC_6 Logic Functioning bit
 (17 13)  (891 317)  (891 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (896 317)  (896 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (897 317)  (897 317)  routing T_17_19.sp4_v_t_23 <X> T_17_19.lc_trk_g3_2
 (25 13)  (899 317)  (899 317)  routing T_17_19.sp4_v_t_23 <X> T_17_19.lc_trk_g3_2
 (26 13)  (900 317)  (900 317)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 317)  (904 317)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 317)  (905 317)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 317)  (911 317)  LC_6 Logic Functioning bit
 (39 13)  (913 317)  (913 317)  LC_6 Logic Functioning bit
 (48 13)  (922 317)  (922 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (4 14)  (878 318)  (878 318)  routing T_17_19.sp4_v_b_9 <X> T_17_19.sp4_v_t_44
 (9 14)  (883 318)  (883 318)  routing T_17_19.sp4_h_r_7 <X> T_17_19.sp4_h_l_47
 (10 14)  (884 318)  (884 318)  routing T_17_19.sp4_h_r_7 <X> T_17_19.sp4_h_l_47
 (21 14)  (895 318)  (895 318)  routing T_17_19.wire_logic_cluster/lc_7/out <X> T_17_19.lc_trk_g3_7
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 318)  (904 318)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 318)  (907 318)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 318)  (910 318)  LC_7 Logic Functioning bit
 (37 14)  (911 318)  (911 318)  LC_7 Logic Functioning bit
 (38 14)  (912 318)  (912 318)  LC_7 Logic Functioning bit
 (39 14)  (913 318)  (913 318)  LC_7 Logic Functioning bit
 (41 14)  (915 318)  (915 318)  LC_7 Logic Functioning bit
 (43 14)  (917 318)  (917 318)  LC_7 Logic Functioning bit
 (11 15)  (885 319)  (885 319)  routing T_17_19.sp4_h_r_11 <X> T_17_19.sp4_h_l_46
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (898 319)  (898 319)  routing T_17_19.tnr_op_6 <X> T_17_19.lc_trk_g3_6
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (910 319)  (910 319)  LC_7 Logic Functioning bit
 (38 15)  (912 319)  (912 319)  LC_7 Logic Functioning bit


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (5 0)  (933 304)  (933 304)  routing T_18_19.sp4_v_b_0 <X> T_18_19.sp4_h_r_0
 (16 0)  (944 304)  (944 304)  routing T_18_19.sp4_v_b_9 <X> T_18_19.lc_trk_g0_1
 (17 0)  (945 304)  (945 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (946 304)  (946 304)  routing T_18_19.sp4_v_b_9 <X> T_18_19.lc_trk_g0_1
 (26 0)  (954 304)  (954 304)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 304)  (955 304)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 304)  (961 304)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 304)  (962 304)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (46 0)  (974 304)  (974 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (6 1)  (934 305)  (934 305)  routing T_18_19.sp4_v_b_0 <X> T_18_19.sp4_h_r_0
 (18 1)  (946 305)  (946 305)  routing T_18_19.sp4_v_b_9 <X> T_18_19.lc_trk_g0_1
 (26 1)  (954 305)  (954 305)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 305)  (956 305)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 305)  (957 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 305)  (958 305)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 305)  (959 305)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (40 1)  (968 305)  (968 305)  LC_0 Logic Functioning bit
 (42 1)  (970 305)  (970 305)  LC_0 Logic Functioning bit
 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (932 306)  (932 306)  routing T_18_19.sp4_v_b_4 <X> T_18_19.sp4_v_t_37
 (6 2)  (934 306)  (934 306)  routing T_18_19.sp4_v_b_4 <X> T_18_19.sp4_v_t_37
 (28 2)  (956 306)  (956 306)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 306)  (959 306)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 306)  (961 306)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 306)  (962 306)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 306)  (963 306)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_1
 (36 2)  (964 306)  (964 306)  LC_1 Logic Functioning bit
 (38 2)  (966 306)  (966 306)  LC_1 Logic Functioning bit
 (43 2)  (971 306)  (971 306)  LC_1 Logic Functioning bit
 (28 3)  (956 307)  (956 307)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 307)  (958 307)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 307)  (959 307)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 307)  (960 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (961 307)  (961 307)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_1
 (35 3)  (963 307)  (963 307)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_1
 (37 3)  (965 307)  (965 307)  LC_1 Logic Functioning bit
 (39 3)  (967 307)  (967 307)  LC_1 Logic Functioning bit
 (41 3)  (969 307)  (969 307)  LC_1 Logic Functioning bit
 (42 3)  (970 307)  (970 307)  LC_1 Logic Functioning bit
 (43 3)  (971 307)  (971 307)  LC_1 Logic Functioning bit
 (48 3)  (976 307)  (976 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (943 308)  (943 308)  routing T_18_19.sp4_h_r_9 <X> T_18_19.lc_trk_g1_1
 (16 4)  (944 308)  (944 308)  routing T_18_19.sp4_h_r_9 <X> T_18_19.lc_trk_g1_1
 (17 4)  (945 308)  (945 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (946 308)  (946 308)  routing T_18_19.sp4_h_r_9 <X> T_18_19.lc_trk_g1_1
 (25 4)  (953 308)  (953 308)  routing T_18_19.sp4_h_r_10 <X> T_18_19.lc_trk_g1_2
 (26 4)  (954 308)  (954 308)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 308)  (955 308)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 308)  (956 308)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 308)  (961 308)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 308)  (963 308)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.input_2_2
 (36 4)  (964 308)  (964 308)  LC_2 Logic Functioning bit
 (37 4)  (965 308)  (965 308)  LC_2 Logic Functioning bit
 (38 4)  (966 308)  (966 308)  LC_2 Logic Functioning bit
 (39 4)  (967 308)  (967 308)  LC_2 Logic Functioning bit
 (40 4)  (968 308)  (968 308)  LC_2 Logic Functioning bit
 (41 4)  (969 308)  (969 308)  LC_2 Logic Functioning bit
 (42 4)  (970 308)  (970 308)  LC_2 Logic Functioning bit
 (43 4)  (971 308)  (971 308)  LC_2 Logic Functioning bit
 (52 4)  (980 308)  (980 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (11 5)  (939 309)  (939 309)  routing T_18_19.sp4_h_l_40 <X> T_18_19.sp4_h_r_5
 (22 5)  (950 309)  (950 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (951 309)  (951 309)  routing T_18_19.sp4_h_r_10 <X> T_18_19.lc_trk_g1_2
 (24 5)  (952 309)  (952 309)  routing T_18_19.sp4_h_r_10 <X> T_18_19.lc_trk_g1_2
 (26 5)  (954 309)  (954 309)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 309)  (955 309)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 309)  (956 309)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 309)  (959 309)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 309)  (960 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (962 309)  (962 309)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.input_2_2
 (36 5)  (964 309)  (964 309)  LC_2 Logic Functioning bit
 (37 5)  (965 309)  (965 309)  LC_2 Logic Functioning bit
 (38 5)  (966 309)  (966 309)  LC_2 Logic Functioning bit
 (39 5)  (967 309)  (967 309)  LC_2 Logic Functioning bit
 (41 5)  (969 309)  (969 309)  LC_2 Logic Functioning bit
 (42 5)  (970 309)  (970 309)  LC_2 Logic Functioning bit
 (43 5)  (971 309)  (971 309)  LC_2 Logic Functioning bit
 (48 5)  (976 309)  (976 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (981 309)  (981 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (942 310)  (942 310)  routing T_18_19.wire_logic_cluster/lc_4/out <X> T_18_19.lc_trk_g1_4
 (15 6)  (943 310)  (943 310)  routing T_18_19.bot_op_5 <X> T_18_19.lc_trk_g1_5
 (17 6)  (945 310)  (945 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (6 7)  (934 311)  (934 311)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_h_l_38
 (17 7)  (945 311)  (945 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (14 8)  (942 312)  (942 312)  routing T_18_19.sp4_h_r_40 <X> T_18_19.lc_trk_g2_0
 (15 8)  (943 312)  (943 312)  routing T_18_19.rgt_op_1 <X> T_18_19.lc_trk_g2_1
 (17 8)  (945 312)  (945 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 312)  (946 312)  routing T_18_19.rgt_op_1 <X> T_18_19.lc_trk_g2_1
 (22 8)  (950 312)  (950 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (951 312)  (951 312)  routing T_18_19.sp4_h_r_27 <X> T_18_19.lc_trk_g2_3
 (24 8)  (952 312)  (952 312)  routing T_18_19.sp4_h_r_27 <X> T_18_19.lc_trk_g2_3
 (25 8)  (953 312)  (953 312)  routing T_18_19.sp4_v_t_23 <X> T_18_19.lc_trk_g2_2
 (31 8)  (959 312)  (959 312)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 312)  (962 312)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 312)  (964 312)  LC_4 Logic Functioning bit
 (37 8)  (965 312)  (965 312)  LC_4 Logic Functioning bit
 (39 8)  (967 312)  (967 312)  LC_4 Logic Functioning bit
 (43 8)  (971 312)  (971 312)  LC_4 Logic Functioning bit
 (45 8)  (973 312)  (973 312)  LC_4 Logic Functioning bit
 (52 8)  (980 312)  (980 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (942 313)  (942 313)  routing T_18_19.sp4_h_r_40 <X> T_18_19.lc_trk_g2_0
 (15 9)  (943 313)  (943 313)  routing T_18_19.sp4_h_r_40 <X> T_18_19.lc_trk_g2_0
 (16 9)  (944 313)  (944 313)  routing T_18_19.sp4_h_r_40 <X> T_18_19.lc_trk_g2_0
 (17 9)  (945 313)  (945 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (949 313)  (949 313)  routing T_18_19.sp4_h_r_27 <X> T_18_19.lc_trk_g2_3
 (22 9)  (950 313)  (950 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 313)  (951 313)  routing T_18_19.sp4_v_t_23 <X> T_18_19.lc_trk_g2_2
 (25 9)  (953 313)  (953 313)  routing T_18_19.sp4_v_t_23 <X> T_18_19.lc_trk_g2_2
 (28 9)  (956 313)  (956 313)  routing T_18_19.lc_trk_g2_0 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 313)  (960 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (962 313)  (962 313)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.input_2_4
 (36 9)  (964 313)  (964 313)  LC_4 Logic Functioning bit
 (37 9)  (965 313)  (965 313)  LC_4 Logic Functioning bit
 (38 9)  (966 313)  (966 313)  LC_4 Logic Functioning bit
 (42 9)  (970 313)  (970 313)  LC_4 Logic Functioning bit
 (4 10)  (932 314)  (932 314)  routing T_18_19.sp4_v_b_10 <X> T_18_19.sp4_v_t_43
 (5 10)  (933 314)  (933 314)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_h_l_43
 (6 10)  (934 314)  (934 314)  routing T_18_19.sp4_v_b_10 <X> T_18_19.sp4_v_t_43
 (14 10)  (942 314)  (942 314)  routing T_18_19.sp4_v_t_17 <X> T_18_19.lc_trk_g2_4
 (22 10)  (950 314)  (950 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (951 314)  (951 314)  routing T_18_19.sp4_h_r_31 <X> T_18_19.lc_trk_g2_7
 (24 10)  (952 314)  (952 314)  routing T_18_19.sp4_h_r_31 <X> T_18_19.lc_trk_g2_7
 (25 10)  (953 314)  (953 314)  routing T_18_19.sp4_v_b_38 <X> T_18_19.lc_trk_g2_6
 (31 10)  (959 314)  (959 314)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 314)  (961 314)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 314)  (962 314)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 314)  (964 314)  LC_5 Logic Functioning bit
 (37 10)  (965 314)  (965 314)  LC_5 Logic Functioning bit
 (38 10)  (966 314)  (966 314)  LC_5 Logic Functioning bit
 (39 10)  (967 314)  (967 314)  LC_5 Logic Functioning bit
 (40 10)  (968 314)  (968 314)  LC_5 Logic Functioning bit
 (42 10)  (970 314)  (970 314)  LC_5 Logic Functioning bit
 (4 11)  (932 315)  (932 315)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_h_l_43
 (13 11)  (941 315)  (941 315)  routing T_18_19.sp4_v_b_3 <X> T_18_19.sp4_h_l_45
 (16 11)  (944 315)  (944 315)  routing T_18_19.sp4_v_t_17 <X> T_18_19.lc_trk_g2_4
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (949 315)  (949 315)  routing T_18_19.sp4_h_r_31 <X> T_18_19.lc_trk_g2_7
 (22 11)  (950 315)  (950 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (951 315)  (951 315)  routing T_18_19.sp4_v_b_38 <X> T_18_19.lc_trk_g2_6
 (25 11)  (953 315)  (953 315)  routing T_18_19.sp4_v_b_38 <X> T_18_19.lc_trk_g2_6
 (26 11)  (954 315)  (954 315)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 315)  (956 315)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 315)  (957 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 315)  (959 315)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 315)  (964 315)  LC_5 Logic Functioning bit
 (37 11)  (965 315)  (965 315)  LC_5 Logic Functioning bit
 (38 11)  (966 315)  (966 315)  LC_5 Logic Functioning bit
 (39 11)  (967 315)  (967 315)  LC_5 Logic Functioning bit
 (41 11)  (969 315)  (969 315)  LC_5 Logic Functioning bit
 (43 11)  (971 315)  (971 315)  LC_5 Logic Functioning bit
 (16 12)  (944 316)  (944 316)  routing T_18_19.sp4_v_t_12 <X> T_18_19.lc_trk_g3_1
 (17 12)  (945 316)  (945 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (946 316)  (946 316)  routing T_18_19.sp4_v_t_12 <X> T_18_19.lc_trk_g3_1
 (26 12)  (954 316)  (954 316)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 316)  (955 316)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 316)  (956 316)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 316)  (958 316)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 316)  (961 316)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 316)  (962 316)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (50 12)  (978 316)  (978 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (979 316)  (979 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (3 13)  (931 317)  (931 317)  routing T_18_19.sp12_h_l_22 <X> T_18_19.sp12_h_r_1
 (15 13)  (943 317)  (943 317)  routing T_18_19.sp4_v_t_29 <X> T_18_19.lc_trk_g3_0
 (16 13)  (944 317)  (944 317)  routing T_18_19.sp4_v_t_29 <X> T_18_19.lc_trk_g3_0
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (950 317)  (950 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (955 317)  (955 317)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (41 13)  (969 317)  (969 317)  LC_6 Logic Functioning bit
 (52 13)  (980 317)  (980 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (8 14)  (936 318)  (936 318)  routing T_18_19.sp4_h_r_2 <X> T_18_19.sp4_h_l_47
 (10 14)  (938 318)  (938 318)  routing T_18_19.sp4_h_r_2 <X> T_18_19.sp4_h_l_47
 (12 14)  (940 318)  (940 318)  routing T_18_19.sp4_v_b_11 <X> T_18_19.sp4_h_l_46
 (14 14)  (942 318)  (942 318)  routing T_18_19.sp4_v_b_36 <X> T_18_19.lc_trk_g3_4
 (21 14)  (949 318)  (949 318)  routing T_18_19.sp4_v_t_18 <X> T_18_19.lc_trk_g3_7
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (951 318)  (951 318)  routing T_18_19.sp4_v_t_18 <X> T_18_19.lc_trk_g3_7
 (28 14)  (956 318)  (956 318)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 318)  (957 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 318)  (958 318)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 318)  (961 318)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 318)  (962 318)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 318)  (964 318)  LC_7 Logic Functioning bit
 (38 14)  (966 318)  (966 318)  LC_7 Logic Functioning bit
 (41 14)  (969 318)  (969 318)  LC_7 Logic Functioning bit
 (43 14)  (971 318)  (971 318)  LC_7 Logic Functioning bit
 (46 14)  (974 318)  (974 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (6 15)  (934 319)  (934 319)  routing T_18_19.sp4_h_r_9 <X> T_18_19.sp4_h_l_44
 (9 15)  (937 319)  (937 319)  routing T_18_19.sp4_v_b_2 <X> T_18_19.sp4_v_t_47
 (10 15)  (938 319)  (938 319)  routing T_18_19.sp4_v_b_2 <X> T_18_19.sp4_v_t_47
 (14 15)  (942 319)  (942 319)  routing T_18_19.sp4_v_b_36 <X> T_18_19.lc_trk_g3_4
 (16 15)  (944 319)  (944 319)  routing T_18_19.sp4_v_b_36 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (29 15)  (957 319)  (957 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (965 319)  (965 319)  LC_7 Logic Functioning bit
 (39 15)  (967 319)  (967 319)  LC_7 Logic Functioning bit
 (41 15)  (969 319)  (969 319)  LC_7 Logic Functioning bit
 (43 15)  (971 319)  (971 319)  LC_7 Logic Functioning bit


LogicTile_19_19

 (8 0)  (990 304)  (990 304)  routing T_19_19.sp4_h_l_40 <X> T_19_19.sp4_h_r_1
 (10 0)  (992 304)  (992 304)  routing T_19_19.sp4_h_l_40 <X> T_19_19.sp4_h_r_1
 (16 0)  (998 304)  (998 304)  routing T_19_19.sp4_v_b_9 <X> T_19_19.lc_trk_g0_1
 (17 0)  (999 304)  (999 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1000 304)  (1000 304)  routing T_19_19.sp4_v_b_9 <X> T_19_19.lc_trk_g0_1
 (25 0)  (1007 304)  (1007 304)  routing T_19_19.wire_logic_cluster/lc_2/out <X> T_19_19.lc_trk_g0_2
 (18 1)  (1000 305)  (1000 305)  routing T_19_19.sp4_v_b_9 <X> T_19_19.lc_trk_g0_1
 (22 1)  (1004 305)  (1004 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 2)  (983 306)  (983 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (990 306)  (990 306)  routing T_19_19.sp4_v_t_36 <X> T_19_19.sp4_h_l_36
 (9 2)  (991 306)  (991 306)  routing T_19_19.sp4_v_t_36 <X> T_19_19.sp4_h_l_36
 (11 2)  (993 306)  (993 306)  routing T_19_19.sp4_v_b_6 <X> T_19_19.sp4_v_t_39
 (13 2)  (995 306)  (995 306)  routing T_19_19.sp4_v_b_6 <X> T_19_19.sp4_v_t_39
 (14 2)  (996 306)  (996 306)  routing T_19_19.sp4_v_t_1 <X> T_19_19.lc_trk_g0_4
 (15 2)  (997 306)  (997 306)  routing T_19_19.bot_op_5 <X> T_19_19.lc_trk_g0_5
 (17 2)  (999 306)  (999 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (1009 306)  (1009 306)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 306)  (1011 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 306)  (1012 306)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 306)  (1014 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 306)  (1015 306)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 306)  (1018 306)  LC_1 Logic Functioning bit
 (37 2)  (1019 306)  (1019 306)  LC_1 Logic Functioning bit
 (39 2)  (1021 306)  (1021 306)  LC_1 Logic Functioning bit
 (41 2)  (1023 306)  (1023 306)  LC_1 Logic Functioning bit
 (43 2)  (1025 306)  (1025 306)  LC_1 Logic Functioning bit
 (3 3)  (985 307)  (985 307)  routing T_19_19.sp12_v_b_0 <X> T_19_19.sp12_h_l_23
 (14 3)  (996 307)  (996 307)  routing T_19_19.sp4_v_t_1 <X> T_19_19.lc_trk_g0_4
 (16 3)  (998 307)  (998 307)  routing T_19_19.sp4_v_t_1 <X> T_19_19.lc_trk_g0_4
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (1004 307)  (1004 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 307)  (1005 307)  routing T_19_19.sp4_v_b_22 <X> T_19_19.lc_trk_g0_6
 (24 3)  (1006 307)  (1006 307)  routing T_19_19.sp4_v_b_22 <X> T_19_19.lc_trk_g0_6
 (26 3)  (1008 307)  (1008 307)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 307)  (1010 307)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 307)  (1013 307)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 307)  (1014 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1018 307)  (1018 307)  LC_1 Logic Functioning bit
 (37 3)  (1019 307)  (1019 307)  LC_1 Logic Functioning bit
 (38 3)  (1020 307)  (1020 307)  LC_1 Logic Functioning bit
 (14 4)  (996 308)  (996 308)  routing T_19_19.lft_op_0 <X> T_19_19.lc_trk_g1_0
 (15 4)  (997 308)  (997 308)  routing T_19_19.sp4_h_r_1 <X> T_19_19.lc_trk_g1_1
 (16 4)  (998 308)  (998 308)  routing T_19_19.sp4_h_r_1 <X> T_19_19.lc_trk_g1_1
 (17 4)  (999 308)  (999 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (1004 308)  (1004 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1006 308)  (1006 308)  routing T_19_19.bot_op_3 <X> T_19_19.lc_trk_g1_3
 (25 4)  (1007 308)  (1007 308)  routing T_19_19.sp4_h_r_10 <X> T_19_19.lc_trk_g1_2
 (27 4)  (1009 308)  (1009 308)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 308)  (1010 308)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 308)  (1012 308)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 308)  (1015 308)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 308)  (1019 308)  LC_2 Logic Functioning bit
 (42 4)  (1024 308)  (1024 308)  LC_2 Logic Functioning bit
 (45 4)  (1027 308)  (1027 308)  LC_2 Logic Functioning bit
 (15 5)  (997 309)  (997 309)  routing T_19_19.lft_op_0 <X> T_19_19.lc_trk_g1_0
 (17 5)  (999 309)  (999 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (1000 309)  (1000 309)  routing T_19_19.sp4_h_r_1 <X> T_19_19.lc_trk_g1_1
 (22 5)  (1004 309)  (1004 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1005 309)  (1005 309)  routing T_19_19.sp4_h_r_10 <X> T_19_19.lc_trk_g1_2
 (24 5)  (1006 309)  (1006 309)  routing T_19_19.sp4_h_r_10 <X> T_19_19.lc_trk_g1_2
 (26 5)  (1008 309)  (1008 309)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 309)  (1009 309)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 309)  (1010 309)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 309)  (1011 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 309)  (1012 309)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 309)  (1014 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1017 309)  (1017 309)  routing T_19_19.lc_trk_g0_2 <X> T_19_19.input_2_2
 (36 5)  (1018 309)  (1018 309)  LC_2 Logic Functioning bit
 (37 5)  (1019 309)  (1019 309)  LC_2 Logic Functioning bit
 (39 5)  (1021 309)  (1021 309)  LC_2 Logic Functioning bit
 (43 5)  (1025 309)  (1025 309)  LC_2 Logic Functioning bit
 (46 5)  (1028 309)  (1028 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (4 6)  (986 310)  (986 310)  routing T_19_19.sp4_h_r_9 <X> T_19_19.sp4_v_t_38
 (6 6)  (988 310)  (988 310)  routing T_19_19.sp4_h_r_9 <X> T_19_19.sp4_v_t_38
 (8 6)  (990 310)  (990 310)  routing T_19_19.sp4_v_t_47 <X> T_19_19.sp4_h_l_41
 (9 6)  (991 310)  (991 310)  routing T_19_19.sp4_v_t_47 <X> T_19_19.sp4_h_l_41
 (10 6)  (992 310)  (992 310)  routing T_19_19.sp4_v_t_47 <X> T_19_19.sp4_h_l_41
 (12 6)  (994 310)  (994 310)  routing T_19_19.sp4_h_r_2 <X> T_19_19.sp4_h_l_40
 (16 6)  (998 310)  (998 310)  routing T_19_19.sp12_h_r_13 <X> T_19_19.lc_trk_g1_5
 (17 6)  (999 310)  (999 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (1004 310)  (1004 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 310)  (1006 310)  routing T_19_19.bot_op_7 <X> T_19_19.lc_trk_g1_7
 (26 6)  (1008 310)  (1008 310)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 310)  (1009 310)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 310)  (1010 310)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 310)  (1013 310)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 310)  (1017 310)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.input_2_3
 (37 6)  (1019 310)  (1019 310)  LC_3 Logic Functioning bit
 (39 6)  (1021 310)  (1021 310)  LC_3 Logic Functioning bit
 (45 6)  (1027 310)  (1027 310)  LC_3 Logic Functioning bit
 (4 7)  (986 311)  (986 311)  routing T_19_19.sp4_h_r_7 <X> T_19_19.sp4_h_l_38
 (5 7)  (987 311)  (987 311)  routing T_19_19.sp4_h_r_9 <X> T_19_19.sp4_v_t_38
 (6 7)  (988 311)  (988 311)  routing T_19_19.sp4_h_r_7 <X> T_19_19.sp4_h_l_38
 (13 7)  (995 311)  (995 311)  routing T_19_19.sp4_h_r_2 <X> T_19_19.sp4_h_l_40
 (15 7)  (997 311)  (997 311)  routing T_19_19.bot_op_4 <X> T_19_19.lc_trk_g1_4
 (17 7)  (999 311)  (999 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (1008 311)  (1008 311)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 311)  (1009 311)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 311)  (1010 311)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 311)  (1011 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 311)  (1012 311)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 311)  (1013 311)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 311)  (1014 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1015 311)  (1015 311)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.input_2_3
 (34 7)  (1016 311)  (1016 311)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.input_2_3
 (36 7)  (1018 311)  (1018 311)  LC_3 Logic Functioning bit
 (37 7)  (1019 311)  (1019 311)  LC_3 Logic Functioning bit
 (39 7)  (1021 311)  (1021 311)  LC_3 Logic Functioning bit
 (43 7)  (1025 311)  (1025 311)  LC_3 Logic Functioning bit
 (48 7)  (1030 311)  (1030 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (1035 311)  (1035 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (987 312)  (987 312)  routing T_19_19.sp4_v_t_43 <X> T_19_19.sp4_h_r_6
 (9 8)  (991 312)  (991 312)  routing T_19_19.sp4_v_t_42 <X> T_19_19.sp4_h_r_7
 (15 8)  (997 312)  (997 312)  routing T_19_19.sp4_v_t_28 <X> T_19_19.lc_trk_g2_1
 (16 8)  (998 312)  (998 312)  routing T_19_19.sp4_v_t_28 <X> T_19_19.lc_trk_g2_1
 (17 8)  (999 312)  (999 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (1004 312)  (1004 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 312)  (1016 312)  routing T_19_19.lc_trk_g1_0 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 312)  (1017 312)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.input_2_4
 (36 8)  (1018 312)  (1018 312)  LC_4 Logic Functioning bit
 (37 8)  (1019 312)  (1019 312)  LC_4 Logic Functioning bit
 (38 8)  (1020 312)  (1020 312)  LC_4 Logic Functioning bit
 (42 8)  (1024 312)  (1024 312)  LC_4 Logic Functioning bit
 (45 8)  (1027 312)  (1027 312)  LC_4 Logic Functioning bit
 (51 8)  (1033 312)  (1033 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1004 313)  (1004 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (1009 313)  (1009 313)  routing T_19_19.lc_trk_g1_1 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 313)  (1014 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1015 313)  (1015 313)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.input_2_4
 (36 9)  (1018 313)  (1018 313)  LC_4 Logic Functioning bit
 (37 9)  (1019 313)  (1019 313)  LC_4 Logic Functioning bit
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (43 9)  (1025 313)  (1025 313)  LC_4 Logic Functioning bit
 (14 10)  (996 314)  (996 314)  routing T_19_19.wire_logic_cluster/lc_4/out <X> T_19_19.lc_trk_g2_4
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 314)  (1012 314)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 314)  (1013 314)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 314)  (1016 314)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (42 10)  (1024 314)  (1024 314)  LC_5 Logic Functioning bit
 (13 11)  (995 315)  (995 315)  routing T_19_19.sp4_v_b_3 <X> T_19_19.sp4_h_l_45
 (17 11)  (999 315)  (999 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (27 11)  (1009 315)  (1009 315)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 315)  (1010 315)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 315)  (1011 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 315)  (1013 315)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 315)  (1014 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1015 315)  (1015 315)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.input_2_5
 (35 11)  (1017 315)  (1017 315)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.input_2_5
 (14 12)  (996 316)  (996 316)  routing T_19_19.sp4_v_b_24 <X> T_19_19.lc_trk_g3_0
 (15 12)  (997 316)  (997 316)  routing T_19_19.tnr_op_1 <X> T_19_19.lc_trk_g3_1
 (17 12)  (999 316)  (999 316)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (1004 316)  (1004 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (1009 316)  (1009 316)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 316)  (1013 316)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 316)  (1016 316)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 316)  (1018 316)  LC_6 Logic Functioning bit
 (37 12)  (1019 316)  (1019 316)  LC_6 Logic Functioning bit
 (38 12)  (1020 316)  (1020 316)  LC_6 Logic Functioning bit
 (50 12)  (1032 316)  (1032 316)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (998 317)  (998 317)  routing T_19_19.sp4_v_b_24 <X> T_19_19.lc_trk_g3_0
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (1003 317)  (1003 317)  routing T_19_19.sp4_r_v_b_43 <X> T_19_19.lc_trk_g3_3
 (26 13)  (1008 317)  (1008 317)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 317)  (1010 317)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 317)  (1012 317)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (1018 317)  (1018 317)  LC_6 Logic Functioning bit
 (52 13)  (1034 317)  (1034 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (5 14)  (987 318)  (987 318)  routing T_19_19.sp4_v_t_44 <X> T_19_19.sp4_h_l_44
 (27 14)  (1009 318)  (1009 318)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 318)  (1010 318)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 318)  (1016 318)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 318)  (1017 318)  routing T_19_19.lc_trk_g0_5 <X> T_19_19.input_2_7
 (40 14)  (1022 318)  (1022 318)  LC_7 Logic Functioning bit
 (41 14)  (1023 318)  (1023 318)  LC_7 Logic Functioning bit
 (51 14)  (1033 318)  (1033 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (6 15)  (988 319)  (988 319)  routing T_19_19.sp4_v_t_44 <X> T_19_19.sp4_h_l_44
 (9 15)  (991 319)  (991 319)  routing T_19_19.sp4_v_b_10 <X> T_19_19.sp4_v_t_47
 (15 15)  (997 319)  (997 319)  routing T_19_19.sp4_v_t_33 <X> T_19_19.lc_trk_g3_4
 (16 15)  (998 319)  (998 319)  routing T_19_19.sp4_v_t_33 <X> T_19_19.lc_trk_g3_4
 (17 15)  (999 319)  (999 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (19 15)  (1001 319)  (1001 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1005 319)  (1005 319)  routing T_19_19.sp12_v_b_14 <X> T_19_19.lc_trk_g3_6
 (27 15)  (1009 319)  (1009 319)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 319)  (1010 319)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 319)  (1013 319)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 319)  (1014 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (39 15)  (1021 319)  (1021 319)  LC_7 Logic Functioning bit
 (40 15)  (1022 319)  (1022 319)  LC_7 Logic Functioning bit
 (41 15)  (1023 319)  (1023 319)  LC_7 Logic Functioning bit
 (47 15)  (1029 319)  (1029 319)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_20_19

 (26 0)  (1062 304)  (1062 304)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (37 0)  (1073 304)  (1073 304)  LC_0 Logic Functioning bit
 (39 0)  (1075 304)  (1075 304)  LC_0 Logic Functioning bit
 (40 0)  (1076 304)  (1076 304)  LC_0 Logic Functioning bit
 (42 0)  (1078 304)  (1078 304)  LC_0 Logic Functioning bit
 (45 0)  (1081 304)  (1081 304)  LC_0 Logic Functioning bit
 (26 1)  (1062 305)  (1062 305)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 305)  (1063 305)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 305)  (1065 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 305)  (1072 305)  LC_0 Logic Functioning bit
 (38 1)  (1074 305)  (1074 305)  LC_0 Logic Functioning bit
 (41 1)  (1077 305)  (1077 305)  LC_0 Logic Functioning bit
 (43 1)  (1079 305)  (1079 305)  LC_0 Logic Functioning bit
 (48 1)  (1084 305)  (1084 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1036 306)  (1036 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 306)  (1037 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (1042 306)  (1042 306)  routing T_20_19.sp4_v_b_9 <X> T_20_19.sp4_v_t_37
 (9 2)  (1045 306)  (1045 306)  routing T_20_19.sp4_v_b_1 <X> T_20_19.sp4_h_l_36
 (11 2)  (1047 306)  (1047 306)  routing T_20_19.sp4_v_b_11 <X> T_20_19.sp4_v_t_39
 (31 2)  (1067 306)  (1067 306)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 306)  (1068 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 306)  (1069 306)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 306)  (1072 306)  LC_1 Logic Functioning bit
 (37 2)  (1073 306)  (1073 306)  LC_1 Logic Functioning bit
 (38 2)  (1074 306)  (1074 306)  LC_1 Logic Functioning bit
 (39 2)  (1075 306)  (1075 306)  LC_1 Logic Functioning bit
 (41 2)  (1077 306)  (1077 306)  LC_1 Logic Functioning bit
 (43 2)  (1079 306)  (1079 306)  LC_1 Logic Functioning bit
 (5 3)  (1041 307)  (1041 307)  routing T_20_19.sp4_v_b_9 <X> T_20_19.sp4_v_t_37
 (12 3)  (1048 307)  (1048 307)  routing T_20_19.sp4_v_b_11 <X> T_20_19.sp4_v_t_39
 (14 3)  (1050 307)  (1050 307)  routing T_20_19.sp4_h_r_4 <X> T_20_19.lc_trk_g0_4
 (15 3)  (1051 307)  (1051 307)  routing T_20_19.sp4_h_r_4 <X> T_20_19.lc_trk_g0_4
 (16 3)  (1052 307)  (1052 307)  routing T_20_19.sp4_h_r_4 <X> T_20_19.lc_trk_g0_4
 (17 3)  (1053 307)  (1053 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (1062 307)  (1062 307)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 307)  (1063 307)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 307)  (1064 307)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 307)  (1065 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 307)  (1067 307)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 307)  (1072 307)  LC_1 Logic Functioning bit
 (37 3)  (1073 307)  (1073 307)  LC_1 Logic Functioning bit
 (38 3)  (1074 307)  (1074 307)  LC_1 Logic Functioning bit
 (39 3)  (1075 307)  (1075 307)  LC_1 Logic Functioning bit
 (40 3)  (1076 307)  (1076 307)  LC_1 Logic Functioning bit
 (42 3)  (1078 307)  (1078 307)  LC_1 Logic Functioning bit
 (0 4)  (1036 308)  (1036 308)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 308)  (1037 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1041 308)  (1041 308)  routing T_20_19.sp4_v_t_38 <X> T_20_19.sp4_h_r_3
 (8 4)  (1044 308)  (1044 308)  routing T_20_19.sp4_h_l_41 <X> T_20_19.sp4_h_r_4
 (17 4)  (1053 308)  (1053 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (28 4)  (1064 308)  (1064 308)  routing T_20_19.lc_trk_g2_1 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 308)  (1065 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 308)  (1067 308)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 308)  (1068 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 308)  (1069 308)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 308)  (1070 308)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 308)  (1072 308)  LC_2 Logic Functioning bit
 (38 4)  (1074 308)  (1074 308)  LC_2 Logic Functioning bit
 (41 4)  (1077 308)  (1077 308)  LC_2 Logic Functioning bit
 (50 4)  (1086 308)  (1086 308)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1037 309)  (1037 309)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (27 5)  (1063 309)  (1063 309)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 309)  (1064 309)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 309)  (1065 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (1073 309)  (1073 309)  LC_2 Logic Functioning bit
 (39 5)  (1075 309)  (1075 309)  LC_2 Logic Functioning bit
 (17 6)  (1053 310)  (1053 310)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1054 310)  (1054 310)  routing T_20_19.bnr_op_5 <X> T_20_19.lc_trk_g1_5
 (22 6)  (1058 310)  (1058 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1059 310)  (1059 310)  routing T_20_19.sp4_h_r_7 <X> T_20_19.lc_trk_g1_7
 (24 6)  (1060 310)  (1060 310)  routing T_20_19.sp4_h_r_7 <X> T_20_19.lc_trk_g1_7
 (28 6)  (1064 310)  (1064 310)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 310)  (1065 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 310)  (1066 310)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 310)  (1067 310)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 310)  (1070 310)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (4 7)  (1040 311)  (1040 311)  routing T_20_19.sp4_v_b_10 <X> T_20_19.sp4_h_l_38
 (18 7)  (1054 311)  (1054 311)  routing T_20_19.bnr_op_5 <X> T_20_19.lc_trk_g1_5
 (21 7)  (1057 311)  (1057 311)  routing T_20_19.sp4_h_r_7 <X> T_20_19.lc_trk_g1_7
 (26 7)  (1062 311)  (1062 311)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 311)  (1063 311)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 311)  (1064 311)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 311)  (1065 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 311)  (1066 311)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (1072 311)  (1072 311)  LC_3 Logic Functioning bit
 (37 7)  (1073 311)  (1073 311)  LC_3 Logic Functioning bit
 (38 7)  (1074 311)  (1074 311)  LC_3 Logic Functioning bit
 (39 7)  (1075 311)  (1075 311)  LC_3 Logic Functioning bit
 (40 7)  (1076 311)  (1076 311)  LC_3 Logic Functioning bit
 (42 7)  (1078 311)  (1078 311)  LC_3 Logic Functioning bit
 (2 8)  (1038 312)  (1038 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 8)  (1048 312)  (1048 312)  routing T_20_19.sp4_v_t_45 <X> T_20_19.sp4_h_r_8
 (15 8)  (1051 312)  (1051 312)  routing T_20_19.sp4_h_r_25 <X> T_20_19.lc_trk_g2_1
 (16 8)  (1052 312)  (1052 312)  routing T_20_19.sp4_h_r_25 <X> T_20_19.lc_trk_g2_1
 (17 8)  (1053 312)  (1053 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (1061 312)  (1061 312)  routing T_20_19.wire_logic_cluster/lc_2/out <X> T_20_19.lc_trk_g2_2
 (28 8)  (1064 312)  (1064 312)  routing T_20_19.lc_trk_g2_1 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 312)  (1065 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 312)  (1067 312)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 312)  (1068 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 312)  (1069 312)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 312)  (1070 312)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 312)  (1072 312)  LC_4 Logic Functioning bit
 (38 8)  (1074 312)  (1074 312)  LC_4 Logic Functioning bit
 (48 8)  (1084 312)  (1084 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (1086 312)  (1086 312)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (1054 313)  (1054 313)  routing T_20_19.sp4_h_r_25 <X> T_20_19.lc_trk_g2_1
 (22 9)  (1058 313)  (1058 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (1063 313)  (1063 313)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 313)  (1064 313)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 313)  (1065 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 313)  (1073 313)  LC_4 Logic Functioning bit
 (39 9)  (1075 313)  (1075 313)  LC_4 Logic Functioning bit
 (42 9)  (1078 313)  (1078 313)  LC_4 Logic Functioning bit
 (5 11)  (1041 315)  (1041 315)  routing T_20_19.sp4_h_l_43 <X> T_20_19.sp4_v_t_43
 (19 11)  (1055 315)  (1055 315)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (1058 315)  (1058 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (5 12)  (1041 316)  (1041 316)  routing T_20_19.sp4_v_b_9 <X> T_20_19.sp4_h_r_9
 (17 12)  (1053 316)  (1053 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (32 12)  (1068 316)  (1068 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 316)  (1069 316)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 316)  (1070 316)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 316)  (1073 316)  LC_6 Logic Functioning bit
 (39 12)  (1075 316)  (1075 316)  LC_6 Logic Functioning bit
 (47 12)  (1083 316)  (1083 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (1084 316)  (1084 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (6 13)  (1042 317)  (1042 317)  routing T_20_19.sp4_v_b_9 <X> T_20_19.sp4_h_r_9
 (18 13)  (1054 317)  (1054 317)  routing T_20_19.sp4_r_v_b_41 <X> T_20_19.lc_trk_g3_1
 (22 13)  (1058 317)  (1058 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (1063 317)  (1063 317)  routing T_20_19.lc_trk_g1_1 <X> T_20_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 317)  (1065 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 317)  (1067 317)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 317)  (1072 317)  LC_6 Logic Functioning bit
 (38 13)  (1074 317)  (1074 317)  LC_6 Logic Functioning bit
 (0 14)  (1036 318)  (1036 318)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 318)  (1037 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (1044 318)  (1044 318)  routing T_20_19.sp4_v_t_47 <X> T_20_19.sp4_h_l_47
 (9 14)  (1045 318)  (1045 318)  routing T_20_19.sp4_v_t_47 <X> T_20_19.sp4_h_l_47
 (14 14)  (1050 318)  (1050 318)  routing T_20_19.sp4_v_b_36 <X> T_20_19.lc_trk_g3_4
 (15 14)  (1051 318)  (1051 318)  routing T_20_19.sp4_v_t_32 <X> T_20_19.lc_trk_g3_5
 (16 14)  (1052 318)  (1052 318)  routing T_20_19.sp4_v_t_32 <X> T_20_19.lc_trk_g3_5
 (17 14)  (1053 318)  (1053 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (29 14)  (1065 318)  (1065 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 318)  (1066 318)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 318)  (1067 318)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 318)  (1068 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 318)  (1069 318)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (0 15)  (1036 319)  (1036 319)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 319)  (1037 319)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_7/s_r
 (9 15)  (1045 319)  (1045 319)  routing T_20_19.sp4_v_b_10 <X> T_20_19.sp4_v_t_47
 (14 15)  (1050 319)  (1050 319)  routing T_20_19.sp4_v_b_36 <X> T_20_19.lc_trk_g3_4
 (16 15)  (1052 319)  (1052 319)  routing T_20_19.sp4_v_b_36 <X> T_20_19.lc_trk_g3_4
 (17 15)  (1053 319)  (1053 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (28 15)  (1064 319)  (1064 319)  routing T_20_19.lc_trk_g2_1 <X> T_20_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 319)  (1065 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 319)  (1067 319)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (41 15)  (1077 319)  (1077 319)  LC_7 Logic Functioning bit
 (43 15)  (1079 319)  (1079 319)  LC_7 Logic Functioning bit
 (48 15)  (1084 319)  (1084 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_19

 (15 0)  (1105 304)  (1105 304)  routing T_21_19.sp4_v_b_17 <X> T_21_19.lc_trk_g0_1
 (16 0)  (1106 304)  (1106 304)  routing T_21_19.sp4_v_b_17 <X> T_21_19.lc_trk_g0_1
 (17 0)  (1107 304)  (1107 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (28 0)  (1118 304)  (1118 304)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 304)  (1119 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 304)  (1120 304)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 304)  (1121 304)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 304)  (1122 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 304)  (1123 304)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 304)  (1124 304)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 304)  (1126 304)  LC_0 Logic Functioning bit
 (37 0)  (1127 304)  (1127 304)  LC_0 Logic Functioning bit
 (38 0)  (1128 304)  (1128 304)  LC_0 Logic Functioning bit
 (39 0)  (1129 304)  (1129 304)  LC_0 Logic Functioning bit
 (41 0)  (1131 304)  (1131 304)  LC_0 Logic Functioning bit
 (43 0)  (1133 304)  (1133 304)  LC_0 Logic Functioning bit
 (45 0)  (1135 304)  (1135 304)  LC_0 Logic Functioning bit
 (47 0)  (1137 304)  (1137 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (1093 305)  (1093 305)  routing T_21_19.sp12_h_l_23 <X> T_21_19.sp12_v_b_0
 (22 1)  (1112 305)  (1112 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1114 305)  (1114 305)  routing T_21_19.top_op_2 <X> T_21_19.lc_trk_g0_2
 (25 1)  (1115 305)  (1115 305)  routing T_21_19.top_op_2 <X> T_21_19.lc_trk_g0_2
 (28 1)  (1118 305)  (1118 305)  routing T_21_19.lc_trk_g2_0 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 305)  (1119 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 305)  (1121 305)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (1126 305)  (1126 305)  LC_0 Logic Functioning bit
 (38 1)  (1128 305)  (1128 305)  LC_0 Logic Functioning bit
 (0 2)  (1090 306)  (1090 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 306)  (1091 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 306)  (1092 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1094 306)  (1094 306)  routing T_21_19.sp4_v_b_4 <X> T_21_19.sp4_v_t_37
 (6 2)  (1096 306)  (1096 306)  routing T_21_19.sp4_v_b_4 <X> T_21_19.sp4_v_t_37
 (14 2)  (1104 306)  (1104 306)  routing T_21_19.sp4_h_l_9 <X> T_21_19.lc_trk_g0_4
 (15 2)  (1105 306)  (1105 306)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g0_5
 (16 2)  (1106 306)  (1106 306)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g0_5
 (17 2)  (1107 306)  (1107 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1108 306)  (1108 306)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g0_5
 (28 2)  (1118 306)  (1118 306)  routing T_21_19.lc_trk_g2_0 <X> T_21_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 306)  (1119 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 306)  (1122 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 306)  (1126 306)  LC_1 Logic Functioning bit
 (37 2)  (1127 306)  (1127 306)  LC_1 Logic Functioning bit
 (38 2)  (1128 306)  (1128 306)  LC_1 Logic Functioning bit
 (39 2)  (1129 306)  (1129 306)  LC_1 Logic Functioning bit
 (41 2)  (1131 306)  (1131 306)  LC_1 Logic Functioning bit
 (43 2)  (1133 306)  (1133 306)  LC_1 Logic Functioning bit
 (45 2)  (1135 306)  (1135 306)  LC_1 Logic Functioning bit
 (47 2)  (1137 306)  (1137 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (1138 306)  (1138 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (1141 306)  (1141 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (11 3)  (1101 307)  (1101 307)  routing T_21_19.sp4_h_r_2 <X> T_21_19.sp4_h_l_39
 (14 3)  (1104 307)  (1104 307)  routing T_21_19.sp4_h_l_9 <X> T_21_19.lc_trk_g0_4
 (15 3)  (1105 307)  (1105 307)  routing T_21_19.sp4_h_l_9 <X> T_21_19.lc_trk_g0_4
 (16 3)  (1106 307)  (1106 307)  routing T_21_19.sp4_h_l_9 <X> T_21_19.lc_trk_g0_4
 (17 3)  (1107 307)  (1107 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (1108 307)  (1108 307)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g0_5
 (29 3)  (1119 307)  (1119 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 307)  (1121 307)  routing T_21_19.lc_trk_g0_2 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (1127 307)  (1127 307)  LC_1 Logic Functioning bit
 (39 3)  (1129 307)  (1129 307)  LC_1 Logic Functioning bit
 (51 3)  (1141 307)  (1141 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1090 308)  (1090 308)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 308)  (1091 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (1095 308)  (1095 308)  routing T_21_19.sp4_v_t_38 <X> T_21_19.sp4_h_r_3
 (10 4)  (1100 308)  (1100 308)  routing T_21_19.sp4_v_t_46 <X> T_21_19.sp4_h_r_4
 (27 4)  (1117 308)  (1117 308)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 308)  (1118 308)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 308)  (1119 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 308)  (1120 308)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 308)  (1121 308)  routing T_21_19.lc_trk_g1_6 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 308)  (1122 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 308)  (1124 308)  routing T_21_19.lc_trk_g1_6 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 308)  (1126 308)  LC_2 Logic Functioning bit
 (37 4)  (1127 308)  (1127 308)  LC_2 Logic Functioning bit
 (38 4)  (1128 308)  (1128 308)  LC_2 Logic Functioning bit
 (39 4)  (1129 308)  (1129 308)  LC_2 Logic Functioning bit
 (41 4)  (1131 308)  (1131 308)  LC_2 Logic Functioning bit
 (43 4)  (1133 308)  (1133 308)  LC_2 Logic Functioning bit
 (45 4)  (1135 308)  (1135 308)  LC_2 Logic Functioning bit
 (47 4)  (1137 308)  (1137 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (1138 308)  (1138 308)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (1141 308)  (1141 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (1090 309)  (1090 309)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 309)  (1091 309)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (28 5)  (1118 309)  (1118 309)  routing T_21_19.lc_trk_g2_0 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 309)  (1119 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 309)  (1121 309)  routing T_21_19.lc_trk_g1_6 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 309)  (1126 309)  LC_2 Logic Functioning bit
 (38 5)  (1128 309)  (1128 309)  LC_2 Logic Functioning bit
 (53 5)  (1143 309)  (1143 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 7)  (1094 311)  (1094 311)  routing T_21_19.sp4_v_b_10 <X> T_21_19.sp4_h_l_38
 (9 7)  (1099 311)  (1099 311)  routing T_21_19.sp4_v_b_8 <X> T_21_19.sp4_v_t_41
 (10 7)  (1100 311)  (1100 311)  routing T_21_19.sp4_v_b_8 <X> T_21_19.sp4_v_t_41
 (19 7)  (1109 311)  (1109 311)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (1112 311)  (1112 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (5 8)  (1095 312)  (1095 312)  routing T_21_19.sp4_v_t_43 <X> T_21_19.sp4_h_r_6
 (17 9)  (1107 313)  (1107 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (3 10)  (1093 314)  (1093 314)  routing T_21_19.sp12_h_r_1 <X> T_21_19.sp12_h_l_22
 (5 10)  (1095 314)  (1095 314)  routing T_21_19.sp4_h_r_3 <X> T_21_19.sp4_h_l_43
 (10 10)  (1100 314)  (1100 314)  routing T_21_19.sp4_v_b_2 <X> T_21_19.sp4_h_l_42
 (12 10)  (1102 314)  (1102 314)  routing T_21_19.sp4_v_b_8 <X> T_21_19.sp4_h_l_45
 (13 10)  (1103 314)  (1103 314)  routing T_21_19.sp4_v_b_8 <X> T_21_19.sp4_v_t_45
 (15 10)  (1105 314)  (1105 314)  routing T_21_19.sp4_h_l_16 <X> T_21_19.lc_trk_g2_5
 (16 10)  (1106 314)  (1106 314)  routing T_21_19.sp4_h_l_16 <X> T_21_19.lc_trk_g2_5
 (17 10)  (1107 314)  (1107 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (28 10)  (1118 314)  (1118 314)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 314)  (1119 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 314)  (1120 314)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 314)  (1121 314)  routing T_21_19.lc_trk_g0_4 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 314)  (1122 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 314)  (1126 314)  LC_5 Logic Functioning bit
 (38 10)  (1128 314)  (1128 314)  LC_5 Logic Functioning bit
 (51 10)  (1141 314)  (1141 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (1093 315)  (1093 315)  routing T_21_19.sp12_h_r_1 <X> T_21_19.sp12_h_l_22
 (4 11)  (1094 315)  (1094 315)  routing T_21_19.sp4_h_r_3 <X> T_21_19.sp4_h_l_43
 (18 11)  (1108 315)  (1108 315)  routing T_21_19.sp4_h_l_16 <X> T_21_19.lc_trk_g2_5
 (22 11)  (1112 315)  (1112 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1113 315)  (1113 315)  routing T_21_19.sp4_v_b_46 <X> T_21_19.lc_trk_g2_6
 (24 11)  (1114 315)  (1114 315)  routing T_21_19.sp4_v_b_46 <X> T_21_19.lc_trk_g2_6
 (30 11)  (1120 315)  (1120 315)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (1126 315)  (1126 315)  LC_5 Logic Functioning bit
 (38 11)  (1128 315)  (1128 315)  LC_5 Logic Functioning bit
 (21 12)  (1111 316)  (1111 316)  routing T_21_19.sp4_h_r_43 <X> T_21_19.lc_trk_g3_3
 (22 12)  (1112 316)  (1112 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1113 316)  (1113 316)  routing T_21_19.sp4_h_r_43 <X> T_21_19.lc_trk_g3_3
 (24 12)  (1114 316)  (1114 316)  routing T_21_19.sp4_h_r_43 <X> T_21_19.lc_trk_g3_3
 (26 12)  (1116 316)  (1116 316)  routing T_21_19.lc_trk_g0_4 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (1121 316)  (1121 316)  routing T_21_19.lc_trk_g0_5 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 316)  (1122 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 316)  (1126 316)  LC_6 Logic Functioning bit
 (38 12)  (1128 316)  (1128 316)  LC_6 Logic Functioning bit
 (48 12)  (1138 316)  (1138 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (21 13)  (1111 317)  (1111 317)  routing T_21_19.sp4_h_r_43 <X> T_21_19.lc_trk_g3_3
 (29 13)  (1119 317)  (1119 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (1127 317)  (1127 317)  LC_6 Logic Functioning bit
 (39 13)  (1129 317)  (1129 317)  LC_6 Logic Functioning bit
 (0 14)  (1090 318)  (1090 318)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 318)  (1091 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (1095 318)  (1095 318)  routing T_21_19.sp4_v_b_9 <X> T_21_19.sp4_h_l_44
 (12 14)  (1102 318)  (1102 318)  routing T_21_19.sp4_v_b_11 <X> T_21_19.sp4_h_l_46
 (14 14)  (1104 318)  (1104 318)  routing T_21_19.sp4_v_t_17 <X> T_21_19.lc_trk_g3_4
 (15 14)  (1105 318)  (1105 318)  routing T_21_19.sp4_h_r_45 <X> T_21_19.lc_trk_g3_5
 (16 14)  (1106 318)  (1106 318)  routing T_21_19.sp4_h_r_45 <X> T_21_19.lc_trk_g3_5
 (17 14)  (1107 318)  (1107 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 318)  (1108 318)  routing T_21_19.sp4_h_r_45 <X> T_21_19.lc_trk_g3_5
 (19 14)  (1109 318)  (1109 318)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (0 15)  (1090 319)  (1090 319)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 319)  (1091 319)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_7/s_r
 (10 15)  (1100 319)  (1100 319)  routing T_21_19.sp4_h_l_40 <X> T_21_19.sp4_v_t_47
 (16 15)  (1106 319)  (1106 319)  routing T_21_19.sp4_v_t_17 <X> T_21_19.lc_trk_g3_4
 (17 15)  (1107 319)  (1107 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (1108 319)  (1108 319)  routing T_21_19.sp4_h_r_45 <X> T_21_19.lc_trk_g3_5
 (22 15)  (1112 319)  (1112 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1113 319)  (1113 319)  routing T_21_19.sp4_h_r_30 <X> T_21_19.lc_trk_g3_6
 (24 15)  (1114 319)  (1114 319)  routing T_21_19.sp4_h_r_30 <X> T_21_19.lc_trk_g3_6
 (25 15)  (1115 319)  (1115 319)  routing T_21_19.sp4_h_r_30 <X> T_21_19.lc_trk_g3_6


LogicTile_22_19

 (14 0)  (1158 304)  (1158 304)  routing T_22_19.sp4_v_b_8 <X> T_22_19.lc_trk_g0_0
 (22 0)  (1166 304)  (1166 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1167 304)  (1167 304)  routing T_22_19.sp4_v_b_19 <X> T_22_19.lc_trk_g0_3
 (24 0)  (1168 304)  (1168 304)  routing T_22_19.sp4_v_b_19 <X> T_22_19.lc_trk_g0_3
 (28 0)  (1172 304)  (1172 304)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 304)  (1173 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 304)  (1174 304)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 304)  (1176 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 304)  (1177 304)  routing T_22_19.lc_trk_g2_3 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 304)  (1180 304)  LC_0 Logic Functioning bit
 (37 0)  (1181 304)  (1181 304)  LC_0 Logic Functioning bit
 (38 0)  (1182 304)  (1182 304)  LC_0 Logic Functioning bit
 (39 0)  (1183 304)  (1183 304)  LC_0 Logic Functioning bit
 (41 0)  (1185 304)  (1185 304)  LC_0 Logic Functioning bit
 (43 0)  (1187 304)  (1187 304)  LC_0 Logic Functioning bit
 (3 1)  (1147 305)  (1147 305)  routing T_22_19.sp12_h_l_23 <X> T_22_19.sp12_v_b_0
 (6 1)  (1150 305)  (1150 305)  routing T_22_19.sp4_h_l_37 <X> T_22_19.sp4_h_r_0
 (14 1)  (1158 305)  (1158 305)  routing T_22_19.sp4_v_b_8 <X> T_22_19.lc_trk_g0_0
 (16 1)  (1160 305)  (1160 305)  routing T_22_19.sp4_v_b_8 <X> T_22_19.lc_trk_g0_0
 (17 1)  (1161 305)  (1161 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (27 1)  (1171 305)  (1171 305)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 305)  (1172 305)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 305)  (1173 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 305)  (1174 305)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 305)  (1175 305)  routing T_22_19.lc_trk_g2_3 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 305)  (1180 305)  LC_0 Logic Functioning bit
 (38 1)  (1182 305)  (1182 305)  LC_0 Logic Functioning bit
 (0 2)  (1144 306)  (1144 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 306)  (1145 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 306)  (1146 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (1154 306)  (1154 306)  routing T_22_19.sp4_v_b_8 <X> T_22_19.sp4_h_l_36
 (17 2)  (1161 306)  (1161 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (1170 306)  (1170 306)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (1172 306)  (1172 306)  routing T_22_19.lc_trk_g2_0 <X> T_22_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 306)  (1173 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 306)  (1175 306)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 306)  (1176 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 306)  (1178 306)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 306)  (1180 306)  LC_1 Logic Functioning bit
 (37 2)  (1181 306)  (1181 306)  LC_1 Logic Functioning bit
 (38 2)  (1182 306)  (1182 306)  LC_1 Logic Functioning bit
 (39 2)  (1183 306)  (1183 306)  LC_1 Logic Functioning bit
 (43 2)  (1187 306)  (1187 306)  LC_1 Logic Functioning bit
 (50 2)  (1194 306)  (1194 306)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (1155 307)  (1155 307)  routing T_22_19.sp4_h_r_6 <X> T_22_19.sp4_h_l_39
 (13 3)  (1157 307)  (1157 307)  routing T_22_19.sp4_h_r_6 <X> T_22_19.sp4_h_l_39
 (14 3)  (1158 307)  (1158 307)  routing T_22_19.sp4_r_v_b_28 <X> T_22_19.lc_trk_g0_4
 (17 3)  (1161 307)  (1161 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (1162 307)  (1162 307)  routing T_22_19.sp4_r_v_b_29 <X> T_22_19.lc_trk_g0_5
 (26 3)  (1170 307)  (1170 307)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 307)  (1171 307)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 307)  (1173 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 307)  (1175 307)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (1181 307)  (1181 307)  LC_1 Logic Functioning bit
 (39 3)  (1183 307)  (1183 307)  LC_1 Logic Functioning bit
 (43 3)  (1187 307)  (1187 307)  LC_1 Logic Functioning bit
 (0 4)  (1144 308)  (1144 308)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 308)  (1145 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (27 4)  (1171 308)  (1171 308)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 308)  (1172 308)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 308)  (1173 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 308)  (1174 308)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 308)  (1176 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 308)  (1177 308)  routing T_22_19.lc_trk_g2_1 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 308)  (1180 308)  LC_2 Logic Functioning bit
 (39 4)  (1183 308)  (1183 308)  LC_2 Logic Functioning bit
 (43 4)  (1187 308)  (1187 308)  LC_2 Logic Functioning bit
 (50 4)  (1194 308)  (1194 308)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1144 309)  (1144 309)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 309)  (1145 309)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_7/cen
 (13 5)  (1157 309)  (1157 309)  routing T_22_19.sp4_v_t_37 <X> T_22_19.sp4_h_r_5
 (14 5)  (1158 309)  (1158 309)  routing T_22_19.sp4_h_r_0 <X> T_22_19.lc_trk_g1_0
 (15 5)  (1159 309)  (1159 309)  routing T_22_19.sp4_h_r_0 <X> T_22_19.lc_trk_g1_0
 (16 5)  (1160 309)  (1160 309)  routing T_22_19.sp4_h_r_0 <X> T_22_19.lc_trk_g1_0
 (17 5)  (1161 309)  (1161 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (28 5)  (1172 309)  (1172 309)  routing T_22_19.lc_trk_g2_0 <X> T_22_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 309)  (1173 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (1180 309)  (1180 309)  LC_2 Logic Functioning bit
 (37 5)  (1181 309)  (1181 309)  LC_2 Logic Functioning bit
 (38 5)  (1182 309)  (1182 309)  LC_2 Logic Functioning bit
 (42 5)  (1186 309)  (1186 309)  LC_2 Logic Functioning bit
 (43 5)  (1187 309)  (1187 309)  LC_2 Logic Functioning bit
 (22 6)  (1166 310)  (1166 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (1169 310)  (1169 310)  routing T_22_19.sp4_h_l_11 <X> T_22_19.lc_trk_g1_6
 (28 6)  (1172 310)  (1172 310)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 310)  (1173 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 310)  (1174 310)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 310)  (1175 310)  routing T_22_19.lc_trk_g0_4 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 310)  (1176 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 310)  (1180 310)  LC_3 Logic Functioning bit
 (37 6)  (1181 310)  (1181 310)  LC_3 Logic Functioning bit
 (41 6)  (1185 310)  (1185 310)  LC_3 Logic Functioning bit
 (43 6)  (1187 310)  (1187 310)  LC_3 Logic Functioning bit
 (50 6)  (1194 310)  (1194 310)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (1153 311)  (1153 311)  routing T_22_19.sp4_v_b_8 <X> T_22_19.sp4_v_t_41
 (10 7)  (1154 311)  (1154 311)  routing T_22_19.sp4_v_b_8 <X> T_22_19.sp4_v_t_41
 (21 7)  (1165 311)  (1165 311)  routing T_22_19.sp4_r_v_b_31 <X> T_22_19.lc_trk_g1_7
 (22 7)  (1166 311)  (1166 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1167 311)  (1167 311)  routing T_22_19.sp4_h_l_11 <X> T_22_19.lc_trk_g1_6
 (24 7)  (1168 311)  (1168 311)  routing T_22_19.sp4_h_l_11 <X> T_22_19.lc_trk_g1_6
 (25 7)  (1169 311)  (1169 311)  routing T_22_19.sp4_h_l_11 <X> T_22_19.lc_trk_g1_6
 (30 7)  (1174 311)  (1174 311)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (1180 311)  (1180 311)  LC_3 Logic Functioning bit
 (37 7)  (1181 311)  (1181 311)  LC_3 Logic Functioning bit
 (41 7)  (1185 311)  (1185 311)  LC_3 Logic Functioning bit
 (43 7)  (1187 311)  (1187 311)  LC_3 Logic Functioning bit
 (8 8)  (1152 312)  (1152 312)  routing T_22_19.sp4_v_b_1 <X> T_22_19.sp4_h_r_7
 (9 8)  (1153 312)  (1153 312)  routing T_22_19.sp4_v_b_1 <X> T_22_19.sp4_h_r_7
 (10 8)  (1154 312)  (1154 312)  routing T_22_19.sp4_v_b_1 <X> T_22_19.sp4_h_r_7
 (14 8)  (1158 312)  (1158 312)  routing T_22_19.sp4_v_b_24 <X> T_22_19.lc_trk_g2_0
 (15 8)  (1159 312)  (1159 312)  routing T_22_19.sp4_h_r_41 <X> T_22_19.lc_trk_g2_1
 (16 8)  (1160 312)  (1160 312)  routing T_22_19.sp4_h_r_41 <X> T_22_19.lc_trk_g2_1
 (17 8)  (1161 312)  (1161 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1162 312)  (1162 312)  routing T_22_19.sp4_h_r_41 <X> T_22_19.lc_trk_g2_1
 (21 8)  (1165 312)  (1165 312)  routing T_22_19.sp4_v_t_22 <X> T_22_19.lc_trk_g2_3
 (22 8)  (1166 312)  (1166 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1167 312)  (1167 312)  routing T_22_19.sp4_v_t_22 <X> T_22_19.lc_trk_g2_3
 (29 8)  (1173 312)  (1173 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 312)  (1174 312)  routing T_22_19.lc_trk_g0_5 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 312)  (1176 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 312)  (1180 312)  LC_4 Logic Functioning bit
 (37 8)  (1181 312)  (1181 312)  LC_4 Logic Functioning bit
 (38 8)  (1182 312)  (1182 312)  LC_4 Logic Functioning bit
 (42 8)  (1186 312)  (1186 312)  LC_4 Logic Functioning bit
 (50 8)  (1194 312)  (1194 312)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (1160 313)  (1160 313)  routing T_22_19.sp4_v_b_24 <X> T_22_19.lc_trk_g2_0
 (17 9)  (1161 313)  (1161 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (1162 313)  (1162 313)  routing T_22_19.sp4_h_r_41 <X> T_22_19.lc_trk_g2_1
 (21 9)  (1165 313)  (1165 313)  routing T_22_19.sp4_v_t_22 <X> T_22_19.lc_trk_g2_3
 (31 9)  (1175 313)  (1175 313)  routing T_22_19.lc_trk_g0_3 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 313)  (1180 313)  LC_4 Logic Functioning bit
 (37 9)  (1181 313)  (1181 313)  LC_4 Logic Functioning bit
 (38 9)  (1182 313)  (1182 313)  LC_4 Logic Functioning bit
 (42 9)  (1186 313)  (1186 313)  LC_4 Logic Functioning bit
 (16 10)  (1160 314)  (1160 314)  routing T_22_19.sp4_v_t_16 <X> T_22_19.lc_trk_g2_5
 (17 10)  (1161 314)  (1161 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1162 314)  (1162 314)  routing T_22_19.sp4_v_t_16 <X> T_22_19.lc_trk_g2_5
 (21 10)  (1165 314)  (1165 314)  routing T_22_19.sp4_v_t_26 <X> T_22_19.lc_trk_g2_7
 (22 10)  (1166 314)  (1166 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1167 314)  (1167 314)  routing T_22_19.sp4_v_t_26 <X> T_22_19.lc_trk_g2_7
 (25 10)  (1169 314)  (1169 314)  routing T_22_19.wire_logic_cluster/lc_6/out <X> T_22_19.lc_trk_g2_6
 (29 10)  (1173 314)  (1173 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (1180 314)  (1180 314)  LC_5 Logic Functioning bit
 (37 10)  (1181 314)  (1181 314)  LC_5 Logic Functioning bit
 (38 10)  (1182 314)  (1182 314)  LC_5 Logic Functioning bit
 (41 10)  (1185 314)  (1185 314)  LC_5 Logic Functioning bit
 (42 10)  (1186 314)  (1186 314)  LC_5 Logic Functioning bit
 (43 10)  (1187 314)  (1187 314)  LC_5 Logic Functioning bit
 (45 10)  (1189 314)  (1189 314)  LC_5 Logic Functioning bit
 (47 10)  (1191 314)  (1191 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (1194 314)  (1194 314)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1148 315)  (1148 315)  routing T_22_19.sp4_v_b_1 <X> T_22_19.sp4_h_l_43
 (8 11)  (1152 315)  (1152 315)  routing T_22_19.sp4_h_r_7 <X> T_22_19.sp4_v_t_42
 (9 11)  (1153 315)  (1153 315)  routing T_22_19.sp4_h_r_7 <X> T_22_19.sp4_v_t_42
 (13 11)  (1157 315)  (1157 315)  routing T_22_19.sp4_v_b_3 <X> T_22_19.sp4_h_l_45
 (21 11)  (1165 315)  (1165 315)  routing T_22_19.sp4_v_t_26 <X> T_22_19.lc_trk_g2_7
 (22 11)  (1166 315)  (1166 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1171 315)  (1171 315)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 315)  (1172 315)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 315)  (1173 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (1181 315)  (1181 315)  LC_5 Logic Functioning bit
 (42 11)  (1186 315)  (1186 315)  LC_5 Logic Functioning bit
 (53 11)  (1197 315)  (1197 315)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (11 12)  (1155 316)  (1155 316)  routing T_22_19.sp4_h_l_40 <X> T_22_19.sp4_v_b_11
 (13 12)  (1157 316)  (1157 316)  routing T_22_19.sp4_h_l_40 <X> T_22_19.sp4_v_b_11
 (16 12)  (1160 316)  (1160 316)  routing T_22_19.sp4_v_t_12 <X> T_22_19.lc_trk_g3_1
 (17 12)  (1161 316)  (1161 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1162 316)  (1162 316)  routing T_22_19.sp4_v_t_12 <X> T_22_19.lc_trk_g3_1
 (22 12)  (1166 316)  (1166 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1167 316)  (1167 316)  routing T_22_19.sp12_v_b_11 <X> T_22_19.lc_trk_g3_3
 (28 12)  (1172 316)  (1172 316)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 316)  (1173 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 316)  (1174 316)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 316)  (1176 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 316)  (1178 316)  routing T_22_19.lc_trk_g1_0 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 316)  (1179 316)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.input_2_6
 (36 12)  (1180 316)  (1180 316)  LC_6 Logic Functioning bit
 (37 12)  (1181 316)  (1181 316)  LC_6 Logic Functioning bit
 (38 12)  (1182 316)  (1182 316)  LC_6 Logic Functioning bit
 (9 13)  (1153 317)  (1153 317)  routing T_22_19.sp4_v_t_47 <X> T_22_19.sp4_v_b_10
 (12 13)  (1156 317)  (1156 317)  routing T_22_19.sp4_h_l_40 <X> T_22_19.sp4_v_b_11
 (14 13)  (1158 317)  (1158 317)  routing T_22_19.sp4_h_r_24 <X> T_22_19.lc_trk_g3_0
 (15 13)  (1159 317)  (1159 317)  routing T_22_19.sp4_h_r_24 <X> T_22_19.lc_trk_g3_0
 (16 13)  (1160 317)  (1160 317)  routing T_22_19.sp4_h_r_24 <X> T_22_19.lc_trk_g3_0
 (17 13)  (1161 317)  (1161 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (28 13)  (1172 317)  (1172 317)  routing T_22_19.lc_trk_g2_0 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 317)  (1173 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (1176 317)  (1176 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1177 317)  (1177 317)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.input_2_6
 (34 13)  (1178 317)  (1178 317)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.input_2_6
 (35 13)  (1179 317)  (1179 317)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.input_2_6
 (36 13)  (1180 317)  (1180 317)  LC_6 Logic Functioning bit
 (37 13)  (1181 317)  (1181 317)  LC_6 Logic Functioning bit
 (39 13)  (1183 317)  (1183 317)  LC_6 Logic Functioning bit
 (41 13)  (1185 317)  (1185 317)  LC_6 Logic Functioning bit
 (43 13)  (1187 317)  (1187 317)  LC_6 Logic Functioning bit
 (0 14)  (1144 318)  (1144 318)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 318)  (1145 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (1152 318)  (1152 318)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_h_l_47
 (9 14)  (1153 318)  (1153 318)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_h_l_47
 (10 14)  (1154 318)  (1154 318)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_h_l_47
 (15 14)  (1159 318)  (1159 318)  routing T_22_19.sp4_h_r_45 <X> T_22_19.lc_trk_g3_5
 (16 14)  (1160 318)  (1160 318)  routing T_22_19.sp4_h_r_45 <X> T_22_19.lc_trk_g3_5
 (17 14)  (1161 318)  (1161 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1162 318)  (1162 318)  routing T_22_19.sp4_h_r_45 <X> T_22_19.lc_trk_g3_5
 (22 14)  (1166 318)  (1166 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (1144 319)  (1144 319)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 319)  (1145 319)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (4 15)  (1148 319)  (1148 319)  routing T_22_19.sp4_v_b_4 <X> T_22_19.sp4_h_l_44
 (15 15)  (1159 319)  (1159 319)  routing T_22_19.sp4_v_t_33 <X> T_22_19.lc_trk_g3_4
 (16 15)  (1160 319)  (1160 319)  routing T_22_19.sp4_v_t_33 <X> T_22_19.lc_trk_g3_4
 (17 15)  (1161 319)  (1161 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (1162 319)  (1162 319)  routing T_22_19.sp4_h_r_45 <X> T_22_19.lc_trk_g3_5


LogicTile_23_19

 (22 0)  (1220 304)  (1220 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1222 304)  (1222 304)  routing T_23_19.top_op_3 <X> T_23_19.lc_trk_g0_3
 (25 0)  (1223 304)  (1223 304)  routing T_23_19.sp4_h_l_7 <X> T_23_19.lc_trk_g0_2
 (26 0)  (1224 304)  (1224 304)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (1226 304)  (1226 304)  routing T_23_19.lc_trk_g2_1 <X> T_23_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 304)  (1227 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 304)  (1229 304)  routing T_23_19.lc_trk_g3_6 <X> T_23_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 304)  (1230 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 304)  (1231 304)  routing T_23_19.lc_trk_g3_6 <X> T_23_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 304)  (1232 304)  routing T_23_19.lc_trk_g3_6 <X> T_23_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 304)  (1234 304)  LC_0 Logic Functioning bit
 (37 0)  (1235 304)  (1235 304)  LC_0 Logic Functioning bit
 (38 0)  (1236 304)  (1236 304)  LC_0 Logic Functioning bit
 (39 0)  (1237 304)  (1237 304)  LC_0 Logic Functioning bit
 (41 0)  (1239 304)  (1239 304)  LC_0 Logic Functioning bit
 (43 0)  (1241 304)  (1241 304)  LC_0 Logic Functioning bit
 (16 1)  (1214 305)  (1214 305)  routing T_23_19.sp12_h_r_8 <X> T_23_19.lc_trk_g0_0
 (17 1)  (1215 305)  (1215 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (1219 305)  (1219 305)  routing T_23_19.top_op_3 <X> T_23_19.lc_trk_g0_3
 (22 1)  (1220 305)  (1220 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1221 305)  (1221 305)  routing T_23_19.sp4_h_l_7 <X> T_23_19.lc_trk_g0_2
 (24 1)  (1222 305)  (1222 305)  routing T_23_19.sp4_h_l_7 <X> T_23_19.lc_trk_g0_2
 (25 1)  (1223 305)  (1223 305)  routing T_23_19.sp4_h_l_7 <X> T_23_19.lc_trk_g0_2
 (26 1)  (1224 305)  (1224 305)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 305)  (1226 305)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 305)  (1227 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1229 305)  (1229 305)  routing T_23_19.lc_trk_g3_6 <X> T_23_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (1235 305)  (1235 305)  LC_0 Logic Functioning bit
 (39 1)  (1237 305)  (1237 305)  LC_0 Logic Functioning bit
 (0 2)  (1198 306)  (1198 306)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 306)  (1199 306)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 306)  (1200 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (1227 306)  (1227 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 306)  (1229 306)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 306)  (1230 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 306)  (1231 306)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 306)  (1232 306)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 306)  (1234 306)  LC_1 Logic Functioning bit
 (38 2)  (1236 306)  (1236 306)  LC_1 Logic Functioning bit
 (42 2)  (1240 306)  (1240 306)  LC_1 Logic Functioning bit
 (43 2)  (1241 306)  (1241 306)  LC_1 Logic Functioning bit
 (50 2)  (1248 306)  (1248 306)  Cascade bit: LH_LC01_inmux02_5

 (13 3)  (1211 307)  (1211 307)  routing T_23_19.sp4_v_b_9 <X> T_23_19.sp4_h_l_39
 (28 3)  (1226 307)  (1226 307)  routing T_23_19.lc_trk_g2_1 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 307)  (1227 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 307)  (1229 307)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 307)  (1234 307)  LC_1 Logic Functioning bit
 (37 3)  (1235 307)  (1235 307)  LC_1 Logic Functioning bit
 (38 3)  (1236 307)  (1236 307)  LC_1 Logic Functioning bit
 (39 3)  (1237 307)  (1237 307)  LC_1 Logic Functioning bit
 (42 3)  (1240 307)  (1240 307)  LC_1 Logic Functioning bit
 (43 3)  (1241 307)  (1241 307)  LC_1 Logic Functioning bit
 (1 4)  (1199 308)  (1199 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (1210 308)  (1210 308)  routing T_23_19.sp4_v_t_40 <X> T_23_19.sp4_h_r_5
 (22 4)  (1220 308)  (1220 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1221 308)  (1221 308)  routing T_23_19.sp4_v_b_19 <X> T_23_19.lc_trk_g1_3
 (24 4)  (1222 308)  (1222 308)  routing T_23_19.sp4_v_b_19 <X> T_23_19.lc_trk_g1_3
 (29 4)  (1227 308)  (1227 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 308)  (1229 308)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 308)  (1230 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 308)  (1231 308)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 308)  (1232 308)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 308)  (1234 308)  LC_2 Logic Functioning bit
 (41 4)  (1239 308)  (1239 308)  LC_2 Logic Functioning bit
 (43 4)  (1241 308)  (1241 308)  LC_2 Logic Functioning bit
 (50 4)  (1248 308)  (1248 308)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1199 309)  (1199 309)  routing T_23_19.lc_trk_g0_2 <X> T_23_19.wire_logic_cluster/lc_7/cen
 (9 5)  (1207 309)  (1207 309)  routing T_23_19.sp4_v_t_45 <X> T_23_19.sp4_v_b_4
 (10 5)  (1208 309)  (1208 309)  routing T_23_19.sp4_v_t_45 <X> T_23_19.sp4_v_b_4
 (14 5)  (1212 309)  (1212 309)  routing T_23_19.sp4_r_v_b_24 <X> T_23_19.lc_trk_g1_0
 (17 5)  (1215 309)  (1215 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (1220 309)  (1220 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1223 309)  (1223 309)  routing T_23_19.sp4_r_v_b_26 <X> T_23_19.lc_trk_g1_2
 (26 5)  (1224 309)  (1224 309)  routing T_23_19.lc_trk_g2_2 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 309)  (1226 309)  routing T_23_19.lc_trk_g2_2 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 309)  (1227 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 309)  (1228 309)  routing T_23_19.lc_trk_g0_3 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (1234 309)  (1234 309)  LC_2 Logic Functioning bit
 (37 5)  (1235 309)  (1235 309)  LC_2 Logic Functioning bit
 (38 5)  (1236 309)  (1236 309)  LC_2 Logic Functioning bit
 (40 5)  (1238 309)  (1238 309)  LC_2 Logic Functioning bit
 (42 5)  (1240 309)  (1240 309)  LC_2 Logic Functioning bit
 (11 6)  (1209 310)  (1209 310)  routing T_23_19.sp4_v_b_2 <X> T_23_19.sp4_v_t_40
 (12 6)  (1210 310)  (1210 310)  routing T_23_19.sp4_v_b_5 <X> T_23_19.sp4_h_l_40
 (15 6)  (1213 310)  (1213 310)  routing T_23_19.sp4_h_r_5 <X> T_23_19.lc_trk_g1_5
 (16 6)  (1214 310)  (1214 310)  routing T_23_19.sp4_h_r_5 <X> T_23_19.lc_trk_g1_5
 (17 6)  (1215 310)  (1215 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (1224 310)  (1224 310)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 310)  (1225 310)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 310)  (1226 310)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 310)  (1227 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 310)  (1228 310)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 310)  (1229 310)  routing T_23_19.lc_trk_g2_4 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 310)  (1230 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 310)  (1231 310)  routing T_23_19.lc_trk_g2_4 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 310)  (1234 310)  LC_3 Logic Functioning bit
 (39 6)  (1237 310)  (1237 310)  LC_3 Logic Functioning bit
 (43 6)  (1241 310)  (1241 310)  LC_3 Logic Functioning bit
 (50 6)  (1248 310)  (1248 310)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (1210 311)  (1210 311)  routing T_23_19.sp4_v_b_2 <X> T_23_19.sp4_v_t_40
 (18 7)  (1216 311)  (1216 311)  routing T_23_19.sp4_h_r_5 <X> T_23_19.lc_trk_g1_5
 (27 7)  (1225 311)  (1225 311)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 311)  (1226 311)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 311)  (1227 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (1234 311)  (1234 311)  LC_3 Logic Functioning bit
 (37 7)  (1235 311)  (1235 311)  LC_3 Logic Functioning bit
 (38 7)  (1236 311)  (1236 311)  LC_3 Logic Functioning bit
 (42 7)  (1240 311)  (1240 311)  LC_3 Logic Functioning bit
 (43 7)  (1241 311)  (1241 311)  LC_3 Logic Functioning bit
 (17 8)  (1215 312)  (1215 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (1223 312)  (1223 312)  routing T_23_19.sp4_v_b_26 <X> T_23_19.lc_trk_g2_2
 (27 8)  (1225 312)  (1225 312)  routing T_23_19.lc_trk_g1_0 <X> T_23_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 312)  (1227 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 312)  (1229 312)  routing T_23_19.lc_trk_g2_5 <X> T_23_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 312)  (1230 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 312)  (1231 312)  routing T_23_19.lc_trk_g2_5 <X> T_23_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 312)  (1234 312)  LC_4 Logic Functioning bit
 (38 8)  (1236 312)  (1236 312)  LC_4 Logic Functioning bit
 (42 8)  (1240 312)  (1240 312)  LC_4 Logic Functioning bit
 (43 8)  (1241 312)  (1241 312)  LC_4 Logic Functioning bit
 (50 8)  (1248 312)  (1248 312)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (1220 313)  (1220 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1221 313)  (1221 313)  routing T_23_19.sp4_v_b_26 <X> T_23_19.lc_trk_g2_2
 (36 9)  (1234 313)  (1234 313)  LC_4 Logic Functioning bit
 (38 9)  (1236 313)  (1236 313)  LC_4 Logic Functioning bit
 (42 9)  (1240 313)  (1240 313)  LC_4 Logic Functioning bit
 (43 9)  (1241 313)  (1241 313)  LC_4 Logic Functioning bit
 (12 10)  (1210 314)  (1210 314)  routing T_23_19.sp4_h_r_5 <X> T_23_19.sp4_h_l_45
 (16 10)  (1214 314)  (1214 314)  routing T_23_19.sp4_v_t_16 <X> T_23_19.lc_trk_g2_5
 (17 10)  (1215 314)  (1215 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1216 314)  (1216 314)  routing T_23_19.sp4_v_t_16 <X> T_23_19.lc_trk_g2_5
 (25 10)  (1223 314)  (1223 314)  routing T_23_19.sp4_h_r_38 <X> T_23_19.lc_trk_g2_6
 (27 10)  (1225 314)  (1225 314)  routing T_23_19.lc_trk_g1_3 <X> T_23_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 314)  (1227 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (36 10)  (1234 314)  (1234 314)  LC_5 Logic Functioning bit
 (37 10)  (1235 314)  (1235 314)  LC_5 Logic Functioning bit
 (38 10)  (1236 314)  (1236 314)  LC_5 Logic Functioning bit
 (41 10)  (1239 314)  (1239 314)  LC_5 Logic Functioning bit
 (42 10)  (1240 314)  (1240 314)  LC_5 Logic Functioning bit
 (43 10)  (1241 314)  (1241 314)  LC_5 Logic Functioning bit
 (45 10)  (1243 314)  (1243 314)  LC_5 Logic Functioning bit
 (48 10)  (1246 314)  (1246 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (1248 314)  (1248 314)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (1250 314)  (1250 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (13 11)  (1211 315)  (1211 315)  routing T_23_19.sp4_h_r_5 <X> T_23_19.sp4_h_l_45
 (14 11)  (1212 315)  (1212 315)  routing T_23_19.sp4_h_l_17 <X> T_23_19.lc_trk_g2_4
 (15 11)  (1213 315)  (1213 315)  routing T_23_19.sp4_h_l_17 <X> T_23_19.lc_trk_g2_4
 (16 11)  (1214 315)  (1214 315)  routing T_23_19.sp4_h_l_17 <X> T_23_19.lc_trk_g2_4
 (17 11)  (1215 315)  (1215 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (1220 315)  (1220 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1221 315)  (1221 315)  routing T_23_19.sp4_h_r_38 <X> T_23_19.lc_trk_g2_6
 (24 11)  (1222 315)  (1222 315)  routing T_23_19.sp4_h_r_38 <X> T_23_19.lc_trk_g2_6
 (26 11)  (1224 315)  (1224 315)  routing T_23_19.lc_trk_g1_2 <X> T_23_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (1225 315)  (1225 315)  routing T_23_19.lc_trk_g1_2 <X> T_23_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 315)  (1227 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 315)  (1228 315)  routing T_23_19.lc_trk_g1_3 <X> T_23_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (1234 315)  (1234 315)  LC_5 Logic Functioning bit
 (43 11)  (1241 315)  (1241 315)  LC_5 Logic Functioning bit
 (48 11)  (1246 315)  (1246 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (1 14)  (1199 318)  (1199 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (1206 318)  (1206 318)  routing T_23_19.sp4_v_t_41 <X> T_23_19.sp4_h_l_47
 (9 14)  (1207 318)  (1207 318)  routing T_23_19.sp4_v_t_41 <X> T_23_19.sp4_h_l_47
 (10 14)  (1208 318)  (1208 318)  routing T_23_19.sp4_v_t_41 <X> T_23_19.sp4_h_l_47
 (14 14)  (1212 318)  (1212 318)  routing T_23_19.sp4_v_t_17 <X> T_23_19.lc_trk_g3_4
 (15 14)  (1213 318)  (1213 318)  routing T_23_19.sp4_v_t_32 <X> T_23_19.lc_trk_g3_5
 (16 14)  (1214 318)  (1214 318)  routing T_23_19.sp4_v_t_32 <X> T_23_19.lc_trk_g3_5
 (17 14)  (1215 318)  (1215 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (1219 318)  (1219 318)  routing T_23_19.sp4_v_t_18 <X> T_23_19.lc_trk_g3_7
 (22 14)  (1220 318)  (1220 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1221 318)  (1221 318)  routing T_23_19.sp4_v_t_18 <X> T_23_19.lc_trk_g3_7
 (0 15)  (1198 319)  (1198 319)  routing T_23_19.lc_trk_g1_5 <X> T_23_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 319)  (1199 319)  routing T_23_19.lc_trk_g1_5 <X> T_23_19.wire_logic_cluster/lc_7/s_r
 (16 15)  (1214 319)  (1214 319)  routing T_23_19.sp4_v_t_17 <X> T_23_19.lc_trk_g3_4
 (17 15)  (1215 319)  (1215 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (1220 319)  (1220 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1221 319)  (1221 319)  routing T_23_19.sp4_h_r_30 <X> T_23_19.lc_trk_g3_6
 (24 15)  (1222 319)  (1222 319)  routing T_23_19.sp4_h_r_30 <X> T_23_19.lc_trk_g3_6
 (25 15)  (1223 319)  (1223 319)  routing T_23_19.sp4_h_r_30 <X> T_23_19.lc_trk_g3_6


LogicTile_24_19

 (8 1)  (1260 305)  (1260 305)  routing T_24_19.sp4_h_r_1 <X> T_24_19.sp4_v_b_1
 (5 2)  (1257 306)  (1257 306)  routing T_24_19.sp4_v_b_0 <X> T_24_19.sp4_h_l_37
 (11 2)  (1263 306)  (1263 306)  routing T_24_19.sp4_h_l_44 <X> T_24_19.sp4_v_t_39
 (16 4)  (1268 308)  (1268 308)  routing T_24_19.sp4_v_b_9 <X> T_24_19.lc_trk_g1_1
 (17 4)  (1269 308)  (1269 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1270 308)  (1270 308)  routing T_24_19.sp4_v_b_9 <X> T_24_19.lc_trk_g1_1
 (21 4)  (1273 308)  (1273 308)  routing T_24_19.sp4_v_b_3 <X> T_24_19.lc_trk_g1_3
 (22 4)  (1274 308)  (1274 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1275 308)  (1275 308)  routing T_24_19.sp4_v_b_3 <X> T_24_19.lc_trk_g1_3
 (18 5)  (1270 309)  (1270 309)  routing T_24_19.sp4_v_b_9 <X> T_24_19.lc_trk_g1_1
 (10 10)  (1262 314)  (1262 314)  routing T_24_19.sp4_v_b_2 <X> T_24_19.sp4_h_l_42
 (27 10)  (1279 314)  (1279 314)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 314)  (1281 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 314)  (1284 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 314)  (1286 314)  routing T_24_19.lc_trk_g1_1 <X> T_24_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 314)  (1288 314)  LC_5 Logic Functioning bit
 (37 10)  (1289 314)  (1289 314)  LC_5 Logic Functioning bit
 (38 10)  (1290 314)  (1290 314)  LC_5 Logic Functioning bit
 (39 10)  (1291 314)  (1291 314)  LC_5 Logic Functioning bit
 (41 10)  (1293 314)  (1293 314)  LC_5 Logic Functioning bit
 (43 10)  (1295 314)  (1295 314)  LC_5 Logic Functioning bit
 (51 10)  (1303 314)  (1303 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (10 11)  (1262 315)  (1262 315)  routing T_24_19.sp4_h_l_39 <X> T_24_19.sp4_v_t_42
 (30 11)  (1282 315)  (1282 315)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (1288 315)  (1288 315)  LC_5 Logic Functioning bit
 (37 11)  (1289 315)  (1289 315)  LC_5 Logic Functioning bit
 (38 11)  (1290 315)  (1290 315)  LC_5 Logic Functioning bit
 (39 11)  (1291 315)  (1291 315)  LC_5 Logic Functioning bit
 (41 11)  (1293 315)  (1293 315)  LC_5 Logic Functioning bit
 (43 11)  (1295 315)  (1295 315)  LC_5 Logic Functioning bit
 (5 15)  (1257 319)  (1257 319)  routing T_24_19.sp4_h_l_44 <X> T_24_19.sp4_v_t_44


RAM_Tile_25_19

 (3 1)  (1309 305)  (1309 305)  routing T_25_19.sp12_h_l_23 <X> T_25_19.sp12_v_b_0
 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 3)  (1319 307)  (1319 307)  routing T_25_19.sp4_v_b_9 <X> T_25_19.sp4_h_l_39
 (27 4)  (1333 308)  (1333 308)  routing T_25_19.lc_trk_g3_0 <X> T_25_19.wire_bram/ram/WDATA_13
 (28 4)  (1334 308)  (1334 308)  routing T_25_19.lc_trk_g3_0 <X> T_25_19.wire_bram/ram/WDATA_13
 (29 4)  (1335 308)  (1335 308)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_13
 (37 4)  (1343 308)  (1343 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (17 10)  (1323 314)  (1323 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (17 11)  (1323 315)  (1323 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1324 315)  (1324 315)  routing T_25_19.sp4_r_v_b_37 <X> T_25_19.lc_trk_g2_5
 (14 12)  (1320 316)  (1320 316)  routing T_25_19.sp4_h_r_40 <X> T_25_19.lc_trk_g3_0
 (28 12)  (1334 316)  (1334 316)  routing T_25_19.lc_trk_g2_5 <X> T_25_19.wire_bram/ram/WDATA_9
 (29 12)  (1335 316)  (1335 316)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_9
 (30 12)  (1336 316)  (1336 316)  routing T_25_19.lc_trk_g2_5 <X> T_25_19.wire_bram/ram/WDATA_9
 (14 13)  (1320 317)  (1320 317)  routing T_25_19.sp4_h_r_40 <X> T_25_19.lc_trk_g3_0
 (15 13)  (1321 317)  (1321 317)  routing T_25_19.sp4_h_r_40 <X> T_25_19.lc_trk_g3_0
 (16 13)  (1322 317)  (1322 317)  routing T_25_19.sp4_h_r_40 <X> T_25_19.lc_trk_g3_0
 (17 13)  (1323 317)  (1323 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (36 13)  (1342 317)  (1342 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_9 sp4_h_l_1
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (12 14)  (1318 318)  (1318 318)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_h_l_46
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE
 (11 15)  (1317 319)  (1317 319)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_h_l_46
 (13 15)  (1319 319)  (1319 319)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_h_l_46


LogicTile_26_19

 (4 2)  (1352 306)  (1352 306)  routing T_26_19.sp4_v_b_0 <X> T_26_19.sp4_v_t_37
 (5 10)  (1353 314)  (1353 314)  routing T_26_19.sp4_v_t_37 <X> T_26_19.sp4_h_l_43
 (4 11)  (1352 315)  (1352 315)  routing T_26_19.sp4_v_t_37 <X> T_26_19.sp4_h_l_43
 (6 11)  (1354 315)  (1354 315)  routing T_26_19.sp4_v_t_37 <X> T_26_19.sp4_h_l_43


IO_Tile_33_19

 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_6_18

 (0 2)  (288 290)  (288 290)  routing T_6_18.glb_netwk_6 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (1 2)  (289 290)  (289 290)  routing T_6_18.glb_netwk_6 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (2 2)  (290 290)  (290 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 10)  (309 298)  (309 298)  routing T_6_18.sp4_h_l_34 <X> T_6_18.lc_trk_g2_7
 (22 10)  (310 298)  (310 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (311 298)  (311 298)  routing T_6_18.sp4_h_l_34 <X> T_6_18.lc_trk_g2_7
 (24 10)  (312 298)  (312 298)  routing T_6_18.sp4_h_l_34 <X> T_6_18.lc_trk_g2_7
 (14 11)  (302 299)  (302 299)  routing T_6_18.sp4_r_v_b_36 <X> T_6_18.lc_trk_g2_4
 (17 11)  (305 299)  (305 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (309 299)  (309 299)  routing T_6_18.sp4_h_l_34 <X> T_6_18.lc_trk_g2_7
 (15 12)  (303 300)  (303 300)  routing T_6_18.tnl_op_1 <X> T_6_18.lc_trk_g3_1
 (17 12)  (305 300)  (305 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (314 300)  (314 300)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 300)  (315 300)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 300)  (316 300)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 300)  (317 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 300)  (318 300)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 300)  (319 300)  routing T_6_18.lc_trk_g2_7 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 300)  (320 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 300)  (321 300)  routing T_6_18.lc_trk_g2_7 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 300)  (324 300)  LC_6 Logic Functioning bit
 (41 12)  (329 300)  (329 300)  LC_6 Logic Functioning bit
 (43 12)  (331 300)  (331 300)  LC_6 Logic Functioning bit
 (45 12)  (333 300)  (333 300)  LC_6 Logic Functioning bit
 (18 13)  (306 301)  (306 301)  routing T_6_18.tnl_op_1 <X> T_6_18.lc_trk_g3_1
 (28 13)  (316 301)  (316 301)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 301)  (317 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 301)  (318 301)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 301)  (319 301)  routing T_6_18.lc_trk_g2_7 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 301)  (320 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (321 301)  (321 301)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.input_2_6
 (34 13)  (322 301)  (322 301)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.input_2_6
 (37 13)  (325 301)  (325 301)  LC_6 Logic Functioning bit
 (41 13)  (329 301)  (329 301)  LC_6 Logic Functioning bit
 (43 13)  (331 301)  (331 301)  LC_6 Logic Functioning bit
 (51 13)  (339 301)  (339 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (25 14)  (313 302)  (313 302)  routing T_6_18.wire_logic_cluster/lc_6/out <X> T_6_18.lc_trk_g3_6
 (22 15)  (310 303)  (310 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_7_18

 (25 0)  (367 288)  (367 288)  routing T_7_18.wire_logic_cluster/lc_2/out <X> T_7_18.lc_trk_g0_2
 (22 1)  (364 289)  (364 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (342 290)  (342 290)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (1 2)  (343 290)  (343 290)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (356 290)  (356 290)  routing T_7_18.wire_logic_cluster/lc_4/out <X> T_7_18.lc_trk_g0_4
 (15 2)  (357 290)  (357 290)  routing T_7_18.sp4_v_b_21 <X> T_7_18.lc_trk_g0_5
 (16 2)  (358 290)  (358 290)  routing T_7_18.sp4_v_b_21 <X> T_7_18.lc_trk_g0_5
 (17 2)  (359 290)  (359 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (367 290)  (367 290)  routing T_7_18.sp4_h_l_11 <X> T_7_18.lc_trk_g0_6
 (17 3)  (359 291)  (359 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (364 291)  (364 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (365 291)  (365 291)  routing T_7_18.sp4_h_l_11 <X> T_7_18.lc_trk_g0_6
 (24 3)  (366 291)  (366 291)  routing T_7_18.sp4_h_l_11 <X> T_7_18.lc_trk_g0_6
 (25 3)  (367 291)  (367 291)  routing T_7_18.sp4_h_l_11 <X> T_7_18.lc_trk_g0_6
 (10 4)  (352 292)  (352 292)  routing T_7_18.sp4_v_t_46 <X> T_7_18.sp4_h_r_4
 (25 4)  (367 292)  (367 292)  routing T_7_18.sp4_h_r_10 <X> T_7_18.lc_trk_g1_2
 (27 4)  (369 292)  (369 292)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 292)  (370 292)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 292)  (371 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 292)  (373 292)  routing T_7_18.lc_trk_g0_5 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 292)  (374 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (377 292)  (377 292)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.input_2_2
 (36 4)  (378 292)  (378 292)  LC_2 Logic Functioning bit
 (41 4)  (383 292)  (383 292)  LC_2 Logic Functioning bit
 (43 4)  (385 292)  (385 292)  LC_2 Logic Functioning bit
 (45 4)  (387 292)  (387 292)  LC_2 Logic Functioning bit
 (48 4)  (390 292)  (390 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (364 293)  (364 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (365 293)  (365 293)  routing T_7_18.sp4_h_r_10 <X> T_7_18.lc_trk_g1_2
 (24 5)  (366 293)  (366 293)  routing T_7_18.sp4_h_r_10 <X> T_7_18.lc_trk_g1_2
 (26 5)  (368 293)  (368 293)  routing T_7_18.lc_trk_g0_2 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 293)  (371 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (374 293)  (374 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (375 293)  (375 293)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.input_2_2
 (34 5)  (376 293)  (376 293)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.input_2_2
 (35 5)  (377 293)  (377 293)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.input_2_2
 (36 5)  (378 293)  (378 293)  LC_2 Logic Functioning bit
 (40 5)  (382 293)  (382 293)  LC_2 Logic Functioning bit
 (42 5)  (384 293)  (384 293)  LC_2 Logic Functioning bit
 (8 8)  (350 296)  (350 296)  routing T_7_18.sp4_v_b_7 <X> T_7_18.sp4_h_r_7
 (9 8)  (351 296)  (351 296)  routing T_7_18.sp4_v_b_7 <X> T_7_18.sp4_h_r_7
 (26 8)  (368 296)  (368 296)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 296)  (369 296)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 296)  (370 296)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 296)  (371 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 296)  (372 296)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 296)  (374 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 296)  (376 296)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 296)  (377 296)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.input_2_4
 (36 8)  (378 296)  (378 296)  LC_4 Logic Functioning bit
 (41 8)  (383 296)  (383 296)  LC_4 Logic Functioning bit
 (43 8)  (385 296)  (385 296)  LC_4 Logic Functioning bit
 (45 8)  (387 296)  (387 296)  LC_4 Logic Functioning bit
 (51 8)  (393 296)  (393 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (371 297)  (371 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 297)  (373 297)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 297)  (374 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (375 297)  (375 297)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.input_2_4
 (34 9)  (376 297)  (376 297)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.input_2_4
 (36 9)  (378 297)  (378 297)  LC_4 Logic Functioning bit
 (40 9)  (382 297)  (382 297)  LC_4 Logic Functioning bit
 (42 9)  (384 297)  (384 297)  LC_4 Logic Functioning bit
 (10 12)  (352 300)  (352 300)  routing T_7_18.sp4_v_t_40 <X> T_7_18.sp4_h_r_10
 (26 12)  (368 300)  (368 300)  routing T_7_18.lc_trk_g0_6 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 300)  (369 300)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 300)  (370 300)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 300)  (371 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 300)  (373 300)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 300)  (374 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 300)  (375 300)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 300)  (376 300)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 300)  (378 300)  LC_6 Logic Functioning bit
 (37 12)  (379 300)  (379 300)  LC_6 Logic Functioning bit
 (39 12)  (381 300)  (381 300)  LC_6 Logic Functioning bit
 (43 12)  (385 300)  (385 300)  LC_6 Logic Functioning bit
 (45 12)  (387 300)  (387 300)  LC_6 Logic Functioning bit
 (53 12)  (395 300)  (395 300)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (14 13)  (356 301)  (356 301)  routing T_7_18.sp4_r_v_b_40 <X> T_7_18.lc_trk_g3_0
 (17 13)  (359 301)  (359 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (368 301)  (368 301)  routing T_7_18.lc_trk_g0_6 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 301)  (371 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 301)  (373 301)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 301)  (374 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (377 301)  (377 301)  routing T_7_18.lc_trk_g0_2 <X> T_7_18.input_2_6
 (36 13)  (378 301)  (378 301)  LC_6 Logic Functioning bit
 (37 13)  (379 301)  (379 301)  LC_6 Logic Functioning bit
 (38 13)  (380 301)  (380 301)  LC_6 Logic Functioning bit
 (39 13)  (381 301)  (381 301)  LC_6 Logic Functioning bit
 (8 14)  (350 302)  (350 302)  routing T_7_18.sp4_v_t_47 <X> T_7_18.sp4_h_l_47
 (9 14)  (351 302)  (351 302)  routing T_7_18.sp4_v_t_47 <X> T_7_18.sp4_h_l_47
 (14 14)  (356 302)  (356 302)  routing T_7_18.sp4_v_b_36 <X> T_7_18.lc_trk_g3_4
 (15 14)  (357 302)  (357 302)  routing T_7_18.tnl_op_5 <X> T_7_18.lc_trk_g3_5
 (17 14)  (359 302)  (359 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (363 302)  (363 302)  routing T_7_18.sp4_v_t_26 <X> T_7_18.lc_trk_g3_7
 (22 14)  (364 302)  (364 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (365 302)  (365 302)  routing T_7_18.sp4_v_t_26 <X> T_7_18.lc_trk_g3_7
 (25 14)  (367 302)  (367 302)  routing T_7_18.wire_logic_cluster/lc_6/out <X> T_7_18.lc_trk_g3_6
 (8 15)  (350 303)  (350 303)  routing T_7_18.sp4_h_r_10 <X> T_7_18.sp4_v_t_47
 (9 15)  (351 303)  (351 303)  routing T_7_18.sp4_h_r_10 <X> T_7_18.sp4_v_t_47
 (14 15)  (356 303)  (356 303)  routing T_7_18.sp4_v_b_36 <X> T_7_18.lc_trk_g3_4
 (16 15)  (358 303)  (358 303)  routing T_7_18.sp4_v_b_36 <X> T_7_18.lc_trk_g3_4
 (17 15)  (359 303)  (359 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (360 303)  (360 303)  routing T_7_18.tnl_op_5 <X> T_7_18.lc_trk_g3_5
 (21 15)  (363 303)  (363 303)  routing T_7_18.sp4_v_t_26 <X> T_7_18.lc_trk_g3_7
 (22 15)  (364 303)  (364 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_8_18

 (8 13)  (404 301)  (404 301)  routing T_8_18.sp4_h_r_10 <X> T_8_18.sp4_v_b_10


LogicTile_9_18

 (8 0)  (446 288)  (446 288)  routing T_9_18.sp4_v_b_7 <X> T_9_18.sp4_h_r_1
 (9 0)  (447 288)  (447 288)  routing T_9_18.sp4_v_b_7 <X> T_9_18.sp4_h_r_1
 (10 0)  (448 288)  (448 288)  routing T_9_18.sp4_v_b_7 <X> T_9_18.sp4_h_r_1
 (12 0)  (450 288)  (450 288)  routing T_9_18.sp4_v_b_8 <X> T_9_18.sp4_h_r_2
 (26 0)  (464 288)  (464 288)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 288)  (471 288)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 288)  (472 288)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (41 0)  (479 288)  (479 288)  LC_0 Logic Functioning bit
 (43 0)  (481 288)  (481 288)  LC_0 Logic Functioning bit
 (45 0)  (483 288)  (483 288)  LC_0 Logic Functioning bit
 (10 1)  (448 289)  (448 289)  routing T_9_18.sp4_h_r_8 <X> T_9_18.sp4_v_b_1
 (11 1)  (449 289)  (449 289)  routing T_9_18.sp4_v_b_8 <X> T_9_18.sp4_h_r_2
 (13 1)  (451 289)  (451 289)  routing T_9_18.sp4_v_b_8 <X> T_9_18.sp4_h_r_2
 (26 1)  (464 289)  (464 289)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 289)  (469 289)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 289)  (470 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (472 289)  (472 289)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.input_2_0
 (35 1)  (473 289)  (473 289)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.input_2_0
 (37 1)  (475 289)  (475 289)  LC_0 Logic Functioning bit
 (41 1)  (479 289)  (479 289)  LC_0 Logic Functioning bit
 (43 1)  (481 289)  (481 289)  LC_0 Logic Functioning bit
 (48 1)  (486 289)  (486 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 2)  (439 290)  (439 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (460 291)  (460 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (463 291)  (463 291)  routing T_9_18.sp4_r_v_b_30 <X> T_9_18.lc_trk_g0_6
 (14 4)  (452 292)  (452 292)  routing T_9_18.wire_logic_cluster/lc_0/out <X> T_9_18.lc_trk_g1_0
 (21 4)  (459 292)  (459 292)  routing T_9_18.wire_logic_cluster/lc_3/out <X> T_9_18.lc_trk_g1_3
 (22 4)  (460 292)  (460 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 292)  (463 292)  routing T_9_18.sp12_h_r_2 <X> T_9_18.lc_trk_g1_2
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (460 293)  (460 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (462 293)  (462 293)  routing T_9_18.sp12_h_r_2 <X> T_9_18.lc_trk_g1_2
 (25 5)  (463 293)  (463 293)  routing T_9_18.sp12_h_r_2 <X> T_9_18.lc_trk_g1_2
 (14 6)  (452 294)  (452 294)  routing T_9_18.sp4_v_t_1 <X> T_9_18.lc_trk_g1_4
 (27 6)  (465 294)  (465 294)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 294)  (469 294)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (473 294)  (473 294)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.input_2_3
 (36 6)  (474 294)  (474 294)  LC_3 Logic Functioning bit
 (45 6)  (483 294)  (483 294)  LC_3 Logic Functioning bit
 (46 6)  (484 294)  (484 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (452 295)  (452 295)  routing T_9_18.sp4_v_t_1 <X> T_9_18.lc_trk_g1_4
 (16 7)  (454 295)  (454 295)  routing T_9_18.sp4_v_t_1 <X> T_9_18.lc_trk_g1_4
 (17 7)  (455 295)  (455 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (464 295)  (464 295)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 295)  (465 295)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 295)  (466 295)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 295)  (467 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 295)  (468 295)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 295)  (469 295)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 295)  (470 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (472 295)  (472 295)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.input_2_3
 (36 7)  (474 295)  (474 295)  LC_3 Logic Functioning bit
 (37 7)  (475 295)  (475 295)  LC_3 Logic Functioning bit
 (38 7)  (476 295)  (476 295)  LC_3 Logic Functioning bit
 (41 7)  (479 295)  (479 295)  LC_3 Logic Functioning bit
 (43 7)  (481 295)  (481 295)  LC_3 Logic Functioning bit
 (26 8)  (464 296)  (464 296)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 296)  (465 296)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 296)  (466 296)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 296)  (468 296)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 296)  (471 296)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 296)  (472 296)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 296)  (473 296)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.input_2_4
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (41 8)  (479 296)  (479 296)  LC_4 Logic Functioning bit
 (43 8)  (481 296)  (481 296)  LC_4 Logic Functioning bit
 (45 8)  (483 296)  (483 296)  LC_4 Logic Functioning bit
 (26 9)  (464 297)  (464 297)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 297)  (469 297)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 297)  (470 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (471 297)  (471 297)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.input_2_4
 (37 9)  (475 297)  (475 297)  LC_4 Logic Functioning bit
 (41 9)  (479 297)  (479 297)  LC_4 Logic Functioning bit
 (43 9)  (481 297)  (481 297)  LC_4 Logic Functioning bit
 (51 9)  (489 297)  (489 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (453 298)  (453 298)  routing T_9_18.sp4_v_t_32 <X> T_9_18.lc_trk_g2_5
 (16 10)  (454 298)  (454 298)  routing T_9_18.sp4_v_t_32 <X> T_9_18.lc_trk_g2_5
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (463 298)  (463 298)  routing T_9_18.wire_logic_cluster/lc_6/out <X> T_9_18.lc_trk_g2_6
 (26 10)  (464 298)  (464 298)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 298)  (468 298)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 298)  (469 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 298)  (471 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (37 10)  (475 298)  (475 298)  LC_5 Logic Functioning bit
 (38 10)  (476 298)  (476 298)  LC_5 Logic Functioning bit
 (42 10)  (480 298)  (480 298)  LC_5 Logic Functioning bit
 (45 10)  (483 298)  (483 298)  LC_5 Logic Functioning bit
 (47 10)  (485 298)  (485 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (452 299)  (452 299)  routing T_9_18.sp4_h_l_17 <X> T_9_18.lc_trk_g2_4
 (15 11)  (453 299)  (453 299)  routing T_9_18.sp4_h_l_17 <X> T_9_18.lc_trk_g2_4
 (16 11)  (454 299)  (454 299)  routing T_9_18.sp4_h_l_17 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (460 299)  (460 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 299)  (468 299)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 299)  (470 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (472 299)  (472 299)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.input_2_5
 (35 11)  (473 299)  (473 299)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.input_2_5
 (36 11)  (474 299)  (474 299)  LC_5 Logic Functioning bit
 (37 11)  (475 299)  (475 299)  LC_5 Logic Functioning bit
 (42 11)  (480 299)  (480 299)  LC_5 Logic Functioning bit
 (43 11)  (481 299)  (481 299)  LC_5 Logic Functioning bit
 (25 12)  (463 300)  (463 300)  routing T_9_18.sp4_h_r_34 <X> T_9_18.lc_trk_g3_2
 (26 12)  (464 300)  (464 300)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 300)  (465 300)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 300)  (466 300)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 300)  (467 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 300)  (468 300)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 300)  (470 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 300)  (471 300)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 300)  (472 300)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 300)  (473 300)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_6
 (36 12)  (474 300)  (474 300)  LC_6 Logic Functioning bit
 (38 12)  (476 300)  (476 300)  LC_6 Logic Functioning bit
 (42 12)  (480 300)  (480 300)  LC_6 Logic Functioning bit
 (43 12)  (481 300)  (481 300)  LC_6 Logic Functioning bit
 (45 12)  (483 300)  (483 300)  LC_6 Logic Functioning bit
 (51 12)  (489 300)  (489 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (490 300)  (490 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (460 301)  (460 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (461 301)  (461 301)  routing T_9_18.sp4_h_r_34 <X> T_9_18.lc_trk_g3_2
 (24 13)  (462 301)  (462 301)  routing T_9_18.sp4_h_r_34 <X> T_9_18.lc_trk_g3_2
 (26 13)  (464 301)  (464 301)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 301)  (467 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 301)  (469 301)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 301)  (470 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (471 301)  (471 301)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_6
 (35 13)  (473 301)  (473 301)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_6
 (42 13)  (480 301)  (480 301)  LC_6 Logic Functioning bit
 (43 13)  (481 301)  (481 301)  LC_6 Logic Functioning bit
 (14 14)  (452 302)  (452 302)  routing T_9_18.wire_logic_cluster/lc_4/out <X> T_9_18.lc_trk_g3_4
 (17 15)  (455 303)  (455 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_10_18

 (10 0)  (502 288)  (502 288)  routing T_10_18.sp4_v_t_45 <X> T_10_18.sp4_h_r_1
 (12 0)  (504 288)  (504 288)  routing T_10_18.sp4_v_b_8 <X> T_10_18.sp4_h_r_2
 (17 0)  (509 288)  (509 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 288)  (510 288)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g0_1
 (11 1)  (503 289)  (503 289)  routing T_10_18.sp4_v_b_8 <X> T_10_18.sp4_h_r_2
 (13 1)  (505 289)  (505 289)  routing T_10_18.sp4_v_b_8 <X> T_10_18.sp4_h_r_2
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 290)  (506 290)  routing T_10_18.sp4_v_t_1 <X> T_10_18.lc_trk_g0_4
 (15 2)  (507 290)  (507 290)  routing T_10_18.lft_op_5 <X> T_10_18.lc_trk_g0_5
 (17 2)  (509 290)  (509 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 290)  (510 290)  routing T_10_18.lft_op_5 <X> T_10_18.lc_trk_g0_5
 (27 2)  (519 290)  (519 290)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 290)  (522 290)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 290)  (525 290)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 290)  (528 290)  LC_1 Logic Functioning bit
 (38 2)  (530 290)  (530 290)  LC_1 Logic Functioning bit
 (41 2)  (533 290)  (533 290)  LC_1 Logic Functioning bit
 (43 2)  (535 290)  (535 290)  LC_1 Logic Functioning bit
 (45 2)  (537 290)  (537 290)  LC_1 Logic Functioning bit
 (14 3)  (506 291)  (506 291)  routing T_10_18.sp4_v_t_1 <X> T_10_18.lc_trk_g0_4
 (16 3)  (508 291)  (508 291)  routing T_10_18.sp4_v_t_1 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 291)  (528 291)  LC_1 Logic Functioning bit
 (38 3)  (530 291)  (530 291)  LC_1 Logic Functioning bit
 (40 3)  (532 291)  (532 291)  LC_1 Logic Functioning bit
 (42 3)  (534 291)  (534 291)  LC_1 Logic Functioning bit
 (53 3)  (545 291)  (545 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (509 292)  (509 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (518 292)  (518 292)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 292)  (520 292)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 292)  (525 292)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 292)  (527 292)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.input_2_2
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (37 4)  (529 292)  (529 292)  LC_2 Logic Functioning bit
 (39 4)  (531 292)  (531 292)  LC_2 Logic Functioning bit
 (43 4)  (535 292)  (535 292)  LC_2 Logic Functioning bit
 (45 4)  (537 292)  (537 292)  LC_2 Logic Functioning bit
 (48 4)  (540 292)  (540 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (543 292)  (543 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (28 5)  (520 293)  (520 293)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 293)  (523 293)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 293)  (524 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (526 293)  (526 293)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.input_2_2
 (35 5)  (527 293)  (527 293)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.input_2_2
 (36 5)  (528 293)  (528 293)  LC_2 Logic Functioning bit
 (37 5)  (529 293)  (529 293)  LC_2 Logic Functioning bit
 (38 5)  (530 293)  (530 293)  LC_2 Logic Functioning bit
 (39 5)  (531 293)  (531 293)  LC_2 Logic Functioning bit
 (14 6)  (506 294)  (506 294)  routing T_10_18.wire_logic_cluster/lc_4/out <X> T_10_18.lc_trk_g1_4
 (15 6)  (507 294)  (507 294)  routing T_10_18.top_op_5 <X> T_10_18.lc_trk_g1_5
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (516 294)  (516 294)  routing T_10_18.bot_op_7 <X> T_10_18.lc_trk_g1_7
 (17 7)  (509 295)  (509 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (510 295)  (510 295)  routing T_10_18.top_op_5 <X> T_10_18.lc_trk_g1_5
 (14 8)  (506 296)  (506 296)  routing T_10_18.sp4_v_b_24 <X> T_10_18.lc_trk_g2_0
 (16 8)  (508 296)  (508 296)  routing T_10_18.sp4_v_t_12 <X> T_10_18.lc_trk_g2_1
 (17 8)  (509 296)  (509 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (510 296)  (510 296)  routing T_10_18.sp4_v_t_12 <X> T_10_18.lc_trk_g2_1
 (19 8)  (511 296)  (511 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 296)  (519 296)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 296)  (528 296)  LC_4 Logic Functioning bit
 (45 8)  (537 296)  (537 296)  LC_4 Logic Functioning bit
 (48 8)  (540 296)  (540 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (16 9)  (508 297)  (508 297)  routing T_10_18.sp4_v_b_24 <X> T_10_18.lc_trk_g2_0
 (17 9)  (509 297)  (509 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (26 9)  (518 297)  (518 297)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 297)  (519 297)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 297)  (520 297)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 297)  (524 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (525 297)  (525 297)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.input_2_4
 (34 9)  (526 297)  (526 297)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.input_2_4
 (36 9)  (528 297)  (528 297)  LC_4 Logic Functioning bit
 (37 9)  (529 297)  (529 297)  LC_4 Logic Functioning bit
 (38 9)  (530 297)  (530 297)  LC_4 Logic Functioning bit
 (41 9)  (533 297)  (533 297)  LC_4 Logic Functioning bit
 (43 9)  (535 297)  (535 297)  LC_4 Logic Functioning bit
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (515 298)  (515 298)  routing T_10_18.sp4_h_r_31 <X> T_10_18.lc_trk_g2_7
 (24 10)  (516 298)  (516 298)  routing T_10_18.sp4_h_r_31 <X> T_10_18.lc_trk_g2_7
 (14 11)  (506 299)  (506 299)  routing T_10_18.sp4_r_v_b_36 <X> T_10_18.lc_trk_g2_4
 (17 11)  (509 299)  (509 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (513 299)  (513 299)  routing T_10_18.sp4_h_r_31 <X> T_10_18.lc_trk_g2_7
 (15 12)  (507 300)  (507 300)  routing T_10_18.sp4_h_r_25 <X> T_10_18.lc_trk_g3_1
 (16 12)  (508 300)  (508 300)  routing T_10_18.sp4_h_r_25 <X> T_10_18.lc_trk_g3_1
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (19 12)  (511 300)  (511 300)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (25 12)  (517 300)  (517 300)  routing T_10_18.wire_logic_cluster/lc_2/out <X> T_10_18.lc_trk_g3_2
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 300)  (522 300)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 300)  (523 300)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 300)  (525 300)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (38 12)  (530 300)  (530 300)  LC_6 Logic Functioning bit
 (41 12)  (533 300)  (533 300)  LC_6 Logic Functioning bit
 (43 12)  (535 300)  (535 300)  LC_6 Logic Functioning bit
 (12 13)  (504 301)  (504 301)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_v_b_11
 (18 13)  (510 301)  (510 301)  routing T_10_18.sp4_h_r_25 <X> T_10_18.lc_trk_g3_1
 (22 13)  (514 301)  (514 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (519 301)  (519 301)  routing T_10_18.lc_trk_g1_1 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 301)  (523 301)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 301)  (529 301)  LC_6 Logic Functioning bit
 (39 13)  (531 301)  (531 301)  LC_6 Logic Functioning bit
 (41 13)  (533 301)  (533 301)  LC_6 Logic Functioning bit
 (43 13)  (535 301)  (535 301)  LC_6 Logic Functioning bit
 (12 14)  (504 302)  (504 302)  routing T_10_18.sp4_v_t_46 <X> T_10_18.sp4_h_l_46
 (15 14)  (507 302)  (507 302)  routing T_10_18.sp4_h_l_24 <X> T_10_18.lc_trk_g3_5
 (16 14)  (508 302)  (508 302)  routing T_10_18.sp4_h_l_24 <X> T_10_18.lc_trk_g3_5
 (17 14)  (509 302)  (509 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 302)  (510 302)  routing T_10_18.sp4_h_l_24 <X> T_10_18.lc_trk_g3_5
 (21 14)  (513 302)  (513 302)  routing T_10_18.sp4_h_l_34 <X> T_10_18.lc_trk_g3_7
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (515 302)  (515 302)  routing T_10_18.sp4_h_l_34 <X> T_10_18.lc_trk_g3_7
 (24 14)  (516 302)  (516 302)  routing T_10_18.sp4_h_l_34 <X> T_10_18.lc_trk_g3_7
 (27 14)  (519 302)  (519 302)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 302)  (520 302)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 302)  (522 302)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (42 14)  (534 302)  (534 302)  LC_7 Logic Functioning bit
 (48 14)  (540 302)  (540 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (542 302)  (542 302)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (503 303)  (503 303)  routing T_10_18.sp4_v_t_46 <X> T_10_18.sp4_h_l_46
 (21 15)  (513 303)  (513 303)  routing T_10_18.sp4_h_l_34 <X> T_10_18.lc_trk_g3_7
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (38 15)  (530 303)  (530 303)  LC_7 Logic Functioning bit
 (42 15)  (534 303)  (534 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (572 288)  (572 288)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 288)  (576 288)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (37 0)  (583 288)  (583 288)  LC_0 Logic Functioning bit
 (39 0)  (585 288)  (585 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (46 0)  (592 288)  (592 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (573 289)  (573 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 289)  (574 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (579 289)  (579 289)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.input_2_0
 (35 1)  (581 289)  (581 289)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.input_2_0
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (37 1)  (583 289)  (583 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (39 1)  (585 289)  (585 289)  LC_0 Logic Functioning bit
 (48 1)  (594 289)  (594 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (551 290)  (551 290)  routing T_11_18.sp4_h_r_9 <X> T_11_18.sp4_h_l_37
 (14 2)  (560 290)  (560 290)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g0_4
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 290)  (574 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 290)  (581 290)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.input_2_1
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (41 2)  (587 290)  (587 290)  LC_1 Logic Functioning bit
 (43 2)  (589 290)  (589 290)  LC_1 Logic Functioning bit
 (45 2)  (591 290)  (591 290)  LC_1 Logic Functioning bit
 (4 3)  (550 291)  (550 291)  routing T_11_18.sp4_h_r_9 <X> T_11_18.sp4_h_l_37
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (571 291)  (571 291)  routing T_11_18.sp4_r_v_b_30 <X> T_11_18.lc_trk_g0_6
 (26 3)  (572 291)  (572 291)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 291)  (577 291)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 291)  (578 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (579 291)  (579 291)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.input_2_1
 (37 3)  (583 291)  (583 291)  LC_1 Logic Functioning bit
 (51 3)  (597 291)  (597 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (560 292)  (560 292)  routing T_11_18.sp4_v_b_0 <X> T_11_18.lc_trk_g1_0
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (569 292)  (569 292)  routing T_11_18.sp4_v_b_19 <X> T_11_18.lc_trk_g1_3
 (24 4)  (570 292)  (570 292)  routing T_11_18.sp4_v_b_19 <X> T_11_18.lc_trk_g1_3
 (26 4)  (572 292)  (572 292)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 292)  (573 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 292)  (574 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 292)  (576 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 292)  (577 292)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (8 5)  (554 293)  (554 293)  routing T_11_18.sp4_h_l_47 <X> T_11_18.sp4_v_b_4
 (9 5)  (555 293)  (555 293)  routing T_11_18.sp4_h_l_47 <X> T_11_18.sp4_v_b_4
 (10 5)  (556 293)  (556 293)  routing T_11_18.sp4_h_l_47 <X> T_11_18.sp4_v_b_4
 (16 5)  (562 293)  (562 293)  routing T_11_18.sp4_v_b_0 <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (572 293)  (572 293)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 293)  (576 293)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 293)  (582 293)  LC_2 Logic Functioning bit
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (38 5)  (584 293)  (584 293)  LC_2 Logic Functioning bit
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (40 5)  (586 293)  (586 293)  LC_2 Logic Functioning bit
 (42 5)  (588 293)  (588 293)  LC_2 Logic Functioning bit
 (53 5)  (599 293)  (599 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (28 6)  (574 294)  (574 294)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 294)  (580 294)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (41 6)  (587 294)  (587 294)  LC_3 Logic Functioning bit
 (43 6)  (589 294)  (589 294)  LC_3 Logic Functioning bit
 (45 6)  (591 294)  (591 294)  LC_3 Logic Functioning bit
 (46 6)  (592 294)  (592 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (560 295)  (560 295)  routing T_11_18.sp4_h_r_4 <X> T_11_18.lc_trk_g1_4
 (15 7)  (561 295)  (561 295)  routing T_11_18.sp4_h_r_4 <X> T_11_18.lc_trk_g1_4
 (16 7)  (562 295)  (562 295)  routing T_11_18.sp4_h_r_4 <X> T_11_18.lc_trk_g1_4
 (17 7)  (563 295)  (563 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (564 295)  (564 295)  routing T_11_18.sp4_r_v_b_29 <X> T_11_18.lc_trk_g1_5
 (22 7)  (568 295)  (568 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 295)  (570 295)  routing T_11_18.bot_op_6 <X> T_11_18.lc_trk_g1_6
 (26 7)  (572 295)  (572 295)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (8 8)  (554 296)  (554 296)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_h_r_7
 (14 8)  (560 296)  (560 296)  routing T_11_18.sp4_v_b_24 <X> T_11_18.lc_trk_g2_0
 (16 8)  (562 296)  (562 296)  routing T_11_18.sp4_v_b_33 <X> T_11_18.lc_trk_g2_1
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 296)  (564 296)  routing T_11_18.sp4_v_b_33 <X> T_11_18.lc_trk_g2_1
 (22 8)  (568 296)  (568 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (569 296)  (569 296)  routing T_11_18.sp12_v_b_19 <X> T_11_18.lc_trk_g2_3
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 296)  (573 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 296)  (574 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 296)  (576 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (581 296)  (581 296)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.input_2_4
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (16 9)  (562 297)  (562 297)  routing T_11_18.sp4_v_b_24 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (564 297)  (564 297)  routing T_11_18.sp4_v_b_33 <X> T_11_18.lc_trk_g2_1
 (21 9)  (567 297)  (567 297)  routing T_11_18.sp12_v_b_19 <X> T_11_18.lc_trk_g2_3
 (22 9)  (568 297)  (568 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 297)  (577 297)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 297)  (578 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (580 297)  (580 297)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.input_2_4
 (36 9)  (582 297)  (582 297)  LC_4 Logic Functioning bit
 (37 9)  (583 297)  (583 297)  LC_4 Logic Functioning bit
 (39 9)  (585 297)  (585 297)  LC_4 Logic Functioning bit
 (46 9)  (592 297)  (592 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (573 298)  (573 298)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 298)  (577 298)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 298)  (579 298)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 298)  (580 298)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 298)  (582 298)  LC_5 Logic Functioning bit
 (38 10)  (584 298)  (584 298)  LC_5 Logic Functioning bit
 (41 10)  (587 298)  (587 298)  LC_5 Logic Functioning bit
 (43 10)  (589 298)  (589 298)  LC_5 Logic Functioning bit
 (51 10)  (597 298)  (597 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 299)  (571 299)  routing T_11_18.sp4_r_v_b_38 <X> T_11_18.lc_trk_g2_6
 (27 11)  (573 299)  (573 299)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 299)  (576 299)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 299)  (577 299)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (583 299)  (583 299)  LC_5 Logic Functioning bit
 (39 11)  (585 299)  (585 299)  LC_5 Logic Functioning bit
 (41 11)  (587 299)  (587 299)  LC_5 Logic Functioning bit
 (43 11)  (589 299)  (589 299)  LC_5 Logic Functioning bit
 (6 12)  (552 300)  (552 300)  routing T_11_18.sp4_h_r_4 <X> T_11_18.sp4_v_b_9
 (8 12)  (554 300)  (554 300)  routing T_11_18.sp4_h_l_47 <X> T_11_18.sp4_h_r_10
 (14 12)  (560 300)  (560 300)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g3_0
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g3_1
 (21 12)  (567 300)  (567 300)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g3_3
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (572 300)  (572 300)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 300)  (573 300)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 300)  (574 300)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 300)  (577 300)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 300)  (582 300)  LC_6 Logic Functioning bit
 (38 12)  (584 300)  (584 300)  LC_6 Logic Functioning bit
 (41 12)  (587 300)  (587 300)  LC_6 Logic Functioning bit
 (43 12)  (589 300)  (589 300)  LC_6 Logic Functioning bit
 (47 12)  (593 300)  (593 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (3 13)  (549 301)  (549 301)  routing T_11_18.sp12_h_l_22 <X> T_11_18.sp12_h_r_1
 (10 13)  (556 301)  (556 301)  routing T_11_18.sp4_h_r_5 <X> T_11_18.sp4_v_b_10
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (569 301)  (569 301)  routing T_11_18.sp4_h_l_15 <X> T_11_18.lc_trk_g3_2
 (24 13)  (570 301)  (570 301)  routing T_11_18.sp4_h_l_15 <X> T_11_18.lc_trk_g3_2
 (25 13)  (571 301)  (571 301)  routing T_11_18.sp4_h_l_15 <X> T_11_18.lc_trk_g3_2
 (26 13)  (572 301)  (572 301)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 301)  (574 301)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 301)  (576 301)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (37 13)  (583 301)  (583 301)  LC_6 Logic Functioning bit
 (39 13)  (585 301)  (585 301)  LC_6 Logic Functioning bit
 (41 13)  (587 301)  (587 301)  LC_6 Logic Functioning bit
 (43 13)  (589 301)  (589 301)  LC_6 Logic Functioning bit
 (15 14)  (561 302)  (561 302)  routing T_11_18.sp4_v_t_32 <X> T_11_18.lc_trk_g3_5
 (16 14)  (562 302)  (562 302)  routing T_11_18.sp4_v_t_32 <X> T_11_18.lc_trk_g3_5
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (567 302)  (567 302)  routing T_11_18.sp4_h_l_34 <X> T_11_18.lc_trk_g3_7
 (22 14)  (568 302)  (568 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (569 302)  (569 302)  routing T_11_18.sp4_h_l_34 <X> T_11_18.lc_trk_g3_7
 (24 14)  (570 302)  (570 302)  routing T_11_18.sp4_h_l_34 <X> T_11_18.lc_trk_g3_7
 (25 14)  (571 302)  (571 302)  routing T_11_18.sp4_v_b_38 <X> T_11_18.lc_trk_g3_6
 (27 14)  (573 302)  (573 302)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 302)  (574 302)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 302)  (577 302)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 302)  (579 302)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 302)  (580 302)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 302)  (582 302)  LC_7 Logic Functioning bit
 (38 14)  (584 302)  (584 302)  LC_7 Logic Functioning bit
 (41 14)  (587 302)  (587 302)  LC_7 Logic Functioning bit
 (43 14)  (589 302)  (589 302)  LC_7 Logic Functioning bit
 (14 15)  (560 303)  (560 303)  routing T_11_18.sp12_v_b_20 <X> T_11_18.lc_trk_g3_4
 (16 15)  (562 303)  (562 303)  routing T_11_18.sp12_v_b_20 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (567 303)  (567 303)  routing T_11_18.sp4_h_l_34 <X> T_11_18.lc_trk_g3_7
 (22 15)  (568 303)  (568 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 303)  (569 303)  routing T_11_18.sp4_v_b_38 <X> T_11_18.lc_trk_g3_6
 (25 15)  (571 303)  (571 303)  routing T_11_18.sp4_v_b_38 <X> T_11_18.lc_trk_g3_6
 (28 15)  (574 303)  (574 303)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 303)  (576 303)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 303)  (577 303)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 303)  (583 303)  LC_7 Logic Functioning bit
 (39 15)  (585 303)  (585 303)  LC_7 Logic Functioning bit
 (41 15)  (587 303)  (587 303)  LC_7 Logic Functioning bit
 (43 15)  (589 303)  (589 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (15 0)  (615 288)  (615 288)  routing T_12_18.top_op_1 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (18 1)  (618 289)  (618 289)  routing T_12_18.top_op_1 <X> T_12_18.lc_trk_g0_1
 (21 1)  (621 289)  (621 289)  routing T_12_18.sp4_r_v_b_32 <X> T_12_18.lc_trk_g0_3
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (623 289)  (623 289)  routing T_12_18.sp12_h_r_10 <X> T_12_18.lc_trk_g0_2
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (40 1)  (640 289)  (640 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (4 2)  (604 290)  (604 290)  routing T_12_18.sp4_h_r_6 <X> T_12_18.sp4_v_t_37
 (6 2)  (606 290)  (606 290)  routing T_12_18.sp4_h_r_6 <X> T_12_18.sp4_v_t_37
 (8 2)  (608 290)  (608 290)  routing T_12_18.sp4_h_r_5 <X> T_12_18.sp4_h_l_36
 (10 2)  (610 290)  (610 290)  routing T_12_18.sp4_h_r_5 <X> T_12_18.sp4_h_l_36
 (14 2)  (614 290)  (614 290)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g0_4
 (15 2)  (615 290)  (615 290)  routing T_12_18.sp4_h_r_13 <X> T_12_18.lc_trk_g0_5
 (16 2)  (616 290)  (616 290)  routing T_12_18.sp4_h_r_13 <X> T_12_18.lc_trk_g0_5
 (17 2)  (617 290)  (617 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (618 290)  (618 290)  routing T_12_18.sp4_h_r_13 <X> T_12_18.lc_trk_g0_5
 (21 2)  (621 290)  (621 290)  routing T_12_18.bnr_op_7 <X> T_12_18.lc_trk_g0_7
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (41 2)  (641 290)  (641 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (50 2)  (650 290)  (650 290)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (605 291)  (605 291)  routing T_12_18.sp4_h_r_6 <X> T_12_18.sp4_v_t_37
 (14 3)  (614 291)  (614 291)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g0_4
 (15 3)  (615 291)  (615 291)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g0_4
 (16 3)  (616 291)  (616 291)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (621 291)  (621 291)  routing T_12_18.bnr_op_7 <X> T_12_18.lc_trk_g0_7
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 291)  (630 291)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (15 4)  (615 292)  (615 292)  routing T_12_18.sp4_h_l_4 <X> T_12_18.lc_trk_g1_1
 (16 4)  (616 292)  (616 292)  routing T_12_18.sp4_h_l_4 <X> T_12_18.lc_trk_g1_1
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.sp4_h_l_4 <X> T_12_18.lc_trk_g1_1
 (25 4)  (625 292)  (625 292)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g1_2
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (37 4)  (637 292)  (637 292)  LC_2 Logic Functioning bit
 (41 4)  (641 292)  (641 292)  LC_2 Logic Functioning bit
 (43 4)  (643 292)  (643 292)  LC_2 Logic Functioning bit
 (50 4)  (650 292)  (650 292)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (618 293)  (618 293)  routing T_12_18.sp4_h_l_4 <X> T_12_18.lc_trk_g1_1
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 293)  (623 293)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g1_2
 (24 5)  (624 293)  (624 293)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g1_2
 (25 5)  (625 293)  (625 293)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g1_2
 (36 5)  (636 293)  (636 293)  LC_2 Logic Functioning bit
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (623 294)  (623 294)  routing T_12_18.sp4_h_r_7 <X> T_12_18.lc_trk_g1_7
 (24 6)  (624 294)  (624 294)  routing T_12_18.sp4_h_r_7 <X> T_12_18.lc_trk_g1_7
 (25 6)  (625 294)  (625 294)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g1_6
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 294)  (633 294)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (10 7)  (610 295)  (610 295)  routing T_12_18.sp4_h_l_46 <X> T_12_18.sp4_v_t_41
 (21 7)  (621 295)  (621 295)  routing T_12_18.sp4_h_r_7 <X> T_12_18.lc_trk_g1_7
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (623 295)  (623 295)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g1_6
 (25 7)  (625 295)  (625 295)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g1_6
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (39 7)  (639 295)  (639 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (16 8)  (616 296)  (616 296)  routing T_12_18.sp12_v_t_6 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (28 8)  (628 296)  (628 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 296)  (630 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (41 8)  (641 296)  (641 296)  LC_4 Logic Functioning bit
 (42 8)  (642 296)  (642 296)  LC_4 Logic Functioning bit
 (43 8)  (643 296)  (643 296)  LC_4 Logic Functioning bit
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (53 9)  (653 297)  (653 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (604 298)  (604 298)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_v_t_43
 (6 10)  (606 298)  (606 298)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_v_t_43
 (8 10)  (608 298)  (608 298)  routing T_12_18.sp4_h_r_7 <X> T_12_18.sp4_h_l_42
 (14 10)  (614 298)  (614 298)  routing T_12_18.sp4_h_r_44 <X> T_12_18.lc_trk_g2_4
 (16 10)  (616 298)  (616 298)  routing T_12_18.sp4_v_b_37 <X> T_12_18.lc_trk_g2_5
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (618 298)  (618 298)  routing T_12_18.sp4_v_b_37 <X> T_12_18.lc_trk_g2_5
 (26 10)  (626 298)  (626 298)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 298)  (635 298)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.input_2_5
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (41 10)  (641 298)  (641 298)  LC_5 Logic Functioning bit
 (43 10)  (643 298)  (643 298)  LC_5 Logic Functioning bit
 (5 11)  (605 299)  (605 299)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_v_t_43
 (14 11)  (614 299)  (614 299)  routing T_12_18.sp4_h_r_44 <X> T_12_18.lc_trk_g2_4
 (15 11)  (615 299)  (615 299)  routing T_12_18.sp4_h_r_44 <X> T_12_18.lc_trk_g2_4
 (16 11)  (616 299)  (616 299)  routing T_12_18.sp4_h_r_44 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (618 299)  (618 299)  routing T_12_18.sp4_v_b_37 <X> T_12_18.lc_trk_g2_5
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 299)  (630 299)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 299)  (632 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (635 299)  (635 299)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.input_2_5
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (39 11)  (639 299)  (639 299)  LC_5 Logic Functioning bit
 (15 12)  (615 300)  (615 300)  routing T_12_18.rgt_op_1 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.rgt_op_1 <X> T_12_18.lc_trk_g3_1
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 300)  (623 300)  routing T_12_18.sp4_v_t_30 <X> T_12_18.lc_trk_g3_3
 (24 12)  (624 300)  (624 300)  routing T_12_18.sp4_v_t_30 <X> T_12_18.lc_trk_g3_3
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (41 12)  (641 300)  (641 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (47 12)  (647 300)  (647 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (10 13)  (610 301)  (610 301)  routing T_12_18.sp4_h_r_5 <X> T_12_18.sp4_v_b_10
 (26 13)  (626 301)  (626 301)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 301)  (627 301)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (634 301)  (634 301)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.input_2_6
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (42 13)  (642 301)  (642 301)  LC_6 Logic Functioning bit
 (9 14)  (609 302)  (609 302)  routing T_12_18.sp4_h_r_7 <X> T_12_18.sp4_h_l_47
 (10 14)  (610 302)  (610 302)  routing T_12_18.sp4_h_r_7 <X> T_12_18.sp4_h_l_47
 (13 14)  (613 302)  (613 302)  routing T_12_18.sp4_v_b_11 <X> T_12_18.sp4_v_t_46
 (15 14)  (615 302)  (615 302)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 302)  (618 302)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g3_5
 (21 14)  (621 302)  (621 302)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g3_7
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 302)  (627 302)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 302)  (637 302)  LC_7 Logic Functioning bit
 (39 14)  (639 302)  (639 302)  LC_7 Logic Functioning bit
 (14 15)  (614 303)  (614 303)  routing T_12_18.tnl_op_4 <X> T_12_18.lc_trk_g3_4
 (15 15)  (615 303)  (615 303)  routing T_12_18.tnl_op_4 <X> T_12_18.lc_trk_g3_4
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (37 15)  (637 303)  (637 303)  LC_7 Logic Functioning bit
 (39 15)  (639 303)  (639 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (14 0)  (668 288)  (668 288)  routing T_13_18.sp12_h_r_0 <X> T_13_18.lc_trk_g0_0
 (15 0)  (669 288)  (669 288)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (677 288)  (677 288)  routing T_13_18.sp12_h_l_16 <X> T_13_18.lc_trk_g0_3
 (26 0)  (680 288)  (680 288)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (45 0)  (699 288)  (699 288)  LC_0 Logic Functioning bit
 (46 0)  (700 288)  (700 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (668 289)  (668 289)  routing T_13_18.sp12_h_r_0 <X> T_13_18.lc_trk_g0_0
 (15 1)  (669 289)  (669 289)  routing T_13_18.sp12_h_r_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (18 1)  (672 289)  (672 289)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g0_1
 (21 1)  (675 289)  (675 289)  routing T_13_18.sp12_h_l_16 <X> T_13_18.lc_trk_g0_3
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 289)  (677 289)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g0_2
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 289)  (688 289)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.input_2_0
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 290)  (669 290)  routing T_13_18.sp4_h_r_13 <X> T_13_18.lc_trk_g0_5
 (16 2)  (670 290)  (670 290)  routing T_13_18.sp4_h_r_13 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 290)  (672 290)  routing T_13_18.sp4_h_r_13 <X> T_13_18.lc_trk_g0_5
 (21 2)  (675 290)  (675 290)  routing T_13_18.bnr_op_7 <X> T_13_18.lc_trk_g0_7
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (14 3)  (668 291)  (668 291)  routing T_13_18.sp4_r_v_b_28 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (675 291)  (675 291)  routing T_13_18.bnr_op_7 <X> T_13_18.lc_trk_g0_7
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (689 291)  (689 291)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.input_2_1
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (14 4)  (668 292)  (668 292)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g1_0
 (15 4)  (669 292)  (669 292)  routing T_13_18.sp4_h_r_9 <X> T_13_18.lc_trk_g1_1
 (16 4)  (670 292)  (670 292)  routing T_13_18.sp4_h_r_9 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (672 292)  (672 292)  routing T_13_18.sp4_h_r_9 <X> T_13_18.lc_trk_g1_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (679 293)  (679 293)  routing T_13_18.sp4_r_v_b_26 <X> T_13_18.lc_trk_g1_2
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (39 5)  (693 293)  (693 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (11 6)  (665 294)  (665 294)  routing T_13_18.sp4_h_l_37 <X> T_13_18.sp4_v_t_40
 (16 6)  (670 294)  (670 294)  routing T_13_18.sp12_h_r_13 <X> T_13_18.lc_trk_g1_5
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (50 6)  (704 294)  (704 294)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (706 294)  (706 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (14 8)  (668 296)  (668 296)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g2_0
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (675 296)  (675 296)  routing T_13_18.sp4_v_t_14 <X> T_13_18.lc_trk_g2_3
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 296)  (677 296)  routing T_13_18.sp4_v_t_14 <X> T_13_18.lc_trk_g2_3
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (15 9)  (669 297)  (669 297)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g2_0
 (16 9)  (670 297)  (670 297)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (672 297)  (672 297)  routing T_13_18.sp4_r_v_b_33 <X> T_13_18.lc_trk_g2_1
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (4 10)  (658 298)  (658 298)  routing T_13_18.sp4_h_r_0 <X> T_13_18.sp4_v_t_43
 (6 10)  (660 298)  (660 298)  routing T_13_18.sp4_h_r_0 <X> T_13_18.sp4_v_t_43
 (11 10)  (665 298)  (665 298)  routing T_13_18.sp4_h_r_2 <X> T_13_18.sp4_v_t_45
 (12 10)  (666 298)  (666 298)  routing T_13_18.sp4_h_r_5 <X> T_13_18.sp4_h_l_45
 (13 10)  (667 298)  (667 298)  routing T_13_18.sp4_h_r_2 <X> T_13_18.sp4_v_t_45
 (14 10)  (668 298)  (668 298)  routing T_13_18.sp4_h_r_36 <X> T_13_18.lc_trk_g2_4
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (50 10)  (704 298)  (704 298)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (659 299)  (659 299)  routing T_13_18.sp4_h_r_0 <X> T_13_18.sp4_v_t_43
 (8 11)  (662 299)  (662 299)  routing T_13_18.sp4_h_r_1 <X> T_13_18.sp4_v_t_42
 (9 11)  (663 299)  (663 299)  routing T_13_18.sp4_h_r_1 <X> T_13_18.sp4_v_t_42
 (10 11)  (664 299)  (664 299)  routing T_13_18.sp4_h_r_1 <X> T_13_18.sp4_v_t_42
 (12 11)  (666 299)  (666 299)  routing T_13_18.sp4_h_r_2 <X> T_13_18.sp4_v_t_45
 (13 11)  (667 299)  (667 299)  routing T_13_18.sp4_h_r_5 <X> T_13_18.sp4_h_l_45
 (15 11)  (669 299)  (669 299)  routing T_13_18.sp4_h_r_36 <X> T_13_18.lc_trk_g2_4
 (16 11)  (670 299)  (670 299)  routing T_13_18.sp4_h_r_36 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (3 12)  (657 300)  (657 300)  routing T_13_18.sp12_v_t_22 <X> T_13_18.sp12_h_r_1
 (15 12)  (669 300)  (669 300)  routing T_13_18.sp4_h_r_33 <X> T_13_18.lc_trk_g3_1
 (16 12)  (670 300)  (670 300)  routing T_13_18.sp4_h_r_33 <X> T_13_18.lc_trk_g3_1
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.sp4_h_r_33 <X> T_13_18.lc_trk_g3_1
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 300)  (677 300)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g3_3
 (25 12)  (679 300)  (679 300)  routing T_13_18.sp4_h_r_34 <X> T_13_18.lc_trk_g3_2
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (47 12)  (701 300)  (701 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (4 13)  (658 301)  (658 301)  routing T_13_18.sp4_h_l_36 <X> T_13_18.sp4_h_r_9
 (6 13)  (660 301)  (660 301)  routing T_13_18.sp4_h_l_36 <X> T_13_18.sp4_h_r_9
 (21 13)  (675 301)  (675 301)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g3_3
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (677 301)  (677 301)  routing T_13_18.sp4_h_r_34 <X> T_13_18.lc_trk_g3_2
 (24 13)  (678 301)  (678 301)  routing T_13_18.sp4_h_r_34 <X> T_13_18.lc_trk_g3_2
 (26 13)  (680 301)  (680 301)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 301)  (682 301)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (5 14)  (659 302)  (659 302)  routing T_13_18.sp4_h_r_6 <X> T_13_18.sp4_h_l_44
 (4 15)  (658 303)  (658 303)  routing T_13_18.sp4_h_r_6 <X> T_13_18.sp4_h_l_44
 (14 15)  (668 303)  (668 303)  routing T_13_18.sp4_h_l_17 <X> T_13_18.lc_trk_g3_4
 (15 15)  (669 303)  (669 303)  routing T_13_18.sp4_h_l_17 <X> T_13_18.lc_trk_g3_4
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_h_l_17 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_14_18

 (14 0)  (722 288)  (722 288)  routing T_14_18.sp4_h_r_8 <X> T_14_18.lc_trk_g0_0
 (26 0)  (734 288)  (734 288)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 288)  (736 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (39 0)  (747 288)  (747 288)  LC_0 Logic Functioning bit
 (41 0)  (749 288)  (749 288)  LC_0 Logic Functioning bit
 (43 0)  (751 288)  (751 288)  LC_0 Logic Functioning bit
 (45 0)  (753 288)  (753 288)  LC_0 Logic Functioning bit
 (48 0)  (756 288)  (756 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (3 1)  (711 289)  (711 289)  routing T_14_18.sp12_h_l_23 <X> T_14_18.sp12_v_b_0
 (9 1)  (717 289)  (717 289)  routing T_14_18.sp4_v_t_40 <X> T_14_18.sp4_v_b_1
 (10 1)  (718 289)  (718 289)  routing T_14_18.sp4_v_t_40 <X> T_14_18.sp4_v_b_1
 (15 1)  (723 289)  (723 289)  routing T_14_18.sp4_h_r_8 <X> T_14_18.lc_trk_g0_0
 (16 1)  (724 289)  (724 289)  routing T_14_18.sp4_h_r_8 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (39 1)  (747 289)  (747 289)  LC_0 Logic Functioning bit
 (44 1)  (752 289)  (752 289)  LC_0 Logic Functioning bit
 (45 1)  (753 289)  (753 289)  LC_0 Logic Functioning bit
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (722 290)  (722 290)  routing T_14_18.sp4_v_b_4 <X> T_14_18.lc_trk_g0_4
 (15 2)  (723 290)  (723 290)  routing T_14_18.bot_op_5 <X> T_14_18.lc_trk_g0_5
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (734 290)  (734 290)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (43 2)  (751 290)  (751 290)  LC_1 Logic Functioning bit
 (2 3)  (710 291)  (710 291)  routing T_14_18.lc_trk_g0_0 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (9 3)  (717 291)  (717 291)  routing T_14_18.sp4_v_b_1 <X> T_14_18.sp4_v_t_36
 (16 3)  (724 291)  (724 291)  routing T_14_18.sp4_v_b_4 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (734 291)  (734 291)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (5 4)  (713 292)  (713 292)  routing T_14_18.sp4_v_b_9 <X> T_14_18.sp4_h_r_3
 (12 4)  (720 292)  (720 292)  routing T_14_18.sp4_h_l_39 <X> T_14_18.sp4_h_r_5
 (25 4)  (733 292)  (733 292)  routing T_14_18.bnr_op_2 <X> T_14_18.lc_trk_g1_2
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (47 4)  (755 292)  (755 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (4 5)  (712 293)  (712 293)  routing T_14_18.sp4_v_b_9 <X> T_14_18.sp4_h_r_3
 (6 5)  (714 293)  (714 293)  routing T_14_18.sp4_v_b_9 <X> T_14_18.sp4_h_r_3
 (13 5)  (721 293)  (721 293)  routing T_14_18.sp4_h_l_39 <X> T_14_18.sp4_h_r_5
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (733 293)  (733 293)  routing T_14_18.bnr_op_2 <X> T_14_18.lc_trk_g1_2
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (15 6)  (723 294)  (723 294)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g1_5
 (16 6)  (724 294)  (724 294)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (726 294)  (726 294)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g1_5
 (25 6)  (733 294)  (733 294)  routing T_14_18.bnr_op_6 <X> T_14_18.lc_trk_g1_6
 (18 7)  (726 295)  (726 295)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g1_5
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 295)  (733 295)  routing T_14_18.bnr_op_6 <X> T_14_18.lc_trk_g1_6
 (15 8)  (723 296)  (723 296)  routing T_14_18.tnr_op_1 <X> T_14_18.lc_trk_g2_1
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (41 8)  (749 296)  (749 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (731 297)  (731 297)  routing T_14_18.sp4_v_b_42 <X> T_14_18.lc_trk_g2_2
 (24 9)  (732 297)  (732 297)  routing T_14_18.sp4_v_b_42 <X> T_14_18.lc_trk_g2_2
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (47 9)  (755 297)  (755 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (4 10)  (712 298)  (712 298)  routing T_14_18.sp4_h_r_6 <X> T_14_18.sp4_v_t_43
 (15 10)  (723 298)  (723 298)  routing T_14_18.tnr_op_5 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (5 11)  (713 299)  (713 299)  routing T_14_18.sp4_h_r_6 <X> T_14_18.sp4_v_t_43
 (12 12)  (720 300)  (720 300)  routing T_14_18.sp4_v_b_11 <X> T_14_18.sp4_h_r_11
 (15 12)  (723 300)  (723 300)  routing T_14_18.tnr_op_1 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (51 12)  (759 300)  (759 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (719 301)  (719 301)  routing T_14_18.sp4_v_b_11 <X> T_14_18.sp4_h_r_11
 (15 13)  (723 301)  (723 301)  routing T_14_18.sp4_v_t_29 <X> T_14_18.lc_trk_g3_0
 (16 13)  (724 301)  (724 301)  routing T_14_18.sp4_v_t_29 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (733 302)  (733 302)  routing T_14_18.sp4_v_b_38 <X> T_14_18.lc_trk_g3_6
 (1 15)  (709 303)  (709 303)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (10 15)  (718 303)  (718 303)  routing T_14_18.sp4_h_l_40 <X> T_14_18.sp4_v_t_47
 (14 15)  (722 303)  (722 303)  routing T_14_18.sp4_r_v_b_44 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (731 303)  (731 303)  routing T_14_18.sp4_v_b_38 <X> T_14_18.lc_trk_g3_6
 (25 15)  (733 303)  (733 303)  routing T_14_18.sp4_v_b_38 <X> T_14_18.lc_trk_g3_6


LogicTile_15_18

 (15 0)  (777 288)  (777 288)  routing T_15_18.sp4_h_l_4 <X> T_15_18.lc_trk_g0_1
 (16 0)  (778 288)  (778 288)  routing T_15_18.sp4_h_l_4 <X> T_15_18.lc_trk_g0_1
 (17 0)  (779 288)  (779 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (780 288)  (780 288)  routing T_15_18.sp4_h_l_4 <X> T_15_18.lc_trk_g0_1
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 288)  (793 288)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 288)  (796 288)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 288)  (797 288)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.input_2_0
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (8 1)  (770 289)  (770 289)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_v_b_1
 (18 1)  (780 289)  (780 289)  routing T_15_18.sp4_h_l_4 <X> T_15_18.lc_trk_g0_1
 (26 1)  (788 289)  (788 289)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 289)  (790 289)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (796 289)  (796 289)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.input_2_0
 (35 1)  (797 289)  (797 289)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.input_2_0
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (38 1)  (800 289)  (800 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (48 1)  (810 289)  (810 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (766 290)  (766 290)  routing T_15_18.sp4_h_r_0 <X> T_15_18.sp4_v_t_37
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 290)  (797 290)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.input_2_1
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (5 3)  (767 291)  (767 291)  routing T_15_18.sp4_h_r_0 <X> T_15_18.sp4_v_t_37
 (6 3)  (768 291)  (768 291)  routing T_15_18.sp4_h_r_0 <X> T_15_18.sp4_h_l_37
 (8 3)  (770 291)  (770 291)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_v_t_36
 (9 3)  (771 291)  (771 291)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_v_t_36
 (14 3)  (776 291)  (776 291)  routing T_15_18.sp4_r_v_b_28 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 291)  (786 291)  routing T_15_18.bot_op_6 <X> T_15_18.lc_trk_g0_6
 (27 3)  (789 291)  (789 291)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (795 291)  (795 291)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.input_2_1
 (35 3)  (797 291)  (797 291)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.input_2_1
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (48 3)  (810 291)  (810 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (773 292)  (773 292)  routing T_15_18.sp4_h_r_0 <X> T_15_18.sp4_v_b_5
 (15 4)  (777 292)  (777 292)  routing T_15_18.lft_op_1 <X> T_15_18.lc_trk_g1_1
 (17 4)  (779 292)  (779 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 292)  (780 292)  routing T_15_18.lft_op_1 <X> T_15_18.lc_trk_g1_1
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 292)  (789 292)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (14 5)  (776 293)  (776 293)  routing T_15_18.sp4_r_v_b_24 <X> T_15_18.lc_trk_g1_0
 (17 5)  (779 293)  (779 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (5 6)  (767 294)  (767 294)  routing T_15_18.sp4_v_b_3 <X> T_15_18.sp4_h_l_38
 (9 6)  (771 294)  (771 294)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_h_l_41
 (10 6)  (772 294)  (772 294)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_h_l_41
 (15 6)  (777 294)  (777 294)  routing T_15_18.bot_op_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (783 294)  (783 294)  routing T_15_18.sp4_h_l_2 <X> T_15_18.lc_trk_g1_7
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (785 294)  (785 294)  routing T_15_18.sp4_h_l_2 <X> T_15_18.lc_trk_g1_7
 (24 6)  (786 294)  (786 294)  routing T_15_18.sp4_h_l_2 <X> T_15_18.lc_trk_g1_7
 (25 6)  (787 294)  (787 294)  routing T_15_18.sp4_v_b_6 <X> T_15_18.lc_trk_g1_6
 (26 6)  (788 294)  (788 294)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 294)  (798 294)  LC_3 Logic Functioning bit
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (51 6)  (813 294)  (813 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (777 295)  (777 295)  routing T_15_18.sp4_v_t_9 <X> T_15_18.lc_trk_g1_4
 (16 7)  (778 295)  (778 295)  routing T_15_18.sp4_v_t_9 <X> T_15_18.lc_trk_g1_4
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (785 295)  (785 295)  routing T_15_18.sp4_v_b_6 <X> T_15_18.lc_trk_g1_6
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 295)  (789 295)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (6 8)  (768 296)  (768 296)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_v_b_6
 (11 8)  (773 296)  (773 296)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_v_b_8
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (43 8)  (805 296)  (805 296)  LC_4 Logic Functioning bit
 (4 9)  (766 297)  (766 297)  routing T_15_18.sp4_h_l_47 <X> T_15_18.sp4_h_r_6
 (6 9)  (768 297)  (768 297)  routing T_15_18.sp4_h_l_47 <X> T_15_18.sp4_h_r_6
 (12 9)  (774 297)  (774 297)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_v_b_8
 (21 9)  (783 297)  (783 297)  routing T_15_18.sp4_r_v_b_35 <X> T_15_18.lc_trk_g2_3
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp12_v_b_18 <X> T_15_18.lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.sp12_v_b_18 <X> T_15_18.lc_trk_g2_2
 (26 9)  (788 297)  (788 297)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (38 9)  (800 297)  (800 297)  LC_4 Logic Functioning bit
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (787 298)  (787 298)  routing T_15_18.wire_logic_cluster/lc_6/out <X> T_15_18.lc_trk_g2_6
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (3 12)  (765 300)  (765 300)  routing T_15_18.sp12_v_b_1 <X> T_15_18.sp12_h_r_1
 (11 12)  (773 300)  (773 300)  routing T_15_18.sp4_h_r_6 <X> T_15_18.sp4_v_b_11
 (21 12)  (783 300)  (783 300)  routing T_15_18.sp4_v_t_14 <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 300)  (785 300)  routing T_15_18.sp4_v_t_14 <X> T_15_18.lc_trk_g3_3
 (26 12)  (788 300)  (788 300)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 300)  (789 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 300)  (790 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 300)  (797 300)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_6
 (36 12)  (798 300)  (798 300)  LC_6 Logic Functioning bit
 (37 12)  (799 300)  (799 300)  LC_6 Logic Functioning bit
 (38 12)  (800 300)  (800 300)  LC_6 Logic Functioning bit
 (45 12)  (807 300)  (807 300)  LC_6 Logic Functioning bit
 (3 13)  (765 301)  (765 301)  routing T_15_18.sp12_v_b_1 <X> T_15_18.sp12_h_r_1
 (8 13)  (770 301)  (770 301)  routing T_15_18.sp4_h_l_47 <X> T_15_18.sp4_v_b_10
 (9 13)  (771 301)  (771 301)  routing T_15_18.sp4_h_l_47 <X> T_15_18.sp4_v_b_10
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp12_v_b_18 <X> T_15_18.lc_trk_g3_2
 (25 13)  (787 301)  (787 301)  routing T_15_18.sp12_v_b_18 <X> T_15_18.lc_trk_g3_2
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 301)  (794 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 301)  (795 301)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_6
 (35 13)  (797 301)  (797 301)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_6
 (36 13)  (798 301)  (798 301)  LC_6 Logic Functioning bit
 (48 13)  (810 301)  (810 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (5 14)  (767 302)  (767 302)  routing T_15_18.sp4_v_t_44 <X> T_15_18.sp4_h_l_44
 (16 14)  (778 302)  (778 302)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 302)  (780 302)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g3_5
 (28 14)  (790 302)  (790 302)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 302)  (795 302)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 302)  (796 302)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (41 14)  (803 302)  (803 302)  LC_7 Logic Functioning bit
 (43 14)  (805 302)  (805 302)  LC_7 Logic Functioning bit
 (51 14)  (813 302)  (813 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (6 15)  (768 303)  (768 303)  routing T_15_18.sp4_v_t_44 <X> T_15_18.sp4_h_l_44
 (14 15)  (776 303)  (776 303)  routing T_15_18.sp4_h_l_17 <X> T_15_18.lc_trk_g3_4
 (15 15)  (777 303)  (777 303)  routing T_15_18.sp4_h_l_17 <X> T_15_18.lc_trk_g3_4
 (16 15)  (778 303)  (778 303)  routing T_15_18.sp4_h_l_17 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (780 303)  (780 303)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g3_5
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (785 303)  (785 303)  routing T_15_18.sp12_v_t_21 <X> T_15_18.lc_trk_g3_6
 (25 15)  (787 303)  (787 303)  routing T_15_18.sp12_v_t_21 <X> T_15_18.lc_trk_g3_6
 (26 15)  (788 303)  (788 303)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 303)  (790 303)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 303)  (792 303)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (39 15)  (801 303)  (801 303)  LC_7 Logic Functioning bit
 (47 15)  (809 303)  (809 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_16_18

 (4 0)  (820 288)  (820 288)  routing T_16_18.sp4_v_t_41 <X> T_16_18.sp4_v_b_0
 (6 0)  (822 288)  (822 288)  routing T_16_18.sp4_v_t_41 <X> T_16_18.sp4_v_b_0
 (14 0)  (830 288)  (830 288)  routing T_16_18.sp4_h_r_8 <X> T_16_18.lc_trk_g0_0
 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (841 288)  (841 288)  routing T_16_18.lft_op_2 <X> T_16_18.lc_trk_g0_2
 (27 0)  (843 288)  (843 288)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 288)  (847 288)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 288)  (850 288)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (38 0)  (854 288)  (854 288)  LC_0 Logic Functioning bit
 (45 0)  (861 288)  (861 288)  LC_0 Logic Functioning bit
 (46 0)  (862 288)  (862 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (868 288)  (868 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (824 289)  (824 289)  routing T_16_18.sp4_h_r_1 <X> T_16_18.sp4_v_b_1
 (13 1)  (829 289)  (829 289)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_h_r_2
 (15 1)  (831 289)  (831 289)  routing T_16_18.sp4_h_r_8 <X> T_16_18.lc_trk_g0_0
 (16 1)  (832 289)  (832 289)  routing T_16_18.sp4_h_r_8 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (837 289)  (837 289)  routing T_16_18.sp4_r_v_b_32 <X> T_16_18.lc_trk_g0_3
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 289)  (840 289)  routing T_16_18.lft_op_2 <X> T_16_18.lc_trk_g0_2
 (26 1)  (842 289)  (842 289)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 289)  (847 289)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 289)  (852 289)  LC_0 Logic Functioning bit
 (37 1)  (853 289)  (853 289)  LC_0 Logic Functioning bit
 (38 1)  (854 289)  (854 289)  LC_0 Logic Functioning bit
 (39 1)  (855 289)  (855 289)  LC_0 Logic Functioning bit
 (40 1)  (856 289)  (856 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (819 290)  (819 290)  routing T_16_18.sp12_v_t_23 <X> T_16_18.sp12_h_l_23
 (10 2)  (826 290)  (826 290)  routing T_16_18.sp4_v_b_8 <X> T_16_18.sp4_h_l_36
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (839 290)  (839 290)  routing T_16_18.sp12_h_l_12 <X> T_16_18.lc_trk_g0_7
 (25 2)  (841 290)  (841 290)  routing T_16_18.sp4_v_b_6 <X> T_16_18.lc_trk_g0_6
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 290)  (852 290)  LC_1 Logic Functioning bit
 (37 2)  (853 290)  (853 290)  LC_1 Logic Functioning bit
 (38 2)  (854 290)  (854 290)  LC_1 Logic Functioning bit
 (42 2)  (858 290)  (858 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (53 2)  (869 290)  (869 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (4 3)  (820 291)  (820 291)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_h_l_37
 (6 3)  (822 291)  (822 291)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_h_l_37
 (14 3)  (830 291)  (830 291)  routing T_16_18.sp4_r_v_b_28 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (839 291)  (839 291)  routing T_16_18.sp4_v_b_6 <X> T_16_18.lc_trk_g0_6
 (27 3)  (843 291)  (843 291)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 291)  (848 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (850 291)  (850 291)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.input_2_1
 (35 3)  (851 291)  (851 291)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.input_2_1
 (36 3)  (852 291)  (852 291)  LC_1 Logic Functioning bit
 (37 3)  (853 291)  (853 291)  LC_1 Logic Functioning bit
 (39 3)  (855 291)  (855 291)  LC_1 Logic Functioning bit
 (43 3)  (859 291)  (859 291)  LC_1 Logic Functioning bit
 (52 3)  (868 291)  (868 291)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (816 292)  (816 292)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 4)  (817 292)  (817 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (6 4)  (822 292)  (822 292)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_v_b_3
 (11 4)  (827 292)  (827 292)  routing T_16_18.sp4_h_l_46 <X> T_16_18.sp4_v_b_5
 (13 4)  (829 292)  (829 292)  routing T_16_18.sp4_h_l_46 <X> T_16_18.sp4_v_b_5
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (839 292)  (839 292)  routing T_16_18.sp12_h_r_11 <X> T_16_18.lc_trk_g1_3
 (25 4)  (841 292)  (841 292)  routing T_16_18.sp4_v_b_2 <X> T_16_18.lc_trk_g1_2
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (43 4)  (859 292)  (859 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (46 4)  (862 292)  (862 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (817 293)  (817 293)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (5 5)  (821 293)  (821 293)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_v_b_3
 (12 5)  (828 293)  (828 293)  routing T_16_18.sp4_h_l_46 <X> T_16_18.sp4_v_b_5
 (14 5)  (830 293)  (830 293)  routing T_16_18.sp4_h_r_0 <X> T_16_18.lc_trk_g1_0
 (15 5)  (831 293)  (831 293)  routing T_16_18.sp4_h_r_0 <X> T_16_18.lc_trk_g1_0
 (16 5)  (832 293)  (832 293)  routing T_16_18.sp4_h_r_0 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (838 293)  (838 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (839 293)  (839 293)  routing T_16_18.sp4_v_b_2 <X> T_16_18.lc_trk_g1_2
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 293)  (846 293)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 293)  (852 293)  LC_2 Logic Functioning bit
 (38 5)  (854 293)  (854 293)  LC_2 Logic Functioning bit
 (40 5)  (856 293)  (856 293)  LC_2 Logic Functioning bit
 (42 5)  (858 293)  (858 293)  LC_2 Logic Functioning bit
 (47 5)  (863 293)  (863 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (831 294)  (831 294)  routing T_16_18.sp4_h_r_21 <X> T_16_18.lc_trk_g1_5
 (16 6)  (832 294)  (832 294)  routing T_16_18.sp4_h_r_21 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (834 294)  (834 294)  routing T_16_18.sp4_h_r_21 <X> T_16_18.lc_trk_g1_5
 (25 6)  (841 294)  (841 294)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g1_6
 (27 6)  (843 294)  (843 294)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (37 6)  (853 294)  (853 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (39 6)  (855 294)  (855 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (45 6)  (861 294)  (861 294)  LC_3 Logic Functioning bit
 (47 6)  (863 294)  (863 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (16 7)  (832 295)  (832 295)  routing T_16_18.sp12_h_r_12 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (834 295)  (834 295)  routing T_16_18.sp4_h_r_21 <X> T_16_18.lc_trk_g1_5
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (839 295)  (839 295)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g1_6
 (24 7)  (840 295)  (840 295)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g1_6
 (25 7)  (841 295)  (841 295)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g1_6
 (27 7)  (843 295)  (843 295)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (14 8)  (830 296)  (830 296)  routing T_16_18.sp4_v_t_21 <X> T_16_18.lc_trk_g2_0
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 296)  (839 296)  routing T_16_18.sp4_v_t_30 <X> T_16_18.lc_trk_g2_3
 (24 8)  (840 296)  (840 296)  routing T_16_18.sp4_v_t_30 <X> T_16_18.lc_trk_g2_3
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 296)  (846 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (4 9)  (820 297)  (820 297)  routing T_16_18.sp4_v_t_36 <X> T_16_18.sp4_h_r_6
 (14 9)  (830 297)  (830 297)  routing T_16_18.sp4_v_t_21 <X> T_16_18.lc_trk_g2_0
 (16 9)  (832 297)  (832 297)  routing T_16_18.sp4_v_t_21 <X> T_16_18.lc_trk_g2_0
 (17 9)  (833 297)  (833 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (41 9)  (857 297)  (857 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (48 9)  (864 297)  (864 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (6 10)  (822 298)  (822 298)  routing T_16_18.sp4_h_l_36 <X> T_16_18.sp4_v_t_43
 (9 10)  (825 298)  (825 298)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_h_l_42
 (10 10)  (826 298)  (826 298)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_h_l_42
 (11 10)  (827 298)  (827 298)  routing T_16_18.sp4_v_b_5 <X> T_16_18.sp4_v_t_45
 (25 10)  (841 298)  (841 298)  routing T_16_18.sp4_v_b_30 <X> T_16_18.lc_trk_g2_6
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 298)  (850 298)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (41 10)  (857 298)  (857 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (45 10)  (861 298)  (861 298)  LC_5 Logic Functioning bit
 (53 10)  (869 298)  (869 298)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (4 11)  (820 299)  (820 299)  routing T_16_18.sp4_h_r_10 <X> T_16_18.sp4_h_l_43
 (6 11)  (822 299)  (822 299)  routing T_16_18.sp4_h_r_10 <X> T_16_18.sp4_h_l_43
 (9 11)  (825 299)  (825 299)  routing T_16_18.sp4_v_b_11 <X> T_16_18.sp4_v_t_42
 (10 11)  (826 299)  (826 299)  routing T_16_18.sp4_v_b_11 <X> T_16_18.sp4_v_t_42
 (12 11)  (828 299)  (828 299)  routing T_16_18.sp4_v_b_5 <X> T_16_18.sp4_v_t_45
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 299)  (839 299)  routing T_16_18.sp4_v_b_30 <X> T_16_18.lc_trk_g2_6
 (27 11)  (843 299)  (843 299)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 299)  (846 299)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (38 11)  (854 299)  (854 299)  LC_5 Logic Functioning bit
 (53 11)  (869 299)  (869 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (11 12)  (827 300)  (827 300)  routing T_16_18.sp4_v_t_45 <X> T_16_18.sp4_v_b_11
 (16 12)  (832 300)  (832 300)  routing T_16_18.sp4_v_b_33 <X> T_16_18.lc_trk_g3_1
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.sp4_v_b_33 <X> T_16_18.lc_trk_g3_1
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 300)  (839 300)  routing T_16_18.sp4_h_r_27 <X> T_16_18.lc_trk_g3_3
 (24 12)  (840 300)  (840 300)  routing T_16_18.sp4_h_r_27 <X> T_16_18.lc_trk_g3_3
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 300)  (846 300)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (38 12)  (854 300)  (854 300)  LC_6 Logic Functioning bit
 (41 12)  (857 300)  (857 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (45 12)  (861 300)  (861 300)  LC_6 Logic Functioning bit
 (52 12)  (868 300)  (868 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (10 13)  (826 301)  (826 301)  routing T_16_18.sp4_h_r_5 <X> T_16_18.sp4_v_b_10
 (12 13)  (828 301)  (828 301)  routing T_16_18.sp4_v_t_45 <X> T_16_18.sp4_v_b_11
 (18 13)  (834 301)  (834 301)  routing T_16_18.sp4_v_b_33 <X> T_16_18.lc_trk_g3_1
 (21 13)  (837 301)  (837 301)  routing T_16_18.sp4_h_r_27 <X> T_16_18.lc_trk_g3_3
 (28 13)  (844 301)  (844 301)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 301)  (846 301)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (41 13)  (857 301)  (857 301)  LC_6 Logic Functioning bit
 (43 13)  (859 301)  (859 301)  LC_6 Logic Functioning bit
 (52 13)  (868 301)  (868 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (820 302)  (820 302)  routing T_16_18.sp4_h_r_9 <X> T_16_18.sp4_v_t_44
 (16 14)  (832 302)  (832 302)  routing T_16_18.sp12_v_b_21 <X> T_16_18.lc_trk_g3_5
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 302)  (849 302)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (37 14)  (853 302)  (853 302)  LC_7 Logic Functioning bit
 (39 14)  (855 302)  (855 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (46 14)  (862 302)  (862 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (1 15)  (817 303)  (817 303)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (821 303)  (821 303)  routing T_16_18.sp4_h_r_9 <X> T_16_18.sp4_v_t_44
 (8 15)  (824 303)  (824 303)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_v_t_47
 (9 15)  (825 303)  (825 303)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_v_t_47
 (10 15)  (826 303)  (826 303)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_v_t_47
 (18 15)  (834 303)  (834 303)  routing T_16_18.sp12_v_b_21 <X> T_16_18.lc_trk_g3_5
 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 303)  (848 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (849 303)  (849 303)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.input_2_7
 (35 15)  (851 303)  (851 303)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.input_2_7
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (42 15)  (858 303)  (858 303)  LC_7 Logic Functioning bit
 (52 15)  (868 303)  (868 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_17_18

 (0 0)  (874 288)  (874 288)  Negative Clock bit

 (5 0)  (879 288)  (879 288)  routing T_17_18.sp4_v_b_0 <X> T_17_18.sp4_h_r_0
 (8 0)  (882 288)  (882 288)  routing T_17_18.sp4_v_b_7 <X> T_17_18.sp4_h_r_1
 (9 0)  (883 288)  (883 288)  routing T_17_18.sp4_v_b_7 <X> T_17_18.sp4_h_r_1
 (10 0)  (884 288)  (884 288)  routing T_17_18.sp4_v_b_7 <X> T_17_18.sp4_h_r_1
 (17 0)  (891 288)  (891 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (900 288)  (900 288)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 288)  (908 288)  routing T_17_18.lc_trk_g1_0 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (37 0)  (911 288)  (911 288)  LC_0 Logic Functioning bit
 (38 0)  (912 288)  (912 288)  LC_0 Logic Functioning bit
 (39 0)  (913 288)  (913 288)  LC_0 Logic Functioning bit
 (41 0)  (915 288)  (915 288)  LC_0 Logic Functioning bit
 (43 0)  (917 288)  (917 288)  LC_0 Logic Functioning bit
 (45 0)  (919 288)  (919 288)  LC_0 Logic Functioning bit
 (51 0)  (925 288)  (925 288)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (53 0)  (927 288)  (927 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (6 1)  (880 289)  (880 289)  routing T_17_18.sp4_v_b_0 <X> T_17_18.sp4_h_r_0
 (9 1)  (883 289)  (883 289)  routing T_17_18.sp4_v_t_40 <X> T_17_18.sp4_v_b_1
 (10 1)  (884 289)  (884 289)  routing T_17_18.sp4_v_t_40 <X> T_17_18.sp4_v_b_1
 (26 1)  (900 289)  (900 289)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 289)  (901 289)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 289)  (902 289)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 289)  (911 289)  LC_0 Logic Functioning bit
 (39 1)  (913 289)  (913 289)  LC_0 Logic Functioning bit
 (44 1)  (918 289)  (918 289)  LC_0 Logic Functioning bit
 (45 1)  (919 289)  (919 289)  LC_0 Logic Functioning bit
 (0 2)  (874 290)  (874 290)  routing T_17_18.lc_trk_g2_0 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (15 2)  (889 290)  (889 290)  routing T_17_18.sp4_h_r_13 <X> T_17_18.lc_trk_g0_5
 (16 2)  (890 290)  (890 290)  routing T_17_18.sp4_h_r_13 <X> T_17_18.lc_trk_g0_5
 (17 2)  (891 290)  (891 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (892 290)  (892 290)  routing T_17_18.sp4_h_r_13 <X> T_17_18.lc_trk_g0_5
 (26 2)  (900 290)  (900 290)  routing T_17_18.lc_trk_g0_5 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 290)  (902 290)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 290)  (905 290)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 290)  (907 290)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 290)  (908 290)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (2 3)  (876 291)  (876 291)  routing T_17_18.lc_trk_g2_0 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (4 3)  (878 291)  (878 291)  routing T_17_18.sp4_v_b_7 <X> T_17_18.sp4_h_l_37
 (11 3)  (885 291)  (885 291)  routing T_17_18.sp4_h_r_2 <X> T_17_18.sp4_h_l_39
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 291)  (904 291)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (41 3)  (915 291)  (915 291)  LC_1 Logic Functioning bit
 (43 3)  (917 291)  (917 291)  LC_1 Logic Functioning bit
 (46 3)  (920 291)  (920 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (53 3)  (927 291)  (927 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 4)  (899 292)  (899 292)  routing T_17_18.sp4_h_r_10 <X> T_17_18.lc_trk_g1_2
 (26 4)  (900 292)  (900 292)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 292)  (901 292)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 292)  (902 292)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 292)  (905 292)  routing T_17_18.lc_trk_g0_5 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (46 4)  (920 292)  (920 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (926 292)  (926 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (891 293)  (891 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (896 293)  (896 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (897 293)  (897 293)  routing T_17_18.sp4_h_r_10 <X> T_17_18.lc_trk_g1_2
 (24 5)  (898 293)  (898 293)  routing T_17_18.sp4_h_r_10 <X> T_17_18.lc_trk_g1_2
 (27 5)  (901 293)  (901 293)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 293)  (902 293)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (41 5)  (915 293)  (915 293)  LC_2 Logic Functioning bit
 (43 5)  (917 293)  (917 293)  LC_2 Logic Functioning bit
 (48 5)  (922 293)  (922 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (9 6)  (883 294)  (883 294)  routing T_17_18.sp4_v_b_4 <X> T_17_18.sp4_h_l_41
 (12 6)  (886 294)  (886 294)  routing T_17_18.sp4_v_t_40 <X> T_17_18.sp4_h_l_40
 (15 6)  (889 294)  (889 294)  routing T_17_18.sp4_v_b_21 <X> T_17_18.lc_trk_g1_5
 (16 6)  (890 294)  (890 294)  routing T_17_18.sp4_v_b_21 <X> T_17_18.lc_trk_g1_5
 (17 6)  (891 294)  (891 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (900 294)  (900 294)  routing T_17_18.lc_trk_g0_5 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 294)  (901 294)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 294)  (902 294)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 294)  (904 294)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 294)  (905 294)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 294)  (907 294)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (40 6)  (914 294)  (914 294)  LC_3 Logic Functioning bit
 (41 6)  (915 294)  (915 294)  LC_3 Logic Functioning bit
 (42 6)  (916 294)  (916 294)  LC_3 Logic Functioning bit
 (43 6)  (917 294)  (917 294)  LC_3 Logic Functioning bit
 (52 6)  (926 294)  (926 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (882 295)  (882 295)  routing T_17_18.sp4_h_r_4 <X> T_17_18.sp4_v_t_41
 (9 7)  (883 295)  (883 295)  routing T_17_18.sp4_h_r_4 <X> T_17_18.sp4_v_t_41
 (11 7)  (885 295)  (885 295)  routing T_17_18.sp4_v_t_40 <X> T_17_18.sp4_h_l_40
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (37 7)  (911 295)  (911 295)  LC_3 Logic Functioning bit
 (38 7)  (912 295)  (912 295)  LC_3 Logic Functioning bit
 (39 7)  (913 295)  (913 295)  LC_3 Logic Functioning bit
 (40 7)  (914 295)  (914 295)  LC_3 Logic Functioning bit
 (42 7)  (916 295)  (916 295)  LC_3 Logic Functioning bit
 (46 7)  (920 295)  (920 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (925 295)  (925 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp12_v_t_14 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (25 8)  (899 296)  (899 296)  routing T_17_18.bnl_op_2 <X> T_17_18.lc_trk_g2_2
 (26 8)  (900 296)  (900 296)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 296)  (907 296)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (39 8)  (913 296)  (913 296)  LC_4 Logic Functioning bit
 (40 8)  (914 296)  (914 296)  LC_4 Logic Functioning bit
 (42 8)  (916 296)  (916 296)  LC_4 Logic Functioning bit
 (51 8)  (925 296)  (925 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (891 297)  (891 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (892 297)  (892 297)  routing T_17_18.sp12_v_t_14 <X> T_17_18.lc_trk_g2_1
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (899 297)  (899 297)  routing T_17_18.bnl_op_2 <X> T_17_18.lc_trk_g2_2
 (27 9)  (901 297)  (901 297)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 297)  (902 297)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 297)  (910 297)  LC_4 Logic Functioning bit
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (38 9)  (912 297)  (912 297)  LC_4 Logic Functioning bit
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (41 9)  (915 297)  (915 297)  LC_4 Logic Functioning bit
 (43 9)  (917 297)  (917 297)  LC_4 Logic Functioning bit
 (46 9)  (920 297)  (920 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (926 297)  (926 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (4 10)  (878 298)  (878 298)  routing T_17_18.sp4_h_r_6 <X> T_17_18.sp4_v_t_43
 (5 10)  (879 298)  (879 298)  routing T_17_18.sp4_v_t_37 <X> T_17_18.sp4_h_l_43
 (25 10)  (899 298)  (899 298)  routing T_17_18.rgt_op_6 <X> T_17_18.lc_trk_g2_6
 (35 10)  (909 298)  (909 298)  routing T_17_18.lc_trk_g0_5 <X> T_17_18.input_2_5
 (37 10)  (911 298)  (911 298)  LC_5 Logic Functioning bit
 (42 10)  (916 298)  (916 298)  LC_5 Logic Functioning bit
 (46 10)  (920 298)  (920 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (925 298)  (925 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (878 299)  (878 299)  routing T_17_18.sp4_v_t_37 <X> T_17_18.sp4_h_l_43
 (5 11)  (879 299)  (879 299)  routing T_17_18.sp4_h_r_6 <X> T_17_18.sp4_v_t_43
 (6 11)  (880 299)  (880 299)  routing T_17_18.sp4_v_t_37 <X> T_17_18.sp4_h_l_43
 (9 11)  (883 299)  (883 299)  routing T_17_18.sp4_v_b_7 <X> T_17_18.sp4_v_t_42
 (11 11)  (885 299)  (885 299)  routing T_17_18.sp4_h_r_0 <X> T_17_18.sp4_h_l_45
 (13 11)  (887 299)  (887 299)  routing T_17_18.sp4_h_r_0 <X> T_17_18.sp4_h_l_45
 (22 11)  (896 299)  (896 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 299)  (898 299)  routing T_17_18.rgt_op_6 <X> T_17_18.lc_trk_g2_6
 (28 11)  (902 299)  (902 299)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 299)  (906 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (910 299)  (910 299)  LC_5 Logic Functioning bit
 (43 11)  (917 299)  (917 299)  LC_5 Logic Functioning bit
 (14 12)  (888 300)  (888 300)  routing T_17_18.bnl_op_0 <X> T_17_18.lc_trk_g3_0
 (15 12)  (889 300)  (889 300)  routing T_17_18.rgt_op_1 <X> T_17_18.lc_trk_g3_1
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 300)  (892 300)  routing T_17_18.rgt_op_1 <X> T_17_18.lc_trk_g3_1
 (28 12)  (902 300)  (902 300)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 300)  (908 300)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 300)  (910 300)  LC_6 Logic Functioning bit
 (38 12)  (912 300)  (912 300)  LC_6 Logic Functioning bit
 (8 13)  (882 301)  (882 301)  routing T_17_18.sp4_h_r_10 <X> T_17_18.sp4_v_b_10
 (14 13)  (888 301)  (888 301)  routing T_17_18.bnl_op_0 <X> T_17_18.lc_trk_g3_0
 (17 13)  (891 301)  (891 301)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (19 13)  (893 301)  (893 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (31 13)  (905 301)  (905 301)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 301)  (910 301)  LC_6 Logic Functioning bit
 (38 13)  (912 301)  (912 301)  LC_6 Logic Functioning bit
 (51 13)  (925 301)  (925 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (878 302)  (878 302)  routing T_17_18.sp4_h_r_9 <X> T_17_18.sp4_v_t_44
 (13 14)  (887 302)  (887 302)  routing T_17_18.sp4_v_b_11 <X> T_17_18.sp4_v_t_46
 (16 14)  (890 302)  (890 302)  routing T_17_18.sp12_v_b_21 <X> T_17_18.lc_trk_g3_5
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (895 302)  (895 302)  routing T_17_18.sp4_v_t_18 <X> T_17_18.lc_trk_g3_7
 (22 14)  (896 302)  (896 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 302)  (897 302)  routing T_17_18.sp4_v_t_18 <X> T_17_18.lc_trk_g3_7
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 302)  (907 302)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 302)  (908 302)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (38 14)  (912 302)  (912 302)  LC_7 Logic Functioning bit
 (51 14)  (925 302)  (925 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (874 303)  (874 303)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 303)  (875 303)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (879 303)  (879 303)  routing T_17_18.sp4_h_r_9 <X> T_17_18.sp4_v_t_44
 (18 15)  (892 303)  (892 303)  routing T_17_18.sp12_v_b_21 <X> T_17_18.lc_trk_g3_5
 (28 15)  (902 303)  (902 303)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 303)  (911 303)  LC_7 Logic Functioning bit
 (39 15)  (913 303)  (913 303)  LC_7 Logic Functioning bit


LogicTile_18_18

 (14 0)  (942 288)  (942 288)  routing T_18_18.bnr_op_0 <X> T_18_18.lc_trk_g0_0
 (17 0)  (945 288)  (945 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (953 288)  (953 288)  routing T_18_18.bnr_op_2 <X> T_18_18.lc_trk_g0_2
 (27 0)  (955 288)  (955 288)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 288)  (958 288)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 288)  (962 288)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 288)  (964 288)  LC_0 Logic Functioning bit
 (38 0)  (966 288)  (966 288)  LC_0 Logic Functioning bit
 (41 0)  (969 288)  (969 288)  LC_0 Logic Functioning bit
 (43 0)  (971 288)  (971 288)  LC_0 Logic Functioning bit
 (14 1)  (942 289)  (942 289)  routing T_18_18.bnr_op_0 <X> T_18_18.lc_trk_g0_0
 (17 1)  (945 289)  (945 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (946 289)  (946 289)  routing T_18_18.sp4_r_v_b_34 <X> T_18_18.lc_trk_g0_1
 (22 1)  (950 289)  (950 289)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (953 289)  (953 289)  routing T_18_18.bnr_op_2 <X> T_18_18.lc_trk_g0_2
 (26 1)  (954 289)  (954 289)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 289)  (956 289)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 289)  (957 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 289)  (958 289)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 289)  (959 289)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 289)  (964 289)  LC_0 Logic Functioning bit
 (38 1)  (966 289)  (966 289)  LC_0 Logic Functioning bit
 (40 1)  (968 289)  (968 289)  LC_0 Logic Functioning bit
 (42 1)  (970 289)  (970 289)  LC_0 Logic Functioning bit
 (47 1)  (975 289)  (975 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (940 290)  (940 290)  routing T_18_18.sp4_v_t_45 <X> T_18_18.sp4_h_l_39
 (15 2)  (943 290)  (943 290)  routing T_18_18.sp4_h_r_21 <X> T_18_18.lc_trk_g0_5
 (16 2)  (944 290)  (944 290)  routing T_18_18.sp4_h_r_21 <X> T_18_18.lc_trk_g0_5
 (17 2)  (945 290)  (945 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (946 290)  (946 290)  routing T_18_18.sp4_h_r_21 <X> T_18_18.lc_trk_g0_5
 (25 2)  (953 290)  (953 290)  routing T_18_18.sp4_h_r_14 <X> T_18_18.lc_trk_g0_6
 (26 2)  (954 290)  (954 290)  routing T_18_18.lc_trk_g0_5 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 290)  (955 290)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 290)  (956 290)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 290)  (959 290)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 290)  (962 290)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 290)  (964 290)  LC_1 Logic Functioning bit
 (38 2)  (966 290)  (966 290)  LC_1 Logic Functioning bit
 (41 2)  (969 290)  (969 290)  LC_1 Logic Functioning bit
 (43 2)  (971 290)  (971 290)  LC_1 Logic Functioning bit
 (11 3)  (939 291)  (939 291)  routing T_18_18.sp4_v_t_45 <X> T_18_18.sp4_h_l_39
 (13 3)  (941 291)  (941 291)  routing T_18_18.sp4_v_t_45 <X> T_18_18.sp4_h_l_39
 (18 3)  (946 291)  (946 291)  routing T_18_18.sp4_h_r_21 <X> T_18_18.lc_trk_g0_5
 (22 3)  (950 291)  (950 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (951 291)  (951 291)  routing T_18_18.sp4_h_r_14 <X> T_18_18.lc_trk_g0_6
 (24 3)  (952 291)  (952 291)  routing T_18_18.sp4_h_r_14 <X> T_18_18.lc_trk_g0_6
 (29 3)  (957 291)  (957 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 291)  (958 291)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 291)  (964 291)  LC_1 Logic Functioning bit
 (38 3)  (966 291)  (966 291)  LC_1 Logic Functioning bit
 (46 3)  (974 291)  (974 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (10 4)  (938 292)  (938 292)  routing T_18_18.sp4_v_t_46 <X> T_18_18.sp4_h_r_4
 (17 4)  (945 292)  (945 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (946 292)  (946 292)  routing T_18_18.bnr_op_1 <X> T_18_18.lc_trk_g1_1
 (25 4)  (953 292)  (953 292)  routing T_18_18.wire_logic_cluster/lc_2/out <X> T_18_18.lc_trk_g1_2
 (26 4)  (954 292)  (954 292)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 292)  (955 292)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 292)  (956 292)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 292)  (958 292)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 292)  (962 292)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 292)  (963 292)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.input_2_2
 (36 4)  (964 292)  (964 292)  LC_2 Logic Functioning bit
 (37 4)  (965 292)  (965 292)  LC_2 Logic Functioning bit
 (39 4)  (967 292)  (967 292)  LC_2 Logic Functioning bit
 (43 4)  (971 292)  (971 292)  LC_2 Logic Functioning bit
 (45 4)  (973 292)  (973 292)  LC_2 Logic Functioning bit
 (46 4)  (974 292)  (974 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (980 292)  (980 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (5 5)  (933 293)  (933 293)  routing T_18_18.sp4_h_r_3 <X> T_18_18.sp4_v_b_3
 (18 5)  (946 293)  (946 293)  routing T_18_18.bnr_op_1 <X> T_18_18.lc_trk_g1_1
 (22 5)  (950 293)  (950 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (954 293)  (954 293)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 293)  (955 293)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 293)  (956 293)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 293)  (957 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 293)  (959 293)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 293)  (960 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (961 293)  (961 293)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.input_2_2
 (34 5)  (962 293)  (962 293)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.input_2_2
 (37 5)  (965 293)  (965 293)  LC_2 Logic Functioning bit
 (39 5)  (967 293)  (967 293)  LC_2 Logic Functioning bit
 (47 5)  (975 293)  (975 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (981 293)  (981 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (8 6)  (936 294)  (936 294)  routing T_18_18.sp4_v_t_47 <X> T_18_18.sp4_h_l_41
 (9 6)  (937 294)  (937 294)  routing T_18_18.sp4_v_t_47 <X> T_18_18.sp4_h_l_41
 (10 6)  (938 294)  (938 294)  routing T_18_18.sp4_v_t_47 <X> T_18_18.sp4_h_l_41
 (11 6)  (939 294)  (939 294)  routing T_18_18.sp4_h_r_11 <X> T_18_18.sp4_v_t_40
 (13 6)  (941 294)  (941 294)  routing T_18_18.sp4_h_r_11 <X> T_18_18.sp4_v_t_40
 (14 6)  (942 294)  (942 294)  routing T_18_18.wire_logic_cluster/lc_4/out <X> T_18_18.lc_trk_g1_4
 (15 6)  (943 294)  (943 294)  routing T_18_18.sp12_h_r_5 <X> T_18_18.lc_trk_g1_5
 (17 6)  (945 294)  (945 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (946 294)  (946 294)  routing T_18_18.sp12_h_r_5 <X> T_18_18.lc_trk_g1_5
 (22 6)  (950 294)  (950 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (953 294)  (953 294)  routing T_18_18.sp12_h_l_5 <X> T_18_18.lc_trk_g1_6
 (26 6)  (954 294)  (954 294)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 294)  (956 294)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 294)  (957 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 294)  (958 294)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (43 6)  (971 294)  (971 294)  LC_3 Logic Functioning bit
 (48 6)  (976 294)  (976 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (9 7)  (937 295)  (937 295)  routing T_18_18.sp4_v_b_4 <X> T_18_18.sp4_v_t_41
 (12 7)  (940 295)  (940 295)  routing T_18_18.sp4_h_r_11 <X> T_18_18.sp4_v_t_40
 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (946 295)  (946 295)  routing T_18_18.sp12_h_r_5 <X> T_18_18.lc_trk_g1_5
 (21 7)  (949 295)  (949 295)  routing T_18_18.sp4_r_v_b_31 <X> T_18_18.lc_trk_g1_7
 (22 7)  (950 295)  (950 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (952 295)  (952 295)  routing T_18_18.sp12_h_l_5 <X> T_18_18.lc_trk_g1_6
 (25 7)  (953 295)  (953 295)  routing T_18_18.sp12_h_l_5 <X> T_18_18.lc_trk_g1_6
 (26 7)  (954 295)  (954 295)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 295)  (956 295)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 295)  (957 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 295)  (959 295)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 295)  (960 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (962 295)  (962 295)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.input_2_3
 (35 7)  (963 295)  (963 295)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.input_2_3
 (48 7)  (976 295)  (976 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 8)  (931 296)  (931 296)  routing T_18_18.sp12_h_r_1 <X> T_18_18.sp12_v_b_1
 (8 8)  (936 296)  (936 296)  routing T_18_18.sp4_h_l_46 <X> T_18_18.sp4_h_r_7
 (10 8)  (938 296)  (938 296)  routing T_18_18.sp4_h_l_46 <X> T_18_18.sp4_h_r_7
 (12 8)  (940 296)  (940 296)  routing T_18_18.sp4_h_l_40 <X> T_18_18.sp4_h_r_8
 (21 8)  (949 296)  (949 296)  routing T_18_18.bnl_op_3 <X> T_18_18.lc_trk_g2_3
 (22 8)  (950 296)  (950 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (953 296)  (953 296)  routing T_18_18.sp12_v_t_1 <X> T_18_18.lc_trk_g2_2
 (27 8)  (955 296)  (955 296)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 296)  (959 296)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 296)  (961 296)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 296)  (963 296)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.input_2_4
 (36 8)  (964 296)  (964 296)  LC_4 Logic Functioning bit
 (37 8)  (965 296)  (965 296)  LC_4 Logic Functioning bit
 (38 8)  (966 296)  (966 296)  LC_4 Logic Functioning bit
 (39 8)  (967 296)  (967 296)  LC_4 Logic Functioning bit
 (40 8)  (968 296)  (968 296)  LC_4 Logic Functioning bit
 (41 8)  (969 296)  (969 296)  LC_4 Logic Functioning bit
 (42 8)  (970 296)  (970 296)  LC_4 Logic Functioning bit
 (43 8)  (971 296)  (971 296)  LC_4 Logic Functioning bit
 (51 8)  (979 296)  (979 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (931 297)  (931 297)  routing T_18_18.sp12_h_r_1 <X> T_18_18.sp12_v_b_1
 (10 9)  (938 297)  (938 297)  routing T_18_18.sp4_h_r_2 <X> T_18_18.sp4_v_b_7
 (13 9)  (941 297)  (941 297)  routing T_18_18.sp4_h_l_40 <X> T_18_18.sp4_h_r_8
 (14 9)  (942 297)  (942 297)  routing T_18_18.sp4_h_r_24 <X> T_18_18.lc_trk_g2_0
 (15 9)  (943 297)  (943 297)  routing T_18_18.sp4_h_r_24 <X> T_18_18.lc_trk_g2_0
 (16 9)  (944 297)  (944 297)  routing T_18_18.sp4_h_r_24 <X> T_18_18.lc_trk_g2_0
 (17 9)  (945 297)  (945 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (949 297)  (949 297)  routing T_18_18.bnl_op_3 <X> T_18_18.lc_trk_g2_3
 (22 9)  (950 297)  (950 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (952 297)  (952 297)  routing T_18_18.sp12_v_t_1 <X> T_18_18.lc_trk_g2_2
 (25 9)  (953 297)  (953 297)  routing T_18_18.sp12_v_t_1 <X> T_18_18.lc_trk_g2_2
 (26 9)  (954 297)  (954 297)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 297)  (958 297)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 297)  (959 297)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 297)  (960 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (961 297)  (961 297)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.input_2_4
 (36 9)  (964 297)  (964 297)  LC_4 Logic Functioning bit
 (37 9)  (965 297)  (965 297)  LC_4 Logic Functioning bit
 (38 9)  (966 297)  (966 297)  LC_4 Logic Functioning bit
 (39 9)  (967 297)  (967 297)  LC_4 Logic Functioning bit
 (40 9)  (968 297)  (968 297)  LC_4 Logic Functioning bit
 (41 9)  (969 297)  (969 297)  LC_4 Logic Functioning bit
 (43 9)  (971 297)  (971 297)  LC_4 Logic Functioning bit
 (4 10)  (932 298)  (932 298)  routing T_18_18.sp4_v_b_6 <X> T_18_18.sp4_v_t_43
 (12 10)  (940 298)  (940 298)  routing T_18_18.sp4_v_b_8 <X> T_18_18.sp4_h_l_45
 (14 10)  (942 298)  (942 298)  routing T_18_18.rgt_op_4 <X> T_18_18.lc_trk_g2_4
 (21 10)  (949 298)  (949 298)  routing T_18_18.rgt_op_7 <X> T_18_18.lc_trk_g2_7
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 298)  (952 298)  routing T_18_18.rgt_op_7 <X> T_18_18.lc_trk_g2_7
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (964 298)  (964 298)  LC_5 Logic Functioning bit
 (37 10)  (965 298)  (965 298)  LC_5 Logic Functioning bit
 (39 10)  (967 298)  (967 298)  LC_5 Logic Functioning bit
 (40 10)  (968 298)  (968 298)  LC_5 Logic Functioning bit
 (42 10)  (970 298)  (970 298)  LC_5 Logic Functioning bit
 (43 10)  (971 298)  (971 298)  LC_5 Logic Functioning bit
 (50 10)  (978 298)  (978 298)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (936 299)  (936 299)  routing T_18_18.sp4_h_r_7 <X> T_18_18.sp4_v_t_42
 (9 11)  (937 299)  (937 299)  routing T_18_18.sp4_h_r_7 <X> T_18_18.sp4_v_t_42
 (15 11)  (943 299)  (943 299)  routing T_18_18.rgt_op_4 <X> T_18_18.lc_trk_g2_4
 (17 11)  (945 299)  (945 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (37 11)  (965 299)  (965 299)  LC_5 Logic Functioning bit
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (40 11)  (968 299)  (968 299)  LC_5 Logic Functioning bit
 (42 11)  (970 299)  (970 299)  LC_5 Logic Functioning bit
 (43 11)  (971 299)  (971 299)  LC_5 Logic Functioning bit
 (5 12)  (933 300)  (933 300)  routing T_18_18.sp4_v_b_9 <X> T_18_18.sp4_h_r_9
 (8 12)  (936 300)  (936 300)  routing T_18_18.sp4_v_b_10 <X> T_18_18.sp4_h_r_10
 (9 12)  (937 300)  (937 300)  routing T_18_18.sp4_v_b_10 <X> T_18_18.sp4_h_r_10
 (11 12)  (939 300)  (939 300)  routing T_18_18.sp4_v_t_38 <X> T_18_18.sp4_v_b_11
 (13 12)  (941 300)  (941 300)  routing T_18_18.sp4_v_t_38 <X> T_18_18.sp4_v_b_11
 (22 12)  (950 300)  (950 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 300)  (951 300)  routing T_18_18.sp4_h_r_27 <X> T_18_18.lc_trk_g3_3
 (24 12)  (952 300)  (952 300)  routing T_18_18.sp4_h_r_27 <X> T_18_18.lc_trk_g3_3
 (27 12)  (955 300)  (955 300)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 300)  (958 300)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 300)  (961 300)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 300)  (963 300)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.input_2_6
 (36 12)  (964 300)  (964 300)  LC_6 Logic Functioning bit
 (37 12)  (965 300)  (965 300)  LC_6 Logic Functioning bit
 (38 12)  (966 300)  (966 300)  LC_6 Logic Functioning bit
 (39 12)  (967 300)  (967 300)  LC_6 Logic Functioning bit
 (40 12)  (968 300)  (968 300)  LC_6 Logic Functioning bit
 (41 12)  (969 300)  (969 300)  LC_6 Logic Functioning bit
 (42 12)  (970 300)  (970 300)  LC_6 Logic Functioning bit
 (43 12)  (971 300)  (971 300)  LC_6 Logic Functioning bit
 (47 12)  (975 300)  (975 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (6 13)  (934 301)  (934 301)  routing T_18_18.sp4_v_b_9 <X> T_18_18.sp4_h_r_9
 (21 13)  (949 301)  (949 301)  routing T_18_18.sp4_h_r_27 <X> T_18_18.lc_trk_g3_3
 (27 13)  (955 301)  (955 301)  routing T_18_18.lc_trk_g1_1 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 301)  (959 301)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 301)  (960 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (963 301)  (963 301)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.input_2_6
 (36 13)  (964 301)  (964 301)  LC_6 Logic Functioning bit
 (37 13)  (965 301)  (965 301)  LC_6 Logic Functioning bit
 (38 13)  (966 301)  (966 301)  LC_6 Logic Functioning bit
 (39 13)  (967 301)  (967 301)  LC_6 Logic Functioning bit
 (41 13)  (969 301)  (969 301)  LC_6 Logic Functioning bit
 (42 13)  (970 301)  (970 301)  LC_6 Logic Functioning bit
 (43 13)  (971 301)  (971 301)  LC_6 Logic Functioning bit
 (14 14)  (942 302)  (942 302)  routing T_18_18.sp12_v_t_3 <X> T_18_18.lc_trk_g3_4
 (16 14)  (944 302)  (944 302)  routing T_18_18.sp12_v_b_21 <X> T_18_18.lc_trk_g3_5
 (17 14)  (945 302)  (945 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (949 302)  (949 302)  routing T_18_18.sp4_h_r_39 <X> T_18_18.lc_trk_g3_7
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (951 302)  (951 302)  routing T_18_18.sp4_h_r_39 <X> T_18_18.lc_trk_g3_7
 (24 14)  (952 302)  (952 302)  routing T_18_18.sp4_h_r_39 <X> T_18_18.lc_trk_g3_7
 (27 14)  (955 302)  (955 302)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 302)  (958 302)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 302)  (961 302)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 302)  (964 302)  LC_7 Logic Functioning bit
 (37 14)  (965 302)  (965 302)  LC_7 Logic Functioning bit
 (43 14)  (971 302)  (971 302)  LC_7 Logic Functioning bit
 (14 15)  (942 303)  (942 303)  routing T_18_18.sp12_v_t_3 <X> T_18_18.lc_trk_g3_4
 (15 15)  (943 303)  (943 303)  routing T_18_18.sp12_v_t_3 <X> T_18_18.lc_trk_g3_4
 (17 15)  (945 303)  (945 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (946 303)  (946 303)  routing T_18_18.sp12_v_b_21 <X> T_18_18.lc_trk_g3_5
 (30 15)  (958 303)  (958 303)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 303)  (960 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (964 303)  (964 303)  LC_7 Logic Functioning bit
 (37 15)  (965 303)  (965 303)  LC_7 Logic Functioning bit
 (43 15)  (971 303)  (971 303)  LC_7 Logic Functioning bit
 (48 15)  (976 303)  (976 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_18

 (6 0)  (988 288)  (988 288)  routing T_19_18.sp4_h_r_7 <X> T_19_18.sp4_v_b_0
 (13 0)  (995 288)  (995 288)  routing T_19_18.sp4_h_l_39 <X> T_19_18.sp4_v_b_2
 (14 0)  (996 288)  (996 288)  routing T_19_18.sp4_v_b_0 <X> T_19_18.lc_trk_g0_0
 (17 0)  (999 288)  (999 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1000 288)  (1000 288)  routing T_19_18.bnr_op_1 <X> T_19_18.lc_trk_g0_1
 (22 0)  (1004 288)  (1004 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1006 288)  (1006 288)  routing T_19_18.bot_op_3 <X> T_19_18.lc_trk_g0_3
 (25 0)  (1007 288)  (1007 288)  routing T_19_18.lft_op_2 <X> T_19_18.lc_trk_g0_2
 (26 0)  (1008 288)  (1008 288)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 288)  (1010 288)  routing T_19_18.lc_trk_g2_1 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 288)  (1013 288)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 288)  (1015 288)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 288)  (1017 288)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.input_2_0
 (36 0)  (1018 288)  (1018 288)  LC_0 Logic Functioning bit
 (37 0)  (1019 288)  (1019 288)  LC_0 Logic Functioning bit
 (38 0)  (1020 288)  (1020 288)  LC_0 Logic Functioning bit
 (39 0)  (1021 288)  (1021 288)  LC_0 Logic Functioning bit
 (41 0)  (1023 288)  (1023 288)  LC_0 Logic Functioning bit
 (42 0)  (1024 288)  (1024 288)  LC_0 Logic Functioning bit
 (43 0)  (1025 288)  (1025 288)  LC_0 Logic Functioning bit
 (12 1)  (994 289)  (994 289)  routing T_19_18.sp4_h_l_39 <X> T_19_18.sp4_v_b_2
 (16 1)  (998 289)  (998 289)  routing T_19_18.sp4_v_b_0 <X> T_19_18.lc_trk_g0_0
 (17 1)  (999 289)  (999 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (18 1)  (1000 289)  (1000 289)  routing T_19_18.bnr_op_1 <X> T_19_18.lc_trk_g0_1
 (22 1)  (1004 289)  (1004 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1006 289)  (1006 289)  routing T_19_18.lft_op_2 <X> T_19_18.lc_trk_g0_2
 (26 1)  (1008 289)  (1008 289)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 289)  (1011 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 289)  (1013 289)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 289)  (1014 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1016 289)  (1016 289)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.input_2_0
 (36 1)  (1018 289)  (1018 289)  LC_0 Logic Functioning bit
 (37 1)  (1019 289)  (1019 289)  LC_0 Logic Functioning bit
 (38 1)  (1020 289)  (1020 289)  LC_0 Logic Functioning bit
 (39 1)  (1021 289)  (1021 289)  LC_0 Logic Functioning bit
 (40 1)  (1022 289)  (1022 289)  LC_0 Logic Functioning bit
 (41 1)  (1023 289)  (1023 289)  LC_0 Logic Functioning bit
 (42 1)  (1024 289)  (1024 289)  LC_0 Logic Functioning bit
 (43 1)  (1025 289)  (1025 289)  LC_0 Logic Functioning bit
 (48 1)  (1030 289)  (1030 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (1035 289)  (1035 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (987 290)  (987 290)  routing T_19_18.sp4_h_r_9 <X> T_19_18.sp4_h_l_37
 (14 2)  (996 290)  (996 290)  routing T_19_18.bnr_op_4 <X> T_19_18.lc_trk_g0_4
 (22 2)  (1004 290)  (1004 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1005 290)  (1005 290)  routing T_19_18.sp4_v_b_23 <X> T_19_18.lc_trk_g0_7
 (24 2)  (1006 290)  (1006 290)  routing T_19_18.sp4_v_b_23 <X> T_19_18.lc_trk_g0_7
 (25 2)  (1007 290)  (1007 290)  routing T_19_18.sp4_h_l_11 <X> T_19_18.lc_trk_g0_6
 (29 2)  (1011 290)  (1011 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 290)  (1012 290)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 290)  (1013 290)  routing T_19_18.lc_trk_g0_4 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 290)  (1014 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 290)  (1018 290)  LC_1 Logic Functioning bit
 (43 2)  (1025 290)  (1025 290)  LC_1 Logic Functioning bit
 (4 3)  (986 291)  (986 291)  routing T_19_18.sp4_h_r_9 <X> T_19_18.sp4_h_l_37
 (14 3)  (996 291)  (996 291)  routing T_19_18.bnr_op_4 <X> T_19_18.lc_trk_g0_4
 (17 3)  (999 291)  (999 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (1004 291)  (1004 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1005 291)  (1005 291)  routing T_19_18.sp4_h_l_11 <X> T_19_18.lc_trk_g0_6
 (24 3)  (1006 291)  (1006 291)  routing T_19_18.sp4_h_l_11 <X> T_19_18.lc_trk_g0_6
 (25 3)  (1007 291)  (1007 291)  routing T_19_18.sp4_h_l_11 <X> T_19_18.lc_trk_g0_6
 (26 3)  (1008 291)  (1008 291)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 291)  (1010 291)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 291)  (1011 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 291)  (1012 291)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 291)  (1014 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1015 291)  (1015 291)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.input_2_1
 (34 3)  (1016 291)  (1016 291)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.input_2_1
 (37 3)  (1019 291)  (1019 291)  LC_1 Logic Functioning bit
 (39 3)  (1021 291)  (1021 291)  LC_1 Logic Functioning bit
 (42 3)  (1024 291)  (1024 291)  LC_1 Logic Functioning bit
 (47 3)  (1029 291)  (1029 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (4 4)  (986 292)  (986 292)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_3
 (6 4)  (988 292)  (988 292)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_3
 (13 4)  (995 292)  (995 292)  routing T_19_18.sp4_h_l_40 <X> T_19_18.sp4_v_b_5
 (14 4)  (996 292)  (996 292)  routing T_19_18.sp4_v_b_8 <X> T_19_18.lc_trk_g1_0
 (22 4)  (1004 292)  (1004 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1005 292)  (1005 292)  routing T_19_18.sp12_h_r_11 <X> T_19_18.lc_trk_g1_3
 (26 4)  (1008 292)  (1008 292)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 292)  (1011 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 292)  (1013 292)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 292)  (1014 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 292)  (1017 292)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.input_2_2
 (36 4)  (1018 292)  (1018 292)  LC_2 Logic Functioning bit
 (37 4)  (1019 292)  (1019 292)  LC_2 Logic Functioning bit
 (38 4)  (1020 292)  (1020 292)  LC_2 Logic Functioning bit
 (41 4)  (1023 292)  (1023 292)  LC_2 Logic Functioning bit
 (43 4)  (1025 292)  (1025 292)  LC_2 Logic Functioning bit
 (47 4)  (1029 292)  (1029 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (5 5)  (987 293)  (987 293)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_3
 (12 5)  (994 293)  (994 293)  routing T_19_18.sp4_h_l_40 <X> T_19_18.sp4_v_b_5
 (13 5)  (995 293)  (995 293)  routing T_19_18.sp4_v_t_37 <X> T_19_18.sp4_h_r_5
 (14 5)  (996 293)  (996 293)  routing T_19_18.sp4_v_b_8 <X> T_19_18.lc_trk_g1_0
 (16 5)  (998 293)  (998 293)  routing T_19_18.sp4_v_b_8 <X> T_19_18.lc_trk_g1_0
 (17 5)  (999 293)  (999 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (1008 293)  (1008 293)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 293)  (1010 293)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 293)  (1011 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 293)  (1013 293)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 293)  (1014 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1015 293)  (1015 293)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.input_2_2
 (34 5)  (1016 293)  (1016 293)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.input_2_2
 (35 5)  (1017 293)  (1017 293)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.input_2_2
 (37 5)  (1019 293)  (1019 293)  LC_2 Logic Functioning bit
 (41 5)  (1023 293)  (1023 293)  LC_2 Logic Functioning bit
 (43 5)  (1025 293)  (1025 293)  LC_2 Logic Functioning bit
 (17 6)  (999 294)  (999 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 294)  (1000 294)  routing T_19_18.wire_logic_cluster/lc_5/out <X> T_19_18.lc_trk_g1_5
 (21 6)  (1003 294)  (1003 294)  routing T_19_18.wire_logic_cluster/lc_7/out <X> T_19_18.lc_trk_g1_7
 (22 6)  (1004 294)  (1004 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1008 294)  (1008 294)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 294)  (1009 294)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 294)  (1011 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 294)  (1014 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 294)  (1018 294)  LC_3 Logic Functioning bit
 (37 6)  (1019 294)  (1019 294)  LC_3 Logic Functioning bit
 (38 6)  (1020 294)  (1020 294)  LC_3 Logic Functioning bit
 (39 6)  (1021 294)  (1021 294)  LC_3 Logic Functioning bit
 (41 6)  (1023 294)  (1023 294)  LC_3 Logic Functioning bit
 (43 6)  (1025 294)  (1025 294)  LC_3 Logic Functioning bit
 (22 7)  (1004 295)  (1004 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1005 295)  (1005 295)  routing T_19_18.sp4_h_r_6 <X> T_19_18.lc_trk_g1_6
 (24 7)  (1006 295)  (1006 295)  routing T_19_18.sp4_h_r_6 <X> T_19_18.lc_trk_g1_6
 (25 7)  (1007 295)  (1007 295)  routing T_19_18.sp4_h_r_6 <X> T_19_18.lc_trk_g1_6
 (26 7)  (1008 295)  (1008 295)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 295)  (1010 295)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 295)  (1011 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 295)  (1012 295)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 295)  (1013 295)  routing T_19_18.lc_trk_g0_2 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 295)  (1018 295)  LC_3 Logic Functioning bit
 (37 7)  (1019 295)  (1019 295)  LC_3 Logic Functioning bit
 (38 7)  (1020 295)  (1020 295)  LC_3 Logic Functioning bit
 (39 7)  (1021 295)  (1021 295)  LC_3 Logic Functioning bit
 (40 7)  (1022 295)  (1022 295)  LC_3 Logic Functioning bit
 (41 7)  (1023 295)  (1023 295)  LC_3 Logic Functioning bit
 (42 7)  (1024 295)  (1024 295)  LC_3 Logic Functioning bit
 (43 7)  (1025 295)  (1025 295)  LC_3 Logic Functioning bit
 (46 7)  (1028 295)  (1028 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (11 8)  (993 296)  (993 296)  routing T_19_18.sp4_h_l_39 <X> T_19_18.sp4_v_b_8
 (13 8)  (995 296)  (995 296)  routing T_19_18.sp4_h_l_39 <X> T_19_18.sp4_v_b_8
 (15 8)  (997 296)  (997 296)  routing T_19_18.sp4_h_r_33 <X> T_19_18.lc_trk_g2_1
 (16 8)  (998 296)  (998 296)  routing T_19_18.sp4_h_r_33 <X> T_19_18.lc_trk_g2_1
 (17 8)  (999 296)  (999 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1000 296)  (1000 296)  routing T_19_18.sp4_h_r_33 <X> T_19_18.lc_trk_g2_1
 (22 8)  (1004 296)  (1004 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (1008 296)  (1008 296)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 296)  (1009 296)  routing T_19_18.lc_trk_g1_0 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 296)  (1013 296)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 296)  (1015 296)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 296)  (1016 296)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 296)  (1018 296)  LC_4 Logic Functioning bit
 (41 8)  (1023 296)  (1023 296)  LC_4 Logic Functioning bit
 (43 8)  (1025 296)  (1025 296)  LC_4 Logic Functioning bit
 (45 8)  (1027 296)  (1027 296)  LC_4 Logic Functioning bit
 (47 8)  (1029 296)  (1029 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (53 8)  (1035 296)  (1035 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (12 9)  (994 297)  (994 297)  routing T_19_18.sp4_h_l_39 <X> T_19_18.sp4_v_b_8
 (21 9)  (1003 297)  (1003 297)  routing T_19_18.sp4_r_v_b_35 <X> T_19_18.lc_trk_g2_3
 (22 9)  (1004 297)  (1004 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1007 297)  (1007 297)  routing T_19_18.sp4_r_v_b_34 <X> T_19_18.lc_trk_g2_2
 (28 9)  (1010 297)  (1010 297)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 297)  (1013 297)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 297)  (1014 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (1018 297)  (1018 297)  LC_4 Logic Functioning bit
 (40 9)  (1022 297)  (1022 297)  LC_4 Logic Functioning bit
 (42 9)  (1024 297)  (1024 297)  LC_4 Logic Functioning bit
 (52 9)  (1034 297)  (1034 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (3 10)  (985 298)  (985 298)  routing T_19_18.sp12_h_r_1 <X> T_19_18.sp12_h_l_22
 (14 10)  (996 298)  (996 298)  routing T_19_18.wire_logic_cluster/lc_4/out <X> T_19_18.lc_trk_g2_4
 (21 10)  (1003 298)  (1003 298)  routing T_19_18.wire_logic_cluster/lc_7/out <X> T_19_18.lc_trk_g2_7
 (22 10)  (1004 298)  (1004 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1007 298)  (1007 298)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (28 10)  (1010 298)  (1010 298)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 298)  (1011 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 298)  (1012 298)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 298)  (1015 298)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 298)  (1016 298)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 298)  (1018 298)  LC_5 Logic Functioning bit
 (37 10)  (1019 298)  (1019 298)  LC_5 Logic Functioning bit
 (38 10)  (1020 298)  (1020 298)  LC_5 Logic Functioning bit
 (39 10)  (1021 298)  (1021 298)  LC_5 Logic Functioning bit
 (40 10)  (1022 298)  (1022 298)  LC_5 Logic Functioning bit
 (42 10)  (1024 298)  (1024 298)  LC_5 Logic Functioning bit
 (3 11)  (985 299)  (985 299)  routing T_19_18.sp12_h_r_1 <X> T_19_18.sp12_h_l_22
 (11 11)  (993 299)  (993 299)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_h_l_45
 (13 11)  (995 299)  (995 299)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_h_l_45
 (17 11)  (999 299)  (999 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1004 299)  (1004 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1005 299)  (1005 299)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (24 11)  (1006 299)  (1006 299)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (25 11)  (1007 299)  (1007 299)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (36 11)  (1018 299)  (1018 299)  LC_5 Logic Functioning bit
 (37 11)  (1019 299)  (1019 299)  LC_5 Logic Functioning bit
 (38 11)  (1020 299)  (1020 299)  LC_5 Logic Functioning bit
 (39 11)  (1021 299)  (1021 299)  LC_5 Logic Functioning bit
 (40 11)  (1022 299)  (1022 299)  LC_5 Logic Functioning bit
 (42 11)  (1024 299)  (1024 299)  LC_5 Logic Functioning bit
 (3 12)  (985 300)  (985 300)  routing T_19_18.sp12_v_b_1 <X> T_19_18.sp12_h_r_1
 (5 12)  (987 300)  (987 300)  routing T_19_18.sp4_v_b_9 <X> T_19_18.sp4_h_r_9
 (14 12)  (996 300)  (996 300)  routing T_19_18.sp4_h_l_21 <X> T_19_18.lc_trk_g3_0
 (16 12)  (998 300)  (998 300)  routing T_19_18.sp4_v_t_12 <X> T_19_18.lc_trk_g3_1
 (17 12)  (999 300)  (999 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1000 300)  (1000 300)  routing T_19_18.sp4_v_t_12 <X> T_19_18.lc_trk_g3_1
 (26 12)  (1008 300)  (1008 300)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 300)  (1009 300)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 300)  (1011 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 300)  (1012 300)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 300)  (1014 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (39 12)  (1021 300)  (1021 300)  LC_6 Logic Functioning bit
 (40 12)  (1022 300)  (1022 300)  LC_6 Logic Functioning bit
 (41 12)  (1023 300)  (1023 300)  LC_6 Logic Functioning bit
 (46 12)  (1028 300)  (1028 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (1032 300)  (1032 300)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1033 300)  (1033 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (3 13)  (985 301)  (985 301)  routing T_19_18.sp12_v_b_1 <X> T_19_18.sp12_h_r_1
 (6 13)  (988 301)  (988 301)  routing T_19_18.sp4_v_b_9 <X> T_19_18.sp4_h_r_9
 (15 13)  (997 301)  (997 301)  routing T_19_18.sp4_h_l_21 <X> T_19_18.lc_trk_g3_0
 (16 13)  (998 301)  (998 301)  routing T_19_18.sp4_h_l_21 <X> T_19_18.lc_trk_g3_0
 (17 13)  (999 301)  (999 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (19 13)  (1001 301)  (1001 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (27 13)  (1009 301)  (1009 301)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 301)  (1010 301)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 301)  (1011 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 301)  (1012 301)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 301)  (1013 301)  routing T_19_18.lc_trk_g0_3 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (39 13)  (1021 301)  (1021 301)  LC_6 Logic Functioning bit
 (40 13)  (1022 301)  (1022 301)  LC_6 Logic Functioning bit
 (16 14)  (998 302)  (998 302)  routing T_19_18.sp4_v_t_16 <X> T_19_18.lc_trk_g3_5
 (17 14)  (999 302)  (999 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1000 302)  (1000 302)  routing T_19_18.sp4_v_t_16 <X> T_19_18.lc_trk_g3_5
 (22 14)  (1004 302)  (1004 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1005 302)  (1005 302)  routing T_19_18.sp4_h_r_31 <X> T_19_18.lc_trk_g3_7
 (24 14)  (1006 302)  (1006 302)  routing T_19_18.sp4_h_r_31 <X> T_19_18.lc_trk_g3_7
 (27 14)  (1009 302)  (1009 302)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 302)  (1012 302)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 302)  (1015 302)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 302)  (1017 302)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.input_2_7
 (36 14)  (1018 302)  (1018 302)  LC_7 Logic Functioning bit
 (38 14)  (1020 302)  (1020 302)  LC_7 Logic Functioning bit
 (41 14)  (1023 302)  (1023 302)  LC_7 Logic Functioning bit
 (45 14)  (1027 302)  (1027 302)  LC_7 Logic Functioning bit
 (8 15)  (990 303)  (990 303)  routing T_19_18.sp4_v_b_7 <X> T_19_18.sp4_v_t_47
 (10 15)  (992 303)  (992 303)  routing T_19_18.sp4_v_b_7 <X> T_19_18.sp4_v_t_47
 (13 15)  (995 303)  (995 303)  routing T_19_18.sp4_v_b_6 <X> T_19_18.sp4_h_l_46
 (21 15)  (1003 303)  (1003 303)  routing T_19_18.sp4_h_r_31 <X> T_19_18.lc_trk_g3_7
 (22 15)  (1004 303)  (1004 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1005 303)  (1005 303)  routing T_19_18.sp4_v_b_46 <X> T_19_18.lc_trk_g3_6
 (24 15)  (1006 303)  (1006 303)  routing T_19_18.sp4_v_b_46 <X> T_19_18.lc_trk_g3_6
 (27 15)  (1009 303)  (1009 303)  routing T_19_18.lc_trk_g1_0 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 303)  (1012 303)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 303)  (1013 303)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 303)  (1014 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1015 303)  (1015 303)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.input_2_7
 (34 15)  (1016 303)  (1016 303)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.input_2_7
 (35 15)  (1017 303)  (1017 303)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.input_2_7
 (37 15)  (1019 303)  (1019 303)  LC_7 Logic Functioning bit
 (38 15)  (1020 303)  (1020 303)  LC_7 Logic Functioning bit
 (41 15)  (1023 303)  (1023 303)  LC_7 Logic Functioning bit
 (46 15)  (1028 303)  (1028 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (1030 303)  (1030 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (1035 303)  (1035 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_20_18

 (17 0)  (1053 288)  (1053 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (1058 288)  (1058 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1059 288)  (1059 288)  routing T_20_18.sp4_v_b_19 <X> T_20_18.lc_trk_g0_3
 (24 0)  (1060 288)  (1060 288)  routing T_20_18.sp4_v_b_19 <X> T_20_18.lc_trk_g0_3
 (25 0)  (1061 288)  (1061 288)  routing T_20_18.sp4_h_r_10 <X> T_20_18.lc_trk_g0_2
 (31 0)  (1067 288)  (1067 288)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 288)  (1068 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 288)  (1072 288)  LC_0 Logic Functioning bit
 (37 0)  (1073 288)  (1073 288)  LC_0 Logic Functioning bit
 (38 0)  (1074 288)  (1074 288)  LC_0 Logic Functioning bit
 (42 0)  (1078 288)  (1078 288)  LC_0 Logic Functioning bit
 (11 1)  (1047 289)  (1047 289)  routing T_20_18.sp4_h_l_39 <X> T_20_18.sp4_h_r_2
 (18 1)  (1054 289)  (1054 289)  routing T_20_18.sp4_r_v_b_34 <X> T_20_18.lc_trk_g0_1
 (22 1)  (1058 289)  (1058 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1059 289)  (1059 289)  routing T_20_18.sp4_h_r_10 <X> T_20_18.lc_trk_g0_2
 (24 1)  (1060 289)  (1060 289)  routing T_20_18.sp4_h_r_10 <X> T_20_18.lc_trk_g0_2
 (26 1)  (1062 289)  (1062 289)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 289)  (1063 289)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 289)  (1065 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 289)  (1067 289)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 289)  (1068 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1069 289)  (1069 289)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.input_2_0
 (34 1)  (1070 289)  (1070 289)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.input_2_0
 (35 1)  (1071 289)  (1071 289)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.input_2_0
 (36 1)  (1072 289)  (1072 289)  LC_0 Logic Functioning bit
 (37 1)  (1073 289)  (1073 289)  LC_0 Logic Functioning bit
 (39 1)  (1075 289)  (1075 289)  LC_0 Logic Functioning bit
 (43 1)  (1079 289)  (1079 289)  LC_0 Logic Functioning bit
 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 290)  (1037 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 290)  (1050 290)  routing T_20_18.sp4_v_t_1 <X> T_20_18.lc_trk_g0_4
 (22 2)  (1058 290)  (1058 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1059 290)  (1059 290)  routing T_20_18.sp4_h_r_7 <X> T_20_18.lc_trk_g0_7
 (24 2)  (1060 290)  (1060 290)  routing T_20_18.sp4_h_r_7 <X> T_20_18.lc_trk_g0_7
 (26 2)  (1062 290)  (1062 290)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 290)  (1064 290)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 290)  (1066 290)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 290)  (1067 290)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 290)  (1070 290)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 290)  (1072 290)  LC_1 Logic Functioning bit
 (38 2)  (1074 290)  (1074 290)  LC_1 Logic Functioning bit
 (41 2)  (1077 290)  (1077 290)  LC_1 Logic Functioning bit
 (42 2)  (1078 290)  (1078 290)  LC_1 Logic Functioning bit
 (43 2)  (1079 290)  (1079 290)  LC_1 Logic Functioning bit
 (45 2)  (1081 290)  (1081 290)  LC_1 Logic Functioning bit
 (50 2)  (1086 290)  (1086 290)  Cascade bit: LH_LC01_inmux02_5

 (6 3)  (1042 291)  (1042 291)  routing T_20_18.sp4_h_r_0 <X> T_20_18.sp4_h_l_37
 (8 3)  (1044 291)  (1044 291)  routing T_20_18.sp4_v_b_10 <X> T_20_18.sp4_v_t_36
 (10 3)  (1046 291)  (1046 291)  routing T_20_18.sp4_v_b_10 <X> T_20_18.sp4_v_t_36
 (14 3)  (1050 291)  (1050 291)  routing T_20_18.sp4_v_t_1 <X> T_20_18.lc_trk_g0_4
 (16 3)  (1052 291)  (1052 291)  routing T_20_18.sp4_v_t_1 <X> T_20_18.lc_trk_g0_4
 (17 3)  (1053 291)  (1053 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (1057 291)  (1057 291)  routing T_20_18.sp4_h_r_7 <X> T_20_18.lc_trk_g0_7
 (22 3)  (1058 291)  (1058 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1059 291)  (1059 291)  routing T_20_18.sp12_h_l_21 <X> T_20_18.lc_trk_g0_6
 (25 3)  (1061 291)  (1061 291)  routing T_20_18.sp12_h_l_21 <X> T_20_18.lc_trk_g0_6
 (28 3)  (1064 291)  (1064 291)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 291)  (1066 291)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (37 3)  (1073 291)  (1073 291)  LC_1 Logic Functioning bit
 (39 3)  (1075 291)  (1075 291)  LC_1 Logic Functioning bit
 (43 3)  (1079 291)  (1079 291)  LC_1 Logic Functioning bit
 (48 3)  (1084 291)  (1084 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (1036 292)  (1036 292)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 292)  (1037 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (1058 292)  (1058 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 292)  (1069 292)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 292)  (1070 292)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 292)  (1073 292)  LC_2 Logic Functioning bit
 (39 4)  (1075 292)  (1075 292)  LC_2 Logic Functioning bit
 (1 5)  (1037 293)  (1037 293)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (26 5)  (1062 293)  (1062 293)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 293)  (1063 293)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (1072 293)  (1072 293)  LC_2 Logic Functioning bit
 (38 5)  (1074 293)  (1074 293)  LC_2 Logic Functioning bit
 (5 6)  (1041 294)  (1041 294)  routing T_20_18.sp4_v_t_44 <X> T_20_18.sp4_h_l_38
 (9 6)  (1045 294)  (1045 294)  routing T_20_18.sp4_v_b_4 <X> T_20_18.sp4_h_l_41
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (1062 294)  (1062 294)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 294)  (1066 294)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 294)  (1070 294)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 294)  (1072 294)  LC_3 Logic Functioning bit
 (38 6)  (1074 294)  (1074 294)  LC_3 Logic Functioning bit
 (41 6)  (1077 294)  (1077 294)  LC_3 Logic Functioning bit
 (43 6)  (1079 294)  (1079 294)  LC_3 Logic Functioning bit
 (3 7)  (1039 295)  (1039 295)  routing T_20_18.sp12_h_l_23 <X> T_20_18.sp12_v_t_23
 (4 7)  (1040 295)  (1040 295)  routing T_20_18.sp4_v_t_44 <X> T_20_18.sp4_h_l_38
 (6 7)  (1042 295)  (1042 295)  routing T_20_18.sp4_v_t_44 <X> T_20_18.sp4_h_l_38
 (11 7)  (1047 295)  (1047 295)  routing T_20_18.sp4_h_r_5 <X> T_20_18.sp4_h_l_40
 (26 7)  (1062 295)  (1062 295)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 295)  (1063 295)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 295)  (1064 295)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 295)  (1065 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 295)  (1066 295)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 295)  (1067 295)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (1073 295)  (1073 295)  LC_3 Logic Functioning bit
 (39 7)  (1075 295)  (1075 295)  LC_3 Logic Functioning bit
 (41 7)  (1077 295)  (1077 295)  LC_3 Logic Functioning bit
 (43 7)  (1079 295)  (1079 295)  LC_3 Logic Functioning bit
 (51 7)  (1087 295)  (1087 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (1040 296)  (1040 296)  routing T_20_18.sp4_h_l_43 <X> T_20_18.sp4_v_b_6
 (17 8)  (1053 296)  (1053 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 296)  (1054 296)  routing T_20_18.wire_logic_cluster/lc_1/out <X> T_20_18.lc_trk_g2_1
 (25 8)  (1061 296)  (1061 296)  routing T_20_18.sp4_h_r_34 <X> T_20_18.lc_trk_g2_2
 (32 8)  (1068 296)  (1068 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 296)  (1072 296)  LC_4 Logic Functioning bit
 (37 8)  (1073 296)  (1073 296)  LC_4 Logic Functioning bit
 (38 8)  (1074 296)  (1074 296)  LC_4 Logic Functioning bit
 (42 8)  (1078 296)  (1078 296)  LC_4 Logic Functioning bit
 (5 9)  (1041 297)  (1041 297)  routing T_20_18.sp4_h_l_43 <X> T_20_18.sp4_v_b_6
 (15 9)  (1051 297)  (1051 297)  routing T_20_18.tnr_op_0 <X> T_20_18.lc_trk_g2_0
 (17 9)  (1053 297)  (1053 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (1058 297)  (1058 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1059 297)  (1059 297)  routing T_20_18.sp4_h_r_34 <X> T_20_18.lc_trk_g2_2
 (24 9)  (1060 297)  (1060 297)  routing T_20_18.sp4_h_r_34 <X> T_20_18.lc_trk_g2_2
 (26 9)  (1062 297)  (1062 297)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 297)  (1063 297)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 297)  (1065 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 297)  (1067 297)  routing T_20_18.lc_trk_g0_3 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 297)  (1068 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1069 297)  (1069 297)  routing T_20_18.lc_trk_g2_0 <X> T_20_18.input_2_4
 (36 9)  (1072 297)  (1072 297)  LC_4 Logic Functioning bit
 (37 9)  (1073 297)  (1073 297)  LC_4 Logic Functioning bit
 (39 9)  (1075 297)  (1075 297)  LC_4 Logic Functioning bit
 (43 9)  (1079 297)  (1079 297)  LC_4 Logic Functioning bit
 (2 10)  (1038 298)  (1038 298)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (13 10)  (1049 298)  (1049 298)  routing T_20_18.sp4_h_r_8 <X> T_20_18.sp4_v_t_45
 (17 10)  (1053 298)  (1053 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 298)  (1054 298)  routing T_20_18.wire_logic_cluster/lc_5/out <X> T_20_18.lc_trk_g2_5
 (25 10)  (1061 298)  (1061 298)  routing T_20_18.sp4_v_b_38 <X> T_20_18.lc_trk_g2_6
 (27 10)  (1063 298)  (1063 298)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 298)  (1065 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 298)  (1066 298)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 298)  (1067 298)  routing T_20_18.lc_trk_g0_4 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 298)  (1072 298)  LC_5 Logic Functioning bit
 (37 10)  (1073 298)  (1073 298)  LC_5 Logic Functioning bit
 (38 10)  (1074 298)  (1074 298)  LC_5 Logic Functioning bit
 (39 10)  (1075 298)  (1075 298)  LC_5 Logic Functioning bit
 (43 10)  (1079 298)  (1079 298)  LC_5 Logic Functioning bit
 (50 10)  (1086 298)  (1086 298)  Cascade bit: LH_LC05_inmux02_5

 (10 11)  (1046 299)  (1046 299)  routing T_20_18.sp4_h_l_39 <X> T_20_18.sp4_v_t_42
 (12 11)  (1048 299)  (1048 299)  routing T_20_18.sp4_h_r_8 <X> T_20_18.sp4_v_t_45
 (22 11)  (1058 299)  (1058 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1059 299)  (1059 299)  routing T_20_18.sp4_v_b_38 <X> T_20_18.lc_trk_g2_6
 (25 11)  (1061 299)  (1061 299)  routing T_20_18.sp4_v_b_38 <X> T_20_18.lc_trk_g2_6
 (26 11)  (1062 299)  (1062 299)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 299)  (1063 299)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 299)  (1064 299)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1073 299)  (1073 299)  LC_5 Logic Functioning bit
 (39 11)  (1075 299)  (1075 299)  LC_5 Logic Functioning bit
 (43 11)  (1079 299)  (1079 299)  LC_5 Logic Functioning bit
 (22 12)  (1058 300)  (1058 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1061 300)  (1061 300)  routing T_20_18.wire_logic_cluster/lc_2/out <X> T_20_18.lc_trk_g3_2
 (29 12)  (1065 300)  (1065 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (35 12)  (1071 300)  (1071 300)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.input_2_6
 (36 12)  (1072 300)  (1072 300)  LC_6 Logic Functioning bit
 (43 12)  (1079 300)  (1079 300)  LC_6 Logic Functioning bit
 (3 13)  (1039 301)  (1039 301)  routing T_20_18.sp12_h_l_22 <X> T_20_18.sp12_h_r_1
 (14 13)  (1050 301)  (1050 301)  routing T_20_18.sp4_r_v_b_40 <X> T_20_18.lc_trk_g3_0
 (17 13)  (1053 301)  (1053 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (1057 301)  (1057 301)  routing T_20_18.sp4_r_v_b_43 <X> T_20_18.lc_trk_g3_3
 (22 13)  (1058 301)  (1058 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1062 301)  (1062 301)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 301)  (1063 301)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 301)  (1064 301)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 301)  (1065 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (1068 301)  (1068 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1071 301)  (1071 301)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.input_2_6
 (36 13)  (1072 301)  (1072 301)  LC_6 Logic Functioning bit
 (37 13)  (1073 301)  (1073 301)  LC_6 Logic Functioning bit
 (39 13)  (1075 301)  (1075 301)  LC_6 Logic Functioning bit
 (40 13)  (1076 301)  (1076 301)  LC_6 Logic Functioning bit
 (42 13)  (1078 301)  (1078 301)  LC_6 Logic Functioning bit
 (43 13)  (1079 301)  (1079 301)  LC_6 Logic Functioning bit
 (53 13)  (1089 301)  (1089 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (1036 302)  (1036 302)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 302)  (1037 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (9 14)  (1045 302)  (1045 302)  routing T_20_18.sp4_v_b_10 <X> T_20_18.sp4_h_l_47
 (11 14)  (1047 302)  (1047 302)  routing T_20_18.sp4_h_l_43 <X> T_20_18.sp4_v_t_46
 (12 14)  (1048 302)  (1048 302)  routing T_20_18.sp4_v_b_11 <X> T_20_18.sp4_h_l_46
 (15 14)  (1051 302)  (1051 302)  routing T_20_18.sp4_v_t_32 <X> T_20_18.lc_trk_g3_5
 (16 14)  (1052 302)  (1052 302)  routing T_20_18.sp4_v_t_32 <X> T_20_18.lc_trk_g3_5
 (17 14)  (1053 302)  (1053 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (32 14)  (1068 302)  (1068 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 302)  (1073 302)  LC_7 Logic Functioning bit
 (39 14)  (1075 302)  (1075 302)  LC_7 Logic Functioning bit
 (0 15)  (1036 303)  (1036 303)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 303)  (1037 303)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (1058 303)  (1058 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 303)  (1061 303)  routing T_20_18.sp4_r_v_b_46 <X> T_20_18.lc_trk_g3_6
 (28 15)  (1064 303)  (1064 303)  routing T_20_18.lc_trk_g2_1 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 303)  (1065 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 303)  (1067 303)  routing T_20_18.lc_trk_g0_2 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 303)  (1072 303)  LC_7 Logic Functioning bit
 (38 15)  (1074 303)  (1074 303)  LC_7 Logic Functioning bit
 (46 15)  (1082 303)  (1082 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_21_18

 (5 0)  (1095 288)  (1095 288)  routing T_21_18.sp4_v_b_6 <X> T_21_18.sp4_h_r_0
 (11 0)  (1101 288)  (1101 288)  routing T_21_18.sp4_h_l_45 <X> T_21_18.sp4_v_b_2
 (13 0)  (1103 288)  (1103 288)  routing T_21_18.sp4_h_l_45 <X> T_21_18.sp4_v_b_2
 (22 0)  (1112 288)  (1112 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1113 288)  (1113 288)  routing T_21_18.sp12_h_r_11 <X> T_21_18.lc_trk_g0_3
 (26 0)  (1116 288)  (1116 288)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 288)  (1117 288)  routing T_21_18.lc_trk_g1_0 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 288)  (1119 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 288)  (1122 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 288)  (1123 288)  routing T_21_18.lc_trk_g2_1 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (53 0)  (1143 288)  (1143 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (1094 289)  (1094 289)  routing T_21_18.sp4_v_b_6 <X> T_21_18.sp4_h_r_0
 (6 1)  (1096 289)  (1096 289)  routing T_21_18.sp4_v_b_6 <X> T_21_18.sp4_h_r_0
 (8 1)  (1098 289)  (1098 289)  routing T_21_18.sp4_h_r_1 <X> T_21_18.sp4_v_b_1
 (12 1)  (1102 289)  (1102 289)  routing T_21_18.sp4_h_l_45 <X> T_21_18.sp4_v_b_2
 (22 1)  (1112 289)  (1112 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1114 289)  (1114 289)  routing T_21_18.bot_op_2 <X> T_21_18.lc_trk_g0_2
 (27 1)  (1117 289)  (1117 289)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 289)  (1118 289)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 289)  (1119 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (41 1)  (1131 289)  (1131 289)  LC_0 Logic Functioning bit
 (43 1)  (1133 289)  (1133 289)  LC_0 Logic Functioning bit
 (52 1)  (1142 289)  (1142 289)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (1090 290)  (1090 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 290)  (1091 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 290)  (1092 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1094 290)  (1094 290)  routing T_21_18.sp4_h_r_0 <X> T_21_18.sp4_v_t_37
 (15 2)  (1105 290)  (1105 290)  routing T_21_18.sp12_h_r_5 <X> T_21_18.lc_trk_g0_5
 (17 2)  (1107 290)  (1107 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (1108 290)  (1108 290)  routing T_21_18.sp12_h_r_5 <X> T_21_18.lc_trk_g0_5
 (22 2)  (1112 290)  (1112 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1114 290)  (1114 290)  routing T_21_18.bot_op_7 <X> T_21_18.lc_trk_g0_7
 (27 2)  (1117 290)  (1117 290)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 290)  (1118 290)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 290)  (1119 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 290)  (1120 290)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 290)  (1122 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 290)  (1125 290)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.input_2_1
 (36 2)  (1126 290)  (1126 290)  LC_1 Logic Functioning bit
 (37 2)  (1127 290)  (1127 290)  LC_1 Logic Functioning bit
 (39 2)  (1129 290)  (1129 290)  LC_1 Logic Functioning bit
 (40 2)  (1130 290)  (1130 290)  LC_1 Logic Functioning bit
 (42 2)  (1132 290)  (1132 290)  LC_1 Logic Functioning bit
 (47 2)  (1137 290)  (1137 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (1095 291)  (1095 291)  routing T_21_18.sp4_h_r_0 <X> T_21_18.sp4_v_t_37
 (12 3)  (1102 291)  (1102 291)  routing T_21_18.sp4_h_l_39 <X> T_21_18.sp4_v_t_39
 (18 3)  (1108 291)  (1108 291)  routing T_21_18.sp12_h_r_5 <X> T_21_18.lc_trk_g0_5
 (26 3)  (1116 291)  (1116 291)  routing T_21_18.lc_trk_g0_3 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 291)  (1119 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 291)  (1121 291)  routing T_21_18.lc_trk_g0_2 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 291)  (1122 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1125 291)  (1125 291)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.input_2_1
 (36 3)  (1126 291)  (1126 291)  LC_1 Logic Functioning bit
 (15 4)  (1105 292)  (1105 292)  routing T_21_18.sp4_h_r_9 <X> T_21_18.lc_trk_g1_1
 (16 4)  (1106 292)  (1106 292)  routing T_21_18.sp4_h_r_9 <X> T_21_18.lc_trk_g1_1
 (17 4)  (1107 292)  (1107 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1108 292)  (1108 292)  routing T_21_18.sp4_h_r_9 <X> T_21_18.lc_trk_g1_1
 (21 4)  (1111 292)  (1111 292)  routing T_21_18.bnr_op_3 <X> T_21_18.lc_trk_g1_3
 (22 4)  (1112 292)  (1112 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (1115 292)  (1115 292)  routing T_21_18.sp4_v_b_10 <X> T_21_18.lc_trk_g1_2
 (26 4)  (1116 292)  (1116 292)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 292)  (1117 292)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 292)  (1118 292)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 292)  (1119 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 292)  (1123 292)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 292)  (1124 292)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 292)  (1126 292)  LC_2 Logic Functioning bit
 (37 4)  (1127 292)  (1127 292)  LC_2 Logic Functioning bit
 (38 4)  (1128 292)  (1128 292)  LC_2 Logic Functioning bit
 (39 4)  (1129 292)  (1129 292)  LC_2 Logic Functioning bit
 (41 4)  (1131 292)  (1131 292)  LC_2 Logic Functioning bit
 (43 4)  (1133 292)  (1133 292)  LC_2 Logic Functioning bit
 (45 4)  (1135 292)  (1135 292)  LC_2 Logic Functioning bit
 (51 4)  (1141 292)  (1141 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (9 5)  (1099 293)  (1099 293)  routing T_21_18.sp4_v_t_41 <X> T_21_18.sp4_v_b_4
 (11 5)  (1101 293)  (1101 293)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_h_r_5
 (13 5)  (1103 293)  (1103 293)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_h_r_5
 (14 5)  (1104 293)  (1104 293)  routing T_21_18.top_op_0 <X> T_21_18.lc_trk_g1_0
 (15 5)  (1105 293)  (1105 293)  routing T_21_18.top_op_0 <X> T_21_18.lc_trk_g1_0
 (17 5)  (1107 293)  (1107 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (1111 293)  (1111 293)  routing T_21_18.bnr_op_3 <X> T_21_18.lc_trk_g1_3
 (22 5)  (1112 293)  (1112 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1113 293)  (1113 293)  routing T_21_18.sp4_v_b_10 <X> T_21_18.lc_trk_g1_2
 (25 5)  (1115 293)  (1115 293)  routing T_21_18.sp4_v_b_10 <X> T_21_18.lc_trk_g1_2
 (26 5)  (1116 293)  (1116 293)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 293)  (1117 293)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 293)  (1119 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 293)  (1121 293)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (1127 293)  (1127 293)  LC_2 Logic Functioning bit
 (39 5)  (1129 293)  (1129 293)  LC_2 Logic Functioning bit
 (51 5)  (1141 293)  (1141 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (1106 294)  (1106 294)  routing T_21_18.sp4_v_b_5 <X> T_21_18.lc_trk_g1_5
 (17 6)  (1107 294)  (1107 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1108 294)  (1108 294)  routing T_21_18.sp4_v_b_5 <X> T_21_18.lc_trk_g1_5
 (21 6)  (1111 294)  (1111 294)  routing T_21_18.sp4_h_l_2 <X> T_21_18.lc_trk_g1_7
 (22 6)  (1112 294)  (1112 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1113 294)  (1113 294)  routing T_21_18.sp4_h_l_2 <X> T_21_18.lc_trk_g1_7
 (24 6)  (1114 294)  (1114 294)  routing T_21_18.sp4_h_l_2 <X> T_21_18.lc_trk_g1_7
 (28 6)  (1118 294)  (1118 294)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 294)  (1119 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 294)  (1120 294)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 294)  (1121 294)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 294)  (1122 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 294)  (1123 294)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (41 6)  (1131 294)  (1131 294)  LC_3 Logic Functioning bit
 (43 6)  (1133 294)  (1133 294)  LC_3 Logic Functioning bit
 (4 7)  (1094 295)  (1094 295)  routing T_21_18.sp4_v_b_10 <X> T_21_18.sp4_h_l_38
 (8 7)  (1098 295)  (1098 295)  routing T_21_18.sp4_v_b_1 <X> T_21_18.sp4_v_t_41
 (10 7)  (1100 295)  (1100 295)  routing T_21_18.sp4_v_b_1 <X> T_21_18.sp4_v_t_41
 (31 7)  (1121 295)  (1121 295)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (41 7)  (1131 295)  (1131 295)  LC_3 Logic Functioning bit
 (43 7)  (1133 295)  (1133 295)  LC_3 Logic Functioning bit
 (46 7)  (1136 295)  (1136 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (1141 295)  (1141 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (1106 296)  (1106 296)  routing T_21_18.sp4_v_b_33 <X> T_21_18.lc_trk_g2_1
 (17 8)  (1107 296)  (1107 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1108 296)  (1108 296)  routing T_21_18.sp4_v_b_33 <X> T_21_18.lc_trk_g2_1
 (26 8)  (1116 296)  (1116 296)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (31 8)  (1121 296)  (1121 296)  routing T_21_18.lc_trk_g0_5 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 296)  (1122 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (1131 296)  (1131 296)  LC_4 Logic Functioning bit
 (43 8)  (1133 296)  (1133 296)  LC_4 Logic Functioning bit
 (11 9)  (1101 297)  (1101 297)  routing T_21_18.sp4_h_l_45 <X> T_21_18.sp4_h_r_8
 (18 9)  (1108 297)  (1108 297)  routing T_21_18.sp4_v_b_33 <X> T_21_18.lc_trk_g2_1
 (26 9)  (1116 297)  (1116 297)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 297)  (1118 297)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 297)  (1119 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (40 9)  (1130 297)  (1130 297)  LC_4 Logic Functioning bit
 (42 9)  (1132 297)  (1132 297)  LC_4 Logic Functioning bit
 (6 10)  (1096 298)  (1096 298)  routing T_21_18.sp4_h_l_36 <X> T_21_18.sp4_v_t_43
 (8 10)  (1098 298)  (1098 298)  routing T_21_18.sp4_v_t_42 <X> T_21_18.sp4_h_l_42
 (9 10)  (1099 298)  (1099 298)  routing T_21_18.sp4_v_t_42 <X> T_21_18.sp4_h_l_42
 (13 10)  (1103 298)  (1103 298)  routing T_21_18.sp4_v_b_8 <X> T_21_18.sp4_v_t_45
 (14 10)  (1104 298)  (1104 298)  routing T_21_18.sp4_h_r_36 <X> T_21_18.lc_trk_g2_4
 (19 10)  (1109 298)  (1109 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (1111 298)  (1111 298)  routing T_21_18.bnl_op_7 <X> T_21_18.lc_trk_g2_7
 (22 10)  (1112 298)  (1112 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (1115 298)  (1115 298)  routing T_21_18.sp4_h_r_38 <X> T_21_18.lc_trk_g2_6
 (26 10)  (1116 298)  (1116 298)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 298)  (1117 298)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 298)  (1118 298)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 298)  (1119 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 298)  (1122 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 298)  (1124 298)  routing T_21_18.lc_trk_g1_1 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 298)  (1126 298)  LC_5 Logic Functioning bit
 (41 10)  (1131 298)  (1131 298)  LC_5 Logic Functioning bit
 (43 10)  (1133 298)  (1133 298)  LC_5 Logic Functioning bit
 (50 10)  (1140 298)  (1140 298)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (1105 299)  (1105 299)  routing T_21_18.sp4_h_r_36 <X> T_21_18.lc_trk_g2_4
 (16 11)  (1106 299)  (1106 299)  routing T_21_18.sp4_h_r_36 <X> T_21_18.lc_trk_g2_4
 (17 11)  (1107 299)  (1107 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (1111 299)  (1111 299)  routing T_21_18.bnl_op_7 <X> T_21_18.lc_trk_g2_7
 (22 11)  (1112 299)  (1112 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1113 299)  (1113 299)  routing T_21_18.sp4_h_r_38 <X> T_21_18.lc_trk_g2_6
 (24 11)  (1114 299)  (1114 299)  routing T_21_18.sp4_h_r_38 <X> T_21_18.lc_trk_g2_6
 (26 11)  (1116 299)  (1116 299)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 299)  (1118 299)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 299)  (1119 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 299)  (1120 299)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (37 11)  (1127 299)  (1127 299)  LC_5 Logic Functioning bit
 (41 11)  (1131 299)  (1131 299)  LC_5 Logic Functioning bit
 (43 11)  (1133 299)  (1133 299)  LC_5 Logic Functioning bit
 (53 11)  (1143 299)  (1143 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (1094 300)  (1094 300)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_v_b_9
 (12 12)  (1102 300)  (1102 300)  routing T_21_18.sp4_v_b_5 <X> T_21_18.sp4_h_r_11
 (14 12)  (1104 300)  (1104 300)  routing T_21_18.sp4_v_b_24 <X> T_21_18.lc_trk_g3_0
 (21 12)  (1111 300)  (1111 300)  routing T_21_18.wire_logic_cluster/lc_3/out <X> T_21_18.lc_trk_g3_3
 (22 12)  (1112 300)  (1112 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (1115 300)  (1115 300)  routing T_21_18.wire_logic_cluster/lc_2/out <X> T_21_18.lc_trk_g3_2
 (26 12)  (1116 300)  (1116 300)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (32 12)  (1122 300)  (1122 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 300)  (1124 300)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 300)  (1126 300)  LC_6 Logic Functioning bit
 (37 12)  (1127 300)  (1127 300)  LC_6 Logic Functioning bit
 (38 12)  (1128 300)  (1128 300)  LC_6 Logic Functioning bit
 (39 12)  (1129 300)  (1129 300)  LC_6 Logic Functioning bit
 (41 12)  (1131 300)  (1131 300)  LC_6 Logic Functioning bit
 (43 12)  (1133 300)  (1133 300)  LC_6 Logic Functioning bit
 (5 13)  (1095 301)  (1095 301)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_v_b_9
 (6 13)  (1096 301)  (1096 301)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_h_r_9
 (11 13)  (1101 301)  (1101 301)  routing T_21_18.sp4_v_b_5 <X> T_21_18.sp4_h_r_11
 (13 13)  (1103 301)  (1103 301)  routing T_21_18.sp4_v_b_5 <X> T_21_18.sp4_h_r_11
 (16 13)  (1106 301)  (1106 301)  routing T_21_18.sp4_v_b_24 <X> T_21_18.lc_trk_g3_0
 (17 13)  (1107 301)  (1107 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (1112 301)  (1112 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (1117 301)  (1117 301)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 301)  (1119 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 301)  (1121 301)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 301)  (1126 301)  LC_6 Logic Functioning bit
 (37 13)  (1127 301)  (1127 301)  LC_6 Logic Functioning bit
 (38 13)  (1128 301)  (1128 301)  LC_6 Logic Functioning bit
 (39 13)  (1129 301)  (1129 301)  LC_6 Logic Functioning bit
 (40 13)  (1130 301)  (1130 301)  LC_6 Logic Functioning bit
 (42 13)  (1132 301)  (1132 301)  LC_6 Logic Functioning bit
 (46 13)  (1136 301)  (1136 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (17 14)  (1107 302)  (1107 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (1117 302)  (1117 302)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 302)  (1118 302)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 302)  (1119 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 302)  (1120 302)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 302)  (1122 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 302)  (1124 302)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 302)  (1125 302)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.input_2_7
 (36 14)  (1126 302)  (1126 302)  LC_7 Logic Functioning bit
 (37 14)  (1127 302)  (1127 302)  LC_7 Logic Functioning bit
 (39 14)  (1129 302)  (1129 302)  LC_7 Logic Functioning bit
 (40 14)  (1130 302)  (1130 302)  LC_7 Logic Functioning bit
 (42 14)  (1132 302)  (1132 302)  LC_7 Logic Functioning bit
 (5 15)  (1095 303)  (1095 303)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_v_t_44
 (8 15)  (1098 303)  (1098 303)  routing T_21_18.sp4_v_b_7 <X> T_21_18.sp4_v_t_47
 (10 15)  (1100 303)  (1100 303)  routing T_21_18.sp4_v_b_7 <X> T_21_18.sp4_v_t_47
 (26 15)  (1116 303)  (1116 303)  routing T_21_18.lc_trk_g0_3 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 303)  (1119 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 303)  (1121 303)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 303)  (1122 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1125 303)  (1125 303)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.input_2_7
 (36 15)  (1126 303)  (1126 303)  LC_7 Logic Functioning bit


LogicTile_22_18

 (5 0)  (1149 288)  (1149 288)  routing T_22_18.sp4_v_b_6 <X> T_22_18.sp4_h_r_0
 (21 0)  (1165 288)  (1165 288)  routing T_22_18.sp4_v_b_11 <X> T_22_18.lc_trk_g0_3
 (22 0)  (1166 288)  (1166 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1167 288)  (1167 288)  routing T_22_18.sp4_v_b_11 <X> T_22_18.lc_trk_g0_3
 (28 0)  (1172 288)  (1172 288)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 288)  (1173 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 288)  (1176 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 288)  (1177 288)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 288)  (1178 288)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 288)  (1180 288)  LC_0 Logic Functioning bit
 (38 0)  (1182 288)  (1182 288)  LC_0 Logic Functioning bit
 (48 0)  (1192 288)  (1192 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (4 1)  (1148 289)  (1148 289)  routing T_22_18.sp4_v_b_6 <X> T_22_18.sp4_h_r_0
 (6 1)  (1150 289)  (1150 289)  routing T_22_18.sp4_v_b_6 <X> T_22_18.sp4_h_r_0
 (21 1)  (1165 289)  (1165 289)  routing T_22_18.sp4_v_b_11 <X> T_22_18.lc_trk_g0_3
 (22 1)  (1166 289)  (1166 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1167 289)  (1167 289)  routing T_22_18.sp4_h_r_2 <X> T_22_18.lc_trk_g0_2
 (24 1)  (1168 289)  (1168 289)  routing T_22_18.sp4_h_r_2 <X> T_22_18.lc_trk_g0_2
 (25 1)  (1169 289)  (1169 289)  routing T_22_18.sp4_h_r_2 <X> T_22_18.lc_trk_g0_2
 (28 1)  (1172 289)  (1172 289)  routing T_22_18.lc_trk_g2_0 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 289)  (1173 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 289)  (1174 289)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 289)  (1175 289)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 289)  (1180 289)  LC_0 Logic Functioning bit
 (37 1)  (1181 289)  (1181 289)  LC_0 Logic Functioning bit
 (38 1)  (1182 289)  (1182 289)  LC_0 Logic Functioning bit
 (39 1)  (1183 289)  (1183 289)  LC_0 Logic Functioning bit
 (47 1)  (1191 289)  (1191 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (15 2)  (1159 290)  (1159 290)  routing T_22_18.sp4_v_b_21 <X> T_22_18.lc_trk_g0_5
 (16 2)  (1160 290)  (1160 290)  routing T_22_18.sp4_v_b_21 <X> T_22_18.lc_trk_g0_5
 (17 2)  (1161 290)  (1161 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (1165 290)  (1165 290)  routing T_22_18.bnr_op_7 <X> T_22_18.lc_trk_g0_7
 (22 2)  (1166 290)  (1166 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (1170 290)  (1170 290)  routing T_22_18.lc_trk_g0_5 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 290)  (1173 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 290)  (1174 290)  routing T_22_18.lc_trk_g0_4 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 290)  (1176 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 290)  (1177 290)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 290)  (1178 290)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 290)  (1181 290)  LC_1 Logic Functioning bit
 (38 2)  (1182 290)  (1182 290)  LC_1 Logic Functioning bit
 (39 2)  (1183 290)  (1183 290)  LC_1 Logic Functioning bit
 (40 2)  (1184 290)  (1184 290)  LC_1 Logic Functioning bit
 (42 2)  (1186 290)  (1186 290)  LC_1 Logic Functioning bit
 (8 3)  (1152 291)  (1152 291)  routing T_22_18.sp4_v_b_10 <X> T_22_18.sp4_v_t_36
 (10 3)  (1154 291)  (1154 291)  routing T_22_18.sp4_v_b_10 <X> T_22_18.sp4_v_t_36
 (16 3)  (1160 291)  (1160 291)  routing T_22_18.sp12_h_r_12 <X> T_22_18.lc_trk_g0_4
 (17 3)  (1161 291)  (1161 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (1165 291)  (1165 291)  routing T_22_18.bnr_op_7 <X> T_22_18.lc_trk_g0_7
 (29 3)  (1173 291)  (1173 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 291)  (1175 291)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 291)  (1176 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1177 291)  (1177 291)  routing T_22_18.lc_trk_g2_1 <X> T_22_18.input_2_1
 (39 3)  (1183 291)  (1183 291)  LC_1 Logic Functioning bit
 (4 4)  (1148 292)  (1148 292)  routing T_22_18.sp4_h_l_44 <X> T_22_18.sp4_v_b_3
 (6 4)  (1150 292)  (1150 292)  routing T_22_18.sp4_h_l_44 <X> T_22_18.sp4_v_b_3
 (8 4)  (1152 292)  (1152 292)  routing T_22_18.sp4_h_l_45 <X> T_22_18.sp4_h_r_4
 (10 4)  (1154 292)  (1154 292)  routing T_22_18.sp4_h_l_45 <X> T_22_18.sp4_h_r_4
 (21 4)  (1165 292)  (1165 292)  routing T_22_18.bnr_op_3 <X> T_22_18.lc_trk_g1_3
 (22 4)  (1166 292)  (1166 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (1170 292)  (1170 292)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (31 4)  (1175 292)  (1175 292)  routing T_22_18.lc_trk_g0_7 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 292)  (1176 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 292)  (1180 292)  LC_2 Logic Functioning bit
 (37 4)  (1181 292)  (1181 292)  LC_2 Logic Functioning bit
 (38 4)  (1182 292)  (1182 292)  LC_2 Logic Functioning bit
 (50 4)  (1194 292)  (1194 292)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (1149 293)  (1149 293)  routing T_22_18.sp4_h_l_44 <X> T_22_18.sp4_v_b_3
 (21 5)  (1165 293)  (1165 293)  routing T_22_18.bnr_op_3 <X> T_22_18.lc_trk_g1_3
 (27 5)  (1171 293)  (1171 293)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 293)  (1173 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 293)  (1175 293)  routing T_22_18.lc_trk_g0_7 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 293)  (1180 293)  LC_2 Logic Functioning bit
 (37 5)  (1181 293)  (1181 293)  LC_2 Logic Functioning bit
 (39 5)  (1183 293)  (1183 293)  LC_2 Logic Functioning bit
 (13 6)  (1157 294)  (1157 294)  routing T_22_18.sp4_v_b_5 <X> T_22_18.sp4_v_t_40
 (15 6)  (1159 294)  (1159 294)  routing T_22_18.sp4_h_r_21 <X> T_22_18.lc_trk_g1_5
 (16 6)  (1160 294)  (1160 294)  routing T_22_18.sp4_h_r_21 <X> T_22_18.lc_trk_g1_5
 (17 6)  (1161 294)  (1161 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1162 294)  (1162 294)  routing T_22_18.sp4_h_r_21 <X> T_22_18.lc_trk_g1_5
 (25 6)  (1169 294)  (1169 294)  routing T_22_18.sp4_h_l_11 <X> T_22_18.lc_trk_g1_6
 (36 6)  (1180 294)  (1180 294)  LC_3 Logic Functioning bit
 (43 6)  (1187 294)  (1187 294)  LC_3 Logic Functioning bit
 (48 6)  (1192 294)  (1192 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (1194 294)  (1194 294)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (1152 295)  (1152 295)  routing T_22_18.sp4_v_b_1 <X> T_22_18.sp4_v_t_41
 (10 7)  (1154 295)  (1154 295)  routing T_22_18.sp4_v_b_1 <X> T_22_18.sp4_v_t_41
 (18 7)  (1162 295)  (1162 295)  routing T_22_18.sp4_h_r_21 <X> T_22_18.lc_trk_g1_5
 (22 7)  (1166 295)  (1166 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1167 295)  (1167 295)  routing T_22_18.sp4_h_l_11 <X> T_22_18.lc_trk_g1_6
 (24 7)  (1168 295)  (1168 295)  routing T_22_18.sp4_h_l_11 <X> T_22_18.lc_trk_g1_6
 (25 7)  (1169 295)  (1169 295)  routing T_22_18.sp4_h_l_11 <X> T_22_18.lc_trk_g1_6
 (26 7)  (1170 295)  (1170 295)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 295)  (1171 295)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 295)  (1172 295)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 295)  (1173 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (1181 295)  (1181 295)  LC_3 Logic Functioning bit
 (42 7)  (1186 295)  (1186 295)  LC_3 Logic Functioning bit
 (15 8)  (1159 296)  (1159 296)  routing T_22_18.sp4_h_r_25 <X> T_22_18.lc_trk_g2_1
 (16 8)  (1160 296)  (1160 296)  routing T_22_18.sp4_h_r_25 <X> T_22_18.lc_trk_g2_1
 (17 8)  (1161 296)  (1161 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (1166 296)  (1166 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (1172 296)  (1172 296)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 296)  (1173 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 296)  (1176 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 296)  (1177 296)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 296)  (1178 296)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 296)  (1180 296)  LC_4 Logic Functioning bit
 (38 8)  (1182 296)  (1182 296)  LC_4 Logic Functioning bit
 (40 8)  (1184 296)  (1184 296)  LC_4 Logic Functioning bit
 (41 8)  (1185 296)  (1185 296)  LC_4 Logic Functioning bit
 (42 8)  (1186 296)  (1186 296)  LC_4 Logic Functioning bit
 (43 8)  (1187 296)  (1187 296)  LC_4 Logic Functioning bit
 (47 8)  (1191 296)  (1191 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (8 9)  (1152 297)  (1152 297)  routing T_22_18.sp4_h_l_36 <X> T_22_18.sp4_v_b_7
 (9 9)  (1153 297)  (1153 297)  routing T_22_18.sp4_h_l_36 <X> T_22_18.sp4_v_b_7
 (10 9)  (1154 297)  (1154 297)  routing T_22_18.sp4_h_l_36 <X> T_22_18.sp4_v_b_7
 (14 9)  (1158 297)  (1158 297)  routing T_22_18.sp4_h_r_24 <X> T_22_18.lc_trk_g2_0
 (15 9)  (1159 297)  (1159 297)  routing T_22_18.sp4_h_r_24 <X> T_22_18.lc_trk_g2_0
 (16 9)  (1160 297)  (1160 297)  routing T_22_18.sp4_h_r_24 <X> T_22_18.lc_trk_g2_0
 (17 9)  (1161 297)  (1161 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (1162 297)  (1162 297)  routing T_22_18.sp4_h_r_25 <X> T_22_18.lc_trk_g2_1
 (21 9)  (1165 297)  (1165 297)  routing T_22_18.sp4_r_v_b_35 <X> T_22_18.lc_trk_g2_3
 (28 9)  (1172 297)  (1172 297)  routing T_22_18.lc_trk_g2_0 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 297)  (1173 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 297)  (1174 297)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 297)  (1175 297)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 297)  (1180 297)  LC_4 Logic Functioning bit
 (37 9)  (1181 297)  (1181 297)  LC_4 Logic Functioning bit
 (38 9)  (1182 297)  (1182 297)  LC_4 Logic Functioning bit
 (39 9)  (1183 297)  (1183 297)  LC_4 Logic Functioning bit
 (40 9)  (1184 297)  (1184 297)  LC_4 Logic Functioning bit
 (41 9)  (1185 297)  (1185 297)  LC_4 Logic Functioning bit
 (42 9)  (1186 297)  (1186 297)  LC_4 Logic Functioning bit
 (43 9)  (1187 297)  (1187 297)  LC_4 Logic Functioning bit
 (48 9)  (1192 297)  (1192 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1195 297)  (1195 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (6 10)  (1150 298)  (1150 298)  routing T_22_18.sp4_h_l_36 <X> T_22_18.sp4_v_t_43
 (26 10)  (1170 298)  (1170 298)  routing T_22_18.lc_trk_g0_5 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (1173 298)  (1173 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 298)  (1176 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 298)  (1178 298)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 298)  (1179 298)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.input_2_5
 (36 10)  (1180 298)  (1180 298)  LC_5 Logic Functioning bit
 (29 11)  (1173 299)  (1173 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 299)  (1174 299)  routing T_22_18.lc_trk_g0_2 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 299)  (1175 299)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 299)  (1176 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1178 299)  (1178 299)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.input_2_5
 (35 11)  (1179 299)  (1179 299)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.input_2_5
 (36 11)  (1180 299)  (1180 299)  LC_5 Logic Functioning bit
 (37 11)  (1181 299)  (1181 299)  LC_5 Logic Functioning bit
 (38 11)  (1182 299)  (1182 299)  LC_5 Logic Functioning bit
 (41 11)  (1185 299)  (1185 299)  LC_5 Logic Functioning bit
 (43 11)  (1187 299)  (1187 299)  LC_5 Logic Functioning bit
 (4 12)  (1148 300)  (1148 300)  routing T_22_18.sp4_h_l_38 <X> T_22_18.sp4_v_b_9
 (6 12)  (1150 300)  (1150 300)  routing T_22_18.sp4_h_l_38 <X> T_22_18.sp4_v_b_9
 (21 12)  (1165 300)  (1165 300)  routing T_22_18.sp4_v_t_14 <X> T_22_18.lc_trk_g3_3
 (22 12)  (1166 300)  (1166 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1167 300)  (1167 300)  routing T_22_18.sp4_v_t_14 <X> T_22_18.lc_trk_g3_3
 (26 12)  (1170 300)  (1170 300)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (1173 300)  (1173 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 300)  (1174 300)  routing T_22_18.lc_trk_g0_7 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 300)  (1176 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 300)  (1180 300)  LC_6 Logic Functioning bit
 (38 12)  (1182 300)  (1182 300)  LC_6 Logic Functioning bit
 (41 12)  (1185 300)  (1185 300)  LC_6 Logic Functioning bit
 (43 12)  (1187 300)  (1187 300)  LC_6 Logic Functioning bit
 (50 12)  (1194 300)  (1194 300)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (1196 300)  (1196 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (1149 301)  (1149 301)  routing T_22_18.sp4_h_l_38 <X> T_22_18.sp4_v_b_9
 (19 13)  (1163 301)  (1163 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (1166 301)  (1166 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1167 301)  (1167 301)  routing T_22_18.sp12_v_t_9 <X> T_22_18.lc_trk_g3_2
 (27 13)  (1171 301)  (1171 301)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 301)  (1173 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 301)  (1174 301)  routing T_22_18.lc_trk_g0_7 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 301)  (1175 301)  routing T_22_18.lc_trk_g0_3 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (43 13)  (1187 301)  (1187 301)  LC_6 Logic Functioning bit
 (48 13)  (1192 301)  (1192 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (1195 301)  (1195 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (6 14)  (1150 302)  (1150 302)  routing T_22_18.sp4_h_l_41 <X> T_22_18.sp4_v_t_44
 (12 14)  (1156 302)  (1156 302)  routing T_22_18.sp4_v_b_11 <X> T_22_18.sp4_h_l_46
 (19 14)  (1163 302)  (1163 302)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (36 14)  (1180 302)  (1180 302)  LC_7 Logic Functioning bit
 (43 14)  (1187 302)  (1187 302)  LC_7 Logic Functioning bit
 (50 14)  (1194 302)  (1194 302)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (1170 303)  (1170 303)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 303)  (1171 303)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 303)  (1172 303)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 303)  (1173 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (1181 303)  (1181 303)  LC_7 Logic Functioning bit
 (42 15)  (1186 303)  (1186 303)  LC_7 Logic Functioning bit
 (47 15)  (1191 303)  (1191 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (1192 303)  (1192 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (1196 303)  (1196 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_23_18

 (5 0)  (1203 288)  (1203 288)  routing T_23_18.sp4_h_l_44 <X> T_23_18.sp4_h_r_0
 (11 0)  (1209 288)  (1209 288)  routing T_23_18.sp4_v_t_43 <X> T_23_18.sp4_v_b_2
 (13 0)  (1211 288)  (1211 288)  routing T_23_18.sp4_v_t_43 <X> T_23_18.sp4_v_b_2
 (14 0)  (1212 288)  (1212 288)  routing T_23_18.sp4_v_b_8 <X> T_23_18.lc_trk_g0_0
 (25 0)  (1223 288)  (1223 288)  routing T_23_18.lft_op_2 <X> T_23_18.lc_trk_g0_2
 (28 0)  (1226 288)  (1226 288)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 288)  (1227 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 288)  (1228 288)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 288)  (1229 288)  routing T_23_18.lc_trk_g1_4 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 288)  (1230 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 288)  (1232 288)  routing T_23_18.lc_trk_g1_4 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 288)  (1234 288)  LC_0 Logic Functioning bit
 (38 0)  (1236 288)  (1236 288)  LC_0 Logic Functioning bit
 (45 0)  (1243 288)  (1243 288)  LC_0 Logic Functioning bit
 (4 1)  (1202 289)  (1202 289)  routing T_23_18.sp4_h_l_44 <X> T_23_18.sp4_h_r_0
 (14 1)  (1212 289)  (1212 289)  routing T_23_18.sp4_v_b_8 <X> T_23_18.lc_trk_g0_0
 (16 1)  (1214 289)  (1214 289)  routing T_23_18.sp4_v_b_8 <X> T_23_18.lc_trk_g0_0
 (17 1)  (1215 289)  (1215 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (1220 289)  (1220 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1222 289)  (1222 289)  routing T_23_18.lft_op_2 <X> T_23_18.lc_trk_g0_2
 (28 1)  (1226 289)  (1226 289)  routing T_23_18.lc_trk_g2_0 <X> T_23_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 289)  (1227 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 289)  (1228 289)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (1234 289)  (1234 289)  LC_0 Logic Functioning bit
 (37 1)  (1235 289)  (1235 289)  LC_0 Logic Functioning bit
 (38 1)  (1236 289)  (1236 289)  LC_0 Logic Functioning bit
 (39 1)  (1237 289)  (1237 289)  LC_0 Logic Functioning bit
 (40 1)  (1238 289)  (1238 289)  LC_0 Logic Functioning bit
 (42 1)  (1240 289)  (1240 289)  LC_0 Logic Functioning bit
 (51 1)  (1249 289)  (1249 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1198 290)  (1198 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 290)  (1199 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 290)  (1200 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1203 290)  (1203 290)  routing T_23_18.sp4_v_b_0 <X> T_23_18.sp4_h_l_37
 (14 2)  (1212 290)  (1212 290)  routing T_23_18.sp4_h_l_9 <X> T_23_18.lc_trk_g0_4
 (26 2)  (1224 290)  (1224 290)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (1227 290)  (1227 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 290)  (1229 290)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 290)  (1230 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 290)  (1231 290)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 290)  (1234 290)  LC_1 Logic Functioning bit
 (37 2)  (1235 290)  (1235 290)  LC_1 Logic Functioning bit
 (38 2)  (1236 290)  (1236 290)  LC_1 Logic Functioning bit
 (39 2)  (1237 290)  (1237 290)  LC_1 Logic Functioning bit
 (41 2)  (1239 290)  (1239 290)  LC_1 Logic Functioning bit
 (43 2)  (1241 290)  (1241 290)  LC_1 Logic Functioning bit
 (45 2)  (1243 290)  (1243 290)  LC_1 Logic Functioning bit
 (47 2)  (1245 290)  (1245 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (1212 291)  (1212 291)  routing T_23_18.sp4_h_l_9 <X> T_23_18.lc_trk_g0_4
 (15 3)  (1213 291)  (1213 291)  routing T_23_18.sp4_h_l_9 <X> T_23_18.lc_trk_g0_4
 (16 3)  (1214 291)  (1214 291)  routing T_23_18.sp4_h_l_9 <X> T_23_18.lc_trk_g0_4
 (17 3)  (1215 291)  (1215 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (1224 291)  (1224 291)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 291)  (1226 291)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 291)  (1227 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (1234 291)  (1234 291)  LC_1 Logic Functioning bit
 (38 3)  (1236 291)  (1236 291)  LC_1 Logic Functioning bit
 (1 4)  (1199 292)  (1199 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (1202 292)  (1202 292)  routing T_23_18.sp4_h_l_38 <X> T_23_18.sp4_v_b_3
 (14 4)  (1212 292)  (1212 292)  routing T_23_18.sp4_v_b_0 <X> T_23_18.lc_trk_g1_0
 (22 4)  (1220 292)  (1220 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (1224 292)  (1224 292)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1225 292)  (1225 292)  routing T_23_18.lc_trk_g1_6 <X> T_23_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 292)  (1227 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 292)  (1228 292)  routing T_23_18.lc_trk_g1_6 <X> T_23_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 292)  (1229 292)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 292)  (1230 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 292)  (1231 292)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 292)  (1234 292)  LC_2 Logic Functioning bit
 (38 4)  (1236 292)  (1236 292)  LC_2 Logic Functioning bit
 (41 4)  (1239 292)  (1239 292)  LC_2 Logic Functioning bit
 (43 4)  (1241 292)  (1241 292)  LC_2 Logic Functioning bit
 (45 4)  (1243 292)  (1243 292)  LC_2 Logic Functioning bit
 (47 4)  (1245 292)  (1245 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (1199 293)  (1199 293)  routing T_23_18.lc_trk_g0_2 <X> T_23_18.wire_logic_cluster/lc_7/cen
 (5 5)  (1203 293)  (1203 293)  routing T_23_18.sp4_h_l_38 <X> T_23_18.sp4_v_b_3
 (16 5)  (1214 293)  (1214 293)  routing T_23_18.sp4_v_b_0 <X> T_23_18.lc_trk_g1_0
 (17 5)  (1215 293)  (1215 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (1224 293)  (1224 293)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 293)  (1226 293)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 293)  (1227 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 293)  (1228 293)  routing T_23_18.lc_trk_g1_6 <X> T_23_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 293)  (1229 293)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (1235 293)  (1235 293)  LC_2 Logic Functioning bit
 (39 5)  (1237 293)  (1237 293)  LC_2 Logic Functioning bit
 (41 5)  (1239 293)  (1239 293)  LC_2 Logic Functioning bit
 (43 5)  (1241 293)  (1241 293)  LC_2 Logic Functioning bit
 (11 6)  (1209 294)  (1209 294)  routing T_23_18.sp4_h_r_11 <X> T_23_18.sp4_v_t_40
 (13 6)  (1211 294)  (1211 294)  routing T_23_18.sp4_h_r_11 <X> T_23_18.sp4_v_t_40
 (14 6)  (1212 294)  (1212 294)  routing T_23_18.sp4_v_b_4 <X> T_23_18.lc_trk_g1_4
 (15 6)  (1213 294)  (1213 294)  routing T_23_18.sp4_h_r_13 <X> T_23_18.lc_trk_g1_5
 (16 6)  (1214 294)  (1214 294)  routing T_23_18.sp4_h_r_13 <X> T_23_18.lc_trk_g1_5
 (17 6)  (1215 294)  (1215 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1216 294)  (1216 294)  routing T_23_18.sp4_h_r_13 <X> T_23_18.lc_trk_g1_5
 (25 6)  (1223 294)  (1223 294)  routing T_23_18.sp4_h_l_11 <X> T_23_18.lc_trk_g1_6
 (26 6)  (1224 294)  (1224 294)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (31 6)  (1229 294)  (1229 294)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 294)  (1230 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 294)  (1231 294)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 294)  (1232 294)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 294)  (1233 294)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.input_2_3
 (36 6)  (1234 294)  (1234 294)  LC_3 Logic Functioning bit
 (37 6)  (1235 294)  (1235 294)  LC_3 Logic Functioning bit
 (39 6)  (1237 294)  (1237 294)  LC_3 Logic Functioning bit
 (43 6)  (1241 294)  (1241 294)  LC_3 Logic Functioning bit
 (45 6)  (1243 294)  (1243 294)  LC_3 Logic Functioning bit
 (48 6)  (1246 294)  (1246 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (12 7)  (1210 295)  (1210 295)  routing T_23_18.sp4_h_r_11 <X> T_23_18.sp4_v_t_40
 (16 7)  (1214 295)  (1214 295)  routing T_23_18.sp4_v_b_4 <X> T_23_18.lc_trk_g1_4
 (17 7)  (1215 295)  (1215 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (1220 295)  (1220 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1221 295)  (1221 295)  routing T_23_18.sp4_h_l_11 <X> T_23_18.lc_trk_g1_6
 (24 7)  (1222 295)  (1222 295)  routing T_23_18.sp4_h_l_11 <X> T_23_18.lc_trk_g1_6
 (25 7)  (1223 295)  (1223 295)  routing T_23_18.sp4_h_l_11 <X> T_23_18.lc_trk_g1_6
 (26 7)  (1224 295)  (1224 295)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 295)  (1226 295)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 295)  (1227 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 295)  (1229 295)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 295)  (1230 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1231 295)  (1231 295)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.input_2_3
 (36 7)  (1234 295)  (1234 295)  LC_3 Logic Functioning bit
 (37 7)  (1235 295)  (1235 295)  LC_3 Logic Functioning bit
 (38 7)  (1236 295)  (1236 295)  LC_3 Logic Functioning bit
 (42 7)  (1240 295)  (1240 295)  LC_3 Logic Functioning bit
 (27 8)  (1225 296)  (1225 296)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 296)  (1226 296)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 296)  (1227 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 296)  (1229 296)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 296)  (1230 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 296)  (1231 296)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 296)  (1234 296)  LC_4 Logic Functioning bit
 (38 8)  (1236 296)  (1236 296)  LC_4 Logic Functioning bit
 (41 8)  (1239 296)  (1239 296)  LC_4 Logic Functioning bit
 (43 8)  (1241 296)  (1241 296)  LC_4 Logic Functioning bit
 (45 8)  (1243 296)  (1243 296)  LC_4 Logic Functioning bit
 (14 9)  (1212 297)  (1212 297)  routing T_23_18.sp12_v_b_16 <X> T_23_18.lc_trk_g2_0
 (16 9)  (1214 297)  (1214 297)  routing T_23_18.sp12_v_b_16 <X> T_23_18.lc_trk_g2_0
 (17 9)  (1215 297)  (1215 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (1220 297)  (1220 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1221 297)  (1221 297)  routing T_23_18.sp12_v_b_18 <X> T_23_18.lc_trk_g2_2
 (25 9)  (1223 297)  (1223 297)  routing T_23_18.sp12_v_b_18 <X> T_23_18.lc_trk_g2_2
 (26 9)  (1224 297)  (1224 297)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 297)  (1226 297)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 297)  (1227 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 297)  (1229 297)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (1235 297)  (1235 297)  LC_4 Logic Functioning bit
 (39 9)  (1237 297)  (1237 297)  LC_4 Logic Functioning bit
 (41 9)  (1239 297)  (1239 297)  LC_4 Logic Functioning bit
 (43 9)  (1241 297)  (1241 297)  LC_4 Logic Functioning bit
 (47 9)  (1245 297)  (1245 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (8 10)  (1206 298)  (1206 298)  routing T_23_18.sp4_v_t_42 <X> T_23_18.sp4_h_l_42
 (9 10)  (1207 298)  (1207 298)  routing T_23_18.sp4_v_t_42 <X> T_23_18.sp4_h_l_42
 (17 10)  (1215 298)  (1215 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (1220 298)  (1220 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (1224 298)  (1224 298)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (32 10)  (1230 298)  (1230 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 298)  (1231 298)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 298)  (1232 298)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 298)  (1234 298)  LC_5 Logic Functioning bit
 (37 10)  (1235 298)  (1235 298)  LC_5 Logic Functioning bit
 (39 10)  (1237 298)  (1237 298)  LC_5 Logic Functioning bit
 (43 10)  (1241 298)  (1241 298)  LC_5 Logic Functioning bit
 (45 10)  (1243 298)  (1243 298)  LC_5 Logic Functioning bit
 (12 11)  (1210 299)  (1210 299)  routing T_23_18.sp4_h_l_45 <X> T_23_18.sp4_v_t_45
 (17 11)  (1215 299)  (1215 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1219 299)  (1219 299)  routing T_23_18.sp4_r_v_b_39 <X> T_23_18.lc_trk_g2_7
 (22 11)  (1220 299)  (1220 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1221 299)  (1221 299)  routing T_23_18.sp12_v_b_14 <X> T_23_18.lc_trk_g2_6
 (26 11)  (1224 299)  (1224 299)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 299)  (1226 299)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 299)  (1227 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 299)  (1229 299)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 299)  (1230 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1232 299)  (1232 299)  routing T_23_18.lc_trk_g1_0 <X> T_23_18.input_2_5
 (36 11)  (1234 299)  (1234 299)  LC_5 Logic Functioning bit
 (37 11)  (1235 299)  (1235 299)  LC_5 Logic Functioning bit
 (38 11)  (1236 299)  (1236 299)  LC_5 Logic Functioning bit
 (42 11)  (1240 299)  (1240 299)  LC_5 Logic Functioning bit
 (47 11)  (1245 299)  (1245 299)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (22 12)  (1220 300)  (1220 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1221 300)  (1221 300)  routing T_23_18.sp4_h_r_27 <X> T_23_18.lc_trk_g3_3
 (24 12)  (1222 300)  (1222 300)  routing T_23_18.sp4_h_r_27 <X> T_23_18.lc_trk_g3_3
 (27 12)  (1225 300)  (1225 300)  routing T_23_18.lc_trk_g3_4 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 300)  (1226 300)  routing T_23_18.lc_trk_g3_4 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 300)  (1227 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 300)  (1228 300)  routing T_23_18.lc_trk_g3_4 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 300)  (1229 300)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 300)  (1230 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 300)  (1231 300)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 300)  (1234 300)  LC_6 Logic Functioning bit
 (38 12)  (1236 300)  (1236 300)  LC_6 Logic Functioning bit
 (41 12)  (1239 300)  (1239 300)  LC_6 Logic Functioning bit
 (43 12)  (1241 300)  (1241 300)  LC_6 Logic Functioning bit
 (45 12)  (1243 300)  (1243 300)  LC_6 Logic Functioning bit
 (11 13)  (1209 301)  (1209 301)  routing T_23_18.sp4_h_l_46 <X> T_23_18.sp4_h_r_11
 (16 13)  (1214 301)  (1214 301)  routing T_23_18.sp12_v_b_8 <X> T_23_18.lc_trk_g3_0
 (17 13)  (1215 301)  (1215 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (1219 301)  (1219 301)  routing T_23_18.sp4_h_r_27 <X> T_23_18.lc_trk_g3_3
 (26 13)  (1224 301)  (1224 301)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 301)  (1225 301)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 301)  (1227 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 301)  (1229 301)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (1235 301)  (1235 301)  LC_6 Logic Functioning bit
 (39 13)  (1237 301)  (1237 301)  LC_6 Logic Functioning bit
 (41 13)  (1239 301)  (1239 301)  LC_6 Logic Functioning bit
 (43 13)  (1241 301)  (1241 301)  LC_6 Logic Functioning bit
 (51 13)  (1249 301)  (1249 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (1199 302)  (1199 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (1215 302)  (1215 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (1220 302)  (1220 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1221 302)  (1221 302)  routing T_23_18.sp4_h_r_31 <X> T_23_18.lc_trk_g3_7
 (24 14)  (1222 302)  (1222 302)  routing T_23_18.sp4_h_r_31 <X> T_23_18.lc_trk_g3_7
 (26 14)  (1224 302)  (1224 302)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (1225 302)  (1225 302)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 302)  (1226 302)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 302)  (1227 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 302)  (1228 302)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 302)  (1229 302)  routing T_23_18.lc_trk_g0_4 <X> T_23_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 302)  (1230 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 302)  (1234 302)  LC_7 Logic Functioning bit
 (37 14)  (1235 302)  (1235 302)  LC_7 Logic Functioning bit
 (38 14)  (1236 302)  (1236 302)  LC_7 Logic Functioning bit
 (39 14)  (1237 302)  (1237 302)  LC_7 Logic Functioning bit
 (41 14)  (1239 302)  (1239 302)  LC_7 Logic Functioning bit
 (43 14)  (1241 302)  (1241 302)  LC_7 Logic Functioning bit
 (45 14)  (1243 302)  (1243 302)  LC_7 Logic Functioning bit
 (0 15)  (1198 303)  (1198 303)  routing T_23_18.lc_trk_g1_5 <X> T_23_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 303)  (1199 303)  routing T_23_18.lc_trk_g1_5 <X> T_23_18.wire_logic_cluster/lc_7/s_r
 (10 15)  (1208 303)  (1208 303)  routing T_23_18.sp4_h_l_40 <X> T_23_18.sp4_v_t_47
 (16 15)  (1214 303)  (1214 303)  routing T_23_18.sp12_v_b_12 <X> T_23_18.lc_trk_g3_4
 (17 15)  (1215 303)  (1215 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (1219 303)  (1219 303)  routing T_23_18.sp4_h_r_31 <X> T_23_18.lc_trk_g3_7
 (26 15)  (1224 303)  (1224 303)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 303)  (1226 303)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 303)  (1227 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (1234 303)  (1234 303)  LC_7 Logic Functioning bit
 (38 15)  (1236 303)  (1236 303)  LC_7 Logic Functioning bit
 (48 15)  (1246 303)  (1246 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_24_18

 (14 0)  (1266 288)  (1266 288)  routing T_24_18.wire_logic_cluster/lc_0/out <X> T_24_18.lc_trk_g0_0
 (22 0)  (1274 288)  (1274 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1275 288)  (1275 288)  routing T_24_18.sp12_h_r_11 <X> T_24_18.lc_trk_g0_3
 (26 0)  (1278 288)  (1278 288)  routing T_24_18.lc_trk_g0_4 <X> T_24_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (1281 288)  (1281 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 288)  (1282 288)  routing T_24_18.lc_trk_g0_5 <X> T_24_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 288)  (1283 288)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 288)  (1284 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 288)  (1285 288)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 288)  (1288 288)  LC_0 Logic Functioning bit
 (40 0)  (1292 288)  (1292 288)  LC_0 Logic Functioning bit
 (41 0)  (1293 288)  (1293 288)  LC_0 Logic Functioning bit
 (42 0)  (1294 288)  (1294 288)  LC_0 Logic Functioning bit
 (43 0)  (1295 288)  (1295 288)  LC_0 Logic Functioning bit
 (17 1)  (1269 289)  (1269 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1274 289)  (1274 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1275 289)  (1275 289)  routing T_24_18.sp12_h_r_10 <X> T_24_18.lc_trk_g0_2
 (29 1)  (1281 289)  (1281 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1284 289)  (1284 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1287 289)  (1287 289)  routing T_24_18.lc_trk_g0_2 <X> T_24_18.input_2_0
 (36 1)  (1288 289)  (1288 289)  LC_0 Logic Functioning bit
 (37 1)  (1289 289)  (1289 289)  LC_0 Logic Functioning bit
 (39 1)  (1291 289)  (1291 289)  LC_0 Logic Functioning bit
 (40 1)  (1292 289)  (1292 289)  LC_0 Logic Functioning bit
 (42 1)  (1294 289)  (1294 289)  LC_0 Logic Functioning bit
 (43 1)  (1295 289)  (1295 289)  LC_0 Logic Functioning bit
 (15 2)  (1267 290)  (1267 290)  routing T_24_18.sp4_h_r_13 <X> T_24_18.lc_trk_g0_5
 (16 2)  (1268 290)  (1268 290)  routing T_24_18.sp4_h_r_13 <X> T_24_18.lc_trk_g0_5
 (17 2)  (1269 290)  (1269 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1270 290)  (1270 290)  routing T_24_18.sp4_h_r_13 <X> T_24_18.lc_trk_g0_5
 (19 2)  (1271 290)  (1271 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (4 3)  (1256 291)  (1256 291)  routing T_24_18.sp4_v_b_7 <X> T_24_18.sp4_h_l_37
 (15 3)  (1267 291)  (1267 291)  routing T_24_18.sp4_v_t_9 <X> T_24_18.lc_trk_g0_4
 (16 3)  (1268 291)  (1268 291)  routing T_24_18.sp4_v_t_9 <X> T_24_18.lc_trk_g0_4
 (17 3)  (1269 291)  (1269 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (29 4)  (1281 292)  (1281 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 292)  (1283 292)  routing T_24_18.lc_trk_g0_5 <X> T_24_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 292)  (1284 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (1293 292)  (1293 292)  LC_2 Logic Functioning bit
 (22 5)  (1274 293)  (1274 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1275 293)  (1275 293)  routing T_24_18.sp12_h_r_10 <X> T_24_18.lc_trk_g1_2
 (27 5)  (1279 293)  (1279 293)  routing T_24_18.lc_trk_g3_1 <X> T_24_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 293)  (1280 293)  routing T_24_18.lc_trk_g3_1 <X> T_24_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 293)  (1281 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 293)  (1282 293)  routing T_24_18.lc_trk_g0_3 <X> T_24_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (1284 293)  (1284 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1287 293)  (1287 293)  routing T_24_18.lc_trk_g0_2 <X> T_24_18.input_2_2
 (26 6)  (1278 294)  (1278 294)  routing T_24_18.lc_trk_g0_5 <X> T_24_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 294)  (1279 294)  routing T_24_18.lc_trk_g3_1 <X> T_24_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 294)  (1280 294)  routing T_24_18.lc_trk_g3_1 <X> T_24_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 294)  (1281 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 294)  (1283 294)  routing T_24_18.lc_trk_g0_4 <X> T_24_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 294)  (1284 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (29 7)  (1281 295)  (1281 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1284 295)  (1284 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1287 295)  (1287 295)  routing T_24_18.lc_trk_g0_3 <X> T_24_18.input_2_3
 (42 7)  (1294 295)  (1294 295)  LC_3 Logic Functioning bit
 (22 8)  (1274 296)  (1274 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1275 296)  (1275 296)  routing T_24_18.sp4_v_t_30 <X> T_24_18.lc_trk_g2_3
 (24 8)  (1276 296)  (1276 296)  routing T_24_18.sp4_v_t_30 <X> T_24_18.lc_trk_g2_3
 (25 8)  (1277 296)  (1277 296)  routing T_24_18.wire_logic_cluster/lc_2/out <X> T_24_18.lc_trk_g2_2
 (27 8)  (1279 296)  (1279 296)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 296)  (1280 296)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 296)  (1281 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 296)  (1283 296)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 296)  (1284 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 296)  (1285 296)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 296)  (1288 296)  LC_4 Logic Functioning bit
 (37 8)  (1289 296)  (1289 296)  LC_4 Logic Functioning bit
 (38 8)  (1290 296)  (1290 296)  LC_4 Logic Functioning bit
 (50 8)  (1302 296)  (1302 296)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (1274 297)  (1274 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1278 297)  (1278 297)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 297)  (1280 297)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 297)  (1281 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (1289 297)  (1289 297)  LC_4 Logic Functioning bit
 (14 10)  (1266 298)  (1266 298)  routing T_24_18.sp4_v_b_36 <X> T_24_18.lc_trk_g2_4
 (15 10)  (1267 298)  (1267 298)  routing T_24_18.sp4_h_l_24 <X> T_24_18.lc_trk_g2_5
 (16 10)  (1268 298)  (1268 298)  routing T_24_18.sp4_h_l_24 <X> T_24_18.lc_trk_g2_5
 (17 10)  (1269 298)  (1269 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1270 298)  (1270 298)  routing T_24_18.sp4_h_l_24 <X> T_24_18.lc_trk_g2_5
 (29 10)  (1281 298)  (1281 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 298)  (1284 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 298)  (1285 298)  routing T_24_18.lc_trk_g3_3 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 298)  (1286 298)  routing T_24_18.lc_trk_g3_3 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 298)  (1288 298)  LC_5 Logic Functioning bit
 (37 10)  (1289 298)  (1289 298)  LC_5 Logic Functioning bit
 (42 10)  (1294 298)  (1294 298)  LC_5 Logic Functioning bit
 (43 10)  (1295 298)  (1295 298)  LC_5 Logic Functioning bit
 (46 10)  (1298 298)  (1298 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (1302 298)  (1302 298)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (1266 299)  (1266 299)  routing T_24_18.sp4_v_b_36 <X> T_24_18.lc_trk_g2_4
 (16 11)  (1268 299)  (1268 299)  routing T_24_18.sp4_v_b_36 <X> T_24_18.lc_trk_g2_4
 (17 11)  (1269 299)  (1269 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 11)  (1279 299)  (1279 299)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 299)  (1280 299)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 299)  (1281 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 299)  (1283 299)  routing T_24_18.lc_trk_g3_3 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 299)  (1288 299)  LC_5 Logic Functioning bit
 (37 11)  (1289 299)  (1289 299)  LC_5 Logic Functioning bit
 (38 11)  (1290 299)  (1290 299)  LC_5 Logic Functioning bit
 (42 11)  (1294 299)  (1294 299)  LC_5 Logic Functioning bit
 (43 11)  (1295 299)  (1295 299)  LC_5 Logic Functioning bit
 (14 12)  (1266 300)  (1266 300)  routing T_24_18.sp4_h_r_40 <X> T_24_18.lc_trk_g3_0
 (15 12)  (1267 300)  (1267 300)  routing T_24_18.sp4_v_t_28 <X> T_24_18.lc_trk_g3_1
 (16 12)  (1268 300)  (1268 300)  routing T_24_18.sp4_v_t_28 <X> T_24_18.lc_trk_g3_1
 (17 12)  (1269 300)  (1269 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (1273 300)  (1273 300)  routing T_24_18.sp4_h_r_43 <X> T_24_18.lc_trk_g3_3
 (22 12)  (1274 300)  (1274 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1275 300)  (1275 300)  routing T_24_18.sp4_h_r_43 <X> T_24_18.lc_trk_g3_3
 (24 12)  (1276 300)  (1276 300)  routing T_24_18.sp4_h_r_43 <X> T_24_18.lc_trk_g3_3
 (26 12)  (1278 300)  (1278 300)  routing T_24_18.lc_trk_g0_4 <X> T_24_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 300)  (1279 300)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 300)  (1281 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 300)  (1283 300)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 300)  (1284 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 300)  (1285 300)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 300)  (1288 300)  LC_6 Logic Functioning bit
 (38 12)  (1290 300)  (1290 300)  LC_6 Logic Functioning bit
 (40 12)  (1292 300)  (1292 300)  LC_6 Logic Functioning bit
 (41 12)  (1293 300)  (1293 300)  LC_6 Logic Functioning bit
 (42 12)  (1294 300)  (1294 300)  LC_6 Logic Functioning bit
 (43 12)  (1295 300)  (1295 300)  LC_6 Logic Functioning bit
 (48 12)  (1300 300)  (1300 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (1303 300)  (1303 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (1266 301)  (1266 301)  routing T_24_18.sp4_h_r_40 <X> T_24_18.lc_trk_g3_0
 (15 13)  (1267 301)  (1267 301)  routing T_24_18.sp4_h_r_40 <X> T_24_18.lc_trk_g3_0
 (16 13)  (1268 301)  (1268 301)  routing T_24_18.sp4_h_r_40 <X> T_24_18.lc_trk_g3_0
 (17 13)  (1269 301)  (1269 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (1273 301)  (1273 301)  routing T_24_18.sp4_h_r_43 <X> T_24_18.lc_trk_g3_3
 (29 13)  (1281 301)  (1281 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 301)  (1282 301)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (1288 301)  (1288 301)  LC_6 Logic Functioning bit
 (37 13)  (1289 301)  (1289 301)  LC_6 Logic Functioning bit
 (38 13)  (1290 301)  (1290 301)  LC_6 Logic Functioning bit
 (39 13)  (1291 301)  (1291 301)  LC_6 Logic Functioning bit
 (40 13)  (1292 301)  (1292 301)  LC_6 Logic Functioning bit
 (41 13)  (1293 301)  (1293 301)  LC_6 Logic Functioning bit
 (42 13)  (1294 301)  (1294 301)  LC_6 Logic Functioning bit
 (43 13)  (1295 301)  (1295 301)  LC_6 Logic Functioning bit
 (10 14)  (1262 302)  (1262 302)  routing T_24_18.sp4_v_b_5 <X> T_24_18.sp4_h_l_47
 (17 14)  (1269 302)  (1269 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (1278 302)  (1278 302)  routing T_24_18.lc_trk_g0_5 <X> T_24_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 302)  (1279 302)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 302)  (1280 302)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 302)  (1281 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 302)  (1282 302)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 302)  (1283 302)  routing T_24_18.lc_trk_g2_4 <X> T_24_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 302)  (1284 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 302)  (1285 302)  routing T_24_18.lc_trk_g2_4 <X> T_24_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 302)  (1288 302)  LC_7 Logic Functioning bit
 (38 14)  (1290 302)  (1290 302)  LC_7 Logic Functioning bit
 (42 14)  (1294 302)  (1294 302)  LC_7 Logic Functioning bit
 (9 15)  (1261 303)  (1261 303)  routing T_24_18.sp4_v_b_10 <X> T_24_18.sp4_v_t_47
 (29 15)  (1281 303)  (1281 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (1284 303)  (1284 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1285 303)  (1285 303)  routing T_24_18.lc_trk_g2_3 <X> T_24_18.input_2_7
 (35 15)  (1287 303)  (1287 303)  routing T_24_18.lc_trk_g2_3 <X> T_24_18.input_2_7
 (36 15)  (1288 303)  (1288 303)  LC_7 Logic Functioning bit
 (37 15)  (1289 303)  (1289 303)  LC_7 Logic Functioning bit
 (38 15)  (1290 303)  (1290 303)  LC_7 Logic Functioning bit
 (39 15)  (1291 303)  (1291 303)  LC_7 Logic Functioning bit
 (43 15)  (1295 303)  (1295 303)  LC_7 Logic Functioning bit


RAM_Tile_25_18

 (0 0)  (1306 288)  (1306 288)  Negative Clock bit

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (5 3)  (1311 291)  (1311 291)  routing T_25_18.sp4_h_l_37 <X> T_25_18.sp4_v_t_37
 (12 3)  (1318 291)  (1318 291)  routing T_25_18.sp4_h_l_39 <X> T_25_18.sp4_v_t_39
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (28 4)  (1334 292)  (1334 292)  routing T_25_18.lc_trk_g2_3 <X> T_25_18.wire_bram/ram/WDATA_5
 (29 4)  (1335 292)  (1335 292)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_5
 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (30 5)  (1336 293)  (1336 293)  routing T_25_18.lc_trk_g2_3 <X> T_25_18.wire_bram/ram/WDATA_5
 (39 5)  (1345 293)  (1345 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (5 6)  (1311 294)  (1311 294)  routing T_25_18.sp4_v_t_44 <X> T_25_18.sp4_h_l_38
 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (4 7)  (1310 295)  (1310 295)  routing T_25_18.sp4_v_t_44 <X> T_25_18.sp4_h_l_38
 (6 7)  (1312 295)  (1312 295)  routing T_25_18.sp4_v_t_44 <X> T_25_18.sp4_h_l_38
 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (15 8)  (1321 296)  (1321 296)  routing T_25_18.sp4_h_l_28 <X> T_25_18.lc_trk_g2_1
 (16 8)  (1322 296)  (1322 296)  routing T_25_18.sp4_h_l_28 <X> T_25_18.lc_trk_g2_1
 (17 8)  (1323 296)  (1323 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 296)  (1324 296)  routing T_25_18.sp4_h_l_28 <X> T_25_18.lc_trk_g2_1
 (21 8)  (1327 296)  (1327 296)  routing T_25_18.sp12_v_t_0 <X> T_25_18.lc_trk_g2_3
 (22 8)  (1328 296)  (1328 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1330 296)  (1330 296)  routing T_25_18.sp12_v_t_0 <X> T_25_18.lc_trk_g2_3
 (18 9)  (1324 297)  (1324 297)  routing T_25_18.sp4_h_l_28 <X> T_25_18.lc_trk_g2_1
 (21 9)  (1327 297)  (1327 297)  routing T_25_18.sp12_v_t_0 <X> T_25_18.lc_trk_g2_3
 (8 10)  (1314 298)  (1314 298)  routing T_25_18.sp4_v_t_36 <X> T_25_18.sp4_h_l_42
 (9 10)  (1315 298)  (1315 298)  routing T_25_18.sp4_v_t_36 <X> T_25_18.sp4_h_l_42
 (10 10)  (1316 298)  (1316 298)  routing T_25_18.sp4_v_t_36 <X> T_25_18.sp4_h_l_42
 (15 11)  (1321 299)  (1321 299)  routing T_25_18.sp4_v_t_33 <X> T_25_18.lc_trk_g2_4
 (16 11)  (1322 299)  (1322 299)  routing T_25_18.sp4_v_t_33 <X> T_25_18.lc_trk_g2_4
 (17 11)  (1323 299)  (1323 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (13 12)  (1319 300)  (1319 300)  routing T_25_18.sp4_v_t_46 <X> T_25_18.sp4_v_b_11
 (28 12)  (1334 300)  (1334 300)  routing T_25_18.lc_trk_g2_1 <X> T_25_18.wire_bram/ram/WDATA_1
 (29 12)  (1335 300)  (1335 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_1
 (41 12)  (1347 300)  (1347 300)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.wire_bram/ram/WE
 (3 15)  (1309 303)  (1309 303)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_v_t_22
 (10 15)  (1316 303)  (1316 303)  routing T_25_18.sp4_h_l_40 <X> T_25_18.sp4_v_t_47


LogicTile_26_18

 (4 2)  (1352 290)  (1352 290)  routing T_26_18.sp4_h_r_6 <X> T_26_18.sp4_v_t_37
 (6 2)  (1354 290)  (1354 290)  routing T_26_18.sp4_h_r_6 <X> T_26_18.sp4_v_t_37
 (5 3)  (1353 291)  (1353 291)  routing T_26_18.sp4_h_r_6 <X> T_26_18.sp4_v_t_37
 (5 14)  (1353 302)  (1353 302)  routing T_26_18.sp4_v_t_38 <X> T_26_18.sp4_h_l_44
 (12 14)  (1360 302)  (1360 302)  routing T_26_18.sp4_v_t_40 <X> T_26_18.sp4_h_l_46
 (4 15)  (1352 303)  (1352 303)  routing T_26_18.sp4_v_t_38 <X> T_26_18.sp4_h_l_44
 (6 15)  (1354 303)  (1354 303)  routing T_26_18.sp4_v_t_38 <X> T_26_18.sp4_h_l_44
 (11 15)  (1359 303)  (1359 303)  routing T_26_18.sp4_v_t_40 <X> T_26_18.sp4_h_l_46
 (13 15)  (1361 303)  (1361 303)  routing T_26_18.sp4_v_t_40 <X> T_26_18.sp4_h_l_46


LogicTile_27_18

 (2 6)  (1404 294)  (1404 294)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_0_17

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_6_17

 (3 0)  (291 272)  (291 272)  routing T_6_17.sp12_h_r_0 <X> T_6_17.sp12_v_b_0
 (3 1)  (291 273)  (291 273)  routing T_6_17.sp12_h_r_0 <X> T_6_17.sp12_v_b_0
 (0 2)  (288 274)  (288 274)  routing T_6_17.glb_netwk_6 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (1 2)  (289 274)  (289 274)  routing T_6_17.glb_netwk_6 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (2 2)  (290 274)  (290 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (302 274)  (302 274)  routing T_6_17.sp12_h_l_3 <X> T_6_17.lc_trk_g0_4
 (15 2)  (303 274)  (303 274)  routing T_6_17.sp4_h_r_21 <X> T_6_17.lc_trk_g0_5
 (16 2)  (304 274)  (304 274)  routing T_6_17.sp4_h_r_21 <X> T_6_17.lc_trk_g0_5
 (17 2)  (305 274)  (305 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (306 274)  (306 274)  routing T_6_17.sp4_h_r_21 <X> T_6_17.lc_trk_g0_5
 (14 3)  (302 275)  (302 275)  routing T_6_17.sp12_h_l_3 <X> T_6_17.lc_trk_g0_4
 (15 3)  (303 275)  (303 275)  routing T_6_17.sp12_h_l_3 <X> T_6_17.lc_trk_g0_4
 (17 3)  (305 275)  (305 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (18 3)  (306 275)  (306 275)  routing T_6_17.sp4_h_r_21 <X> T_6_17.lc_trk_g0_5
 (29 4)  (317 276)  (317 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 276)  (318 276)  routing T_6_17.lc_trk_g0_5 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 276)  (319 276)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 276)  (320 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 276)  (321 276)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 276)  (322 276)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 276)  (323 276)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.input_2_2
 (36 4)  (324 276)  (324 276)  LC_2 Logic Functioning bit
 (41 4)  (329 276)  (329 276)  LC_2 Logic Functioning bit
 (43 4)  (331 276)  (331 276)  LC_2 Logic Functioning bit
 (45 4)  (333 276)  (333 276)  LC_2 Logic Functioning bit
 (26 5)  (314 277)  (314 277)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 277)  (316 277)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 277)  (317 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (320 277)  (320 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (324 277)  (324 277)  LC_2 Logic Functioning bit
 (37 5)  (325 277)  (325 277)  LC_2 Logic Functioning bit
 (39 5)  (327 277)  (327 277)  LC_2 Logic Functioning bit
 (40 5)  (328 277)  (328 277)  LC_2 Logic Functioning bit
 (42 5)  (330 277)  (330 277)  LC_2 Logic Functioning bit
 (48 5)  (336 277)  (336 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (309 278)  (309 278)  routing T_6_17.sp12_h_l_4 <X> T_6_17.lc_trk_g1_7
 (22 6)  (310 278)  (310 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (312 278)  (312 278)  routing T_6_17.sp12_h_l_4 <X> T_6_17.lc_trk_g1_7
 (21 7)  (309 279)  (309 279)  routing T_6_17.sp12_h_l_4 <X> T_6_17.lc_trk_g1_7
 (25 8)  (313 280)  (313 280)  routing T_6_17.wire_logic_cluster/lc_2/out <X> T_6_17.lc_trk_g2_2
 (22 9)  (310 281)  (310 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (14 12)  (302 284)  (302 284)  routing T_6_17.sp4_v_b_24 <X> T_6_17.lc_trk_g3_0
 (16 13)  (304 285)  (304 285)  routing T_6_17.sp4_v_b_24 <X> T_6_17.lc_trk_g3_0
 (17 13)  (305 285)  (305 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (14 14)  (302 286)  (302 286)  routing T_6_17.sp4_v_b_36 <X> T_6_17.lc_trk_g3_4
 (28 14)  (316 286)  (316 286)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 286)  (317 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 286)  (319 286)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 286)  (320 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 286)  (322 286)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 286)  (324 286)  LC_7 Logic Functioning bit
 (38 14)  (326 286)  (326 286)  LC_7 Logic Functioning bit
 (41 14)  (329 286)  (329 286)  LC_7 Logic Functioning bit
 (43 14)  (331 286)  (331 286)  LC_7 Logic Functioning bit
 (14 15)  (302 287)  (302 287)  routing T_6_17.sp4_v_b_36 <X> T_6_17.lc_trk_g3_4
 (16 15)  (304 287)  (304 287)  routing T_6_17.sp4_v_b_36 <X> T_6_17.lc_trk_g3_4
 (17 15)  (305 287)  (305 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (315 287)  (315 287)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 287)  (316 287)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 287)  (317 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 287)  (318 287)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 287)  (319 287)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 287)  (325 287)  LC_7 Logic Functioning bit
 (39 15)  (327 287)  (327 287)  LC_7 Logic Functioning bit
 (41 15)  (329 287)  (329 287)  LC_7 Logic Functioning bit
 (43 15)  (331 287)  (331 287)  LC_7 Logic Functioning bit


LogicTile_7_17

 (14 0)  (356 272)  (356 272)  routing T_7_17.sp4_h_r_8 <X> T_7_17.lc_trk_g0_0
 (27 0)  (369 272)  (369 272)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 272)  (371 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 272)  (372 272)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 272)  (373 272)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (378 272)  (378 272)  LC_0 Logic Functioning bit
 (38 0)  (380 272)  (380 272)  LC_0 Logic Functioning bit
 (15 1)  (357 273)  (357 273)  routing T_7_17.sp4_h_r_8 <X> T_7_17.lc_trk_g0_0
 (16 1)  (358 273)  (358 273)  routing T_7_17.sp4_h_r_8 <X> T_7_17.lc_trk_g0_0
 (17 1)  (359 273)  (359 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (364 273)  (364 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (365 273)  (365 273)  routing T_7_17.sp4_h_r_2 <X> T_7_17.lc_trk_g0_2
 (24 1)  (366 273)  (366 273)  routing T_7_17.sp4_h_r_2 <X> T_7_17.lc_trk_g0_2
 (25 1)  (367 273)  (367 273)  routing T_7_17.sp4_h_r_2 <X> T_7_17.lc_trk_g0_2
 (27 1)  (369 273)  (369 273)  routing T_7_17.lc_trk_g1_1 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 273)  (371 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 273)  (373 273)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 273)  (378 273)  LC_0 Logic Functioning bit
 (37 1)  (379 273)  (379 273)  LC_0 Logic Functioning bit
 (38 1)  (380 273)  (380 273)  LC_0 Logic Functioning bit
 (39 1)  (381 273)  (381 273)  LC_0 Logic Functioning bit
 (41 1)  (383 273)  (383 273)  LC_0 Logic Functioning bit
 (43 1)  (385 273)  (385 273)  LC_0 Logic Functioning bit
 (0 2)  (342 274)  (342 274)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (1 2)  (343 274)  (343 274)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (353 274)  (353 274)  routing T_7_17.sp4_h_r_8 <X> T_7_17.sp4_v_t_39
 (13 2)  (355 274)  (355 274)  routing T_7_17.sp4_h_r_8 <X> T_7_17.sp4_v_t_39
 (21 2)  (363 274)  (363 274)  routing T_7_17.lft_op_7 <X> T_7_17.lc_trk_g0_7
 (22 2)  (364 274)  (364 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (366 274)  (366 274)  routing T_7_17.lft_op_7 <X> T_7_17.lc_trk_g0_7
 (27 2)  (369 274)  (369 274)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 274)  (370 274)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 274)  (371 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 274)  (373 274)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 274)  (374 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 274)  (378 274)  LC_1 Logic Functioning bit
 (38 2)  (380 274)  (380 274)  LC_1 Logic Functioning bit
 (42 2)  (384 274)  (384 274)  LC_1 Logic Functioning bit
 (43 2)  (385 274)  (385 274)  LC_1 Logic Functioning bit
 (50 2)  (392 274)  (392 274)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (354 275)  (354 275)  routing T_7_17.sp4_h_r_8 <X> T_7_17.sp4_v_t_39
 (16 3)  (358 275)  (358 275)  routing T_7_17.sp12_h_r_12 <X> T_7_17.lc_trk_g0_4
 (17 3)  (359 275)  (359 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (30 3)  (372 275)  (372 275)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (378 275)  (378 275)  LC_1 Logic Functioning bit
 (38 3)  (380 275)  (380 275)  LC_1 Logic Functioning bit
 (42 3)  (384 275)  (384 275)  LC_1 Logic Functioning bit
 (43 3)  (385 275)  (385 275)  LC_1 Logic Functioning bit
 (48 3)  (390 275)  (390 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (5 4)  (347 276)  (347 276)  routing T_7_17.sp4_v_t_38 <X> T_7_17.sp4_h_r_3
 (6 4)  (348 276)  (348 276)  routing T_7_17.sp4_v_t_37 <X> T_7_17.sp4_v_b_3
 (12 4)  (354 276)  (354 276)  routing T_7_17.sp4_v_t_40 <X> T_7_17.sp4_h_r_5
 (15 4)  (357 276)  (357 276)  routing T_7_17.sp4_h_r_1 <X> T_7_17.lc_trk_g1_1
 (16 4)  (358 276)  (358 276)  routing T_7_17.sp4_h_r_1 <X> T_7_17.lc_trk_g1_1
 (17 4)  (359 276)  (359 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (364 276)  (364 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (365 276)  (365 276)  routing T_7_17.sp4_h_r_3 <X> T_7_17.lc_trk_g1_3
 (24 4)  (366 276)  (366 276)  routing T_7_17.sp4_h_r_3 <X> T_7_17.lc_trk_g1_3
 (28 4)  (370 276)  (370 276)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 276)  (371 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 276)  (374 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 276)  (375 276)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 276)  (376 276)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 276)  (378 276)  LC_2 Logic Functioning bit
 (37 4)  (379 276)  (379 276)  LC_2 Logic Functioning bit
 (39 4)  (381 276)  (381 276)  LC_2 Logic Functioning bit
 (43 4)  (385 276)  (385 276)  LC_2 Logic Functioning bit
 (45 4)  (387 276)  (387 276)  LC_2 Logic Functioning bit
 (53 4)  (395 276)  (395 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (5 5)  (347 277)  (347 277)  routing T_7_17.sp4_v_t_37 <X> T_7_17.sp4_v_b_3
 (18 5)  (360 277)  (360 277)  routing T_7_17.sp4_h_r_1 <X> T_7_17.lc_trk_g1_1
 (21 5)  (363 277)  (363 277)  routing T_7_17.sp4_h_r_3 <X> T_7_17.lc_trk_g1_3
 (28 5)  (370 277)  (370 277)  routing T_7_17.lc_trk_g2_0 <X> T_7_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 277)  (371 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 277)  (372 277)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 277)  (373 277)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 277)  (374 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (376 277)  (376 277)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.input_2_2
 (35 5)  (377 277)  (377 277)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.input_2_2
 (36 5)  (378 277)  (378 277)  LC_2 Logic Functioning bit
 (37 5)  (379 277)  (379 277)  LC_2 Logic Functioning bit
 (38 5)  (380 277)  (380 277)  LC_2 Logic Functioning bit
 (39 5)  (381 277)  (381 277)  LC_2 Logic Functioning bit
 (48 5)  (390 277)  (390 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (356 278)  (356 278)  routing T_7_17.wire_logic_cluster/lc_4/out <X> T_7_17.lc_trk_g1_4
 (17 7)  (359 279)  (359 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (364 279)  (364 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (366 279)  (366 279)  routing T_7_17.top_op_6 <X> T_7_17.lc_trk_g1_6
 (25 7)  (367 279)  (367 279)  routing T_7_17.top_op_6 <X> T_7_17.lc_trk_g1_6
 (6 8)  (348 280)  (348 280)  routing T_7_17.sp4_h_r_1 <X> T_7_17.sp4_v_b_6
 (14 8)  (356 280)  (356 280)  routing T_7_17.sp4_h_l_21 <X> T_7_17.lc_trk_g2_0
 (22 8)  (364 280)  (364 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (368 280)  (368 280)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 280)  (369 280)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 280)  (370 280)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 280)  (371 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 280)  (372 280)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 280)  (373 280)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 280)  (376 280)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 280)  (378 280)  LC_4 Logic Functioning bit
 (37 8)  (379 280)  (379 280)  LC_4 Logic Functioning bit
 (39 8)  (381 280)  (381 280)  LC_4 Logic Functioning bit
 (43 8)  (385 280)  (385 280)  LC_4 Logic Functioning bit
 (45 8)  (387 280)  (387 280)  LC_4 Logic Functioning bit
 (15 9)  (357 281)  (357 281)  routing T_7_17.sp4_h_l_21 <X> T_7_17.lc_trk_g2_0
 (16 9)  (358 281)  (358 281)  routing T_7_17.sp4_h_l_21 <X> T_7_17.lc_trk_g2_0
 (17 9)  (359 281)  (359 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (363 281)  (363 281)  routing T_7_17.sp4_r_v_b_35 <X> T_7_17.lc_trk_g2_3
 (27 9)  (369 281)  (369 281)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 281)  (370 281)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 281)  (371 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 281)  (374 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (378 281)  (378 281)  LC_4 Logic Functioning bit
 (37 9)  (379 281)  (379 281)  LC_4 Logic Functioning bit
 (38 9)  (380 281)  (380 281)  LC_4 Logic Functioning bit
 (39 9)  (381 281)  (381 281)  LC_4 Logic Functioning bit
 (52 9)  (394 281)  (394 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (5 12)  (347 284)  (347 284)  routing T_7_17.sp4_v_b_9 <X> T_7_17.sp4_h_r_9
 (21 12)  (363 284)  (363 284)  routing T_7_17.sp4_h_r_43 <X> T_7_17.lc_trk_g3_3
 (22 12)  (364 284)  (364 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (365 284)  (365 284)  routing T_7_17.sp4_h_r_43 <X> T_7_17.lc_trk_g3_3
 (24 12)  (366 284)  (366 284)  routing T_7_17.sp4_h_r_43 <X> T_7_17.lc_trk_g3_3
 (25 12)  (367 284)  (367 284)  routing T_7_17.wire_logic_cluster/lc_2/out <X> T_7_17.lc_trk_g3_2
 (6 13)  (348 285)  (348 285)  routing T_7_17.sp4_v_b_9 <X> T_7_17.sp4_h_r_9
 (21 13)  (363 285)  (363 285)  routing T_7_17.sp4_h_r_43 <X> T_7_17.lc_trk_g3_3
 (22 13)  (364 285)  (364 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (356 286)  (356 286)  routing T_7_17.sp4_v_t_17 <X> T_7_17.lc_trk_g3_4
 (15 14)  (357 286)  (357 286)  routing T_7_17.sp4_v_t_32 <X> T_7_17.lc_trk_g3_5
 (16 14)  (358 286)  (358 286)  routing T_7_17.sp4_v_t_32 <X> T_7_17.lc_trk_g3_5
 (17 14)  (359 286)  (359 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (368 286)  (368 286)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (371 286)  (371 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 286)  (374 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 286)  (376 286)  routing T_7_17.lc_trk_g1_1 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 286)  (378 286)  LC_7 Logic Functioning bit
 (38 14)  (380 286)  (380 286)  LC_7 Logic Functioning bit
 (41 14)  (383 286)  (383 286)  LC_7 Logic Functioning bit
 (43 14)  (385 286)  (385 286)  LC_7 Logic Functioning bit
 (16 15)  (358 287)  (358 287)  routing T_7_17.sp4_v_t_17 <X> T_7_17.lc_trk_g3_4
 (17 15)  (359 287)  (359 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (26 15)  (368 287)  (368 287)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 287)  (369 287)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 287)  (371 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 287)  (372 287)  routing T_7_17.lc_trk_g0_2 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (378 287)  (378 287)  LC_7 Logic Functioning bit
 (38 15)  (380 287)  (380 287)  LC_7 Logic Functioning bit
 (40 15)  (382 287)  (382 287)  LC_7 Logic Functioning bit
 (42 15)  (384 287)  (384 287)  LC_7 Logic Functioning bit


RAM_Tile_8_17

 (13 6)  (409 278)  (409 278)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_v_t_40
 (12 7)  (408 279)  (408 279)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_v_t_40
 (4 11)  (400 283)  (400 283)  routing T_8_17.sp4_v_b_1 <X> T_8_17.sp4_h_l_43


LogicTile_9_17

 (11 0)  (449 272)  (449 272)  routing T_9_17.sp4_h_r_9 <X> T_9_17.sp4_v_b_2
 (14 0)  (452 272)  (452 272)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g0_0
 (17 0)  (455 272)  (455 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 272)  (456 272)  routing T_9_17.wire_logic_cluster/lc_1/out <X> T_9_17.lc_trk_g0_1
 (22 0)  (460 272)  (460 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (465 272)  (465 272)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 272)  (466 272)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (473 272)  (473 272)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.input_2_0
 (36 0)  (474 272)  (474 272)  LC_0 Logic Functioning bit
 (41 0)  (479 272)  (479 272)  LC_0 Logic Functioning bit
 (43 0)  (481 272)  (481 272)  LC_0 Logic Functioning bit
 (45 0)  (483 272)  (483 272)  LC_0 Logic Functioning bit
 (5 1)  (443 273)  (443 273)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_v_b_0
 (9 1)  (447 273)  (447 273)  routing T_9_17.sp4_v_t_36 <X> T_9_17.sp4_v_b_1
 (13 1)  (451 273)  (451 273)  routing T_9_17.sp4_v_t_44 <X> T_9_17.sp4_h_r_2
 (14 1)  (452 273)  (452 273)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g0_0
 (15 1)  (453 273)  (453 273)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g0_0
 (16 1)  (454 273)  (454 273)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g0_0
 (17 1)  (455 273)  (455 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (459 273)  (459 273)  routing T_9_17.sp4_r_v_b_32 <X> T_9_17.lc_trk_g0_3
 (29 1)  (467 273)  (467 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 273)  (469 273)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 273)  (470 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (471 273)  (471 273)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.input_2_0
 (35 1)  (473 273)  (473 273)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.input_2_0
 (37 1)  (475 273)  (475 273)  LC_0 Logic Functioning bit
 (41 1)  (479 273)  (479 273)  LC_0 Logic Functioning bit
 (43 1)  (481 273)  (481 273)  LC_0 Logic Functioning bit
 (47 1)  (485 273)  (485 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (438 274)  (438 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (1 2)  (439 274)  (439 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (457 274)  (457 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (459 274)  (459 274)  routing T_9_17.wire_logic_cluster/lc_7/out <X> T_9_17.lc_trk_g0_7
 (22 2)  (460 274)  (460 274)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (463 274)  (463 274)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g0_6
 (27 2)  (465 274)  (465 274)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 274)  (468 274)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 274)  (471 274)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 274)  (472 274)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 274)  (473 274)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_1
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (45 2)  (483 274)  (483 274)  LC_1 Logic Functioning bit
 (47 2)  (485 274)  (485 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (16 3)  (454 275)  (454 275)  routing T_9_17.sp12_h_r_12 <X> T_9_17.lc_trk_g0_4
 (17 3)  (455 275)  (455 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (460 275)  (460 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (461 275)  (461 275)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g0_6
 (24 3)  (462 275)  (462 275)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g0_6
 (25 3)  (463 275)  (463 275)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g0_6
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 275)  (468 275)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 275)  (470 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (471 275)  (471 275)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_1
 (35 3)  (473 275)  (473 275)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_1
 (36 3)  (474 275)  (474 275)  LC_1 Logic Functioning bit
 (37 3)  (475 275)  (475 275)  LC_1 Logic Functioning bit
 (39 3)  (477 275)  (477 275)  LC_1 Logic Functioning bit
 (40 3)  (478 275)  (478 275)  LC_1 Logic Functioning bit
 (42 3)  (480 275)  (480 275)  LC_1 Logic Functioning bit
 (48 3)  (486 275)  (486 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (449 276)  (449 276)  routing T_9_17.sp4_v_t_39 <X> T_9_17.sp4_v_b_5
 (27 4)  (465 276)  (465 276)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 276)  (468 276)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 276)  (471 276)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 276)  (472 276)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 276)  (473 276)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.input_2_2
 (36 4)  (474 276)  (474 276)  LC_2 Logic Functioning bit
 (37 4)  (475 276)  (475 276)  LC_2 Logic Functioning bit
 (39 4)  (477 276)  (477 276)  LC_2 Logic Functioning bit
 (43 4)  (481 276)  (481 276)  LC_2 Logic Functioning bit
 (45 4)  (483 276)  (483 276)  LC_2 Logic Functioning bit
 (46 4)  (484 276)  (484 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (491 276)  (491 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (9 5)  (447 277)  (447 277)  routing T_9_17.sp4_v_t_45 <X> T_9_17.sp4_v_b_4
 (10 5)  (448 277)  (448 277)  routing T_9_17.sp4_v_t_45 <X> T_9_17.sp4_v_b_4
 (12 5)  (450 277)  (450 277)  routing T_9_17.sp4_v_t_39 <X> T_9_17.sp4_v_b_5
 (17 5)  (455 277)  (455 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (460 277)  (460 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (463 277)  (463 277)  routing T_9_17.sp4_r_v_b_26 <X> T_9_17.lc_trk_g1_2
 (26 5)  (464 277)  (464 277)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 277)  (465 277)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 277)  (466 277)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 277)  (469 277)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 277)  (470 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (471 277)  (471 277)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.input_2_2
 (34 5)  (472 277)  (472 277)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.input_2_2
 (36 5)  (474 277)  (474 277)  LC_2 Logic Functioning bit
 (37 5)  (475 277)  (475 277)  LC_2 Logic Functioning bit
 (38 5)  (476 277)  (476 277)  LC_2 Logic Functioning bit
 (39 5)  (477 277)  (477 277)  LC_2 Logic Functioning bit
 (14 6)  (452 278)  (452 278)  routing T_9_17.sp4_v_b_4 <X> T_9_17.lc_trk_g1_4
 (16 6)  (454 278)  (454 278)  routing T_9_17.sp4_v_b_13 <X> T_9_17.lc_trk_g1_5
 (17 6)  (455 278)  (455 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (456 278)  (456 278)  routing T_9_17.sp4_v_b_13 <X> T_9_17.lc_trk_g1_5
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (461 278)  (461 278)  routing T_9_17.sp4_h_r_7 <X> T_9_17.lc_trk_g1_7
 (24 6)  (462 278)  (462 278)  routing T_9_17.sp4_h_r_7 <X> T_9_17.lc_trk_g1_7
 (26 6)  (464 278)  (464 278)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 278)  (465 278)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 278)  (466 278)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 278)  (469 278)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (473 278)  (473 278)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_3
 (36 6)  (474 278)  (474 278)  LC_3 Logic Functioning bit
 (37 6)  (475 278)  (475 278)  LC_3 Logic Functioning bit
 (39 6)  (477 278)  (477 278)  LC_3 Logic Functioning bit
 (43 6)  (481 278)  (481 278)  LC_3 Logic Functioning bit
 (45 6)  (483 278)  (483 278)  LC_3 Logic Functioning bit
 (46 6)  (484 278)  (484 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (490 278)  (490 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (16 7)  (454 279)  (454 279)  routing T_9_17.sp4_v_b_4 <X> T_9_17.lc_trk_g1_4
 (17 7)  (455 279)  (455 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (456 279)  (456 279)  routing T_9_17.sp4_v_b_13 <X> T_9_17.lc_trk_g1_5
 (21 7)  (459 279)  (459 279)  routing T_9_17.sp4_h_r_7 <X> T_9_17.lc_trk_g1_7
 (27 7)  (465 279)  (465 279)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 279)  (467 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 279)  (468 279)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 279)  (469 279)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 279)  (470 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (471 279)  (471 279)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_3
 (35 7)  (473 279)  (473 279)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_3
 (36 7)  (474 279)  (474 279)  LC_3 Logic Functioning bit
 (37 7)  (475 279)  (475 279)  LC_3 Logic Functioning bit
 (38 7)  (476 279)  (476 279)  LC_3 Logic Functioning bit
 (39 7)  (477 279)  (477 279)  LC_3 Logic Functioning bit
 (6 8)  (444 280)  (444 280)  routing T_9_17.sp4_h_r_1 <X> T_9_17.sp4_v_b_6
 (10 8)  (448 280)  (448 280)  routing T_9_17.sp4_v_t_39 <X> T_9_17.sp4_h_r_7
 (12 8)  (450 280)  (450 280)  routing T_9_17.sp4_v_t_45 <X> T_9_17.sp4_h_r_8
 (25 8)  (463 280)  (463 280)  routing T_9_17.sp4_v_t_23 <X> T_9_17.lc_trk_g2_2
 (27 8)  (465 280)  (465 280)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 280)  (468 280)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 280)  (469 280)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (473 280)  (473 280)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.input_2_4
 (36 8)  (474 280)  (474 280)  LC_4 Logic Functioning bit
 (37 8)  (475 280)  (475 280)  LC_4 Logic Functioning bit
 (38 8)  (476 280)  (476 280)  LC_4 Logic Functioning bit
 (42 8)  (480 280)  (480 280)  LC_4 Logic Functioning bit
 (45 8)  (483 280)  (483 280)  LC_4 Logic Functioning bit
 (47 8)  (485 280)  (485 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (461 281)  (461 281)  routing T_9_17.sp4_v_t_23 <X> T_9_17.lc_trk_g2_2
 (25 9)  (463 281)  (463 281)  routing T_9_17.sp4_v_t_23 <X> T_9_17.lc_trk_g2_2
 (26 9)  (464 281)  (464 281)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 281)  (465 281)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 281)  (466 281)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 281)  (469 281)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 281)  (470 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (471 281)  (471 281)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.input_2_4
 (36 9)  (474 281)  (474 281)  LC_4 Logic Functioning bit
 (37 9)  (475 281)  (475 281)  LC_4 Logic Functioning bit
 (42 9)  (480 281)  (480 281)  LC_4 Logic Functioning bit
 (43 9)  (481 281)  (481 281)  LC_4 Logic Functioning bit
 (12 10)  (450 282)  (450 282)  routing T_9_17.sp4_v_t_45 <X> T_9_17.sp4_h_l_45
 (14 10)  (452 282)  (452 282)  routing T_9_17.wire_logic_cluster/lc_4/out <X> T_9_17.lc_trk_g2_4
 (15 10)  (453 282)  (453 282)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g2_5
 (16 10)  (454 282)  (454 282)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g2_5
 (17 10)  (455 282)  (455 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (460 282)  (460 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (461 282)  (461 282)  routing T_9_17.sp12_v_b_23 <X> T_9_17.lc_trk_g2_7
 (26 10)  (464 282)  (464 282)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 282)  (466 282)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 282)  (469 282)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 282)  (474 282)  LC_5 Logic Functioning bit
 (38 10)  (476 282)  (476 282)  LC_5 Logic Functioning bit
 (41 10)  (479 282)  (479 282)  LC_5 Logic Functioning bit
 (43 10)  (481 282)  (481 282)  LC_5 Logic Functioning bit
 (46 10)  (484 282)  (484 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (449 283)  (449 283)  routing T_9_17.sp4_v_t_45 <X> T_9_17.sp4_h_l_45
 (17 11)  (455 283)  (455 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (456 283)  (456 283)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g2_5
 (21 11)  (459 283)  (459 283)  routing T_9_17.sp12_v_b_23 <X> T_9_17.lc_trk_g2_7
 (22 11)  (460 283)  (460 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (465 283)  (465 283)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 283)  (466 283)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 283)  (467 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 283)  (468 283)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (37 11)  (475 283)  (475 283)  LC_5 Logic Functioning bit
 (39 11)  (477 283)  (477 283)  LC_5 Logic Functioning bit
 (41 11)  (479 283)  (479 283)  LC_5 Logic Functioning bit
 (43 11)  (481 283)  (481 283)  LC_5 Logic Functioning bit
 (14 12)  (452 284)  (452 284)  routing T_9_17.wire_logic_cluster/lc_0/out <X> T_9_17.lc_trk_g3_0
 (22 12)  (460 284)  (460 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (463 284)  (463 284)  routing T_9_17.wire_logic_cluster/lc_2/out <X> T_9_17.lc_trk_g3_2
 (26 12)  (464 284)  (464 284)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 284)  (465 284)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 284)  (472 284)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 284)  (474 284)  LC_6 Logic Functioning bit
 (38 12)  (476 284)  (476 284)  LC_6 Logic Functioning bit
 (41 12)  (479 284)  (479 284)  LC_6 Logic Functioning bit
 (43 12)  (481 284)  (481 284)  LC_6 Logic Functioning bit
 (10 13)  (448 285)  (448 285)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_v_b_10
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (459 285)  (459 285)  routing T_9_17.sp4_r_v_b_43 <X> T_9_17.lc_trk_g3_3
 (22 13)  (460 285)  (460 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (465 285)  (465 285)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 285)  (468 285)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (37 13)  (475 285)  (475 285)  LC_6 Logic Functioning bit
 (39 13)  (477 285)  (477 285)  LC_6 Logic Functioning bit
 (41 13)  (479 285)  (479 285)  LC_6 Logic Functioning bit
 (43 13)  (481 285)  (481 285)  LC_6 Logic Functioning bit
 (46 13)  (484 285)  (484 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (452 286)  (452 286)  routing T_9_17.sp4_v_b_36 <X> T_9_17.lc_trk_g3_4
 (16 14)  (454 286)  (454 286)  routing T_9_17.sp4_v_b_37 <X> T_9_17.lc_trk_g3_5
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (456 286)  (456 286)  routing T_9_17.sp4_v_b_37 <X> T_9_17.lc_trk_g3_5
 (26 14)  (464 286)  (464 286)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 286)  (465 286)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 286)  (467 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 286)  (468 286)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 286)  (471 286)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 286)  (472 286)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 286)  (473 286)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.input_2_7
 (36 14)  (474 286)  (474 286)  LC_7 Logic Functioning bit
 (45 14)  (483 286)  (483 286)  LC_7 Logic Functioning bit
 (51 14)  (489 286)  (489 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (452 287)  (452 287)  routing T_9_17.sp4_v_b_36 <X> T_9_17.lc_trk_g3_4
 (16 15)  (454 287)  (454 287)  routing T_9_17.sp4_v_b_36 <X> T_9_17.lc_trk_g3_4
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (456 287)  (456 287)  routing T_9_17.sp4_v_b_37 <X> T_9_17.lc_trk_g3_5
 (26 15)  (464 287)  (464 287)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 287)  (467 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 287)  (468 287)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 287)  (469 287)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 287)  (470 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (471 287)  (471 287)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.input_2_7
 (36 15)  (474 287)  (474 287)  LC_7 Logic Functioning bit
 (37 15)  (475 287)  (475 287)  LC_7 Logic Functioning bit
 (39 15)  (477 287)  (477 287)  LC_7 Logic Functioning bit
 (40 15)  (478 287)  (478 287)  LC_7 Logic Functioning bit
 (42 15)  (480 287)  (480 287)  LC_7 Logic Functioning bit


LogicTile_10_17

 (21 0)  (513 272)  (513 272)  routing T_10_17.wire_logic_cluster/lc_3/out <X> T_10_17.lc_trk_g0_3
 (22 0)  (514 272)  (514 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (5 1)  (497 273)  (497 273)  routing T_10_17.sp4_h_r_0 <X> T_10_17.sp4_v_b_0
 (9 1)  (501 273)  (501 273)  routing T_10_17.sp4_v_t_40 <X> T_10_17.sp4_v_b_1
 (10 1)  (502 273)  (502 273)  routing T_10_17.sp4_v_t_40 <X> T_10_17.sp4_v_b_1
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (518 274)  (518 274)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 274)  (523 274)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 274)  (525 274)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (37 2)  (529 274)  (529 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (39 2)  (531 274)  (531 274)  LC_1 Logic Functioning bit
 (41 2)  (533 274)  (533 274)  LC_1 Logic Functioning bit
 (43 2)  (535 274)  (535 274)  LC_1 Logic Functioning bit
 (52 2)  (544 274)  (544 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (518 275)  (518 275)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 275)  (519 275)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 275)  (520 275)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 275)  (522 275)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (26 4)  (518 276)  (518 276)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 276)  (525 276)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 276)  (526 276)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (39 4)  (531 276)  (531 276)  LC_2 Logic Functioning bit
 (43 4)  (535 276)  (535 276)  LC_2 Logic Functioning bit
 (45 4)  (537 276)  (537 276)  LC_2 Logic Functioning bit
 (47 4)  (539 276)  (539 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (543 276)  (543 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (28 5)  (520 277)  (520 277)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 277)  (522 277)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 277)  (523 277)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 277)  (524 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 277)  (525 277)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.input_2_2
 (34 5)  (526 277)  (526 277)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.input_2_2
 (38 5)  (530 277)  (530 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (27 6)  (519 278)  (519 278)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 278)  (520 278)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 278)  (523 278)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 278)  (525 278)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (45 6)  (537 278)  (537 278)  LC_3 Logic Functioning bit
 (47 6)  (539 278)  (539 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (506 279)  (506 279)  routing T_10_17.top_op_4 <X> T_10_17.lc_trk_g1_4
 (15 7)  (507 279)  (507 279)  routing T_10_17.top_op_4 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (518 279)  (518 279)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 279)  (524 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (525 279)  (525 279)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.input_2_3
 (35 7)  (527 279)  (527 279)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.input_2_3
 (36 7)  (528 279)  (528 279)  LC_3 Logic Functioning bit
 (37 7)  (529 279)  (529 279)  LC_3 Logic Functioning bit
 (39 7)  (531 279)  (531 279)  LC_3 Logic Functioning bit
 (40 7)  (532 279)  (532 279)  LC_3 Logic Functioning bit
 (42 7)  (534 279)  (534 279)  LC_3 Logic Functioning bit
 (12 8)  (504 280)  (504 280)  routing T_10_17.sp4_v_b_8 <X> T_10_17.sp4_h_r_8
 (21 8)  (513 280)  (513 280)  routing T_10_17.sp4_h_r_43 <X> T_10_17.lc_trk_g2_3
 (22 8)  (514 280)  (514 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (515 280)  (515 280)  routing T_10_17.sp4_h_r_43 <X> T_10_17.lc_trk_g2_3
 (24 8)  (516 280)  (516 280)  routing T_10_17.sp4_h_r_43 <X> T_10_17.lc_trk_g2_3
 (25 8)  (517 280)  (517 280)  routing T_10_17.sp4_v_t_23 <X> T_10_17.lc_trk_g2_2
 (11 9)  (503 281)  (503 281)  routing T_10_17.sp4_v_b_8 <X> T_10_17.sp4_h_r_8
 (21 9)  (513 281)  (513 281)  routing T_10_17.sp4_h_r_43 <X> T_10_17.lc_trk_g2_3
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 281)  (515 281)  routing T_10_17.sp4_v_t_23 <X> T_10_17.lc_trk_g2_2
 (25 9)  (517 281)  (517 281)  routing T_10_17.sp4_v_t_23 <X> T_10_17.lc_trk_g2_2
 (14 10)  (506 282)  (506 282)  routing T_10_17.sp4_v_b_36 <X> T_10_17.lc_trk_g2_4
 (21 10)  (513 282)  (513 282)  routing T_10_17.wire_logic_cluster/lc_7/out <X> T_10_17.lc_trk_g2_7
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (8 11)  (500 283)  (500 283)  routing T_10_17.sp4_h_r_7 <X> T_10_17.sp4_v_t_42
 (9 11)  (501 283)  (501 283)  routing T_10_17.sp4_h_r_7 <X> T_10_17.sp4_v_t_42
 (14 11)  (506 283)  (506 283)  routing T_10_17.sp4_v_b_36 <X> T_10_17.lc_trk_g2_4
 (16 11)  (508 283)  (508 283)  routing T_10_17.sp4_v_b_36 <X> T_10_17.lc_trk_g2_4
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (6 12)  (498 284)  (498 284)  routing T_10_17.sp4_h_r_4 <X> T_10_17.sp4_v_b_9
 (11 12)  (503 284)  (503 284)  routing T_10_17.sp4_v_t_45 <X> T_10_17.sp4_v_b_11
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (517 284)  (517 284)  routing T_10_17.wire_logic_cluster/lc_2/out <X> T_10_17.lc_trk_g3_2
 (12 13)  (504 285)  (504 285)  routing T_10_17.sp4_v_t_45 <X> T_10_17.sp4_v_b_11
 (22 13)  (514 285)  (514 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (15 14)  (507 286)  (507 286)  routing T_10_17.rgt_op_5 <X> T_10_17.lc_trk_g3_5
 (17 14)  (509 286)  (509 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (510 286)  (510 286)  routing T_10_17.rgt_op_5 <X> T_10_17.lc_trk_g3_5
 (25 14)  (517 286)  (517 286)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6
 (26 14)  (518 286)  (518 286)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 286)  (519 286)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 286)  (520 286)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 286)  (521 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 286)  (523 286)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 286)  (525 286)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 286)  (527 286)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.input_2_7
 (36 14)  (528 286)  (528 286)  LC_7 Logic Functioning bit
 (45 14)  (537 286)  (537 286)  LC_7 Logic Functioning bit
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (515 287)  (515 287)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6
 (24 15)  (516 287)  (516 287)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6
 (25 15)  (517 287)  (517 287)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6
 (26 15)  (518 287)  (518 287)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 287)  (520 287)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 287)  (521 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 287)  (524 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (526 287)  (526 287)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.input_2_7
 (36 15)  (528 287)  (528 287)  LC_7 Logic Functioning bit
 (37 15)  (529 287)  (529 287)  LC_7 Logic Functioning bit
 (39 15)  (531 287)  (531 287)  LC_7 Logic Functioning bit
 (40 15)  (532 287)  (532 287)  LC_7 Logic Functioning bit
 (42 15)  (534 287)  (534 287)  LC_7 Logic Functioning bit
 (51 15)  (543 287)  (543 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_17

 (9 0)  (555 272)  (555 272)  routing T_11_17.sp4_v_t_36 <X> T_11_17.sp4_h_r_1
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (569 272)  (569 272)  routing T_11_17.sp4_h_r_3 <X> T_11_17.lc_trk_g0_3
 (24 0)  (570 272)  (570 272)  routing T_11_17.sp4_h_r_3 <X> T_11_17.lc_trk_g0_3
 (27 0)  (573 272)  (573 272)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 272)  (574 272)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 272)  (581 272)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.input_2_0
 (36 0)  (582 272)  (582 272)  LC_0 Logic Functioning bit
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (43 0)  (589 272)  (589 272)  LC_0 Logic Functioning bit
 (45 0)  (591 272)  (591 272)  LC_0 Logic Functioning bit
 (47 0)  (593 272)  (593 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (560 273)  (560 273)  routing T_11_17.sp4_r_v_b_35 <X> T_11_17.lc_trk_g0_0
 (17 1)  (563 273)  (563 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (567 273)  (567 273)  routing T_11_17.sp4_h_r_3 <X> T_11_17.lc_trk_g0_3
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (580 273)  (580 273)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.input_2_0
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (39 1)  (585 273)  (585 273)  LC_0 Logic Functioning bit
 (46 1)  (592 273)  (592 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (554 274)  (554 274)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_h_l_36
 (10 2)  (556 274)  (556 274)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_h_l_36
 (11 2)  (557 274)  (557 274)  routing T_11_17.sp4_h_l_44 <X> T_11_17.sp4_v_t_39
 (14 2)  (560 274)  (560 274)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g0_4
 (15 2)  (561 274)  (561 274)  routing T_11_17.sp4_v_b_21 <X> T_11_17.lc_trk_g0_5
 (16 2)  (562 274)  (562 274)  routing T_11_17.sp4_v_b_21 <X> T_11_17.lc_trk_g0_5
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 2)  (573 274)  (573 274)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 274)  (574 274)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 274)  (580 274)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (14 3)  (560 275)  (560 275)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g0_4
 (15 3)  (561 275)  (561 275)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g0_4
 (16 3)  (562 275)  (562 275)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (572 275)  (572 275)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 275)  (577 275)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (38 3)  (584 275)  (584 275)  LC_1 Logic Functioning bit
 (39 3)  (585 275)  (585 275)  LC_1 Logic Functioning bit
 (41 3)  (587 275)  (587 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (6 4)  (552 276)  (552 276)  routing T_11_17.sp4_v_t_37 <X> T_11_17.sp4_v_b_3
 (14 4)  (560 276)  (560 276)  routing T_11_17.wire_logic_cluster/lc_0/out <X> T_11_17.lc_trk_g1_0
 (16 4)  (562 276)  (562 276)  routing T_11_17.sp12_h_r_9 <X> T_11_17.lc_trk_g1_1
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (567 276)  (567 276)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g1_3
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (573 276)  (573 276)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 276)  (576 276)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 276)  (579 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (47 4)  (593 276)  (593 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (596 276)  (596 276)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (551 277)  (551 277)  routing T_11_17.sp4_v_t_37 <X> T_11_17.sp4_v_b_3
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (39 5)  (585 277)  (585 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (4 6)  (550 278)  (550 278)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_v_t_38
 (13 6)  (559 278)  (559 278)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_v_t_40
 (15 6)  (561 278)  (561 278)  routing T_11_17.sp4_h_r_21 <X> T_11_17.lc_trk_g1_5
 (16 6)  (562 278)  (562 278)  routing T_11_17.sp4_h_r_21 <X> T_11_17.lc_trk_g1_5
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (564 278)  (564 278)  routing T_11_17.sp4_h_r_21 <X> T_11_17.lc_trk_g1_5
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (569 278)  (569 278)  routing T_11_17.sp4_v_b_23 <X> T_11_17.lc_trk_g1_7
 (24 6)  (570 278)  (570 278)  routing T_11_17.sp4_v_b_23 <X> T_11_17.lc_trk_g1_7
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 278)  (580 278)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 278)  (581 278)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.input_2_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (37 6)  (583 278)  (583 278)  LC_3 Logic Functioning bit
 (39 6)  (585 278)  (585 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (45 6)  (591 278)  (591 278)  LC_3 Logic Functioning bit
 (46 6)  (592 278)  (592 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (551 279)  (551 279)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_v_t_38
 (12 7)  (558 279)  (558 279)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_v_t_40
 (15 7)  (561 279)  (561 279)  routing T_11_17.sp4_v_t_9 <X> T_11_17.lc_trk_g1_4
 (16 7)  (562 279)  (562 279)  routing T_11_17.sp4_v_t_9 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (564 279)  (564 279)  routing T_11_17.sp4_h_r_21 <X> T_11_17.lc_trk_g1_5
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (569 279)  (569 279)  routing T_11_17.sp12_h_r_14 <X> T_11_17.lc_trk_g1_6
 (27 7)  (573 279)  (573 279)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 279)  (574 279)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (580 279)  (580 279)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.input_2_3
 (35 7)  (581 279)  (581 279)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.input_2_3
 (36 7)  (582 279)  (582 279)  LC_3 Logic Functioning bit
 (37 7)  (583 279)  (583 279)  LC_3 Logic Functioning bit
 (38 7)  (584 279)  (584 279)  LC_3 Logic Functioning bit
 (39 7)  (585 279)  (585 279)  LC_3 Logic Functioning bit
 (11 8)  (557 280)  (557 280)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_v_b_8
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (564 281)  (564 281)  routing T_11_17.sp4_r_v_b_33 <X> T_11_17.lc_trk_g2_1
 (21 10)  (567 282)  (567 282)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g2_7
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 282)  (571 282)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g2_6
 (26 10)  (572 282)  (572 282)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 282)  (574 282)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (43 10)  (589 282)  (589 282)  LC_5 Logic Functioning bit
 (6 11)  (552 283)  (552 283)  routing T_11_17.sp4_h_r_6 <X> T_11_17.sp4_h_l_43
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (569 283)  (569 283)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g2_6
 (24 11)  (570 283)  (570 283)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g2_6
 (25 11)  (571 283)  (571 283)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g2_6
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (37 11)  (583 283)  (583 283)  LC_5 Logic Functioning bit
 (39 11)  (585 283)  (585 283)  LC_5 Logic Functioning bit
 (41 11)  (587 283)  (587 283)  LC_5 Logic Functioning bit
 (43 11)  (589 283)  (589 283)  LC_5 Logic Functioning bit
 (14 12)  (560 284)  (560 284)  routing T_11_17.sp4_h_l_21 <X> T_11_17.lc_trk_g3_0
 (15 12)  (561 284)  (561 284)  routing T_11_17.sp4_h_r_41 <X> T_11_17.lc_trk_g3_1
 (16 12)  (562 284)  (562 284)  routing T_11_17.sp4_h_r_41 <X> T_11_17.lc_trk_g3_1
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (564 284)  (564 284)  routing T_11_17.sp4_h_r_41 <X> T_11_17.lc_trk_g3_1
 (21 12)  (567 284)  (567 284)  routing T_11_17.sp4_h_r_35 <X> T_11_17.lc_trk_g3_3
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 284)  (569 284)  routing T_11_17.sp4_h_r_35 <X> T_11_17.lc_trk_g3_3
 (24 12)  (570 284)  (570 284)  routing T_11_17.sp4_h_r_35 <X> T_11_17.lc_trk_g3_3
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (38 12)  (584 284)  (584 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (5 13)  (551 285)  (551 285)  routing T_11_17.sp4_h_r_9 <X> T_11_17.sp4_v_b_9
 (15 13)  (561 285)  (561 285)  routing T_11_17.sp4_h_l_21 <X> T_11_17.lc_trk_g3_0
 (16 13)  (562 285)  (562 285)  routing T_11_17.sp4_h_l_21 <X> T_11_17.lc_trk_g3_0
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (564 285)  (564 285)  routing T_11_17.sp4_h_r_41 <X> T_11_17.lc_trk_g3_1
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (570 285)  (570 285)  routing T_11_17.tnr_op_2 <X> T_11_17.lc_trk_g3_2
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 285)  (576 285)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 285)  (582 285)  LC_6 Logic Functioning bit
 (38 13)  (584 285)  (584 285)  LC_6 Logic Functioning bit
 (26 14)  (572 286)  (572 286)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 286)  (573 286)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 286)  (579 286)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 286)  (580 286)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 286)  (581 286)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_7
 (38 14)  (584 286)  (584 286)  LC_7 Logic Functioning bit
 (41 14)  (587 286)  (587 286)  LC_7 Logic Functioning bit
 (43 14)  (589 286)  (589 286)  LC_7 Logic Functioning bit
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (5 15)  (551 287)  (551 287)  routing T_11_17.sp4_h_l_44 <X> T_11_17.sp4_v_t_44
 (11 15)  (557 287)  (557 287)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_h_l_46
 (13 15)  (559 287)  (559 287)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_h_l_46
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (572 287)  (572 287)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 287)  (574 287)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 287)  (577 287)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 287)  (578 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (579 287)  (579 287)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_7
 (34 15)  (580 287)  (580 287)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_7
 (35 15)  (581 287)  (581 287)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_7
 (38 15)  (584 287)  (584 287)  LC_7 Logic Functioning bit
 (40 15)  (586 287)  (586 287)  LC_7 Logic Functioning bit
 (42 15)  (588 287)  (588 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (5 0)  (605 272)  (605 272)  routing T_12_17.sp4_h_l_44 <X> T_12_17.sp4_h_r_0
 (12 0)  (612 272)  (612 272)  routing T_12_17.sp4_v_b_8 <X> T_12_17.sp4_h_r_2
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (45 0)  (645 272)  (645 272)  LC_0 Logic Functioning bit
 (53 0)  (653 272)  (653 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (604 273)  (604 273)  routing T_12_17.sp4_h_l_44 <X> T_12_17.sp4_h_r_0
 (11 1)  (611 273)  (611 273)  routing T_12_17.sp4_v_b_8 <X> T_12_17.sp4_h_r_2
 (13 1)  (613 273)  (613 273)  routing T_12_17.sp4_v_b_8 <X> T_12_17.sp4_h_r_2
 (28 1)  (628 273)  (628 273)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 273)  (630 273)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (37 1)  (637 273)  (637 273)  LC_0 Logic Functioning bit
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (40 1)  (640 273)  (640 273)  LC_0 Logic Functioning bit
 (42 1)  (642 273)  (642 273)  LC_0 Logic Functioning bit
 (45 1)  (645 273)  (645 273)  LC_0 Logic Functioning bit
 (0 2)  (600 274)  (600 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (600 275)  (600 275)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 3)  (602 275)  (602 275)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (9 4)  (609 276)  (609 276)  routing T_12_17.sp4_h_l_36 <X> T_12_17.sp4_h_r_4
 (10 4)  (610 276)  (610 276)  routing T_12_17.sp4_h_l_36 <X> T_12_17.sp4_h_r_4
 (3 6)  (603 278)  (603 278)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_v_t_23
 (4 6)  (604 278)  (604 278)  routing T_12_17.sp4_h_r_3 <X> T_12_17.sp4_v_t_38
 (9 6)  (609 278)  (609 278)  routing T_12_17.sp4_h_r_1 <X> T_12_17.sp4_h_l_41
 (10 6)  (610 278)  (610 278)  routing T_12_17.sp4_h_r_1 <X> T_12_17.sp4_h_l_41
 (12 6)  (612 278)  (612 278)  routing T_12_17.sp4_v_t_46 <X> T_12_17.sp4_h_l_40
 (13 6)  (613 278)  (613 278)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_v_t_40
 (15 6)  (615 278)  (615 278)  routing T_12_17.sp4_h_r_21 <X> T_12_17.lc_trk_g1_5
 (16 6)  (616 278)  (616 278)  routing T_12_17.sp4_h_r_21 <X> T_12_17.lc_trk_g1_5
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (618 278)  (618 278)  routing T_12_17.sp4_h_r_21 <X> T_12_17.lc_trk_g1_5
 (5 7)  (605 279)  (605 279)  routing T_12_17.sp4_h_r_3 <X> T_12_17.sp4_v_t_38
 (11 7)  (611 279)  (611 279)  routing T_12_17.sp4_v_t_46 <X> T_12_17.sp4_h_l_40
 (12 7)  (612 279)  (612 279)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_v_t_40
 (13 7)  (613 279)  (613 279)  routing T_12_17.sp4_v_t_46 <X> T_12_17.sp4_h_l_40
 (18 7)  (618 279)  (618 279)  routing T_12_17.sp4_h_r_21 <X> T_12_17.lc_trk_g1_5
 (6 8)  (606 280)  (606 280)  routing T_12_17.sp4_h_r_1 <X> T_12_17.sp4_v_b_6
 (12 8)  (612 280)  (612 280)  routing T_12_17.sp4_v_b_2 <X> T_12_17.sp4_h_r_8
 (21 8)  (621 280)  (621 280)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g2_3
 (11 9)  (611 281)  (611 281)  routing T_12_17.sp4_v_b_2 <X> T_12_17.sp4_h_r_8
 (13 9)  (613 281)  (613 281)  routing T_12_17.sp4_v_b_2 <X> T_12_17.sp4_h_r_8
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (4 10)  (604 282)  (604 282)  routing T_12_17.sp4_v_b_6 <X> T_12_17.sp4_v_t_43
 (19 11)  (619 283)  (619 283)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (4 12)  (604 284)  (604 284)  routing T_12_17.sp4_v_t_36 <X> T_12_17.sp4_v_b_9
 (6 12)  (606 284)  (606 284)  routing T_12_17.sp4_v_t_36 <X> T_12_17.sp4_v_b_9
 (15 12)  (615 284)  (615 284)  routing T_12_17.sp4_h_r_25 <X> T_12_17.lc_trk_g3_1
 (16 12)  (616 284)  (616 284)  routing T_12_17.sp4_h_r_25 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (625 284)  (625 284)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g3_2
 (18 13)  (618 285)  (618 285)  routing T_12_17.sp4_h_r_25 <X> T_12_17.lc_trk_g3_1
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 285)  (624 285)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g3_2
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (600 287)  (600 287)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 287)  (601 287)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_7/s_r


LogicTile_13_17

 (14 0)  (668 272)  (668 272)  routing T_13_17.sp4_v_b_0 <X> T_13_17.lc_trk_g0_0
 (21 0)  (675 272)  (675 272)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (35 0)  (689 272)  (689 272)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.input_2_0
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (53 0)  (707 272)  (707 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (16 1)  (670 273)  (670 273)  routing T_13_17.sp4_v_b_0 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (26 1)  (680 273)  (680 273)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 273)  (681 273)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 273)  (688 273)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.input_2_0
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (3 2)  (657 274)  (657 274)  routing T_13_17.sp12_h_r_0 <X> T_13_17.sp12_h_l_23
 (5 2)  (659 274)  (659 274)  routing T_13_17.sp4_v_t_37 <X> T_13_17.sp4_h_l_37
 (8 2)  (662 274)  (662 274)  routing T_13_17.sp4_v_t_42 <X> T_13_17.sp4_h_l_36
 (9 2)  (663 274)  (663 274)  routing T_13_17.sp4_v_t_42 <X> T_13_17.sp4_h_l_36
 (10 2)  (664 274)  (664 274)  routing T_13_17.sp4_v_t_42 <X> T_13_17.sp4_h_l_36
 (15 2)  (669 274)  (669 274)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g0_5
 (16 2)  (670 274)  (670 274)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g0_5
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (672 274)  (672 274)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g0_5
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (2 3)  (656 275)  (656 275)  routing T_13_17.lc_trk_g0_0 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (3 3)  (657 275)  (657 275)  routing T_13_17.sp12_h_r_0 <X> T_13_17.sp12_h_l_23
 (6 3)  (660 275)  (660 275)  routing T_13_17.sp4_v_t_37 <X> T_13_17.sp4_h_l_37
 (18 3)  (672 275)  (672 275)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g0_5
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (40 3)  (694 275)  (694 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (48 3)  (702 275)  (702 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 4)  (658 276)  (658 276)  routing T_13_17.sp4_v_t_38 <X> T_13_17.sp4_v_b_3
 (9 4)  (663 276)  (663 276)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_h_r_4
 (11 4)  (665 276)  (665 276)  routing T_13_17.sp4_h_r_0 <X> T_13_17.sp4_v_b_5
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (46 4)  (700 276)  (700 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (704 276)  (704 276)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (44 5)  (698 277)  (698 277)  LC_2 Logic Functioning bit
 (45 5)  (699 277)  (699 277)  LC_2 Logic Functioning bit
 (11 6)  (665 278)  (665 278)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_v_t_40
 (12 6)  (666 278)  (666 278)  routing T_13_17.sp4_v_t_46 <X> T_13_17.sp4_h_l_40
 (13 6)  (667 278)  (667 278)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_v_t_40
 (16 6)  (670 278)  (670 278)  routing T_13_17.sp4_v_b_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.sp4_v_b_5 <X> T_13_17.lc_trk_g1_5
 (19 6)  (673 278)  (673 278)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (46 6)  (700 278)  (700 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (665 279)  (665 279)  routing T_13_17.sp4_v_t_46 <X> T_13_17.sp4_h_l_40
 (12 7)  (666 279)  (666 279)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_v_t_40
 (13 7)  (667 279)  (667 279)  routing T_13_17.sp4_v_t_46 <X> T_13_17.sp4_h_l_40
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (42 7)  (696 279)  (696 279)  LC_3 Logic Functioning bit
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g2_1
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (53 8)  (707 280)  (707 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (11 9)  (665 281)  (665 281)  routing T_13_17.sp4_h_l_45 <X> T_13_17.sp4_h_r_8
 (15 9)  (669 281)  (669 281)  routing T_13_17.tnr_op_0 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp12_v_b_18 <X> T_13_17.lc_trk_g2_2
 (25 9)  (679 281)  (679 281)  routing T_13_17.sp12_v_b_18 <X> T_13_17.lc_trk_g2_2
 (26 9)  (680 281)  (680 281)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 281)  (681 281)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (51 9)  (705 281)  (705 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 11)  (669 283)  (669 283)  routing T_13_17.sp4_v_t_33 <X> T_13_17.lc_trk_g2_4
 (16 11)  (670 283)  (670 283)  routing T_13_17.sp4_v_t_33 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (19 11)  (673 283)  (673 283)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (8 12)  (662 284)  (662 284)  routing T_13_17.sp4_h_l_39 <X> T_13_17.sp4_h_r_10
 (10 12)  (664 284)  (664 284)  routing T_13_17.sp4_h_l_39 <X> T_13_17.sp4_h_r_10
 (11 12)  (665 284)  (665 284)  routing T_13_17.sp4_v_t_45 <X> T_13_17.sp4_v_b_11
 (14 12)  (668 284)  (668 284)  routing T_13_17.sp4_v_t_21 <X> T_13_17.lc_trk_g3_0
 (12 13)  (666 285)  (666 285)  routing T_13_17.sp4_v_t_45 <X> T_13_17.sp4_v_b_11
 (14 13)  (668 285)  (668 285)  routing T_13_17.sp4_v_t_21 <X> T_13_17.lc_trk_g3_0
 (16 13)  (670 285)  (670 285)  routing T_13_17.sp4_v_t_21 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (659 286)  (659 286)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_h_l_44
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (0 15)  (654 287)  (654 287)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 287)  (655 287)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (6 15)  (660 287)  (660 287)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_h_l_44
 (11 15)  (665 287)  (665 287)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_h_l_46
 (21 15)  (675 287)  (675 287)  routing T_13_17.sp4_r_v_b_47 <X> T_13_17.lc_trk_g3_7
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (5 0)  (713 272)  (713 272)  routing T_14_17.sp4_v_b_0 <X> T_14_17.sp4_h_r_0
 (11 0)  (719 272)  (719 272)  routing T_14_17.sp4_h_r_9 <X> T_14_17.sp4_v_b_2
 (15 0)  (723 272)  (723 272)  routing T_14_17.sp4_h_r_9 <X> T_14_17.lc_trk_g0_1
 (16 0)  (724 272)  (724 272)  routing T_14_17.sp4_h_r_9 <X> T_14_17.lc_trk_g0_1
 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (726 272)  (726 272)  routing T_14_17.sp4_h_r_9 <X> T_14_17.lc_trk_g0_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (6 1)  (714 273)  (714 273)  routing T_14_17.sp4_v_b_0 <X> T_14_17.sp4_h_r_0
 (8 1)  (716 273)  (716 273)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_b_1
 (13 1)  (721 273)  (721 273)  routing T_14_17.sp4_v_t_44 <X> T_14_17.sp4_h_r_2
 (15 1)  (723 273)  (723 273)  routing T_14_17.sp4_v_t_5 <X> T_14_17.lc_trk_g0_0
 (16 1)  (724 273)  (724 273)  routing T_14_17.sp4_v_t_5 <X> T_14_17.lc_trk_g0_0
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (53 1)  (761 273)  (761 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (713 274)  (713 274)  routing T_14_17.sp4_h_r_9 <X> T_14_17.sp4_h_l_37
 (8 2)  (716 274)  (716 274)  routing T_14_17.sp4_h_r_5 <X> T_14_17.sp4_h_l_36
 (10 2)  (718 274)  (718 274)  routing T_14_17.sp4_h_r_5 <X> T_14_17.sp4_h_l_36
 (11 2)  (719 274)  (719 274)  routing T_14_17.sp4_h_r_8 <X> T_14_17.sp4_v_t_39
 (13 2)  (721 274)  (721 274)  routing T_14_17.sp4_h_r_8 <X> T_14_17.sp4_v_t_39
 (15 2)  (723 274)  (723 274)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g0_5
 (16 2)  (724 274)  (724 274)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g0_5
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (726 274)  (726 274)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g0_5
 (21 2)  (729 274)  (729 274)  routing T_14_17.sp4_h_l_10 <X> T_14_17.lc_trk_g0_7
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (731 274)  (731 274)  routing T_14_17.sp4_h_l_10 <X> T_14_17.lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.sp4_h_l_10 <X> T_14_17.lc_trk_g0_7
 (25 2)  (733 274)  (733 274)  routing T_14_17.sp4_h_l_11 <X> T_14_17.lc_trk_g0_6
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 274)  (736 274)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (46 2)  (754 274)  (754 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (4 3)  (712 275)  (712 275)  routing T_14_17.sp4_h_r_9 <X> T_14_17.sp4_h_l_37
 (12 3)  (720 275)  (720 275)  routing T_14_17.sp4_h_r_8 <X> T_14_17.sp4_v_t_39
 (18 3)  (726 275)  (726 275)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g0_5
 (21 3)  (729 275)  (729 275)  routing T_14_17.sp4_h_l_10 <X> T_14_17.lc_trk_g0_7
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (731 275)  (731 275)  routing T_14_17.sp4_h_l_11 <X> T_14_17.lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.sp4_h_l_11 <X> T_14_17.lc_trk_g0_6
 (25 3)  (733 275)  (733 275)  routing T_14_17.sp4_h_l_11 <X> T_14_17.lc_trk_g0_6
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (741 275)  (741 275)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.input_2_1
 (35 3)  (743 275)  (743 275)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.input_2_1
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (15 4)  (723 276)  (723 276)  routing T_14_17.sp4_h_r_1 <X> T_14_17.lc_trk_g1_1
 (16 4)  (724 276)  (724 276)  routing T_14_17.sp4_h_r_1 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (729 276)  (729 276)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g1_3
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 276)  (736 276)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (18 5)  (726 277)  (726 277)  routing T_14_17.sp4_h_r_1 <X> T_14_17.lc_trk_g1_1
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (731 277)  (731 277)  routing T_14_17.sp12_h_r_10 <X> T_14_17.lc_trk_g1_2
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (48 5)  (756 277)  (756 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 6)  (711 278)  (711 278)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_t_23
 (9 6)  (717 278)  (717 278)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_h_l_41
 (10 6)  (718 278)  (718 278)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_h_l_41
 (13 6)  (721 278)  (721 278)  routing T_14_17.sp4_v_b_5 <X> T_14_17.sp4_v_t_40
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 278)  (726 278)  routing T_14_17.wire_logic_cluster/lc_5/out <X> T_14_17.lc_trk_g1_5
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 278)  (743 278)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.input_2_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (3 7)  (711 279)  (711 279)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_t_23
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (743 279)  (743 279)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.input_2_3
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (46 7)  (754 279)  (754 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (16 8)  (724 280)  (724 280)  routing T_14_17.sp4_v_b_33 <X> T_14_17.lc_trk_g2_1
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (726 280)  (726 280)  routing T_14_17.sp4_v_b_33 <X> T_14_17.lc_trk_g2_1
 (21 8)  (729 280)  (729 280)  routing T_14_17.sp12_v_t_0 <X> T_14_17.lc_trk_g2_3
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (732 280)  (732 280)  routing T_14_17.sp12_v_t_0 <X> T_14_17.lc_trk_g2_3
 (18 9)  (726 281)  (726 281)  routing T_14_17.sp4_v_b_33 <X> T_14_17.lc_trk_g2_1
 (21 9)  (729 281)  (729 281)  routing T_14_17.sp12_v_t_0 <X> T_14_17.lc_trk_g2_3
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp4_v_b_42 <X> T_14_17.lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.sp4_v_b_42 <X> T_14_17.lc_trk_g2_2
 (8 10)  (716 282)  (716 282)  routing T_14_17.sp4_h_r_7 <X> T_14_17.sp4_h_l_42
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (45 10)  (753 282)  (753 282)  LC_5 Logic Functioning bit
 (8 11)  (716 283)  (716 283)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_42
 (9 11)  (717 283)  (717 283)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_42
 (10 11)  (718 283)  (718 283)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_42
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 283)  (735 283)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 283)  (736 283)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 283)  (740 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (742 283)  (742 283)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.input_2_5
 (35 11)  (743 283)  (743 283)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.input_2_5
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (43 11)  (751 283)  (751 283)  LC_5 Logic Functioning bit
 (8 12)  (716 284)  (716 284)  routing T_14_17.sp4_v_b_4 <X> T_14_17.sp4_h_r_10
 (9 12)  (717 284)  (717 284)  routing T_14_17.sp4_v_b_4 <X> T_14_17.sp4_h_r_10
 (10 12)  (718 284)  (718 284)  routing T_14_17.sp4_v_b_4 <X> T_14_17.sp4_h_r_10
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g3_1
 (11 13)  (719 285)  (719 285)  routing T_14_17.sp4_h_l_46 <X> T_14_17.sp4_h_r_11
 (14 13)  (722 285)  (722 285)  routing T_14_17.sp4_r_v_b_40 <X> T_14_17.lc_trk_g3_0
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (731 285)  (731 285)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g3_2
 (24 13)  (732 285)  (732 285)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g3_2
 (25 13)  (733 285)  (733 285)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g3_2
 (15 14)  (723 286)  (723 286)  routing T_14_17.sp4_h_l_24 <X> T_14_17.lc_trk_g3_5
 (16 14)  (724 286)  (724 286)  routing T_14_17.sp4_h_l_24 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.sp4_h_l_24 <X> T_14_17.lc_trk_g3_5
 (25 14)  (733 286)  (733 286)  routing T_14_17.sp4_v_b_30 <X> T_14_17.lc_trk_g3_6
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 286)  (736 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (4 15)  (712 287)  (712 287)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_h_l_44
 (6 15)  (714 287)  (714 287)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_h_l_44
 (14 15)  (722 287)  (722 287)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g3_4
 (15 15)  (723 287)  (723 287)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g3_4
 (16 15)  (724 287)  (724 287)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (731 287)  (731 287)  routing T_14_17.sp4_v_b_30 <X> T_14_17.lc_trk_g3_6
 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (15 0)  (777 272)  (777 272)  routing T_15_17.sp4_v_b_17 <X> T_15_17.lc_trk_g0_1
 (16 0)  (778 272)  (778 272)  routing T_15_17.sp4_v_b_17 <X> T_15_17.lc_trk_g0_1
 (17 0)  (779 272)  (779 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (788 272)  (788 272)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 272)  (793 272)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 272)  (795 272)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (53 0)  (815 272)  (815 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (12 1)  (774 273)  (774 273)  routing T_15_17.sp4_h_r_2 <X> T_15_17.sp4_v_b_2
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (785 273)  (785 273)  routing T_15_17.sp12_h_l_17 <X> T_15_17.lc_trk_g0_2
 (25 1)  (787 273)  (787 273)  routing T_15_17.sp12_h_l_17 <X> T_15_17.lc_trk_g0_2
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 273)  (789 273)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (37 1)  (799 273)  (799 273)  LC_0 Logic Functioning bit
 (38 1)  (800 273)  (800 273)  LC_0 Logic Functioning bit
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (43 1)  (805 273)  (805 273)  LC_0 Logic Functioning bit
 (51 1)  (813 273)  (813 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (815 273)  (815 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (765 274)  (765 274)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_h_l_23
 (6 2)  (768 274)  (768 274)  routing T_15_17.sp4_v_b_9 <X> T_15_17.sp4_v_t_37
 (15 2)  (777 274)  (777 274)  routing T_15_17.sp4_v_b_21 <X> T_15_17.lc_trk_g0_5
 (16 2)  (778 274)  (778 274)  routing T_15_17.sp4_v_b_21 <X> T_15_17.lc_trk_g0_5
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (788 274)  (788 274)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 274)  (792 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 274)  (796 274)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (45 2)  (807 274)  (807 274)  LC_1 Logic Functioning bit
 (51 2)  (813 274)  (813 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (3 3)  (765 275)  (765 275)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_h_l_23
 (5 3)  (767 275)  (767 275)  routing T_15_17.sp4_v_b_9 <X> T_15_17.sp4_v_t_37
 (14 3)  (776 275)  (776 275)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g0_4
 (15 3)  (777 275)  (777 275)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.bot_op_6 <X> T_15_17.lc_trk_g0_6
 (28 3)  (790 275)  (790 275)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 275)  (792 275)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (37 3)  (799 275)  (799 275)  LC_1 Logic Functioning bit
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (40 3)  (802 275)  (802 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (53 3)  (815 275)  (815 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (763 276)  (763 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (11 4)  (773 276)  (773 276)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_v_b_5
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 276)  (797 276)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.input_2_2
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (37 4)  (799 276)  (799 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (1 5)  (763 277)  (763 277)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (4 5)  (766 277)  (766 277)  routing T_15_17.sp4_v_t_47 <X> T_15_17.sp4_h_r_3
 (14 5)  (776 277)  (776 277)  routing T_15_17.sp4_r_v_b_24 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (788 277)  (788 277)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 277)  (789 277)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (795 277)  (795 277)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.input_2_2
 (34 5)  (796 277)  (796 277)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.input_2_2
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (43 5)  (805 277)  (805 277)  LC_2 Logic Functioning bit
 (47 5)  (809 277)  (809 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (3 6)  (765 278)  (765 278)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_t_23
 (4 6)  (766 278)  (766 278)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_v_t_38
 (5 6)  (767 278)  (767 278)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_h_l_38
 (6 6)  (768 278)  (768 278)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_v_t_38
 (12 6)  (774 278)  (774 278)  routing T_15_17.sp4_h_r_2 <X> T_15_17.sp4_h_l_40
 (15 6)  (777 278)  (777 278)  routing T_15_17.sp4_h_r_5 <X> T_15_17.lc_trk_g1_5
 (16 6)  (778 278)  (778 278)  routing T_15_17.sp4_h_r_5 <X> T_15_17.lc_trk_g1_5
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (787 278)  (787 278)  routing T_15_17.bnr_op_6 <X> T_15_17.lc_trk_g1_6
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 278)  (792 278)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (38 6)  (800 278)  (800 278)  LC_3 Logic Functioning bit
 (45 6)  (807 278)  (807 278)  LC_3 Logic Functioning bit
 (52 6)  (814 278)  (814 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (765 279)  (765 279)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_t_23
 (4 7)  (766 279)  (766 279)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_h_l_38
 (5 7)  (767 279)  (767 279)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_v_t_38
 (13 7)  (775 279)  (775 279)  routing T_15_17.sp4_h_r_2 <X> T_15_17.sp4_h_l_40
 (14 7)  (776 279)  (776 279)  routing T_15_17.sp4_h_r_4 <X> T_15_17.lc_trk_g1_4
 (15 7)  (777 279)  (777 279)  routing T_15_17.sp4_h_r_4 <X> T_15_17.lc_trk_g1_4
 (16 7)  (778 279)  (778 279)  routing T_15_17.sp4_h_r_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (780 279)  (780 279)  routing T_15_17.sp4_h_r_5 <X> T_15_17.lc_trk_g1_5
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (787 279)  (787 279)  routing T_15_17.bnr_op_6 <X> T_15_17.lc_trk_g1_6
 (27 7)  (789 279)  (789 279)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 279)  (793 279)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (37 7)  (799 279)  (799 279)  LC_3 Logic Functioning bit
 (38 7)  (800 279)  (800 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (40 7)  (802 279)  (802 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (47 7)  (809 279)  (809 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 8)  (784 280)  (784 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 280)  (785 280)  routing T_15_17.sp4_h_r_27 <X> T_15_17.lc_trk_g2_3
 (24 8)  (786 280)  (786 280)  routing T_15_17.sp4_h_r_27 <X> T_15_17.lc_trk_g2_3
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 280)  (789 280)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (38 8)  (800 280)  (800 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (51 8)  (813 280)  (813 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (765 281)  (765 281)  routing T_15_17.sp12_h_l_22 <X> T_15_17.sp12_v_b_1
 (8 9)  (770 281)  (770 281)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_v_b_7
 (9 9)  (771 281)  (771 281)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_v_b_7
 (10 9)  (772 281)  (772 281)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_v_b_7
 (21 9)  (783 281)  (783 281)  routing T_15_17.sp4_h_r_27 <X> T_15_17.lc_trk_g2_3
 (26 9)  (788 281)  (788 281)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 281)  (789 281)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 281)  (793 281)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (38 9)  (800 281)  (800 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (43 9)  (805 281)  (805 281)  LC_4 Logic Functioning bit
 (46 9)  (808 281)  (808 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (5 10)  (767 282)  (767 282)  routing T_15_17.sp4_v_b_6 <X> T_15_17.sp4_h_l_43
 (11 10)  (773 282)  (773 282)  routing T_15_17.sp4_h_r_2 <X> T_15_17.sp4_v_t_45
 (13 10)  (775 282)  (775 282)  routing T_15_17.sp4_h_r_2 <X> T_15_17.sp4_v_t_45
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (783 282)  (783 282)  routing T_15_17.sp4_v_t_26 <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 282)  (785 282)  routing T_15_17.sp4_v_t_26 <X> T_15_17.lc_trk_g2_7
 (26 10)  (788 282)  (788 282)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 282)  (797 282)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.input_2_5
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (38 10)  (800 282)  (800 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (45 10)  (807 282)  (807 282)  LC_5 Logic Functioning bit
 (47 10)  (809 282)  (809 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (53 10)  (815 282)  (815 282)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (12 11)  (774 283)  (774 283)  routing T_15_17.sp4_h_r_2 <X> T_15_17.sp4_v_t_45
 (13 11)  (775 283)  (775 283)  routing T_15_17.sp4_v_b_3 <X> T_15_17.sp4_h_l_45
 (14 11)  (776 283)  (776 283)  routing T_15_17.sp4_r_v_b_36 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (783 283)  (783 283)  routing T_15_17.sp4_v_t_26 <X> T_15_17.lc_trk_g2_7
 (27 11)  (789 283)  (789 283)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 283)  (793 283)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 283)  (794 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (795 283)  (795 283)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.input_2_5
 (34 11)  (796 283)  (796 283)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.input_2_5
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (43 11)  (805 283)  (805 283)  LC_5 Logic Functioning bit
 (14 12)  (776 284)  (776 284)  routing T_15_17.sp4_v_b_24 <X> T_15_17.lc_trk_g3_0
 (26 12)  (788 284)  (788 284)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 284)  (795 284)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (38 12)  (800 284)  (800 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (51 12)  (813 284)  (813 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (770 285)  (770 285)  routing T_15_17.sp4_h_r_10 <X> T_15_17.sp4_v_b_10
 (13 13)  (775 285)  (775 285)  routing T_15_17.sp4_v_t_43 <X> T_15_17.sp4_h_r_11
 (16 13)  (778 285)  (778 285)  routing T_15_17.sp4_v_b_24 <X> T_15_17.lc_trk_g3_0
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (19 13)  (781 285)  (781 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (785 285)  (785 285)  routing T_15_17.sp4_h_l_15 <X> T_15_17.lc_trk_g3_2
 (24 13)  (786 285)  (786 285)  routing T_15_17.sp4_h_l_15 <X> T_15_17.lc_trk_g3_2
 (25 13)  (787 285)  (787 285)  routing T_15_17.sp4_h_l_15 <X> T_15_17.lc_trk_g3_2
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 285)  (789 285)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (37 13)  (799 285)  (799 285)  LC_6 Logic Functioning bit
 (38 13)  (800 285)  (800 285)  LC_6 Logic Functioning bit
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (43 13)  (805 285)  (805 285)  LC_6 Logic Functioning bit
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (765 286)  (765 286)  routing T_15_17.sp12_h_r_1 <X> T_15_17.sp12_v_t_22
 (4 14)  (766 286)  (766 286)  routing T_15_17.sp4_v_b_1 <X> T_15_17.sp4_v_t_44
 (6 14)  (768 286)  (768 286)  routing T_15_17.sp4_v_b_1 <X> T_15_17.sp4_v_t_44
 (14 14)  (776 286)  (776 286)  routing T_15_17.sp12_v_t_3 <X> T_15_17.lc_trk_g3_4
 (15 14)  (777 286)  (777 286)  routing T_15_17.sp4_v_t_32 <X> T_15_17.lc_trk_g3_5
 (16 14)  (778 286)  (778 286)  routing T_15_17.sp4_v_t_32 <X> T_15_17.lc_trk_g3_5
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 286)  (793 286)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (38 14)  (800 286)  (800 286)  LC_7 Logic Functioning bit
 (45 14)  (807 286)  (807 286)  LC_7 Logic Functioning bit
 (53 14)  (815 286)  (815 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (3 15)  (765 287)  (765 287)  routing T_15_17.sp12_h_r_1 <X> T_15_17.sp12_v_t_22
 (6 15)  (768 287)  (768 287)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_h_l_44
 (14 15)  (776 287)  (776 287)  routing T_15_17.sp12_v_t_3 <X> T_15_17.lc_trk_g3_4
 (15 15)  (777 287)  (777 287)  routing T_15_17.sp12_v_t_3 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (785 287)  (785 287)  routing T_15_17.sp4_h_r_30 <X> T_15_17.lc_trk_g3_6
 (24 15)  (786 287)  (786 287)  routing T_15_17.sp4_h_r_30 <X> T_15_17.lc_trk_g3_6
 (25 15)  (787 287)  (787 287)  routing T_15_17.sp4_h_r_30 <X> T_15_17.lc_trk_g3_6
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (38 15)  (800 287)  (800 287)  LC_7 Logic Functioning bit
 (39 15)  (801 287)  (801 287)  LC_7 Logic Functioning bit
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit
 (48 15)  (810 287)  (810 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_17

 (21 0)  (837 272)  (837 272)  routing T_16_17.sp4_h_r_11 <X> T_16_17.lc_trk_g0_3
 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (839 272)  (839 272)  routing T_16_17.sp4_h_r_11 <X> T_16_17.lc_trk_g0_3
 (24 0)  (840 272)  (840 272)  routing T_16_17.sp4_h_r_11 <X> T_16_17.lc_trk_g0_3
 (25 0)  (841 272)  (841 272)  routing T_16_17.sp4_h_r_10 <X> T_16_17.lc_trk_g0_2
 (28 0)  (844 272)  (844 272)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 272)  (849 272)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 272)  (850 272)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (39 0)  (855 272)  (855 272)  LC_0 Logic Functioning bit
 (41 0)  (857 272)  (857 272)  LC_0 Logic Functioning bit
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (45 0)  (861 272)  (861 272)  LC_0 Logic Functioning bit
 (52 0)  (868 272)  (868 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (869 272)  (869 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (839 273)  (839 273)  routing T_16_17.sp4_h_r_10 <X> T_16_17.lc_trk_g0_2
 (24 1)  (840 273)  (840 273)  routing T_16_17.sp4_h_r_10 <X> T_16_17.lc_trk_g0_2
 (26 1)  (842 273)  (842 273)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (38 1)  (854 273)  (854 273)  LC_0 Logic Functioning bit
 (47 1)  (863 273)  (863 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (867 273)  (867 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (820 274)  (820 274)  routing T_16_17.sp4_h_r_6 <X> T_16_17.sp4_v_t_37
 (6 2)  (822 274)  (822 274)  routing T_16_17.sp4_h_r_6 <X> T_16_17.sp4_v_t_37
 (14 2)  (830 274)  (830 274)  routing T_16_17.sp4_h_l_1 <X> T_16_17.lc_trk_g0_4
 (25 2)  (841 274)  (841 274)  routing T_16_17.sp4_h_r_14 <X> T_16_17.lc_trk_g0_6
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 274)  (847 274)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (37 2)  (853 274)  (853 274)  LC_1 Logic Functioning bit
 (38 2)  (854 274)  (854 274)  LC_1 Logic Functioning bit
 (39 2)  (855 274)  (855 274)  LC_1 Logic Functioning bit
 (41 2)  (857 274)  (857 274)  LC_1 Logic Functioning bit
 (43 2)  (859 274)  (859 274)  LC_1 Logic Functioning bit
 (45 2)  (861 274)  (861 274)  LC_1 Logic Functioning bit
 (47 2)  (863 274)  (863 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (864 274)  (864 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (869 274)  (869 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (5 3)  (821 275)  (821 275)  routing T_16_17.sp4_h_r_6 <X> T_16_17.sp4_v_t_37
 (15 3)  (831 275)  (831 275)  routing T_16_17.sp4_h_l_1 <X> T_16_17.lc_trk_g0_4
 (16 3)  (832 275)  (832 275)  routing T_16_17.sp4_h_l_1 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 275)  (839 275)  routing T_16_17.sp4_h_r_14 <X> T_16_17.lc_trk_g0_6
 (24 3)  (840 275)  (840 275)  routing T_16_17.sp4_h_r_14 <X> T_16_17.lc_trk_g0_6
 (26 3)  (842 275)  (842 275)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 275)  (846 275)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (37 3)  (853 275)  (853 275)  LC_1 Logic Functioning bit
 (39 3)  (855 275)  (855 275)  LC_1 Logic Functioning bit
 (52 3)  (868 275)  (868 275)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (53 3)  (869 275)  (869 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (817 276)  (817 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (820 276)  (820 276)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_v_b_3
 (6 4)  (822 276)  (822 276)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_v_b_3
 (11 4)  (827 276)  (827 276)  routing T_16_17.sp4_h_r_0 <X> T_16_17.sp4_v_b_5
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 276)  (839 276)  routing T_16_17.sp4_h_r_3 <X> T_16_17.lc_trk_g1_3
 (24 4)  (840 276)  (840 276)  routing T_16_17.sp4_h_r_3 <X> T_16_17.lc_trk_g1_3
 (25 4)  (841 276)  (841 276)  routing T_16_17.sp4_h_r_10 <X> T_16_17.lc_trk_g1_2
 (26 4)  (842 276)  (842 276)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 276)  (851 276)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_2
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (42 4)  (858 276)  (858 276)  LC_2 Logic Functioning bit
 (43 4)  (859 276)  (859 276)  LC_2 Logic Functioning bit
 (45 4)  (861 276)  (861 276)  LC_2 Logic Functioning bit
 (0 5)  (816 277)  (816 277)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 5)  (817 277)  (817 277)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (5 5)  (821 277)  (821 277)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_v_b_3
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (837 277)  (837 277)  routing T_16_17.sp4_h_r_3 <X> T_16_17.lc_trk_g1_3
 (22 5)  (838 277)  (838 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (839 277)  (839 277)  routing T_16_17.sp4_h_r_10 <X> T_16_17.lc_trk_g1_2
 (24 5)  (840 277)  (840 277)  routing T_16_17.sp4_h_r_10 <X> T_16_17.lc_trk_g1_2
 (27 5)  (843 277)  (843 277)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 277)  (847 277)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 277)  (848 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (849 277)  (849 277)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_2
 (37 5)  (853 277)  (853 277)  LC_2 Logic Functioning bit
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (42 5)  (858 277)  (858 277)  LC_2 Logic Functioning bit
 (43 5)  (859 277)  (859 277)  LC_2 Logic Functioning bit
 (46 5)  (862 277)  (862 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (53 5)  (869 277)  (869 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_v_t_23
 (4 6)  (820 278)  (820 278)  routing T_16_17.sp4_v_b_3 <X> T_16_17.sp4_v_t_38
 (11 6)  (827 278)  (827 278)  routing T_16_17.sp4_v_b_2 <X> T_16_17.sp4_v_t_40
 (12 6)  (828 278)  (828 278)  routing T_16_17.sp4_v_t_40 <X> T_16_17.sp4_h_l_40
 (15 6)  (831 278)  (831 278)  routing T_16_17.sp4_h_r_5 <X> T_16_17.lc_trk_g1_5
 (16 6)  (832 278)  (832 278)  routing T_16_17.sp4_h_r_5 <X> T_16_17.lc_trk_g1_5
 (17 6)  (833 278)  (833 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (838 278)  (838 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (839 278)  (839 278)  routing T_16_17.sp12_h_r_23 <X> T_16_17.lc_trk_g1_7
 (25 6)  (841 278)  (841 278)  routing T_16_17.sp4_v_b_6 <X> T_16_17.lc_trk_g1_6
 (26 6)  (842 278)  (842 278)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (37 6)  (853 278)  (853 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (41 6)  (857 278)  (857 278)  LC_3 Logic Functioning bit
 (43 6)  (859 278)  (859 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (47 6)  (863 278)  (863 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (10 7)  (826 279)  (826 279)  routing T_16_17.sp4_h_l_46 <X> T_16_17.sp4_v_t_41
 (11 7)  (827 279)  (827 279)  routing T_16_17.sp4_v_t_40 <X> T_16_17.sp4_h_l_40
 (12 7)  (828 279)  (828 279)  routing T_16_17.sp4_v_b_2 <X> T_16_17.sp4_v_t_40
 (16 7)  (832 279)  (832 279)  routing T_16_17.sp12_h_r_12 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (834 279)  (834 279)  routing T_16_17.sp4_h_r_5 <X> T_16_17.lc_trk_g1_5
 (21 7)  (837 279)  (837 279)  routing T_16_17.sp12_h_r_23 <X> T_16_17.lc_trk_g1_7
 (22 7)  (838 279)  (838 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (839 279)  (839 279)  routing T_16_17.sp4_v_b_6 <X> T_16_17.lc_trk_g1_6
 (26 7)  (842 279)  (842 279)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 279)  (844 279)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 279)  (846 279)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (46 7)  (862 279)  (862 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (2 8)  (818 280)  (818 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 280)  (839 280)  routing T_16_17.sp4_v_t_30 <X> T_16_17.lc_trk_g2_3
 (24 8)  (840 280)  (840 280)  routing T_16_17.sp4_v_t_30 <X> T_16_17.lc_trk_g2_3
 (28 8)  (844 280)  (844 280)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (37 8)  (853 280)  (853 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (39 8)  (855 280)  (855 280)  LC_4 Logic Functioning bit
 (41 8)  (857 280)  (857 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (48 8)  (864 280)  (864 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (11 9)  (827 281)  (827 281)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_h_r_8
 (13 9)  (829 281)  (829 281)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_h_r_8
 (26 9)  (842 281)  (842 281)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 281)  (846 281)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (48 9)  (864 281)  (864 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (820 282)  (820 282)  routing T_16_17.sp4_v_b_6 <X> T_16_17.sp4_v_t_43
 (15 10)  (831 282)  (831 282)  routing T_16_17.sp4_v_t_32 <X> T_16_17.lc_trk_g2_5
 (16 10)  (832 282)  (832 282)  routing T_16_17.sp4_v_t_32 <X> T_16_17.lc_trk_g2_5
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (841 282)  (841 282)  routing T_16_17.sp12_v_b_6 <X> T_16_17.lc_trk_g2_6
 (26 10)  (842 282)  (842 282)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 282)  (849 282)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 282)  (850 282)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (37 10)  (853 282)  (853 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (39 10)  (855 282)  (855 282)  LC_5 Logic Functioning bit
 (41 10)  (857 282)  (857 282)  LC_5 Logic Functioning bit
 (43 10)  (859 282)  (859 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (48 10)  (864 282)  (864 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (867 282)  (867 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (869 282)  (869 282)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (830 283)  (830 283)  routing T_16_17.sp4_r_v_b_36 <X> T_16_17.lc_trk_g2_4
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (840 283)  (840 283)  routing T_16_17.sp12_v_b_6 <X> T_16_17.lc_trk_g2_6
 (25 11)  (841 283)  (841 283)  routing T_16_17.sp12_v_b_6 <X> T_16_17.lc_trk_g2_6
 (28 11)  (844 283)  (844 283)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 283)  (846 283)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (37 11)  (853 283)  (853 283)  LC_5 Logic Functioning bit
 (39 11)  (855 283)  (855 283)  LC_5 Logic Functioning bit
 (11 12)  (827 284)  (827 284)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_v_b_11
 (14 12)  (830 284)  (830 284)  routing T_16_17.rgt_op_0 <X> T_16_17.lc_trk_g3_0
 (15 12)  (831 284)  (831 284)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (16 12)  (832 284)  (832 284)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (834 284)  (834 284)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (19 12)  (835 284)  (835 284)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (27 12)  (843 284)  (843 284)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 284)  (846 284)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (35 12)  (851 284)  (851 284)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.input_2_6
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (41 12)  (857 284)  (857 284)  LC_6 Logic Functioning bit
 (42 12)  (858 284)  (858 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (46 12)  (862 284)  (862 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (48 12)  (864 284)  (864 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (12 13)  (828 285)  (828 285)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_v_b_11
 (15 13)  (831 285)  (831 285)  routing T_16_17.rgt_op_0 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (834 285)  (834 285)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 285)  (846 285)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 285)  (848 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (851 285)  (851 285)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.input_2_6
 (36 13)  (852 285)  (852 285)  LC_6 Logic Functioning bit
 (43 13)  (859 285)  (859 285)  LC_6 Logic Functioning bit
 (51 13)  (867 285)  (867 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (820 286)  (820 286)  routing T_16_17.sp4_h_r_9 <X> T_16_17.sp4_v_t_44
 (11 14)  (827 286)  (827 286)  routing T_16_17.sp4_v_b_8 <X> T_16_17.sp4_v_t_46
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (0 15)  (816 287)  (816 287)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 287)  (817 287)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (5 15)  (821 287)  (821 287)  routing T_16_17.sp4_h_r_9 <X> T_16_17.sp4_v_t_44
 (8 15)  (824 287)  (824 287)  routing T_16_17.sp4_h_r_4 <X> T_16_17.sp4_v_t_47
 (9 15)  (825 287)  (825 287)  routing T_16_17.sp4_h_r_4 <X> T_16_17.sp4_v_t_47
 (10 15)  (826 287)  (826 287)  routing T_16_17.sp4_h_r_4 <X> T_16_17.sp4_v_t_47
 (12 15)  (828 287)  (828 287)  routing T_16_17.sp4_v_b_8 <X> T_16_17.sp4_v_t_46
 (18 15)  (834 287)  (834 287)  routing T_16_17.sp4_r_v_b_45 <X> T_16_17.lc_trk_g3_5
 (22 15)  (838 287)  (838 287)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (839 287)  (839 287)  routing T_16_17.sp12_v_t_21 <X> T_16_17.lc_trk_g3_6
 (25 15)  (841 287)  (841 287)  routing T_16_17.sp12_v_t_21 <X> T_16_17.lc_trk_g3_6
 (27 15)  (843 287)  (843 287)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 287)  (853 287)  LC_7 Logic Functioning bit
 (39 15)  (855 287)  (855 287)  LC_7 Logic Functioning bit
 (52 15)  (868 287)  (868 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_17_17

 (10 0)  (884 272)  (884 272)  routing T_17_17.sp4_v_t_45 <X> T_17_17.sp4_h_r_1
 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (899 272)  (899 272)  routing T_17_17.lft_op_2 <X> T_17_17.lc_trk_g0_2
 (26 0)  (900 272)  (900 272)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 272)  (901 272)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 272)  (902 272)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 272)  (905 272)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (37 0)  (911 272)  (911 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (39 0)  (913 272)  (913 272)  LC_0 Logic Functioning bit
 (41 0)  (915 272)  (915 272)  LC_0 Logic Functioning bit
 (43 0)  (917 272)  (917 272)  LC_0 Logic Functioning bit
 (4 1)  (878 273)  (878 273)  routing T_17_17.sp4_v_t_42 <X> T_17_17.sp4_h_r_0
 (8 1)  (882 273)  (882 273)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_b_1
 (9 1)  (883 273)  (883 273)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_b_1
 (10 1)  (884 273)  (884 273)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_b_1
 (21 1)  (895 273)  (895 273)  routing T_17_17.sp4_r_v_b_32 <X> T_17_17.lc_trk_g0_3
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 273)  (898 273)  routing T_17_17.lft_op_2 <X> T_17_17.lc_trk_g0_2
 (26 1)  (900 273)  (900 273)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 273)  (901 273)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 273)  (904 273)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (37 1)  (911 273)  (911 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (878 274)  (878 274)  routing T_17_17.sp4_v_b_4 <X> T_17_17.sp4_v_t_37
 (6 2)  (880 274)  (880 274)  routing T_17_17.sp4_v_b_4 <X> T_17_17.sp4_v_t_37
 (13 2)  (887 274)  (887 274)  routing T_17_17.sp4_v_b_2 <X> T_17_17.sp4_v_t_39
 (14 2)  (888 274)  (888 274)  routing T_17_17.sp12_h_l_3 <X> T_17_17.lc_trk_g0_4
 (27 2)  (901 274)  (901 274)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 274)  (902 274)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 274)  (908 274)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 274)  (911 274)  LC_1 Logic Functioning bit
 (41 2)  (915 274)  (915 274)  LC_1 Logic Functioning bit
 (43 2)  (917 274)  (917 274)  LC_1 Logic Functioning bit
 (45 2)  (919 274)  (919 274)  LC_1 Logic Functioning bit
 (4 3)  (878 275)  (878 275)  routing T_17_17.sp4_v_b_7 <X> T_17_17.sp4_h_l_37
 (11 3)  (885 275)  (885 275)  routing T_17_17.sp4_h_r_2 <X> T_17_17.sp4_h_l_39
 (14 3)  (888 275)  (888 275)  routing T_17_17.sp12_h_l_3 <X> T_17_17.lc_trk_g0_4
 (15 3)  (889 275)  (889 275)  routing T_17_17.sp12_h_l_3 <X> T_17_17.lc_trk_g0_4
 (17 3)  (891 275)  (891 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (900 275)  (900 275)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 275)  (905 275)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 275)  (906 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (908 275)  (908 275)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.input_2_1
 (36 3)  (910 275)  (910 275)  LC_1 Logic Functioning bit
 (41 3)  (915 275)  (915 275)  LC_1 Logic Functioning bit
 (43 3)  (917 275)  (917 275)  LC_1 Logic Functioning bit
 (51 3)  (925 275)  (925 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (13 4)  (887 276)  (887 276)  routing T_17_17.sp4_v_t_40 <X> T_17_17.sp4_v_b_5
 (14 4)  (888 276)  (888 276)  routing T_17_17.lft_op_0 <X> T_17_17.lc_trk_g1_0
 (15 4)  (889 276)  (889 276)  routing T_17_17.lft_op_1 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 276)  (892 276)  routing T_17_17.lft_op_1 <X> T_17_17.lc_trk_g1_1
 (21 4)  (895 276)  (895 276)  routing T_17_17.sp4_v_b_11 <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (897 276)  (897 276)  routing T_17_17.sp4_v_b_11 <X> T_17_17.lc_trk_g1_3
 (25 4)  (899 276)  (899 276)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g1_2
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 276)  (908 276)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 276)  (911 276)  LC_2 Logic Functioning bit
 (39 4)  (913 276)  (913 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (46 4)  (920 276)  (920 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (878 277)  (878 277)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_h_r_3
 (6 5)  (880 277)  (880 277)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_h_r_3
 (15 5)  (889 277)  (889 277)  routing T_17_17.lft_op_0 <X> T_17_17.lc_trk_g1_0
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (895 277)  (895 277)  routing T_17_17.sp4_v_b_11 <X> T_17_17.lc_trk_g1_3
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 277)  (901 277)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 277)  (904 277)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 277)  (905 277)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 277)  (906 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 277)  (909 277)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.input_2_2
 (36 5)  (910 277)  (910 277)  LC_2 Logic Functioning bit
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (38 5)  (912 277)  (912 277)  LC_2 Logic Functioning bit
 (42 5)  (916 277)  (916 277)  LC_2 Logic Functioning bit
 (5 6)  (879 278)  (879 278)  routing T_17_17.sp4_v_t_44 <X> T_17_17.sp4_h_l_38
 (12 6)  (886 278)  (886 278)  routing T_17_17.sp4_v_t_46 <X> T_17_17.sp4_h_l_40
 (14 6)  (888 278)  (888 278)  routing T_17_17.sp4_v_t_1 <X> T_17_17.lc_trk_g1_4
 (15 6)  (889 278)  (889 278)  routing T_17_17.sp12_h_r_5 <X> T_17_17.lc_trk_g1_5
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (892 278)  (892 278)  routing T_17_17.sp12_h_r_5 <X> T_17_17.lc_trk_g1_5
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (901 278)  (901 278)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 278)  (904 278)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 278)  (905 278)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (40 6)  (914 278)  (914 278)  LC_3 Logic Functioning bit
 (42 6)  (916 278)  (916 278)  LC_3 Logic Functioning bit
 (4 7)  (878 279)  (878 279)  routing T_17_17.sp4_v_t_44 <X> T_17_17.sp4_h_l_38
 (6 7)  (880 279)  (880 279)  routing T_17_17.sp4_v_t_44 <X> T_17_17.sp4_h_l_38
 (9 7)  (883 279)  (883 279)  routing T_17_17.sp4_v_b_4 <X> T_17_17.sp4_v_t_41
 (11 7)  (885 279)  (885 279)  routing T_17_17.sp4_v_t_46 <X> T_17_17.sp4_h_l_40
 (13 7)  (887 279)  (887 279)  routing T_17_17.sp4_v_t_46 <X> T_17_17.sp4_h_l_40
 (14 7)  (888 279)  (888 279)  routing T_17_17.sp4_v_t_1 <X> T_17_17.lc_trk_g1_4
 (16 7)  (890 279)  (890 279)  routing T_17_17.sp4_v_t_1 <X> T_17_17.lc_trk_g1_4
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (892 279)  (892 279)  routing T_17_17.sp12_h_r_5 <X> T_17_17.lc_trk_g1_5
 (21 7)  (895 279)  (895 279)  routing T_17_17.sp4_r_v_b_31 <X> T_17_17.lc_trk_g1_7
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (47 7)  (921 279)  (921 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (12 8)  (886 280)  (886 280)  routing T_17_17.sp4_h_l_40 <X> T_17_17.sp4_h_r_8
 (13 8)  (887 280)  (887 280)  routing T_17_17.sp4_h_l_45 <X> T_17_17.sp4_v_b_8
 (15 8)  (889 280)  (889 280)  routing T_17_17.tnl_op_1 <X> T_17_17.lc_trk_g2_1
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (895 280)  (895 280)  routing T_17_17.sp4_h_r_35 <X> T_17_17.lc_trk_g2_3
 (22 8)  (896 280)  (896 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 280)  (897 280)  routing T_17_17.sp4_h_r_35 <X> T_17_17.lc_trk_g2_3
 (24 8)  (898 280)  (898 280)  routing T_17_17.sp4_h_r_35 <X> T_17_17.lc_trk_g2_3
 (26 8)  (900 280)  (900 280)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 280)  (901 280)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 280)  (902 280)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 280)  (907 280)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 280)  (910 280)  LC_4 Logic Functioning bit
 (38 8)  (912 280)  (912 280)  LC_4 Logic Functioning bit
 (47 8)  (921 280)  (921 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (12 9)  (886 281)  (886 281)  routing T_17_17.sp4_h_l_45 <X> T_17_17.sp4_v_b_8
 (13 9)  (887 281)  (887 281)  routing T_17_17.sp4_h_l_40 <X> T_17_17.sp4_h_r_8
 (18 9)  (892 281)  (892 281)  routing T_17_17.tnl_op_1 <X> T_17_17.lc_trk_g2_1
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 281)  (905 281)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 281)  (910 281)  LC_4 Logic Functioning bit
 (37 9)  (911 281)  (911 281)  LC_4 Logic Functioning bit
 (38 9)  (912 281)  (912 281)  LC_4 Logic Functioning bit
 (39 9)  (913 281)  (913 281)  LC_4 Logic Functioning bit
 (41 9)  (915 281)  (915 281)  LC_4 Logic Functioning bit
 (43 9)  (917 281)  (917 281)  LC_4 Logic Functioning bit
 (14 10)  (888 282)  (888 282)  routing T_17_17.sp4_h_r_44 <X> T_17_17.lc_trk_g2_4
 (16 10)  (890 282)  (890 282)  routing T_17_17.sp4_v_t_16 <X> T_17_17.lc_trk_g2_5
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (892 282)  (892 282)  routing T_17_17.sp4_v_t_16 <X> T_17_17.lc_trk_g2_5
 (27 10)  (901 282)  (901 282)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 282)  (905 282)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 282)  (907 282)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 282)  (908 282)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (41 10)  (915 282)  (915 282)  LC_5 Logic Functioning bit
 (43 10)  (917 282)  (917 282)  LC_5 Logic Functioning bit
 (4 11)  (878 283)  (878 283)  routing T_17_17.sp4_h_r_10 <X> T_17_17.sp4_h_l_43
 (6 11)  (880 283)  (880 283)  routing T_17_17.sp4_h_r_10 <X> T_17_17.sp4_h_l_43
 (14 11)  (888 283)  (888 283)  routing T_17_17.sp4_h_r_44 <X> T_17_17.lc_trk_g2_4
 (15 11)  (889 283)  (889 283)  routing T_17_17.sp4_h_r_44 <X> T_17_17.lc_trk_g2_4
 (16 11)  (890 283)  (890 283)  routing T_17_17.sp4_h_r_44 <X> T_17_17.lc_trk_g2_4
 (17 11)  (891 283)  (891 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (902 283)  (902 283)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 283)  (905 283)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 283)  (911 283)  LC_5 Logic Functioning bit
 (39 11)  (913 283)  (913 283)  LC_5 Logic Functioning bit
 (41 11)  (915 283)  (915 283)  LC_5 Logic Functioning bit
 (43 11)  (917 283)  (917 283)  LC_5 Logic Functioning bit
 (46 11)  (920 283)  (920 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (886 284)  (886 284)  routing T_17_17.sp4_v_b_5 <X> T_17_17.sp4_h_r_11
 (14 12)  (888 284)  (888 284)  routing T_17_17.sp4_h_l_21 <X> T_17_17.lc_trk_g3_0
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 284)  (892 284)  routing T_17_17.wire_logic_cluster/lc_1/out <X> T_17_17.lc_trk_g3_1
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 284)  (902 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 284)  (909 284)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.input_2_6
 (36 12)  (910 284)  (910 284)  LC_6 Logic Functioning bit
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (38 12)  (912 284)  (912 284)  LC_6 Logic Functioning bit
 (41 12)  (915 284)  (915 284)  LC_6 Logic Functioning bit
 (43 12)  (917 284)  (917 284)  LC_6 Logic Functioning bit
 (11 13)  (885 285)  (885 285)  routing T_17_17.sp4_v_b_5 <X> T_17_17.sp4_h_r_11
 (13 13)  (887 285)  (887 285)  routing T_17_17.sp4_v_b_5 <X> T_17_17.sp4_h_r_11
 (15 13)  (889 285)  (889 285)  routing T_17_17.sp4_h_l_21 <X> T_17_17.lc_trk_g3_0
 (16 13)  (890 285)  (890 285)  routing T_17_17.sp4_h_l_21 <X> T_17_17.lc_trk_g3_0
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 285)  (898 285)  routing T_17_17.tnr_op_2 <X> T_17_17.lc_trk_g3_2
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 285)  (904 285)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 285)  (906 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (908 285)  (908 285)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.input_2_6
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (39 13)  (913 285)  (913 285)  LC_6 Logic Functioning bit
 (40 13)  (914 285)  (914 285)  LC_6 Logic Functioning bit
 (46 13)  (920 285)  (920 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (12 14)  (886 286)  (886 286)  routing T_17_17.sp4_v_b_11 <X> T_17_17.sp4_h_l_46
 (22 14)  (896 286)  (896 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 286)  (897 286)  routing T_17_17.sp4_v_b_47 <X> T_17_17.lc_trk_g3_7
 (24 14)  (898 286)  (898 286)  routing T_17_17.sp4_v_b_47 <X> T_17_17.lc_trk_g3_7
 (26 14)  (900 286)  (900 286)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 286)  (902 286)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 286)  (904 286)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 286)  (905 286)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 286)  (907 286)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (46 14)  (920 286)  (920 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (8 15)  (882 287)  (882 287)  routing T_17_17.sp4_h_r_4 <X> T_17_17.sp4_v_t_47
 (9 15)  (883 287)  (883 287)  routing T_17_17.sp4_h_r_4 <X> T_17_17.sp4_v_t_47
 (10 15)  (884 287)  (884 287)  routing T_17_17.sp4_h_r_4 <X> T_17_17.sp4_v_t_47
 (15 15)  (889 287)  (889 287)  routing T_17_17.sp4_v_t_33 <X> T_17_17.lc_trk_g3_4
 (16 15)  (890 287)  (890 287)  routing T_17_17.sp4_v_t_33 <X> T_17_17.lc_trk_g3_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (897 287)  (897 287)  routing T_17_17.sp4_v_b_46 <X> T_17_17.lc_trk_g3_6
 (24 15)  (898 287)  (898 287)  routing T_17_17.sp4_v_b_46 <X> T_17_17.lc_trk_g3_6
 (28 15)  (902 287)  (902 287)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 287)  (905 287)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 287)  (911 287)  LC_7 Logic Functioning bit
 (39 15)  (913 287)  (913 287)  LC_7 Logic Functioning bit


LogicTile_18_17

 (6 0)  (934 272)  (934 272)  routing T_18_17.sp4_h_r_7 <X> T_18_17.sp4_v_b_0
 (15 0)  (943 272)  (943 272)  routing T_18_17.sp4_h_r_1 <X> T_18_17.lc_trk_g0_1
 (16 0)  (944 272)  (944 272)  routing T_18_17.sp4_h_r_1 <X> T_18_17.lc_trk_g0_1
 (17 0)  (945 272)  (945 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (27 0)  (955 272)  (955 272)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 272)  (958 272)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 272)  (961 272)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 272)  (962 272)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 272)  (964 272)  LC_0 Logic Functioning bit
 (38 0)  (966 272)  (966 272)  LC_0 Logic Functioning bit
 (41 0)  (969 272)  (969 272)  LC_0 Logic Functioning bit
 (43 0)  (971 272)  (971 272)  LC_0 Logic Functioning bit
 (45 0)  (973 272)  (973 272)  LC_0 Logic Functioning bit
 (53 0)  (981 272)  (981 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (6 1)  (934 273)  (934 273)  routing T_18_17.sp4_h_l_37 <X> T_18_17.sp4_h_r_0
 (11 1)  (939 273)  (939 273)  routing T_18_17.sp4_h_l_43 <X> T_18_17.sp4_h_r_2
 (13 1)  (941 273)  (941 273)  routing T_18_17.sp4_h_l_43 <X> T_18_17.sp4_h_r_2
 (18 1)  (946 273)  (946 273)  routing T_18_17.sp4_h_r_1 <X> T_18_17.lc_trk_g0_1
 (22 1)  (950 273)  (950 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 273)  (951 273)  routing T_18_17.sp4_v_b_18 <X> T_18_17.lc_trk_g0_2
 (24 1)  (952 273)  (952 273)  routing T_18_17.sp4_v_b_18 <X> T_18_17.lc_trk_g0_2
 (26 1)  (954 273)  (954 273)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 273)  (955 273)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 273)  (956 273)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 273)  (959 273)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (39 1)  (967 273)  (967 273)  LC_0 Logic Functioning bit
 (41 1)  (969 273)  (969 273)  LC_0 Logic Functioning bit
 (43 1)  (971 273)  (971 273)  LC_0 Logic Functioning bit
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (939 274)  (939 274)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_v_t_39
 (13 2)  (941 274)  (941 274)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_v_t_39
 (31 2)  (959 274)  (959 274)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 274)  (962 274)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 274)  (963 274)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.input_2_1
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (39 2)  (967 274)  (967 274)  LC_1 Logic Functioning bit
 (43 2)  (971 274)  (971 274)  LC_1 Logic Functioning bit
 (45 2)  (973 274)  (973 274)  LC_1 Logic Functioning bit
 (48 2)  (976 274)  (976 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (8 3)  (936 275)  (936 275)  routing T_18_17.sp4_h_l_36 <X> T_18_17.sp4_v_t_36
 (12 3)  (940 275)  (940 275)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_v_t_39
 (26 3)  (954 275)  (954 275)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 275)  (955 275)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 275)  (956 275)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 275)  (960 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (961 275)  (961 275)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.input_2_1
 (34 3)  (962 275)  (962 275)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.input_2_1
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (37 3)  (965 275)  (965 275)  LC_1 Logic Functioning bit
 (38 3)  (966 275)  (966 275)  LC_1 Logic Functioning bit
 (42 3)  (970 275)  (970 275)  LC_1 Logic Functioning bit
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (945 276)  (945 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (949 276)  (949 276)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g1_3
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 276)  (951 276)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g1_3
 (24 4)  (952 276)  (952 276)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g1_3
 (26 4)  (954 276)  (954 276)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 276)  (956 276)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 276)  (958 276)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 276)  (961 276)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 276)  (962 276)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 276)  (964 276)  LC_2 Logic Functioning bit
 (38 4)  (966 276)  (966 276)  LC_2 Logic Functioning bit
 (41 4)  (969 276)  (969 276)  LC_2 Logic Functioning bit
 (43 4)  (971 276)  (971 276)  LC_2 Logic Functioning bit
 (45 4)  (973 276)  (973 276)  LC_2 Logic Functioning bit
 (1 5)  (929 277)  (929 277)  routing T_18_17.lc_trk_g0_2 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (8 5)  (936 277)  (936 277)  routing T_18_17.sp4_v_t_36 <X> T_18_17.sp4_v_b_4
 (10 5)  (938 277)  (938 277)  routing T_18_17.sp4_v_t_36 <X> T_18_17.sp4_v_b_4
 (18 5)  (946 277)  (946 277)  routing T_18_17.sp4_r_v_b_25 <X> T_18_17.lc_trk_g1_1
 (21 5)  (949 277)  (949 277)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g1_3
 (26 5)  (954 277)  (954 277)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 277)  (956 277)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 277)  (959 277)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 277)  (965 277)  LC_2 Logic Functioning bit
 (39 5)  (967 277)  (967 277)  LC_2 Logic Functioning bit
 (41 5)  (969 277)  (969 277)  LC_2 Logic Functioning bit
 (43 5)  (971 277)  (971 277)  LC_2 Logic Functioning bit
 (52 5)  (980 277)  (980 277)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (4 6)  (932 278)  (932 278)  routing T_18_17.sp4_h_r_9 <X> T_18_17.sp4_v_t_38
 (6 6)  (934 278)  (934 278)  routing T_18_17.sp4_h_r_9 <X> T_18_17.sp4_v_t_38
 (12 6)  (940 278)  (940 278)  routing T_18_17.sp4_v_b_5 <X> T_18_17.sp4_h_l_40
 (15 6)  (943 278)  (943 278)  routing T_18_17.sp4_h_r_21 <X> T_18_17.lc_trk_g1_5
 (16 6)  (944 278)  (944 278)  routing T_18_17.sp4_h_r_21 <X> T_18_17.lc_trk_g1_5
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (946 278)  (946 278)  routing T_18_17.sp4_h_r_21 <X> T_18_17.lc_trk_g1_5
 (21 6)  (949 278)  (949 278)  routing T_18_17.sp4_v_b_7 <X> T_18_17.lc_trk_g1_7
 (22 6)  (950 278)  (950 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (951 278)  (951 278)  routing T_18_17.sp4_v_b_7 <X> T_18_17.lc_trk_g1_7
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 278)  (961 278)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 278)  (963 278)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.input_2_3
 (36 6)  (964 278)  (964 278)  LC_3 Logic Functioning bit
 (37 6)  (965 278)  (965 278)  LC_3 Logic Functioning bit
 (39 6)  (967 278)  (967 278)  LC_3 Logic Functioning bit
 (43 6)  (971 278)  (971 278)  LC_3 Logic Functioning bit
 (45 6)  (973 278)  (973 278)  LC_3 Logic Functioning bit
 (53 6)  (981 278)  (981 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (933 279)  (933 279)  routing T_18_17.sp4_h_r_9 <X> T_18_17.sp4_v_t_38
 (10 7)  (938 279)  (938 279)  routing T_18_17.sp4_h_l_46 <X> T_18_17.sp4_v_t_41
 (14 7)  (942 279)  (942 279)  routing T_18_17.sp4_h_r_4 <X> T_18_17.lc_trk_g1_4
 (15 7)  (943 279)  (943 279)  routing T_18_17.sp4_h_r_4 <X> T_18_17.lc_trk_g1_4
 (16 7)  (944 279)  (944 279)  routing T_18_17.sp4_h_r_4 <X> T_18_17.lc_trk_g1_4
 (17 7)  (945 279)  (945 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (946 279)  (946 279)  routing T_18_17.sp4_h_r_21 <X> T_18_17.lc_trk_g1_5
 (26 7)  (954 279)  (954 279)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 279)  (955 279)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 279)  (956 279)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 279)  (959 279)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 279)  (960 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (961 279)  (961 279)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.input_2_3
 (34 7)  (962 279)  (962 279)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.input_2_3
 (35 7)  (963 279)  (963 279)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.input_2_3
 (36 7)  (964 279)  (964 279)  LC_3 Logic Functioning bit
 (37 7)  (965 279)  (965 279)  LC_3 Logic Functioning bit
 (38 7)  (966 279)  (966 279)  LC_3 Logic Functioning bit
 (42 7)  (970 279)  (970 279)  LC_3 Logic Functioning bit
 (5 8)  (933 280)  (933 280)  routing T_18_17.sp4_v_t_43 <X> T_18_17.sp4_h_r_6
 (22 8)  (950 280)  (950 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (951 280)  (951 280)  routing T_18_17.sp4_v_t_30 <X> T_18_17.lc_trk_g2_3
 (24 8)  (952 280)  (952 280)  routing T_18_17.sp4_v_t_30 <X> T_18_17.lc_trk_g2_3
 (25 8)  (953 280)  (953 280)  routing T_18_17.sp4_h_r_42 <X> T_18_17.lc_trk_g2_2
 (26 8)  (954 280)  (954 280)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 280)  (961 280)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 280)  (962 280)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (38 8)  (966 280)  (966 280)  LC_4 Logic Functioning bit
 (41 8)  (969 280)  (969 280)  LC_4 Logic Functioning bit
 (43 8)  (971 280)  (971 280)  LC_4 Logic Functioning bit
 (45 8)  (973 280)  (973 280)  LC_4 Logic Functioning bit
 (46 8)  (974 280)  (974 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (950 281)  (950 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (951 281)  (951 281)  routing T_18_17.sp4_h_r_42 <X> T_18_17.lc_trk_g2_2
 (24 9)  (952 281)  (952 281)  routing T_18_17.sp4_h_r_42 <X> T_18_17.lc_trk_g2_2
 (25 9)  (953 281)  (953 281)  routing T_18_17.sp4_h_r_42 <X> T_18_17.lc_trk_g2_2
 (27 9)  (955 281)  (955 281)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 281)  (956 281)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 281)  (957 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 281)  (959 281)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (39 9)  (967 281)  (967 281)  LC_4 Logic Functioning bit
 (41 9)  (969 281)  (969 281)  LC_4 Logic Functioning bit
 (43 9)  (971 281)  (971 281)  LC_4 Logic Functioning bit
 (3 10)  (931 282)  (931 282)  routing T_18_17.sp12_v_t_22 <X> T_18_17.sp12_h_l_22
 (8 10)  (936 282)  (936 282)  routing T_18_17.sp4_h_r_7 <X> T_18_17.sp4_h_l_42
 (11 10)  (939 282)  (939 282)  routing T_18_17.sp4_h_l_38 <X> T_18_17.sp4_v_t_45
 (16 10)  (944 282)  (944 282)  routing T_18_17.sp4_v_t_16 <X> T_18_17.lc_trk_g2_5
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (946 282)  (946 282)  routing T_18_17.sp4_v_t_16 <X> T_18_17.lc_trk_g2_5
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (951 282)  (951 282)  routing T_18_17.sp4_v_b_47 <X> T_18_17.lc_trk_g2_7
 (24 10)  (952 282)  (952 282)  routing T_18_17.sp4_v_b_47 <X> T_18_17.lc_trk_g2_7
 (27 10)  (955 282)  (955 282)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 282)  (956 282)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 282)  (962 282)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 282)  (964 282)  LC_5 Logic Functioning bit
 (37 10)  (965 282)  (965 282)  LC_5 Logic Functioning bit
 (38 10)  (966 282)  (966 282)  LC_5 Logic Functioning bit
 (39 10)  (967 282)  (967 282)  LC_5 Logic Functioning bit
 (41 10)  (969 282)  (969 282)  LC_5 Logic Functioning bit
 (43 10)  (971 282)  (971 282)  LC_5 Logic Functioning bit
 (45 10)  (973 282)  (973 282)  LC_5 Logic Functioning bit
 (47 10)  (975 282)  (975 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (8 11)  (936 283)  (936 283)  routing T_18_17.sp4_h_r_7 <X> T_18_17.sp4_v_t_42
 (9 11)  (937 283)  (937 283)  routing T_18_17.sp4_h_r_7 <X> T_18_17.sp4_v_t_42
 (22 11)  (950 283)  (950 283)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (951 283)  (951 283)  routing T_18_17.sp12_v_t_21 <X> T_18_17.lc_trk_g2_6
 (25 11)  (953 283)  (953 283)  routing T_18_17.sp12_v_t_21 <X> T_18_17.lc_trk_g2_6
 (26 11)  (954 283)  (954 283)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 283)  (955 283)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 283)  (956 283)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 283)  (959 283)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 283)  (964 283)  LC_5 Logic Functioning bit
 (38 11)  (966 283)  (966 283)  LC_5 Logic Functioning bit
 (8 12)  (936 284)  (936 284)  routing T_18_17.sp4_h_l_39 <X> T_18_17.sp4_h_r_10
 (10 12)  (938 284)  (938 284)  routing T_18_17.sp4_h_l_39 <X> T_18_17.sp4_h_r_10
 (17 12)  (945 284)  (945 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (953 284)  (953 284)  routing T_18_17.sp4_h_r_34 <X> T_18_17.lc_trk_g3_2
 (28 12)  (956 284)  (956 284)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 284)  (961 284)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 284)  (962 284)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (41 12)  (969 284)  (969 284)  LC_6 Logic Functioning bit
 (43 12)  (971 284)  (971 284)  LC_6 Logic Functioning bit
 (45 12)  (973 284)  (973 284)  LC_6 Logic Functioning bit
 (5 13)  (933 285)  (933 285)  routing T_18_17.sp4_h_r_9 <X> T_18_17.sp4_v_b_9
 (18 13)  (946 285)  (946 285)  routing T_18_17.sp4_r_v_b_41 <X> T_18_17.lc_trk_g3_1
 (22 13)  (950 285)  (950 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (951 285)  (951 285)  routing T_18_17.sp4_h_r_34 <X> T_18_17.lc_trk_g3_2
 (24 13)  (952 285)  (952 285)  routing T_18_17.sp4_h_r_34 <X> T_18_17.lc_trk_g3_2
 (27 13)  (955 285)  (955 285)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 285)  (957 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 285)  (958 285)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 285)  (959 285)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 285)  (965 285)  LC_6 Logic Functioning bit
 (39 13)  (967 285)  (967 285)  LC_6 Logic Functioning bit
 (41 13)  (969 285)  (969 285)  LC_6 Logic Functioning bit
 (43 13)  (971 285)  (971 285)  LC_6 Logic Functioning bit
 (1 14)  (929 286)  (929 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (934 286)  (934 286)  routing T_18_17.sp4_h_l_41 <X> T_18_17.sp4_v_t_44
 (15 14)  (943 286)  (943 286)  routing T_18_17.sp4_v_t_32 <X> T_18_17.lc_trk_g3_5
 (16 14)  (944 286)  (944 286)  routing T_18_17.sp4_v_t_32 <X> T_18_17.lc_trk_g3_5
 (17 14)  (945 286)  (945 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (950 286)  (950 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (951 286)  (951 286)  routing T_18_17.sp4_h_r_31 <X> T_18_17.lc_trk_g3_7
 (24 14)  (952 286)  (952 286)  routing T_18_17.sp4_h_r_31 <X> T_18_17.lc_trk_g3_7
 (25 14)  (953 286)  (953 286)  routing T_18_17.sp4_v_b_38 <X> T_18_17.lc_trk_g3_6
 (26 14)  (954 286)  (954 286)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (31 14)  (959 286)  (959 286)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 286)  (961 286)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 286)  (962 286)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 286)  (964 286)  LC_7 Logic Functioning bit
 (38 14)  (966 286)  (966 286)  LC_7 Logic Functioning bit
 (39 14)  (967 286)  (967 286)  LC_7 Logic Functioning bit
 (43 14)  (971 286)  (971 286)  LC_7 Logic Functioning bit
 (45 14)  (973 286)  (973 286)  LC_7 Logic Functioning bit
 (0 15)  (928 287)  (928 287)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 287)  (929 287)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (6 15)  (934 287)  (934 287)  routing T_18_17.sp4_h_r_9 <X> T_18_17.sp4_h_l_44
 (8 15)  (936 287)  (936 287)  routing T_18_17.sp4_h_l_47 <X> T_18_17.sp4_v_t_47
 (14 15)  (942 287)  (942 287)  routing T_18_17.sp4_r_v_b_44 <X> T_18_17.lc_trk_g3_4
 (17 15)  (945 287)  (945 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (949 287)  (949 287)  routing T_18_17.sp4_h_r_31 <X> T_18_17.lc_trk_g3_7
 (22 15)  (950 287)  (950 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 287)  (951 287)  routing T_18_17.sp4_v_b_38 <X> T_18_17.lc_trk_g3_6
 (25 15)  (953 287)  (953 287)  routing T_18_17.sp4_v_b_38 <X> T_18_17.lc_trk_g3_6
 (26 15)  (954 287)  (954 287)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 287)  (956 287)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 287)  (957 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 287)  (959 287)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 287)  (960 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (961 287)  (961 287)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.input_2_7
 (34 15)  (962 287)  (962 287)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.input_2_7
 (35 15)  (963 287)  (963 287)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.input_2_7
 (37 15)  (965 287)  (965 287)  LC_7 Logic Functioning bit
 (38 15)  (966 287)  (966 287)  LC_7 Logic Functioning bit
 (39 15)  (967 287)  (967 287)  LC_7 Logic Functioning bit
 (42 15)  (970 287)  (970 287)  LC_7 Logic Functioning bit
 (51 15)  (979 287)  (979 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_17

 (9 0)  (991 272)  (991 272)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_h_r_1
 (14 0)  (996 272)  (996 272)  routing T_19_17.sp4_v_b_8 <X> T_19_17.lc_trk_g0_0
 (16 0)  (998 272)  (998 272)  routing T_19_17.sp12_h_l_14 <X> T_19_17.lc_trk_g0_1
 (17 0)  (999 272)  (999 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (22 0)  (1004 272)  (1004 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1005 272)  (1005 272)  routing T_19_17.sp4_v_b_19 <X> T_19_17.lc_trk_g0_3
 (24 0)  (1006 272)  (1006 272)  routing T_19_17.sp4_v_b_19 <X> T_19_17.lc_trk_g0_3
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 272)  (1016 272)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 272)  (1017 272)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.input_2_0
 (36 0)  (1018 272)  (1018 272)  LC_0 Logic Functioning bit
 (41 0)  (1023 272)  (1023 272)  LC_0 Logic Functioning bit
 (43 0)  (1025 272)  (1025 272)  LC_0 Logic Functioning bit
 (45 0)  (1027 272)  (1027 272)  LC_0 Logic Functioning bit
 (46 0)  (1028 272)  (1028 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1029 272)  (1029 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (1034 272)  (1034 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (1035 272)  (1035 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (996 273)  (996 273)  routing T_19_17.sp4_v_b_8 <X> T_19_17.lc_trk_g0_0
 (16 1)  (998 273)  (998 273)  routing T_19_17.sp4_v_b_8 <X> T_19_17.lc_trk_g0_0
 (17 1)  (999 273)  (999 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (1000 273)  (1000 273)  routing T_19_17.sp12_h_l_14 <X> T_19_17.lc_trk_g0_1
 (28 1)  (1010 273)  (1010 273)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 273)  (1011 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 273)  (1012 273)  routing T_19_17.lc_trk_g0_3 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 273)  (1014 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1016 273)  (1016 273)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.input_2_0
 (36 1)  (1018 273)  (1018 273)  LC_0 Logic Functioning bit
 (40 1)  (1022 273)  (1022 273)  LC_0 Logic Functioning bit
 (42 1)  (1024 273)  (1024 273)  LC_0 Logic Functioning bit
 (51 1)  (1033 273)  (1033 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (1034 273)  (1034 273)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (53 1)  (1035 273)  (1035 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (990 274)  (990 274)  routing T_19_17.sp4_v_t_42 <X> T_19_17.sp4_h_l_36
 (9 2)  (991 274)  (991 274)  routing T_19_17.sp4_v_t_42 <X> T_19_17.sp4_h_l_36
 (10 2)  (992 274)  (992 274)  routing T_19_17.sp4_v_t_42 <X> T_19_17.sp4_h_l_36
 (15 2)  (997 274)  (997 274)  routing T_19_17.sp4_v_b_21 <X> T_19_17.lc_trk_g0_5
 (16 2)  (998 274)  (998 274)  routing T_19_17.sp4_v_b_21 <X> T_19_17.lc_trk_g0_5
 (17 2)  (999 274)  (999 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (1004 274)  (1004 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1006 274)  (1006 274)  routing T_19_17.top_op_7 <X> T_19_17.lc_trk_g0_7
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 274)  (1013 274)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 274)  (1015 274)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 274)  (1017 274)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.input_2_1
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (45 2)  (1027 274)  (1027 274)  LC_1 Logic Functioning bit
 (46 2)  (1028 274)  (1028 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (1033 274)  (1033 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (11 3)  (993 275)  (993 275)  routing T_19_17.sp4_h_r_2 <X> T_19_17.sp4_h_l_39
 (21 3)  (1003 275)  (1003 275)  routing T_19_17.top_op_7 <X> T_19_17.lc_trk_g0_7
 (28 3)  (1010 275)  (1010 275)  routing T_19_17.lc_trk_g2_1 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 275)  (1011 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 275)  (1013 275)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 275)  (1014 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (1018 275)  (1018 275)  LC_1 Logic Functioning bit
 (37 3)  (1019 275)  (1019 275)  LC_1 Logic Functioning bit
 (39 3)  (1021 275)  (1021 275)  LC_1 Logic Functioning bit
 (40 3)  (1022 275)  (1022 275)  LC_1 Logic Functioning bit
 (42 3)  (1024 275)  (1024 275)  LC_1 Logic Functioning bit
 (46 3)  (1028 275)  (1028 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (1030 275)  (1030 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (1033 275)  (1033 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (1035 275)  (1035 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (987 276)  (987 276)  routing T_19_17.sp4_v_t_38 <X> T_19_17.sp4_h_r_3
 (14 4)  (996 276)  (996 276)  routing T_19_17.sp4_v_b_8 <X> T_19_17.lc_trk_g1_0
 (25 4)  (1007 276)  (1007 276)  routing T_19_17.wire_logic_cluster/lc_2/out <X> T_19_17.lc_trk_g1_2
 (26 4)  (1008 276)  (1008 276)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 276)  (1009 276)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 276)  (1016 276)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 276)  (1017 276)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.input_2_2
 (36 4)  (1018 276)  (1018 276)  LC_2 Logic Functioning bit
 (37 4)  (1019 276)  (1019 276)  LC_2 Logic Functioning bit
 (39 4)  (1021 276)  (1021 276)  LC_2 Logic Functioning bit
 (43 4)  (1025 276)  (1025 276)  LC_2 Logic Functioning bit
 (45 4)  (1027 276)  (1027 276)  LC_2 Logic Functioning bit
 (46 4)  (1028 276)  (1028 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (1029 276)  (1029 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (1033 276)  (1033 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (1034 276)  (1034 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (1035 276)  (1035 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (3 5)  (985 277)  (985 277)  routing T_19_17.sp12_h_l_23 <X> T_19_17.sp12_h_r_0
 (13 5)  (995 277)  (995 277)  routing T_19_17.sp4_v_t_37 <X> T_19_17.sp4_h_r_5
 (14 5)  (996 277)  (996 277)  routing T_19_17.sp4_v_b_8 <X> T_19_17.lc_trk_g1_0
 (16 5)  (998 277)  (998 277)  routing T_19_17.sp4_v_b_8 <X> T_19_17.lc_trk_g1_0
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (1004 277)  (1004 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (1009 277)  (1009 277)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 277)  (1013 277)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 277)  (1014 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1015 277)  (1015 277)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.input_2_2
 (34 5)  (1016 277)  (1016 277)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.input_2_2
 (37 5)  (1019 277)  (1019 277)  LC_2 Logic Functioning bit
 (39 5)  (1021 277)  (1021 277)  LC_2 Logic Functioning bit
 (46 5)  (1028 277)  (1028 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (1030 277)  (1030 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (1033 277)  (1033 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (9 6)  (991 278)  (991 278)  routing T_19_17.sp4_v_b_4 <X> T_19_17.sp4_h_l_41
 (15 6)  (997 278)  (997 278)  routing T_19_17.sp4_v_b_21 <X> T_19_17.lc_trk_g1_5
 (16 6)  (998 278)  (998 278)  routing T_19_17.sp4_v_b_21 <X> T_19_17.lc_trk_g1_5
 (17 6)  (999 278)  (999 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (1003 278)  (1003 278)  routing T_19_17.wire_logic_cluster/lc_7/out <X> T_19_17.lc_trk_g1_7
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1007 278)  (1007 278)  routing T_19_17.sp4_v_b_6 <X> T_19_17.lc_trk_g1_6
 (27 6)  (1009 278)  (1009 278)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 278)  (1010 278)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 278)  (1015 278)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (38 6)  (1020 278)  (1020 278)  LC_3 Logic Functioning bit
 (40 6)  (1022 278)  (1022 278)  LC_3 Logic Functioning bit
 (41 6)  (1023 278)  (1023 278)  LC_3 Logic Functioning bit
 (42 6)  (1024 278)  (1024 278)  LC_3 Logic Functioning bit
 (43 6)  (1025 278)  (1025 278)  LC_3 Logic Functioning bit
 (13 7)  (995 279)  (995 279)  routing T_19_17.sp4_v_b_0 <X> T_19_17.sp4_h_l_40
 (22 7)  (1004 279)  (1004 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1005 279)  (1005 279)  routing T_19_17.sp4_v_b_6 <X> T_19_17.lc_trk_g1_6
 (28 7)  (1010 279)  (1010 279)  routing T_19_17.lc_trk_g2_1 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (37 7)  (1019 279)  (1019 279)  LC_3 Logic Functioning bit
 (38 7)  (1020 279)  (1020 279)  LC_3 Logic Functioning bit
 (39 7)  (1021 279)  (1021 279)  LC_3 Logic Functioning bit
 (40 7)  (1022 279)  (1022 279)  LC_3 Logic Functioning bit
 (41 7)  (1023 279)  (1023 279)  LC_3 Logic Functioning bit
 (42 7)  (1024 279)  (1024 279)  LC_3 Logic Functioning bit
 (43 7)  (1025 279)  (1025 279)  LC_3 Logic Functioning bit
 (51 7)  (1033 279)  (1033 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (1035 279)  (1035 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 8)  (994 280)  (994 280)  routing T_19_17.sp4_v_b_8 <X> T_19_17.sp4_h_r_8
 (14 8)  (996 280)  (996 280)  routing T_19_17.wire_logic_cluster/lc_0/out <X> T_19_17.lc_trk_g2_0
 (17 8)  (999 280)  (999 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 280)  (1000 280)  routing T_19_17.wire_logic_cluster/lc_1/out <X> T_19_17.lc_trk_g2_1
 (22 8)  (1004 280)  (1004 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1005 280)  (1005 280)  routing T_19_17.sp4_v_t_30 <X> T_19_17.lc_trk_g2_3
 (24 8)  (1006 280)  (1006 280)  routing T_19_17.sp4_v_t_30 <X> T_19_17.lc_trk_g2_3
 (31 8)  (1013 280)  (1013 280)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 280)  (1018 280)  LC_4 Logic Functioning bit
 (38 8)  (1020 280)  (1020 280)  LC_4 Logic Functioning bit
 (51 8)  (1033 280)  (1033 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (985 281)  (985 281)  routing T_19_17.sp12_h_l_22 <X> T_19_17.sp12_v_b_1
 (6 9)  (988 281)  (988 281)  routing T_19_17.sp4_h_l_43 <X> T_19_17.sp4_h_r_6
 (11 9)  (993 281)  (993 281)  routing T_19_17.sp4_v_b_8 <X> T_19_17.sp4_h_r_8
 (17 9)  (999 281)  (999 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (1004 281)  (1004 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1006 281)  (1006 281)  routing T_19_17.tnl_op_2 <X> T_19_17.lc_trk_g2_2
 (25 9)  (1007 281)  (1007 281)  routing T_19_17.tnl_op_2 <X> T_19_17.lc_trk_g2_2
 (26 9)  (1008 281)  (1008 281)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 281)  (1010 281)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 281)  (1013 281)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 281)  (1019 281)  LC_4 Logic Functioning bit
 (39 9)  (1021 281)  (1021 281)  LC_4 Logic Functioning bit
 (4 10)  (986 282)  (986 282)  routing T_19_17.sp4_v_b_10 <X> T_19_17.sp4_v_t_43
 (6 10)  (988 282)  (988 282)  routing T_19_17.sp4_v_b_10 <X> T_19_17.sp4_v_t_43
 (8 10)  (990 282)  (990 282)  routing T_19_17.sp4_h_r_11 <X> T_19_17.sp4_h_l_42
 (10 10)  (992 282)  (992 282)  routing T_19_17.sp4_h_r_11 <X> T_19_17.sp4_h_l_42
 (15 10)  (997 282)  (997 282)  routing T_19_17.sp4_h_r_45 <X> T_19_17.lc_trk_g2_5
 (16 10)  (998 282)  (998 282)  routing T_19_17.sp4_h_r_45 <X> T_19_17.lc_trk_g2_5
 (17 10)  (999 282)  (999 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1000 282)  (1000 282)  routing T_19_17.sp4_h_r_45 <X> T_19_17.lc_trk_g2_5
 (22 10)  (1004 282)  (1004 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1005 282)  (1005 282)  routing T_19_17.sp4_h_r_31 <X> T_19_17.lc_trk_g2_7
 (24 10)  (1006 282)  (1006 282)  routing T_19_17.sp4_h_r_31 <X> T_19_17.lc_trk_g2_7
 (26 10)  (1008 282)  (1008 282)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 282)  (1009 282)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 282)  (1010 282)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 282)  (1015 282)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (37 10)  (1019 282)  (1019 282)  LC_5 Logic Functioning bit
 (39 10)  (1021 282)  (1021 282)  LC_5 Logic Functioning bit
 (41 10)  (1023 282)  (1023 282)  LC_5 Logic Functioning bit
 (43 10)  (1025 282)  (1025 282)  LC_5 Logic Functioning bit
 (18 11)  (1000 283)  (1000 283)  routing T_19_17.sp4_h_r_45 <X> T_19_17.lc_trk_g2_5
 (21 11)  (1003 283)  (1003 283)  routing T_19_17.sp4_h_r_31 <X> T_19_17.lc_trk_g2_7
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (1008 283)  (1008 283)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 283)  (1010 283)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 283)  (1011 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 283)  (1014 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1015 283)  (1015 283)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.input_2_5
 (35 11)  (1017 283)  (1017 283)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.input_2_5
 (36 11)  (1018 283)  (1018 283)  LC_5 Logic Functioning bit
 (37 11)  (1019 283)  (1019 283)  LC_5 Logic Functioning bit
 (39 11)  (1021 283)  (1021 283)  LC_5 Logic Functioning bit
 (2 12)  (984 284)  (984 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 12)  (986 284)  (986 284)  routing T_19_17.sp4_h_l_44 <X> T_19_17.sp4_v_b_9
 (8 12)  (990 284)  (990 284)  routing T_19_17.sp4_v_b_10 <X> T_19_17.sp4_h_r_10
 (9 12)  (991 284)  (991 284)  routing T_19_17.sp4_v_b_10 <X> T_19_17.sp4_h_r_10
 (15 12)  (997 284)  (997 284)  routing T_19_17.rgt_op_1 <X> T_19_17.lc_trk_g3_1
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 284)  (1000 284)  routing T_19_17.rgt_op_1 <X> T_19_17.lc_trk_g3_1
 (22 12)  (1004 284)  (1004 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (1009 284)  (1009 284)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 284)  (1012 284)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 284)  (1013 284)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 284)  (1015 284)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 284)  (1018 284)  LC_6 Logic Functioning bit
 (39 12)  (1021 284)  (1021 284)  LC_6 Logic Functioning bit
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (46 12)  (1028 284)  (1028 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (1032 284)  (1032 284)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (987 285)  (987 285)  routing T_19_17.sp4_h_l_44 <X> T_19_17.sp4_v_b_9
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (1005 285)  (1005 285)  routing T_19_17.sp12_v_b_18 <X> T_19_17.lc_trk_g3_2
 (25 13)  (1007 285)  (1007 285)  routing T_19_17.sp12_v_b_18 <X> T_19_17.lc_trk_g3_2
 (27 13)  (1009 285)  (1009 285)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 285)  (1010 285)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 285)  (1011 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 285)  (1012 285)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (1018 285)  (1018 285)  LC_6 Logic Functioning bit
 (37 13)  (1019 285)  (1019 285)  LC_6 Logic Functioning bit
 (38 13)  (1020 285)  (1020 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (43 13)  (1025 285)  (1025 285)  LC_6 Logic Functioning bit
 (10 14)  (992 286)  (992 286)  routing T_19_17.sp4_v_b_5 <X> T_19_17.sp4_h_l_47
 (11 14)  (993 286)  (993 286)  routing T_19_17.sp4_v_b_8 <X> T_19_17.sp4_v_t_46
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (1009 286)  (1009 286)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 286)  (1010 286)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 286)  (1013 286)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 286)  (1016 286)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 286)  (1019 286)  LC_7 Logic Functioning bit
 (39 14)  (1021 286)  (1021 286)  LC_7 Logic Functioning bit
 (45 14)  (1027 286)  (1027 286)  LC_7 Logic Functioning bit
 (12 15)  (994 287)  (994 287)  routing T_19_17.sp4_v_b_8 <X> T_19_17.sp4_v_t_46
 (18 15)  (1000 287)  (1000 287)  routing T_19_17.sp4_r_v_b_45 <X> T_19_17.lc_trk_g3_5
 (26 15)  (1008 287)  (1008 287)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 287)  (1009 287)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 287)  (1010 287)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 287)  (1011 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 287)  (1012 287)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 287)  (1013 287)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 287)  (1014 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1018 287)  (1018 287)  LC_7 Logic Functioning bit
 (37 15)  (1019 287)  (1019 287)  LC_7 Logic Functioning bit
 (39 15)  (1021 287)  (1021 287)  LC_7 Logic Functioning bit
 (43 15)  (1025 287)  (1025 287)  LC_7 Logic Functioning bit
 (51 15)  (1033 287)  (1033 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_17

 (8 0)  (1044 272)  (1044 272)  routing T_20_17.sp4_h_l_36 <X> T_20_17.sp4_h_r_1
 (14 0)  (1050 272)  (1050 272)  routing T_20_17.lft_op_0 <X> T_20_17.lc_trk_g0_0
 (17 0)  (1053 272)  (1053 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1054 272)  (1054 272)  routing T_20_17.wire_logic_cluster/lc_1/out <X> T_20_17.lc_trk_g0_1
 (21 0)  (1057 272)  (1057 272)  routing T_20_17.lft_op_3 <X> T_20_17.lc_trk_g0_3
 (22 0)  (1058 272)  (1058 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1060 272)  (1060 272)  routing T_20_17.lft_op_3 <X> T_20_17.lc_trk_g0_3
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 272)  (1069 272)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 272)  (1070 272)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 272)  (1072 272)  LC_0 Logic Functioning bit
 (37 0)  (1073 272)  (1073 272)  LC_0 Logic Functioning bit
 (38 0)  (1074 272)  (1074 272)  LC_0 Logic Functioning bit
 (39 0)  (1075 272)  (1075 272)  LC_0 Logic Functioning bit
 (41 0)  (1077 272)  (1077 272)  LC_0 Logic Functioning bit
 (43 0)  (1079 272)  (1079 272)  LC_0 Logic Functioning bit
 (3 1)  (1039 273)  (1039 273)  routing T_20_17.sp12_h_l_23 <X> T_20_17.sp12_v_b_0
 (15 1)  (1051 273)  (1051 273)  routing T_20_17.lft_op_0 <X> T_20_17.lc_trk_g0_0
 (17 1)  (1053 273)  (1053 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (1058 273)  (1058 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1059 273)  (1059 273)  routing T_20_17.sp4_h_r_2 <X> T_20_17.lc_trk_g0_2
 (24 1)  (1060 273)  (1060 273)  routing T_20_17.sp4_h_r_2 <X> T_20_17.lc_trk_g0_2
 (25 1)  (1061 273)  (1061 273)  routing T_20_17.sp4_h_r_2 <X> T_20_17.lc_trk_g0_2
 (30 1)  (1066 273)  (1066 273)  routing T_20_17.lc_trk_g0_3 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (1072 273)  (1072 273)  LC_0 Logic Functioning bit
 (37 1)  (1073 273)  (1073 273)  LC_0 Logic Functioning bit
 (38 1)  (1074 273)  (1074 273)  LC_0 Logic Functioning bit
 (39 1)  (1075 273)  (1075 273)  LC_0 Logic Functioning bit
 (41 1)  (1077 273)  (1077 273)  LC_0 Logic Functioning bit
 (43 1)  (1079 273)  (1079 273)  LC_0 Logic Functioning bit
 (46 1)  (1082 273)  (1082 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1040 274)  (1040 274)  routing T_20_17.sp4_h_r_0 <X> T_20_17.sp4_v_t_37
 (11 2)  (1047 274)  (1047 274)  routing T_20_17.sp4_h_r_8 <X> T_20_17.sp4_v_t_39
 (13 2)  (1049 274)  (1049 274)  routing T_20_17.sp4_h_r_8 <X> T_20_17.sp4_v_t_39
 (14 2)  (1050 274)  (1050 274)  routing T_20_17.sp4_h_l_9 <X> T_20_17.lc_trk_g0_4
 (15 2)  (1051 274)  (1051 274)  routing T_20_17.sp4_h_r_5 <X> T_20_17.lc_trk_g0_5
 (16 2)  (1052 274)  (1052 274)  routing T_20_17.sp4_h_r_5 <X> T_20_17.lc_trk_g0_5
 (17 2)  (1053 274)  (1053 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (1062 274)  (1062 274)  routing T_20_17.lc_trk_g0_5 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 274)  (1063 274)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 274)  (1066 274)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 274)  (1067 274)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 274)  (1069 274)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 274)  (1070 274)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 274)  (1072 274)  LC_1 Logic Functioning bit
 (37 2)  (1073 274)  (1073 274)  LC_1 Logic Functioning bit
 (38 2)  (1074 274)  (1074 274)  LC_1 Logic Functioning bit
 (42 2)  (1078 274)  (1078 274)  LC_1 Logic Functioning bit
 (45 2)  (1081 274)  (1081 274)  LC_1 Logic Functioning bit
 (46 2)  (1082 274)  (1082 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (1083 274)  (1083 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (1084 274)  (1084 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (1087 274)  (1087 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (1088 274)  (1088 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (1089 274)  (1089 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (5 3)  (1041 275)  (1041 275)  routing T_20_17.sp4_h_r_0 <X> T_20_17.sp4_v_t_37
 (12 3)  (1048 275)  (1048 275)  routing T_20_17.sp4_h_r_8 <X> T_20_17.sp4_v_t_39
 (14 3)  (1050 275)  (1050 275)  routing T_20_17.sp4_h_l_9 <X> T_20_17.lc_trk_g0_4
 (15 3)  (1051 275)  (1051 275)  routing T_20_17.sp4_h_l_9 <X> T_20_17.lc_trk_g0_4
 (16 3)  (1052 275)  (1052 275)  routing T_20_17.sp4_h_l_9 <X> T_20_17.lc_trk_g0_4
 (17 3)  (1053 275)  (1053 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (1054 275)  (1054 275)  routing T_20_17.sp4_h_r_5 <X> T_20_17.lc_trk_g0_5
 (29 3)  (1065 275)  (1065 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 275)  (1068 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (1073 275)  (1073 275)  LC_1 Logic Functioning bit
 (42 3)  (1078 275)  (1078 275)  LC_1 Logic Functioning bit
 (51 3)  (1087 275)  (1087 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (1050 276)  (1050 276)  routing T_20_17.lft_op_0 <X> T_20_17.lc_trk_g1_0
 (15 4)  (1051 276)  (1051 276)  routing T_20_17.sp12_h_r_1 <X> T_20_17.lc_trk_g1_1
 (17 4)  (1053 276)  (1053 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (1054 276)  (1054 276)  routing T_20_17.sp12_h_r_1 <X> T_20_17.lc_trk_g1_1
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 276)  (1070 276)  routing T_20_17.lc_trk_g1_0 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 276)  (1072 276)  LC_2 Logic Functioning bit
 (37 4)  (1073 276)  (1073 276)  LC_2 Logic Functioning bit
 (38 4)  (1074 276)  (1074 276)  LC_2 Logic Functioning bit
 (39 4)  (1075 276)  (1075 276)  LC_2 Logic Functioning bit
 (41 4)  (1077 276)  (1077 276)  LC_2 Logic Functioning bit
 (43 4)  (1079 276)  (1079 276)  LC_2 Logic Functioning bit
 (46 4)  (1082 276)  (1082 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (1083 276)  (1083 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (1089 276)  (1089 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (1051 277)  (1051 277)  routing T_20_17.lft_op_0 <X> T_20_17.lc_trk_g1_0
 (17 5)  (1053 277)  (1053 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (1054 277)  (1054 277)  routing T_20_17.sp12_h_r_1 <X> T_20_17.lc_trk_g1_1
 (36 5)  (1072 277)  (1072 277)  LC_2 Logic Functioning bit
 (37 5)  (1073 277)  (1073 277)  LC_2 Logic Functioning bit
 (38 5)  (1074 277)  (1074 277)  LC_2 Logic Functioning bit
 (39 5)  (1075 277)  (1075 277)  LC_2 Logic Functioning bit
 (41 5)  (1077 277)  (1077 277)  LC_2 Logic Functioning bit
 (43 5)  (1079 277)  (1079 277)  LC_2 Logic Functioning bit
 (13 6)  (1049 278)  (1049 278)  routing T_20_17.sp4_h_r_5 <X> T_20_17.sp4_v_t_40
 (15 6)  (1051 278)  (1051 278)  routing T_20_17.sp4_h_r_21 <X> T_20_17.lc_trk_g1_5
 (16 6)  (1052 278)  (1052 278)  routing T_20_17.sp4_h_r_21 <X> T_20_17.lc_trk_g1_5
 (17 6)  (1053 278)  (1053 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1054 278)  (1054 278)  routing T_20_17.sp4_h_r_21 <X> T_20_17.lc_trk_g1_5
 (26 6)  (1062 278)  (1062 278)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 278)  (1063 278)  routing T_20_17.lc_trk_g1_1 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 278)  (1067 278)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 278)  (1069 278)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 278)  (1070 278)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 278)  (1072 278)  LC_3 Logic Functioning bit
 (38 6)  (1074 278)  (1074 278)  LC_3 Logic Functioning bit
 (41 6)  (1077 278)  (1077 278)  LC_3 Logic Functioning bit
 (43 6)  (1079 278)  (1079 278)  LC_3 Logic Functioning bit
 (4 7)  (1040 279)  (1040 279)  routing T_20_17.sp4_h_r_7 <X> T_20_17.sp4_h_l_38
 (6 7)  (1042 279)  (1042 279)  routing T_20_17.sp4_h_r_7 <X> T_20_17.sp4_h_l_38
 (11 7)  (1047 279)  (1047 279)  routing T_20_17.sp4_h_r_9 <X> T_20_17.sp4_h_l_40
 (12 7)  (1048 279)  (1048 279)  routing T_20_17.sp4_h_r_5 <X> T_20_17.sp4_v_t_40
 (13 7)  (1049 279)  (1049 279)  routing T_20_17.sp4_h_r_9 <X> T_20_17.sp4_h_l_40
 (15 7)  (1051 279)  (1051 279)  routing T_20_17.sp4_v_t_9 <X> T_20_17.lc_trk_g1_4
 (16 7)  (1052 279)  (1052 279)  routing T_20_17.sp4_v_t_9 <X> T_20_17.lc_trk_g1_4
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (1054 279)  (1054 279)  routing T_20_17.sp4_h_r_21 <X> T_20_17.lc_trk_g1_5
 (26 7)  (1062 279)  (1062 279)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 279)  (1063 279)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 279)  (1064 279)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 279)  (1065 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 279)  (1067 279)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 279)  (1072 279)  LC_3 Logic Functioning bit
 (38 7)  (1074 279)  (1074 279)  LC_3 Logic Functioning bit
 (14 8)  (1050 280)  (1050 280)  routing T_20_17.sp4_h_r_40 <X> T_20_17.lc_trk_g2_0
 (15 8)  (1051 280)  (1051 280)  routing T_20_17.sp4_h_r_33 <X> T_20_17.lc_trk_g2_1
 (16 8)  (1052 280)  (1052 280)  routing T_20_17.sp4_h_r_33 <X> T_20_17.lc_trk_g2_1
 (17 8)  (1053 280)  (1053 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1054 280)  (1054 280)  routing T_20_17.sp4_h_r_33 <X> T_20_17.lc_trk_g2_1
 (22 8)  (1058 280)  (1058 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1060 280)  (1060 280)  routing T_20_17.tnr_op_3 <X> T_20_17.lc_trk_g2_3
 (28 8)  (1064 280)  (1064 280)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 280)  (1065 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 280)  (1066 280)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 280)  (1069 280)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 280)  (1070 280)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (1074 280)  (1074 280)  LC_4 Logic Functioning bit
 (9 9)  (1045 281)  (1045 281)  routing T_20_17.sp4_v_t_46 <X> T_20_17.sp4_v_b_7
 (10 9)  (1046 281)  (1046 281)  routing T_20_17.sp4_v_t_46 <X> T_20_17.sp4_v_b_7
 (14 9)  (1050 281)  (1050 281)  routing T_20_17.sp4_h_r_40 <X> T_20_17.lc_trk_g2_0
 (15 9)  (1051 281)  (1051 281)  routing T_20_17.sp4_h_r_40 <X> T_20_17.lc_trk_g2_0
 (16 9)  (1052 281)  (1052 281)  routing T_20_17.sp4_h_r_40 <X> T_20_17.lc_trk_g2_0
 (17 9)  (1053 281)  (1053 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1058 281)  (1058 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1061 281)  (1061 281)  routing T_20_17.sp4_r_v_b_34 <X> T_20_17.lc_trk_g2_2
 (26 9)  (1062 281)  (1062 281)  routing T_20_17.lc_trk_g0_2 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 281)  (1065 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 281)  (1067 281)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 281)  (1068 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1069 281)  (1069 281)  routing T_20_17.lc_trk_g2_0 <X> T_20_17.input_2_4
 (36 9)  (1072 281)  (1072 281)  LC_4 Logic Functioning bit
 (38 9)  (1074 281)  (1074 281)  LC_4 Logic Functioning bit
 (39 9)  (1075 281)  (1075 281)  LC_4 Logic Functioning bit
 (41 9)  (1077 281)  (1077 281)  LC_4 Logic Functioning bit
 (43 9)  (1079 281)  (1079 281)  LC_4 Logic Functioning bit
 (9 10)  (1045 282)  (1045 282)  routing T_20_17.sp4_h_r_4 <X> T_20_17.sp4_h_l_42
 (10 10)  (1046 282)  (1046 282)  routing T_20_17.sp4_h_r_4 <X> T_20_17.sp4_h_l_42
 (13 10)  (1049 282)  (1049 282)  routing T_20_17.sp4_v_b_8 <X> T_20_17.sp4_v_t_45
 (16 10)  (1052 282)  (1052 282)  routing T_20_17.sp4_v_b_37 <X> T_20_17.lc_trk_g2_5
 (17 10)  (1053 282)  (1053 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1054 282)  (1054 282)  routing T_20_17.sp4_v_b_37 <X> T_20_17.lc_trk_g2_5
 (22 10)  (1058 282)  (1058 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1060 282)  (1060 282)  routing T_20_17.tnl_op_7 <X> T_20_17.lc_trk_g2_7
 (26 10)  (1062 282)  (1062 282)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 282)  (1069 282)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 282)  (1072 282)  LC_5 Logic Functioning bit
 (37 10)  (1073 282)  (1073 282)  LC_5 Logic Functioning bit
 (38 10)  (1074 282)  (1074 282)  LC_5 Logic Functioning bit
 (39 10)  (1075 282)  (1075 282)  LC_5 Logic Functioning bit
 (40 10)  (1076 282)  (1076 282)  LC_5 Logic Functioning bit
 (42 10)  (1078 282)  (1078 282)  LC_5 Logic Functioning bit
 (18 11)  (1054 283)  (1054 283)  routing T_20_17.sp4_v_b_37 <X> T_20_17.lc_trk_g2_5
 (21 11)  (1057 283)  (1057 283)  routing T_20_17.tnl_op_7 <X> T_20_17.lc_trk_g2_7
 (26 11)  (1062 283)  (1062 283)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 283)  (1064 283)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 283)  (1067 283)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 283)  (1072 283)  LC_5 Logic Functioning bit
 (37 11)  (1073 283)  (1073 283)  LC_5 Logic Functioning bit
 (38 11)  (1074 283)  (1074 283)  LC_5 Logic Functioning bit
 (39 11)  (1075 283)  (1075 283)  LC_5 Logic Functioning bit
 (41 11)  (1077 283)  (1077 283)  LC_5 Logic Functioning bit
 (43 11)  (1079 283)  (1079 283)  LC_5 Logic Functioning bit
 (17 12)  (1053 284)  (1053 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 284)  (1054 284)  routing T_20_17.wire_logic_cluster/lc_1/out <X> T_20_17.lc_trk_g3_1
 (25 12)  (1061 284)  (1061 284)  routing T_20_17.rgt_op_2 <X> T_20_17.lc_trk_g3_2
 (26 12)  (1062 284)  (1062 284)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (1064 284)  (1064 284)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 284)  (1065 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 284)  (1067 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 284)  (1069 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 284)  (1070 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (38 12)  (1074 284)  (1074 284)  LC_6 Logic Functioning bit
 (41 12)  (1077 284)  (1077 284)  LC_6 Logic Functioning bit
 (43 12)  (1079 284)  (1079 284)  LC_6 Logic Functioning bit
 (50 12)  (1086 284)  (1086 284)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (1088 284)  (1088 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (1050 285)  (1050 285)  routing T_20_17.tnl_op_0 <X> T_20_17.lc_trk_g3_0
 (15 13)  (1051 285)  (1051 285)  routing T_20_17.tnl_op_0 <X> T_20_17.lc_trk_g3_0
 (17 13)  (1053 285)  (1053 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (1058 285)  (1058 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1060 285)  (1060 285)  routing T_20_17.rgt_op_2 <X> T_20_17.lc_trk_g3_2
 (29 13)  (1065 285)  (1065 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 285)  (1066 285)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (39 13)  (1075 285)  (1075 285)  LC_6 Logic Functioning bit
 (41 13)  (1077 285)  (1077 285)  LC_6 Logic Functioning bit
 (43 13)  (1079 285)  (1079 285)  LC_6 Logic Functioning bit
 (3 14)  (1039 286)  (1039 286)  routing T_20_17.sp12_h_r_1 <X> T_20_17.sp12_v_t_22
 (8 14)  (1044 286)  (1044 286)  routing T_20_17.sp4_h_r_2 <X> T_20_17.sp4_h_l_47
 (10 14)  (1046 286)  (1046 286)  routing T_20_17.sp4_h_r_2 <X> T_20_17.sp4_h_l_47
 (12 14)  (1048 286)  (1048 286)  routing T_20_17.sp4_v_t_40 <X> T_20_17.sp4_h_l_46
 (15 14)  (1051 286)  (1051 286)  routing T_20_17.sp4_h_l_24 <X> T_20_17.lc_trk_g3_5
 (16 14)  (1052 286)  (1052 286)  routing T_20_17.sp4_h_l_24 <X> T_20_17.lc_trk_g3_5
 (17 14)  (1053 286)  (1053 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1054 286)  (1054 286)  routing T_20_17.sp4_h_l_24 <X> T_20_17.lc_trk_g3_5
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1060 286)  (1060 286)  routing T_20_17.tnr_op_7 <X> T_20_17.lc_trk_g3_7
 (25 14)  (1061 286)  (1061 286)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 286)  (1069 286)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 286)  (1070 286)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 286)  (1071 286)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.input_2_7
 (37 14)  (1073 286)  (1073 286)  LC_7 Logic Functioning bit
 (3 15)  (1039 287)  (1039 287)  routing T_20_17.sp12_h_r_1 <X> T_20_17.sp12_v_t_22
 (11 15)  (1047 287)  (1047 287)  routing T_20_17.sp4_v_t_40 <X> T_20_17.sp4_h_l_46
 (13 15)  (1049 287)  (1049 287)  routing T_20_17.sp4_v_t_40 <X> T_20_17.sp4_h_l_46
 (17 15)  (1053 287)  (1053 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1058 287)  (1058 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1059 287)  (1059 287)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6
 (24 15)  (1060 287)  (1060 287)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6
 (25 15)  (1061 287)  (1061 287)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6
 (28 15)  (1064 287)  (1064 287)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (1068 287)  (1068 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (1070 287)  (1070 287)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.input_2_7
 (36 15)  (1072 287)  (1072 287)  LC_7 Logic Functioning bit
 (43 15)  (1079 287)  (1079 287)  LC_7 Logic Functioning bit


LogicTile_21_17

 (12 0)  (1102 272)  (1102 272)  routing T_21_17.sp4_h_l_46 <X> T_21_17.sp4_h_r_2
 (15 0)  (1105 272)  (1105 272)  routing T_21_17.bot_op_1 <X> T_21_17.lc_trk_g0_1
 (17 0)  (1107 272)  (1107 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (1111 272)  (1111 272)  routing T_21_17.sp4_v_b_3 <X> T_21_17.lc_trk_g0_3
 (22 0)  (1112 272)  (1112 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1113 272)  (1113 272)  routing T_21_17.sp4_v_b_3 <X> T_21_17.lc_trk_g0_3
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 272)  (1121 272)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 272)  (1122 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 272)  (1124 272)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 272)  (1127 272)  LC_0 Logic Functioning bit
 (38 0)  (1128 272)  (1128 272)  LC_0 Logic Functioning bit
 (39 0)  (1129 272)  (1129 272)  LC_0 Logic Functioning bit
 (41 0)  (1131 272)  (1131 272)  LC_0 Logic Functioning bit
 (42 0)  (1132 272)  (1132 272)  LC_0 Logic Functioning bit
 (43 0)  (1133 272)  (1133 272)  LC_0 Logic Functioning bit
 (13 1)  (1103 273)  (1103 273)  routing T_21_17.sp4_h_l_46 <X> T_21_17.sp4_h_r_2
 (15 1)  (1105 273)  (1105 273)  routing T_21_17.sp4_v_t_5 <X> T_21_17.lc_trk_g0_0
 (16 1)  (1106 273)  (1106 273)  routing T_21_17.sp4_v_t_5 <X> T_21_17.lc_trk_g0_0
 (17 1)  (1107 273)  (1107 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (1119 273)  (1119 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 273)  (1120 273)  routing T_21_17.lc_trk_g0_3 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 273)  (1121 273)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 273)  (1122 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1123 273)  (1123 273)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.input_2_0
 (34 1)  (1124 273)  (1124 273)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.input_2_0
 (36 1)  (1126 273)  (1126 273)  LC_0 Logic Functioning bit
 (37 1)  (1127 273)  (1127 273)  LC_0 Logic Functioning bit
 (39 1)  (1129 273)  (1129 273)  LC_0 Logic Functioning bit
 (40 1)  (1130 273)  (1130 273)  LC_0 Logic Functioning bit
 (41 1)  (1131 273)  (1131 273)  LC_0 Logic Functioning bit
 (43 1)  (1133 273)  (1133 273)  LC_0 Logic Functioning bit
 (12 2)  (1102 274)  (1102 274)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_l_39
 (14 2)  (1104 274)  (1104 274)  routing T_21_17.sp4_h_l_1 <X> T_21_17.lc_trk_g0_4
 (26 2)  (1116 274)  (1116 274)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (1119 274)  (1119 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 274)  (1120 274)  routing T_21_17.lc_trk_g0_4 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 274)  (1121 274)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 274)  (1124 274)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 274)  (1125 274)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.input_2_1
 (36 2)  (1126 274)  (1126 274)  LC_1 Logic Functioning bit
 (38 2)  (1128 274)  (1128 274)  LC_1 Logic Functioning bit
 (43 2)  (1133 274)  (1133 274)  LC_1 Logic Functioning bit
 (52 2)  (1142 274)  (1142 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (11 3)  (1101 275)  (1101 275)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_l_39
 (13 3)  (1103 275)  (1103 275)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_l_39
 (15 3)  (1105 275)  (1105 275)  routing T_21_17.sp4_h_l_1 <X> T_21_17.lc_trk_g0_4
 (16 3)  (1106 275)  (1106 275)  routing T_21_17.sp4_h_l_1 <X> T_21_17.lc_trk_g0_4
 (17 3)  (1107 275)  (1107 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (1112 275)  (1112 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1113 275)  (1113 275)  routing T_21_17.sp12_h_r_14 <X> T_21_17.lc_trk_g0_6
 (26 3)  (1116 275)  (1116 275)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 275)  (1118 275)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 275)  (1119 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 275)  (1122 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1123 275)  (1123 275)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.input_2_1
 (34 3)  (1124 275)  (1124 275)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.input_2_1
 (35 3)  (1125 275)  (1125 275)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.input_2_1
 (36 3)  (1126 275)  (1126 275)  LC_1 Logic Functioning bit
 (38 3)  (1128 275)  (1128 275)  LC_1 Logic Functioning bit
 (40 3)  (1130 275)  (1130 275)  LC_1 Logic Functioning bit
 (42 3)  (1132 275)  (1132 275)  LC_1 Logic Functioning bit
 (43 3)  (1133 275)  (1133 275)  LC_1 Logic Functioning bit
 (3 4)  (1093 276)  (1093 276)  routing T_21_17.sp12_v_t_23 <X> T_21_17.sp12_h_r_0
 (14 4)  (1104 276)  (1104 276)  routing T_21_17.sp12_h_r_0 <X> T_21_17.lc_trk_g1_0
 (17 4)  (1107 276)  (1107 276)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1108 276)  (1108 276)  routing T_21_17.bnr_op_1 <X> T_21_17.lc_trk_g1_1
 (31 4)  (1121 276)  (1121 276)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 276)  (1124 276)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (42 4)  (1132 276)  (1132 276)  LC_2 Logic Functioning bit
 (43 4)  (1133 276)  (1133 276)  LC_2 Logic Functioning bit
 (11 5)  (1101 277)  (1101 277)  routing T_21_17.sp4_h_l_40 <X> T_21_17.sp4_h_r_5
 (14 5)  (1104 277)  (1104 277)  routing T_21_17.sp12_h_r_0 <X> T_21_17.lc_trk_g1_0
 (15 5)  (1105 277)  (1105 277)  routing T_21_17.sp12_h_r_0 <X> T_21_17.lc_trk_g1_0
 (17 5)  (1107 277)  (1107 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (1108 277)  (1108 277)  routing T_21_17.bnr_op_1 <X> T_21_17.lc_trk_g1_1
 (31 5)  (1121 277)  (1121 277)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 277)  (1122 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1124 277)  (1124 277)  routing T_21_17.lc_trk_g1_1 <X> T_21_17.input_2_2
 (42 5)  (1132 277)  (1132 277)  LC_2 Logic Functioning bit
 (43 5)  (1133 277)  (1133 277)  LC_2 Logic Functioning bit
 (11 6)  (1101 278)  (1101 278)  routing T_21_17.sp4_v_b_9 <X> T_21_17.sp4_v_t_40
 (13 6)  (1103 278)  (1103 278)  routing T_21_17.sp4_v_b_9 <X> T_21_17.sp4_v_t_40
 (16 6)  (1106 278)  (1106 278)  routing T_21_17.sp12_h_r_13 <X> T_21_17.lc_trk_g1_5
 (17 6)  (1107 278)  (1107 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (25 6)  (1115 278)  (1115 278)  routing T_21_17.sp4_v_t_3 <X> T_21_17.lc_trk_g1_6
 (26 6)  (1116 278)  (1116 278)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 278)  (1117 278)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 278)  (1119 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 278)  (1120 278)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 278)  (1122 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 278)  (1123 278)  routing T_21_17.lc_trk_g2_0 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 278)  (1126 278)  LC_3 Logic Functioning bit
 (37 6)  (1127 278)  (1127 278)  LC_3 Logic Functioning bit
 (39 6)  (1129 278)  (1129 278)  LC_3 Logic Functioning bit
 (40 6)  (1130 278)  (1130 278)  LC_3 Logic Functioning bit
 (42 6)  (1132 278)  (1132 278)  LC_3 Logic Functioning bit
 (43 6)  (1133 278)  (1133 278)  LC_3 Logic Functioning bit
 (46 6)  (1136 278)  (1136 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (1098 279)  (1098 279)  routing T_21_17.sp4_v_b_1 <X> T_21_17.sp4_v_t_41
 (10 7)  (1100 279)  (1100 279)  routing T_21_17.sp4_v_b_1 <X> T_21_17.sp4_v_t_41
 (13 7)  (1103 279)  (1103 279)  routing T_21_17.sp4_v_b_0 <X> T_21_17.sp4_h_l_40
 (22 7)  (1112 279)  (1112 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1113 279)  (1113 279)  routing T_21_17.sp4_v_t_3 <X> T_21_17.lc_trk_g1_6
 (25 7)  (1115 279)  (1115 279)  routing T_21_17.sp4_v_t_3 <X> T_21_17.lc_trk_g1_6
 (27 7)  (1117 279)  (1117 279)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 279)  (1118 279)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 279)  (1119 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 279)  (1122 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1124 279)  (1124 279)  routing T_21_17.lc_trk_g1_0 <X> T_21_17.input_2_3
 (36 7)  (1126 279)  (1126 279)  LC_3 Logic Functioning bit
 (37 7)  (1127 279)  (1127 279)  LC_3 Logic Functioning bit
 (38 7)  (1128 279)  (1128 279)  LC_3 Logic Functioning bit
 (40 7)  (1130 279)  (1130 279)  LC_3 Logic Functioning bit
 (41 7)  (1131 279)  (1131 279)  LC_3 Logic Functioning bit
 (42 7)  (1132 279)  (1132 279)  LC_3 Logic Functioning bit
 (43 7)  (1133 279)  (1133 279)  LC_3 Logic Functioning bit
 (14 8)  (1104 280)  (1104 280)  routing T_21_17.sp4_h_r_40 <X> T_21_17.lc_trk_g2_0
 (17 8)  (1107 280)  (1107 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (1112 280)  (1112 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (1115 280)  (1115 280)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g2_2
 (27 8)  (1117 280)  (1117 280)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 280)  (1118 280)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 280)  (1119 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 280)  (1122 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 280)  (1123 280)  routing T_21_17.lc_trk_g2_1 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 280)  (1125 280)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.input_2_4
 (37 8)  (1127 280)  (1127 280)  LC_4 Logic Functioning bit
 (38 8)  (1128 280)  (1128 280)  LC_4 Logic Functioning bit
 (39 8)  (1129 280)  (1129 280)  LC_4 Logic Functioning bit
 (42 8)  (1132 280)  (1132 280)  LC_4 Logic Functioning bit
 (9 9)  (1099 281)  (1099 281)  routing T_21_17.sp4_v_t_42 <X> T_21_17.sp4_v_b_7
 (13 9)  (1103 281)  (1103 281)  routing T_21_17.sp4_v_t_38 <X> T_21_17.sp4_h_r_8
 (14 9)  (1104 281)  (1104 281)  routing T_21_17.sp4_h_r_40 <X> T_21_17.lc_trk_g2_0
 (15 9)  (1105 281)  (1105 281)  routing T_21_17.sp4_h_r_40 <X> T_21_17.lc_trk_g2_0
 (16 9)  (1106 281)  (1106 281)  routing T_21_17.sp4_h_r_40 <X> T_21_17.lc_trk_g2_0
 (17 9)  (1107 281)  (1107 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (1111 281)  (1111 281)  routing T_21_17.sp4_r_v_b_35 <X> T_21_17.lc_trk_g2_3
 (22 9)  (1112 281)  (1112 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1113 281)  (1113 281)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g2_2
 (24 9)  (1114 281)  (1114 281)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g2_2
 (25 9)  (1115 281)  (1115 281)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g2_2
 (28 9)  (1118 281)  (1118 281)  routing T_21_17.lc_trk_g2_0 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 281)  (1119 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 281)  (1120 281)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (1122 281)  (1122 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1124 281)  (1124 281)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.input_2_4
 (37 9)  (1127 281)  (1127 281)  LC_4 Logic Functioning bit
 (39 9)  (1129 281)  (1129 281)  LC_4 Logic Functioning bit
 (43 9)  (1133 281)  (1133 281)  LC_4 Logic Functioning bit
 (4 10)  (1094 282)  (1094 282)  routing T_21_17.sp4_h_r_0 <X> T_21_17.sp4_v_t_43
 (6 10)  (1096 282)  (1096 282)  routing T_21_17.sp4_h_r_0 <X> T_21_17.sp4_v_t_43
 (8 10)  (1098 282)  (1098 282)  routing T_21_17.sp4_v_t_36 <X> T_21_17.sp4_h_l_42
 (9 10)  (1099 282)  (1099 282)  routing T_21_17.sp4_v_t_36 <X> T_21_17.sp4_h_l_42
 (10 10)  (1100 282)  (1100 282)  routing T_21_17.sp4_v_t_36 <X> T_21_17.sp4_h_l_42
 (21 10)  (1111 282)  (1111 282)  routing T_21_17.sp4_h_r_39 <X> T_21_17.lc_trk_g2_7
 (22 10)  (1112 282)  (1112 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1113 282)  (1113 282)  routing T_21_17.sp4_h_r_39 <X> T_21_17.lc_trk_g2_7
 (24 10)  (1114 282)  (1114 282)  routing T_21_17.sp4_h_r_39 <X> T_21_17.lc_trk_g2_7
 (26 10)  (1116 282)  (1116 282)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (1118 282)  (1118 282)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 282)  (1119 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 282)  (1121 282)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 282)  (1122 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 282)  (1124 282)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 282)  (1127 282)  LC_5 Logic Functioning bit
 (40 10)  (1130 282)  (1130 282)  LC_5 Logic Functioning bit
 (42 10)  (1132 282)  (1132 282)  LC_5 Logic Functioning bit
 (50 10)  (1140 282)  (1140 282)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1094 283)  (1094 283)  routing T_21_17.sp4_h_r_10 <X> T_21_17.sp4_h_l_43
 (5 11)  (1095 283)  (1095 283)  routing T_21_17.sp4_h_r_0 <X> T_21_17.sp4_v_t_43
 (6 11)  (1096 283)  (1096 283)  routing T_21_17.sp4_h_r_10 <X> T_21_17.sp4_h_l_43
 (27 11)  (1117 283)  (1117 283)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 283)  (1118 283)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 283)  (1119 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 283)  (1120 283)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (1126 283)  (1126 283)  LC_5 Logic Functioning bit
 (43 11)  (1133 283)  (1133 283)  LC_5 Logic Functioning bit
 (6 12)  (1096 284)  (1096 284)  routing T_21_17.sp4_h_r_4 <X> T_21_17.sp4_v_b_9
 (15 12)  (1105 284)  (1105 284)  routing T_21_17.sp4_h_r_25 <X> T_21_17.lc_trk_g3_1
 (16 12)  (1106 284)  (1106 284)  routing T_21_17.sp4_h_r_25 <X> T_21_17.lc_trk_g3_1
 (17 12)  (1107 284)  (1107 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (1115 284)  (1115 284)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g3_2
 (32 12)  (1122 284)  (1122 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 284)  (1123 284)  routing T_21_17.lc_trk_g2_3 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 284)  (1125 284)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.input_2_6
 (36 12)  (1126 284)  (1126 284)  LC_6 Logic Functioning bit
 (37 12)  (1127 284)  (1127 284)  LC_6 Logic Functioning bit
 (38 12)  (1128 284)  (1128 284)  LC_6 Logic Functioning bit
 (42 12)  (1132 284)  (1132 284)  LC_6 Logic Functioning bit
 (4 13)  (1094 285)  (1094 285)  routing T_21_17.sp4_h_l_36 <X> T_21_17.sp4_h_r_9
 (6 13)  (1096 285)  (1096 285)  routing T_21_17.sp4_h_l_36 <X> T_21_17.sp4_h_r_9
 (11 13)  (1101 285)  (1101 285)  routing T_21_17.sp4_h_l_38 <X> T_21_17.sp4_h_r_11
 (13 13)  (1103 285)  (1103 285)  routing T_21_17.sp4_h_l_38 <X> T_21_17.sp4_h_r_11
 (18 13)  (1108 285)  (1108 285)  routing T_21_17.sp4_h_r_25 <X> T_21_17.lc_trk_g3_1
 (22 13)  (1112 285)  (1112 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1113 285)  (1113 285)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g3_2
 (24 13)  (1114 285)  (1114 285)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g3_2
 (25 13)  (1115 285)  (1115 285)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g3_2
 (28 13)  (1118 285)  (1118 285)  routing T_21_17.lc_trk_g2_0 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 285)  (1119 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 285)  (1121 285)  routing T_21_17.lc_trk_g2_3 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 285)  (1122 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1125 285)  (1125 285)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.input_2_6
 (36 13)  (1126 285)  (1126 285)  LC_6 Logic Functioning bit
 (37 13)  (1127 285)  (1127 285)  LC_6 Logic Functioning bit
 (39 13)  (1129 285)  (1129 285)  LC_6 Logic Functioning bit
 (43 13)  (1133 285)  (1133 285)  LC_6 Logic Functioning bit
 (13 14)  (1103 286)  (1103 286)  routing T_21_17.sp4_v_b_11 <X> T_21_17.sp4_v_t_46
 (25 14)  (1115 286)  (1115 286)  routing T_21_17.sp4_v_b_30 <X> T_21_17.lc_trk_g3_6
 (29 14)  (1119 286)  (1119 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (17 15)  (1107 287)  (1107 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1112 287)  (1112 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1113 287)  (1113 287)  routing T_21_17.sp4_v_b_30 <X> T_21_17.lc_trk_g3_6
 (29 15)  (1119 287)  (1119 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (1126 287)  (1126 287)  LC_7 Logic Functioning bit
 (38 15)  (1128 287)  (1128 287)  LC_7 Logic Functioning bit
 (41 15)  (1131 287)  (1131 287)  LC_7 Logic Functioning bit
 (43 15)  (1133 287)  (1133 287)  LC_7 Logic Functioning bit


LogicTile_22_17

 (14 0)  (1158 272)  (1158 272)  routing T_22_17.lft_op_0 <X> T_22_17.lc_trk_g0_0
 (15 0)  (1159 272)  (1159 272)  routing T_22_17.sp4_h_r_9 <X> T_22_17.lc_trk_g0_1
 (16 0)  (1160 272)  (1160 272)  routing T_22_17.sp4_h_r_9 <X> T_22_17.lc_trk_g0_1
 (17 0)  (1161 272)  (1161 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1162 272)  (1162 272)  routing T_22_17.sp4_h_r_9 <X> T_22_17.lc_trk_g0_1
 (26 0)  (1170 272)  (1170 272)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 272)  (1173 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 272)  (1176 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 272)  (1177 272)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 272)  (1179 272)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.input_2_0
 (36 0)  (1180 272)  (1180 272)  LC_0 Logic Functioning bit
 (43 0)  (1187 272)  (1187 272)  LC_0 Logic Functioning bit
 (15 1)  (1159 273)  (1159 273)  routing T_22_17.lft_op_0 <X> T_22_17.lc_trk_g0_0
 (17 1)  (1161 273)  (1161 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (1171 273)  (1171 273)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 273)  (1172 273)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 273)  (1173 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 273)  (1175 273)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 273)  (1176 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1177 273)  (1177 273)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.input_2_0
 (37 1)  (1181 273)  (1181 273)  LC_0 Logic Functioning bit
 (40 1)  (1184 273)  (1184 273)  LC_0 Logic Functioning bit
 (42 1)  (1186 273)  (1186 273)  LC_0 Logic Functioning bit
 (46 1)  (1190 273)  (1190 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (1191 273)  (1191 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (1197 273)  (1197 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1144 274)  (1144 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 274)  (1145 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1147 274)  (1147 274)  routing T_22_17.sp12_h_r_0 <X> T_22_17.sp12_h_l_23
 (6 2)  (1150 274)  (1150 274)  routing T_22_17.sp4_h_l_42 <X> T_22_17.sp4_v_t_37
 (9 2)  (1153 274)  (1153 274)  routing T_22_17.sp4_v_b_1 <X> T_22_17.sp4_h_l_36
 (25 2)  (1169 274)  (1169 274)  routing T_22_17.lft_op_6 <X> T_22_17.lc_trk_g0_6
 (27 2)  (1171 274)  (1171 274)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 274)  (1172 274)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 274)  (1173 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 274)  (1175 274)  routing T_22_17.lc_trk_g0_4 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 274)  (1176 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 274)  (1180 274)  LC_1 Logic Functioning bit
 (37 2)  (1181 274)  (1181 274)  LC_1 Logic Functioning bit
 (38 2)  (1182 274)  (1182 274)  LC_1 Logic Functioning bit
 (41 2)  (1185 274)  (1185 274)  LC_1 Logic Functioning bit
 (45 2)  (1189 274)  (1189 274)  LC_1 Logic Functioning bit
 (46 2)  (1190 274)  (1190 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1194 274)  (1194 274)  Cascade bit: LH_LC01_inmux02_5

 (1 3)  (1145 275)  (1145 275)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (3 3)  (1147 275)  (1147 275)  routing T_22_17.sp12_h_r_0 <X> T_22_17.sp12_h_l_23
 (14 3)  (1158 275)  (1158 275)  routing T_22_17.sp4_r_v_b_28 <X> T_22_17.lc_trk_g0_4
 (17 3)  (1161 275)  (1161 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (1166 275)  (1166 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1168 275)  (1168 275)  routing T_22_17.lft_op_6 <X> T_22_17.lc_trk_g0_6
 (36 3)  (1180 275)  (1180 275)  LC_1 Logic Functioning bit
 (37 3)  (1181 275)  (1181 275)  LC_1 Logic Functioning bit
 (38 3)  (1182 275)  (1182 275)  LC_1 Logic Functioning bit
 (41 3)  (1185 275)  (1185 275)  LC_1 Logic Functioning bit
 (21 4)  (1165 276)  (1165 276)  routing T_22_17.sp4_v_b_11 <X> T_22_17.lc_trk_g1_3
 (22 4)  (1166 276)  (1166 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1167 276)  (1167 276)  routing T_22_17.sp4_v_b_11 <X> T_22_17.lc_trk_g1_3
 (27 4)  (1171 276)  (1171 276)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 276)  (1173 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 276)  (1175 276)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 276)  (1176 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 276)  (1178 276)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 276)  (1180 276)  LC_2 Logic Functioning bit
 (37 4)  (1181 276)  (1181 276)  LC_2 Logic Functioning bit
 (38 4)  (1182 276)  (1182 276)  LC_2 Logic Functioning bit
 (39 4)  (1183 276)  (1183 276)  LC_2 Logic Functioning bit
 (40 4)  (1184 276)  (1184 276)  LC_2 Logic Functioning bit
 (42 4)  (1186 276)  (1186 276)  LC_2 Logic Functioning bit
 (15 5)  (1159 277)  (1159 277)  routing T_22_17.bot_op_0 <X> T_22_17.lc_trk_g1_0
 (17 5)  (1161 277)  (1161 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (1165 277)  (1165 277)  routing T_22_17.sp4_v_b_11 <X> T_22_17.lc_trk_g1_3
 (22 5)  (1166 277)  (1166 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1167 277)  (1167 277)  routing T_22_17.sp4_v_b_18 <X> T_22_17.lc_trk_g1_2
 (24 5)  (1168 277)  (1168 277)  routing T_22_17.sp4_v_b_18 <X> T_22_17.lc_trk_g1_2
 (30 5)  (1174 277)  (1174 277)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (1180 277)  (1180 277)  LC_2 Logic Functioning bit
 (37 5)  (1181 277)  (1181 277)  LC_2 Logic Functioning bit
 (38 5)  (1182 277)  (1182 277)  LC_2 Logic Functioning bit
 (39 5)  (1183 277)  (1183 277)  LC_2 Logic Functioning bit
 (40 5)  (1184 277)  (1184 277)  LC_2 Logic Functioning bit
 (42 5)  (1186 277)  (1186 277)  LC_2 Logic Functioning bit
 (6 6)  (1150 278)  (1150 278)  routing T_22_17.sp4_h_l_47 <X> T_22_17.sp4_v_t_38
 (8 6)  (1152 278)  (1152 278)  routing T_22_17.sp4_h_r_8 <X> T_22_17.sp4_h_l_41
 (10 6)  (1154 278)  (1154 278)  routing T_22_17.sp4_h_r_8 <X> T_22_17.sp4_h_l_41
 (11 6)  (1155 278)  (1155 278)  routing T_22_17.sp4_h_l_37 <X> T_22_17.sp4_v_t_40
 (15 6)  (1159 278)  (1159 278)  routing T_22_17.lft_op_5 <X> T_22_17.lc_trk_g1_5
 (17 6)  (1161 278)  (1161 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1162 278)  (1162 278)  routing T_22_17.lft_op_5 <X> T_22_17.lc_trk_g1_5
 (21 6)  (1165 278)  (1165 278)  routing T_22_17.sp4_v_b_15 <X> T_22_17.lc_trk_g1_7
 (22 6)  (1166 278)  (1166 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1167 278)  (1167 278)  routing T_22_17.sp4_v_b_15 <X> T_22_17.lc_trk_g1_7
 (31 6)  (1175 278)  (1175 278)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 278)  (1176 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 278)  (1178 278)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 278)  (1180 278)  LC_3 Logic Functioning bit
 (37 6)  (1181 278)  (1181 278)  LC_3 Logic Functioning bit
 (10 7)  (1154 279)  (1154 279)  routing T_22_17.sp4_h_l_46 <X> T_22_17.sp4_v_t_41
 (15 7)  (1159 279)  (1159 279)  routing T_22_17.sp4_v_t_9 <X> T_22_17.lc_trk_g1_4
 (16 7)  (1160 279)  (1160 279)  routing T_22_17.sp4_v_t_9 <X> T_22_17.lc_trk_g1_4
 (17 7)  (1161 279)  (1161 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (1165 279)  (1165 279)  routing T_22_17.sp4_v_b_15 <X> T_22_17.lc_trk_g1_7
 (31 7)  (1175 279)  (1175 279)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 279)  (1176 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1178 279)  (1178 279)  routing T_22_17.lc_trk_g1_0 <X> T_22_17.input_2_3
 (36 7)  (1180 279)  (1180 279)  LC_3 Logic Functioning bit
 (37 7)  (1181 279)  (1181 279)  LC_3 Logic Functioning bit
 (51 7)  (1195 279)  (1195 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (1149 280)  (1149 280)  routing T_22_17.sp4_v_t_43 <X> T_22_17.sp4_h_r_6
 (22 8)  (1166 280)  (1166 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1167 280)  (1167 280)  routing T_22_17.sp4_h_r_27 <X> T_22_17.lc_trk_g2_3
 (24 8)  (1168 280)  (1168 280)  routing T_22_17.sp4_h_r_27 <X> T_22_17.lc_trk_g2_3
 (27 8)  (1171 280)  (1171 280)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 280)  (1173 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 280)  (1176 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 280)  (1177 280)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 280)  (1178 280)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 280)  (1179 280)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.input_2_4
 (36 8)  (1180 280)  (1180 280)  LC_4 Logic Functioning bit
 (38 8)  (1182 280)  (1182 280)  LC_4 Logic Functioning bit
 (43 8)  (1187 280)  (1187 280)  LC_4 Logic Functioning bit
 (53 8)  (1197 280)  (1197 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (8 9)  (1152 281)  (1152 281)  routing T_22_17.sp4_h_l_42 <X> T_22_17.sp4_v_b_7
 (9 9)  (1153 281)  (1153 281)  routing T_22_17.sp4_h_l_42 <X> T_22_17.sp4_v_b_7
 (21 9)  (1165 281)  (1165 281)  routing T_22_17.sp4_h_r_27 <X> T_22_17.lc_trk_g2_3
 (26 9)  (1170 281)  (1170 281)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 281)  (1171 281)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 281)  (1172 281)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 281)  (1173 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 281)  (1174 281)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (1176 281)  (1176 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1178 281)  (1178 281)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.input_2_4
 (43 9)  (1187 281)  (1187 281)  LC_4 Logic Functioning bit
 (48 9)  (1192 281)  (1192 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (1159 282)  (1159 282)  routing T_22_17.sp4_v_t_32 <X> T_22_17.lc_trk_g2_5
 (16 10)  (1160 282)  (1160 282)  routing T_22_17.sp4_v_t_32 <X> T_22_17.lc_trk_g2_5
 (17 10)  (1161 282)  (1161 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (1170 282)  (1170 282)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (1173 282)  (1173 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 282)  (1176 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 282)  (1178 282)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 282)  (1180 282)  LC_5 Logic Functioning bit
 (37 10)  (1181 282)  (1181 282)  LC_5 Logic Functioning bit
 (38 10)  (1182 282)  (1182 282)  LC_5 Logic Functioning bit
 (39 10)  (1183 282)  (1183 282)  LC_5 Logic Functioning bit
 (41 10)  (1185 282)  (1185 282)  LC_5 Logic Functioning bit
 (43 10)  (1187 282)  (1187 282)  LC_5 Logic Functioning bit
 (51 10)  (1195 282)  (1195 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (1155 283)  (1155 283)  routing T_22_17.sp4_h_r_0 <X> T_22_17.sp4_h_l_45
 (13 11)  (1157 283)  (1157 283)  routing T_22_17.sp4_h_r_0 <X> T_22_17.sp4_h_l_45
 (17 11)  (1161 283)  (1161 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1166 283)  (1166 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1167 283)  (1167 283)  routing T_22_17.sp4_v_b_46 <X> T_22_17.lc_trk_g2_6
 (24 11)  (1168 283)  (1168 283)  routing T_22_17.sp4_v_b_46 <X> T_22_17.lc_trk_g2_6
 (26 11)  (1170 283)  (1170 283)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 283)  (1171 283)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 283)  (1172 283)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 283)  (1173 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 283)  (1175 283)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 283)  (1180 283)  LC_5 Logic Functioning bit
 (38 11)  (1182 283)  (1182 283)  LC_5 Logic Functioning bit
 (40 11)  (1184 283)  (1184 283)  LC_5 Logic Functioning bit
 (41 11)  (1185 283)  (1185 283)  LC_5 Logic Functioning bit
 (42 11)  (1186 283)  (1186 283)  LC_5 Logic Functioning bit
 (43 11)  (1187 283)  (1187 283)  LC_5 Logic Functioning bit
 (4 12)  (1148 284)  (1148 284)  routing T_22_17.sp4_h_l_44 <X> T_22_17.sp4_v_b_9
 (5 12)  (1149 284)  (1149 284)  routing T_22_17.sp4_h_l_43 <X> T_22_17.sp4_h_r_9
 (8 12)  (1152 284)  (1152 284)  routing T_22_17.sp4_h_l_39 <X> T_22_17.sp4_h_r_10
 (10 12)  (1154 284)  (1154 284)  routing T_22_17.sp4_h_l_39 <X> T_22_17.sp4_h_r_10
 (14 12)  (1158 284)  (1158 284)  routing T_22_17.sp4_h_r_40 <X> T_22_17.lc_trk_g3_0
 (17 12)  (1161 284)  (1161 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 284)  (1162 284)  routing T_22_17.wire_logic_cluster/lc_1/out <X> T_22_17.lc_trk_g3_1
 (21 12)  (1165 284)  (1165 284)  routing T_22_17.sp4_h_r_43 <X> T_22_17.lc_trk_g3_3
 (22 12)  (1166 284)  (1166 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1167 284)  (1167 284)  routing T_22_17.sp4_h_r_43 <X> T_22_17.lc_trk_g3_3
 (24 12)  (1168 284)  (1168 284)  routing T_22_17.sp4_h_r_43 <X> T_22_17.lc_trk_g3_3
 (25 12)  (1169 284)  (1169 284)  routing T_22_17.sp4_v_t_23 <X> T_22_17.lc_trk_g3_2
 (26 12)  (1170 284)  (1170 284)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (1172 284)  (1172 284)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 284)  (1173 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 284)  (1174 284)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 284)  (1176 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 284)  (1177 284)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 284)  (1178 284)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (38 12)  (1182 284)  (1182 284)  LC_6 Logic Functioning bit
 (39 12)  (1183 284)  (1183 284)  LC_6 Logic Functioning bit
 (42 12)  (1186 284)  (1186 284)  LC_6 Logic Functioning bit
 (43 12)  (1187 284)  (1187 284)  LC_6 Logic Functioning bit
 (51 12)  (1195 284)  (1195 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (1148 285)  (1148 285)  routing T_22_17.sp4_h_l_43 <X> T_22_17.sp4_h_r_9
 (5 13)  (1149 285)  (1149 285)  routing T_22_17.sp4_h_l_44 <X> T_22_17.sp4_v_b_9
 (14 13)  (1158 285)  (1158 285)  routing T_22_17.sp4_h_r_40 <X> T_22_17.lc_trk_g3_0
 (15 13)  (1159 285)  (1159 285)  routing T_22_17.sp4_h_r_40 <X> T_22_17.lc_trk_g3_0
 (16 13)  (1160 285)  (1160 285)  routing T_22_17.sp4_h_r_40 <X> T_22_17.lc_trk_g3_0
 (17 13)  (1161 285)  (1161 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (1165 285)  (1165 285)  routing T_22_17.sp4_h_r_43 <X> T_22_17.lc_trk_g3_3
 (22 13)  (1166 285)  (1166 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1167 285)  (1167 285)  routing T_22_17.sp4_v_t_23 <X> T_22_17.lc_trk_g3_2
 (25 13)  (1169 285)  (1169 285)  routing T_22_17.sp4_v_t_23 <X> T_22_17.lc_trk_g3_2
 (26 13)  (1170 285)  (1170 285)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 285)  (1171 285)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 285)  (1172 285)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 285)  (1173 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 285)  (1175 285)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 285)  (1176 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1177 285)  (1177 285)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.input_2_6
 (34 13)  (1178 285)  (1178 285)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.input_2_6
 (36 13)  (1180 285)  (1180 285)  LC_6 Logic Functioning bit
 (37 13)  (1181 285)  (1181 285)  LC_6 Logic Functioning bit
 (38 13)  (1182 285)  (1182 285)  LC_6 Logic Functioning bit
 (39 13)  (1183 285)  (1183 285)  LC_6 Logic Functioning bit
 (40 13)  (1184 285)  (1184 285)  LC_6 Logic Functioning bit
 (41 13)  (1185 285)  (1185 285)  LC_6 Logic Functioning bit
 (42 13)  (1186 285)  (1186 285)  LC_6 Logic Functioning bit
 (43 13)  (1187 285)  (1187 285)  LC_6 Logic Functioning bit
 (16 14)  (1160 286)  (1160 286)  routing T_22_17.sp12_v_t_10 <X> T_22_17.lc_trk_g3_5
 (17 14)  (1161 286)  (1161 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (1165 286)  (1165 286)  routing T_22_17.sp4_v_t_18 <X> T_22_17.lc_trk_g3_7
 (22 14)  (1166 286)  (1166 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1167 286)  (1167 286)  routing T_22_17.sp4_v_t_18 <X> T_22_17.lc_trk_g3_7
 (25 14)  (1169 286)  (1169 286)  routing T_22_17.sp4_h_r_38 <X> T_22_17.lc_trk_g3_6
 (29 14)  (1173 286)  (1173 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 286)  (1174 286)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 286)  (1175 286)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 286)  (1176 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 286)  (1177 286)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 286)  (1180 286)  LC_7 Logic Functioning bit
 (37 14)  (1181 286)  (1181 286)  LC_7 Logic Functioning bit
 (38 14)  (1182 286)  (1182 286)  LC_7 Logic Functioning bit
 (39 14)  (1183 286)  (1183 286)  LC_7 Logic Functioning bit
 (41 14)  (1185 286)  (1185 286)  LC_7 Logic Functioning bit
 (43 14)  (1187 286)  (1187 286)  LC_7 Logic Functioning bit
 (5 15)  (1149 287)  (1149 287)  routing T_22_17.sp4_h_l_44 <X> T_22_17.sp4_v_t_44
 (22 15)  (1166 287)  (1166 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1167 287)  (1167 287)  routing T_22_17.sp4_h_r_38 <X> T_22_17.lc_trk_g3_6
 (24 15)  (1168 287)  (1168 287)  routing T_22_17.sp4_h_r_38 <X> T_22_17.lc_trk_g3_6
 (27 15)  (1171 287)  (1171 287)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 287)  (1172 287)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 287)  (1173 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 287)  (1174 287)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 287)  (1175 287)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 287)  (1180 287)  LC_7 Logic Functioning bit
 (38 15)  (1182 287)  (1182 287)  LC_7 Logic Functioning bit
 (51 15)  (1195 287)  (1195 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_23_17

 (2 0)  (1200 272)  (1200 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 0)  (1203 272)  (1203 272)  routing T_23_17.sp4_h_l_44 <X> T_23_17.sp4_h_r_0
 (14 0)  (1212 272)  (1212 272)  routing T_23_17.sp4_h_r_8 <X> T_23_17.lc_trk_g0_0
 (21 0)  (1219 272)  (1219 272)  routing T_23_17.sp4_h_r_19 <X> T_23_17.lc_trk_g0_3
 (22 0)  (1220 272)  (1220 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1221 272)  (1221 272)  routing T_23_17.sp4_h_r_19 <X> T_23_17.lc_trk_g0_3
 (24 0)  (1222 272)  (1222 272)  routing T_23_17.sp4_h_r_19 <X> T_23_17.lc_trk_g0_3
 (25 0)  (1223 272)  (1223 272)  routing T_23_17.lft_op_2 <X> T_23_17.lc_trk_g0_2
 (27 0)  (1225 272)  (1225 272)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 272)  (1226 272)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 272)  (1227 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 272)  (1228 272)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 272)  (1230 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 272)  (1232 272)  routing T_23_17.lc_trk_g1_0 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 272)  (1234 272)  LC_0 Logic Functioning bit
 (38 0)  (1236 272)  (1236 272)  LC_0 Logic Functioning bit
 (41 0)  (1239 272)  (1239 272)  LC_0 Logic Functioning bit
 (42 0)  (1240 272)  (1240 272)  LC_0 Logic Functioning bit
 (43 0)  (1241 272)  (1241 272)  LC_0 Logic Functioning bit
 (4 1)  (1202 273)  (1202 273)  routing T_23_17.sp4_h_l_44 <X> T_23_17.sp4_h_r_0
 (15 1)  (1213 273)  (1213 273)  routing T_23_17.sp4_h_r_8 <X> T_23_17.lc_trk_g0_0
 (16 1)  (1214 273)  (1214 273)  routing T_23_17.sp4_h_r_8 <X> T_23_17.lc_trk_g0_0
 (17 1)  (1215 273)  (1215 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (1219 273)  (1219 273)  routing T_23_17.sp4_h_r_19 <X> T_23_17.lc_trk_g0_3
 (22 1)  (1220 273)  (1220 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1222 273)  (1222 273)  routing T_23_17.lft_op_2 <X> T_23_17.lc_trk_g0_2
 (27 1)  (1225 273)  (1225 273)  routing T_23_17.lc_trk_g3_1 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 273)  (1226 273)  routing T_23_17.lc_trk_g3_1 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 273)  (1227 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 273)  (1228 273)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 273)  (1230 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1233 273)  (1233 273)  routing T_23_17.lc_trk_g0_2 <X> T_23_17.input_2_0
 (36 1)  (1234 273)  (1234 273)  LC_0 Logic Functioning bit
 (37 1)  (1235 273)  (1235 273)  LC_0 Logic Functioning bit
 (38 1)  (1236 273)  (1236 273)  LC_0 Logic Functioning bit
 (39 1)  (1237 273)  (1237 273)  LC_0 Logic Functioning bit
 (40 1)  (1238 273)  (1238 273)  LC_0 Logic Functioning bit
 (42 1)  (1240 273)  (1240 273)  LC_0 Logic Functioning bit
 (43 1)  (1241 273)  (1241 273)  LC_0 Logic Functioning bit
 (4 2)  (1202 274)  (1202 274)  routing T_23_17.sp4_h_r_0 <X> T_23_17.sp4_v_t_37
 (28 2)  (1226 274)  (1226 274)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 274)  (1227 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 274)  (1228 274)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 274)  (1230 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 274)  (1232 274)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 274)  (1234 274)  LC_1 Logic Functioning bit
 (37 2)  (1235 274)  (1235 274)  LC_1 Logic Functioning bit
 (38 2)  (1236 274)  (1236 274)  LC_1 Logic Functioning bit
 (41 2)  (1239 274)  (1239 274)  LC_1 Logic Functioning bit
 (43 2)  (1241 274)  (1241 274)  LC_1 Logic Functioning bit
 (50 2)  (1248 274)  (1248 274)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (1251 274)  (1251 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (5 3)  (1203 275)  (1203 275)  routing T_23_17.sp4_h_r_0 <X> T_23_17.sp4_v_t_37
 (12 3)  (1210 275)  (1210 275)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_v_t_39
 (14 3)  (1212 275)  (1212 275)  routing T_23_17.sp4_r_v_b_28 <X> T_23_17.lc_trk_g0_4
 (17 3)  (1215 275)  (1215 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (1224 275)  (1224 275)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 275)  (1225 275)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 275)  (1227 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 275)  (1229 275)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 275)  (1234 275)  LC_1 Logic Functioning bit
 (40 3)  (1238 275)  (1238 275)  LC_1 Logic Functioning bit
 (42 3)  (1240 275)  (1240 275)  LC_1 Logic Functioning bit
 (14 4)  (1212 276)  (1212 276)  routing T_23_17.sp4_h_r_8 <X> T_23_17.lc_trk_g1_0
 (21 4)  (1219 276)  (1219 276)  routing T_23_17.bnr_op_3 <X> T_23_17.lc_trk_g1_3
 (22 4)  (1220 276)  (1220 276)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (1225 276)  (1225 276)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 276)  (1226 276)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 276)  (1227 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 276)  (1229 276)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 276)  (1230 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 276)  (1231 276)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (1235 276)  (1235 276)  LC_2 Logic Functioning bit
 (15 5)  (1213 277)  (1213 277)  routing T_23_17.sp4_h_r_8 <X> T_23_17.lc_trk_g1_0
 (16 5)  (1214 277)  (1214 277)  routing T_23_17.sp4_h_r_8 <X> T_23_17.lc_trk_g1_0
 (17 5)  (1215 277)  (1215 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (1219 277)  (1219 277)  routing T_23_17.bnr_op_3 <X> T_23_17.lc_trk_g1_3
 (22 5)  (1220 277)  (1220 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (1224 277)  (1224 277)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 277)  (1226 277)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 277)  (1227 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (1230 277)  (1230 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1234 277)  (1234 277)  LC_2 Logic Functioning bit
 (38 5)  (1236 277)  (1236 277)  LC_2 Logic Functioning bit
 (41 5)  (1239 277)  (1239 277)  LC_2 Logic Functioning bit
 (6 6)  (1204 278)  (1204 278)  routing T_23_17.sp4_h_l_47 <X> T_23_17.sp4_v_t_38
 (21 6)  (1219 278)  (1219 278)  routing T_23_17.wire_logic_cluster/lc_7/out <X> T_23_17.lc_trk_g1_7
 (22 6)  (1220 278)  (1220 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (1227 278)  (1227 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 278)  (1228 278)  routing T_23_17.lc_trk_g0_4 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 278)  (1230 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 278)  (1231 278)  routing T_23_17.lc_trk_g2_0 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 278)  (1235 278)  LC_3 Logic Functioning bit
 (39 6)  (1237 278)  (1237 278)  LC_3 Logic Functioning bit
 (8 7)  (1206 279)  (1206 279)  routing T_23_17.sp4_h_l_41 <X> T_23_17.sp4_v_t_41
 (12 7)  (1210 279)  (1210 279)  routing T_23_17.sp4_h_l_40 <X> T_23_17.sp4_v_t_40
 (37 7)  (1235 279)  (1235 279)  LC_3 Logic Functioning bit
 (39 7)  (1237 279)  (1237 279)  LC_3 Logic Functioning bit
 (12 8)  (1210 280)  (1210 280)  routing T_23_17.sp4_h_l_40 <X> T_23_17.sp4_h_r_8
 (14 8)  (1212 280)  (1212 280)  routing T_23_17.bnl_op_0 <X> T_23_17.lc_trk_g2_0
 (25 8)  (1223 280)  (1223 280)  routing T_23_17.bnl_op_2 <X> T_23_17.lc_trk_g2_2
 (26 8)  (1224 280)  (1224 280)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 280)  (1225 280)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 280)  (1227 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 280)  (1230 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (1235 280)  (1235 280)  LC_4 Logic Functioning bit
 (39 8)  (1237 280)  (1237 280)  LC_4 Logic Functioning bit
 (50 8)  (1248 280)  (1248 280)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (1211 281)  (1211 281)  routing T_23_17.sp4_h_l_40 <X> T_23_17.sp4_h_r_8
 (14 9)  (1212 281)  (1212 281)  routing T_23_17.bnl_op_0 <X> T_23_17.lc_trk_g2_0
 (17 9)  (1215 281)  (1215 281)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (1220 281)  (1220 281)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1223 281)  (1223 281)  routing T_23_17.bnl_op_2 <X> T_23_17.lc_trk_g2_2
 (27 9)  (1225 281)  (1225 281)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 281)  (1226 281)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 281)  (1227 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 281)  (1228 281)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 281)  (1229 281)  routing T_23_17.lc_trk_g0_3 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 281)  (1234 281)  LC_4 Logic Functioning bit
 (37 9)  (1235 281)  (1235 281)  LC_4 Logic Functioning bit
 (39 9)  (1237 281)  (1237 281)  LC_4 Logic Functioning bit
 (43 9)  (1241 281)  (1241 281)  LC_4 Logic Functioning bit
 (4 10)  (1202 282)  (1202 282)  routing T_23_17.sp4_h_r_0 <X> T_23_17.sp4_v_t_43
 (6 10)  (1204 282)  (1204 282)  routing T_23_17.sp4_h_r_0 <X> T_23_17.sp4_v_t_43
 (16 10)  (1214 282)  (1214 282)  routing T_23_17.sp4_v_b_37 <X> T_23_17.lc_trk_g2_5
 (17 10)  (1215 282)  (1215 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1216 282)  (1216 282)  routing T_23_17.sp4_v_b_37 <X> T_23_17.lc_trk_g2_5
 (27 10)  (1225 282)  (1225 282)  routing T_23_17.lc_trk_g3_1 <X> T_23_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 282)  (1226 282)  routing T_23_17.lc_trk_g3_1 <X> T_23_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 282)  (1227 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 282)  (1229 282)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 282)  (1230 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 282)  (1232 282)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 282)  (1234 282)  LC_5 Logic Functioning bit
 (37 10)  (1235 282)  (1235 282)  LC_5 Logic Functioning bit
 (38 10)  (1236 282)  (1236 282)  LC_5 Logic Functioning bit
 (50 10)  (1248 282)  (1248 282)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (1203 283)  (1203 283)  routing T_23_17.sp4_h_r_0 <X> T_23_17.sp4_v_t_43
 (8 11)  (1206 283)  (1206 283)  routing T_23_17.sp4_h_l_42 <X> T_23_17.sp4_v_t_42
 (15 11)  (1213 283)  (1213 283)  routing T_23_17.sp4_v_t_33 <X> T_23_17.lc_trk_g2_4
 (16 11)  (1214 283)  (1214 283)  routing T_23_17.sp4_v_t_33 <X> T_23_17.lc_trk_g2_4
 (17 11)  (1215 283)  (1215 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (1216 283)  (1216 283)  routing T_23_17.sp4_v_b_37 <X> T_23_17.lc_trk_g2_5
 (26 11)  (1224 283)  (1224 283)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (1225 283)  (1225 283)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 283)  (1226 283)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 283)  (1227 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 283)  (1229 283)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (1235 283)  (1235 283)  LC_5 Logic Functioning bit
 (39 11)  (1237 283)  (1237 283)  LC_5 Logic Functioning bit
 (47 11)  (1245 283)  (1245 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (1212 284)  (1212 284)  routing T_23_17.sp4_h_l_21 <X> T_23_17.lc_trk_g3_0
 (17 12)  (1215 284)  (1215 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (1224 284)  (1224 284)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (36 12)  (1234 284)  (1234 284)  LC_6 Logic Functioning bit
 (43 12)  (1241 284)  (1241 284)  LC_6 Logic Functioning bit
 (50 12)  (1248 284)  (1248 284)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (1213 285)  (1213 285)  routing T_23_17.sp4_h_l_21 <X> T_23_17.lc_trk_g3_0
 (16 13)  (1214 285)  (1214 285)  routing T_23_17.sp4_h_l_21 <X> T_23_17.lc_trk_g3_0
 (17 13)  (1215 285)  (1215 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (1216 285)  (1216 285)  routing T_23_17.sp4_r_v_b_41 <X> T_23_17.lc_trk_g3_1
 (22 13)  (1220 285)  (1220 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1221 285)  (1221 285)  routing T_23_17.sp4_h_l_15 <X> T_23_17.lc_trk_g3_2
 (24 13)  (1222 285)  (1222 285)  routing T_23_17.sp4_h_l_15 <X> T_23_17.lc_trk_g3_2
 (25 13)  (1223 285)  (1223 285)  routing T_23_17.sp4_h_l_15 <X> T_23_17.lc_trk_g3_2
 (26 13)  (1224 285)  (1224 285)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 285)  (1225 285)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 285)  (1226 285)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 285)  (1227 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (1235 285)  (1235 285)  LC_6 Logic Functioning bit
 (42 13)  (1240 285)  (1240 285)  LC_6 Logic Functioning bit
 (46 13)  (1244 285)  (1244 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (1245 285)  (1245 285)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (15 14)  (1213 286)  (1213 286)  routing T_23_17.sp4_h_l_16 <X> T_23_17.lc_trk_g3_5
 (16 14)  (1214 286)  (1214 286)  routing T_23_17.sp4_h_l_16 <X> T_23_17.lc_trk_g3_5
 (17 14)  (1215 286)  (1215 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (1220 286)  (1220 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1223 286)  (1223 286)  routing T_23_17.sp4_h_r_46 <X> T_23_17.lc_trk_g3_6
 (26 14)  (1224 286)  (1224 286)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (1225 286)  (1225 286)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 286)  (1227 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 286)  (1229 286)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 286)  (1230 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 286)  (1231 286)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 286)  (1232 286)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 286)  (1234 286)  LC_7 Logic Functioning bit
 (38 14)  (1236 286)  (1236 286)  LC_7 Logic Functioning bit
 (41 14)  (1239 286)  (1239 286)  LC_7 Logic Functioning bit
 (43 14)  (1241 286)  (1241 286)  LC_7 Logic Functioning bit
 (47 14)  (1245 286)  (1245 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (13 15)  (1211 287)  (1211 287)  routing T_23_17.sp4_v_b_6 <X> T_23_17.sp4_h_l_46
 (14 15)  (1212 287)  (1212 287)  routing T_23_17.tnl_op_4 <X> T_23_17.lc_trk_g3_4
 (15 15)  (1213 287)  (1213 287)  routing T_23_17.tnl_op_4 <X> T_23_17.lc_trk_g3_4
 (17 15)  (1215 287)  (1215 287)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (1216 287)  (1216 287)  routing T_23_17.sp4_h_l_16 <X> T_23_17.lc_trk_g3_5
 (22 15)  (1220 287)  (1220 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1221 287)  (1221 287)  routing T_23_17.sp4_h_r_46 <X> T_23_17.lc_trk_g3_6
 (24 15)  (1222 287)  (1222 287)  routing T_23_17.sp4_h_r_46 <X> T_23_17.lc_trk_g3_6
 (25 15)  (1223 287)  (1223 287)  routing T_23_17.sp4_h_r_46 <X> T_23_17.lc_trk_g3_6
 (27 15)  (1225 287)  (1225 287)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 287)  (1226 287)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 287)  (1227 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 287)  (1228 287)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1229 287)  (1229 287)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (1235 287)  (1235 287)  LC_7 Logic Functioning bit
 (39 15)  (1237 287)  (1237 287)  LC_7 Logic Functioning bit


LogicTile_24_17

 (22 0)  (1274 272)  (1274 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1275 272)  (1275 272)  routing T_24_17.sp12_h_l_16 <X> T_24_17.lc_trk_g0_3
 (29 0)  (1281 272)  (1281 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 272)  (1284 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 272)  (1285 272)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 272)  (1286 272)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (1289 272)  (1289 272)  LC_0 Logic Functioning bit
 (39 0)  (1291 272)  (1291 272)  LC_0 Logic Functioning bit
 (52 0)  (1304 272)  (1304 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (1273 273)  (1273 273)  routing T_24_17.sp12_h_l_16 <X> T_24_17.lc_trk_g0_3
 (30 1)  (1282 273)  (1282 273)  routing T_24_17.lc_trk_g0_3 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 273)  (1283 273)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (1289 273)  (1289 273)  LC_0 Logic Functioning bit
 (39 1)  (1291 273)  (1291 273)  LC_0 Logic Functioning bit
 (6 2)  (1258 274)  (1258 274)  routing T_24_17.sp4_v_b_9 <X> T_24_17.sp4_v_t_37
 (12 2)  (1264 274)  (1264 274)  routing T_24_17.sp4_v_b_2 <X> T_24_17.sp4_h_l_39
 (13 2)  (1265 274)  (1265 274)  routing T_24_17.sp4_v_b_2 <X> T_24_17.sp4_v_t_39
 (15 2)  (1267 274)  (1267 274)  routing T_24_17.sp4_h_r_21 <X> T_24_17.lc_trk_g0_5
 (16 2)  (1268 274)  (1268 274)  routing T_24_17.sp4_h_r_21 <X> T_24_17.lc_trk_g0_5
 (17 2)  (1269 274)  (1269 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1270 274)  (1270 274)  routing T_24_17.sp4_h_r_21 <X> T_24_17.lc_trk_g0_5
 (22 2)  (1274 274)  (1274 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1276 274)  (1276 274)  routing T_24_17.top_op_7 <X> T_24_17.lc_trk_g0_7
 (5 3)  (1257 275)  (1257 275)  routing T_24_17.sp4_v_b_9 <X> T_24_17.sp4_v_t_37
 (18 3)  (1270 275)  (1270 275)  routing T_24_17.sp4_h_r_21 <X> T_24_17.lc_trk_g0_5
 (21 3)  (1273 275)  (1273 275)  routing T_24_17.top_op_7 <X> T_24_17.lc_trk_g0_7
 (10 4)  (1262 276)  (1262 276)  routing T_24_17.sp4_v_t_46 <X> T_24_17.sp4_h_r_4
 (5 6)  (1257 278)  (1257 278)  routing T_24_17.sp4_v_t_44 <X> T_24_17.sp4_h_l_38
 (9 6)  (1261 278)  (1261 278)  routing T_24_17.sp4_h_r_1 <X> T_24_17.sp4_h_l_41
 (10 6)  (1262 278)  (1262 278)  routing T_24_17.sp4_h_r_1 <X> T_24_17.sp4_h_l_41
 (4 7)  (1256 279)  (1256 279)  routing T_24_17.sp4_v_t_44 <X> T_24_17.sp4_h_l_38
 (6 7)  (1258 279)  (1258 279)  routing T_24_17.sp4_v_t_44 <X> T_24_17.sp4_h_l_38
 (13 7)  (1265 279)  (1265 279)  routing T_24_17.sp4_v_b_0 <X> T_24_17.sp4_h_l_40
 (14 10)  (1266 282)  (1266 282)  routing T_24_17.sp4_h_r_44 <X> T_24_17.lc_trk_g2_4
 (14 11)  (1266 283)  (1266 283)  routing T_24_17.sp4_h_r_44 <X> T_24_17.lc_trk_g2_4
 (15 11)  (1267 283)  (1267 283)  routing T_24_17.sp4_h_r_44 <X> T_24_17.lc_trk_g2_4
 (16 11)  (1268 283)  (1268 283)  routing T_24_17.sp4_h_r_44 <X> T_24_17.lc_trk_g2_4
 (17 11)  (1269 283)  (1269 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (9 12)  (1261 284)  (1261 284)  routing T_24_17.sp4_h_l_42 <X> T_24_17.sp4_h_r_10
 (10 12)  (1262 284)  (1262 284)  routing T_24_17.sp4_h_l_42 <X> T_24_17.sp4_h_r_10
 (25 12)  (1277 284)  (1277 284)  routing T_24_17.sp4_h_r_42 <X> T_24_17.lc_trk_g3_2
 (26 12)  (1278 284)  (1278 284)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (1281 284)  (1281 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 284)  (1282 284)  routing T_24_17.lc_trk_g0_7 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 284)  (1283 284)  routing T_24_17.lc_trk_g0_5 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 284)  (1284 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 284)  (1288 284)  LC_6 Logic Functioning bit
 (38 12)  (1290 284)  (1290 284)  LC_6 Logic Functioning bit
 (41 12)  (1293 284)  (1293 284)  LC_6 Logic Functioning bit
 (43 12)  (1295 284)  (1295 284)  LC_6 Logic Functioning bit
 (47 12)  (1299 284)  (1299 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (5 13)  (1257 285)  (1257 285)  routing T_24_17.sp4_h_r_9 <X> T_24_17.sp4_v_b_9
 (22 13)  (1274 285)  (1274 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1275 285)  (1275 285)  routing T_24_17.sp4_h_r_42 <X> T_24_17.lc_trk_g3_2
 (24 13)  (1276 285)  (1276 285)  routing T_24_17.sp4_h_r_42 <X> T_24_17.lc_trk_g3_2
 (25 13)  (1277 285)  (1277 285)  routing T_24_17.sp4_h_r_42 <X> T_24_17.lc_trk_g3_2
 (28 13)  (1280 285)  (1280 285)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 285)  (1281 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 285)  (1282 285)  routing T_24_17.lc_trk_g0_7 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (37 13)  (1289 285)  (1289 285)  LC_6 Logic Functioning bit
 (39 13)  (1291 285)  (1291 285)  LC_6 Logic Functioning bit
 (41 13)  (1293 285)  (1293 285)  LC_6 Logic Functioning bit
 (43 13)  (1295 285)  (1295 285)  LC_6 Logic Functioning bit


RAM_Tile_25_17

 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 273)  (1314 273)  routing T_25_17.sp4_v_t_47 <X> T_25_17.sp4_v_b_1
 (10 1)  (1316 273)  (1316 273)  routing T_25_17.sp4_v_t_47 <X> T_25_17.sp4_v_b_1
 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 2)  (1311 274)  (1311 274)  routing T_25_17.sp4_h_r_9 <X> T_25_17.sp4_h_l_37
 (4 3)  (1310 275)  (1310 275)  routing T_25_17.sp4_h_r_9 <X> T_25_17.sp4_h_l_37
 (27 4)  (1333 276)  (1333 276)  routing T_25_17.lc_trk_g3_2 <X> T_25_17.wire_bram/ram/WDATA_13
 (28 4)  (1334 276)  (1334 276)  routing T_25_17.lc_trk_g3_2 <X> T_25_17.wire_bram/ram/WDATA_13
 (29 4)  (1335 276)  (1335 276)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_13
 (41 4)  (1347 276)  (1347 276)  Enable bit of Mux _out_links/OutMuxb_2 => wire_bram/ram/RDATA_13 sp4_r_v_b_37
 (30 5)  (1336 277)  (1336 277)  routing T_25_17.lc_trk_g3_2 <X> T_25_17.wire_bram/ram/WDATA_13
 (10 7)  (1316 279)  (1316 279)  routing T_25_17.sp4_h_l_46 <X> T_25_17.sp4_v_t_41
 (2 8)  (1308 280)  (1308 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (11 10)  (1317 282)  (1317 282)  routing T_25_17.sp4_v_b_0 <X> T_25_17.sp4_v_t_45
 (13 10)  (1319 282)  (1319 282)  routing T_25_17.sp4_v_b_0 <X> T_25_17.sp4_v_t_45
 (21 10)  (1327 282)  (1327 282)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (22 10)  (1328 282)  (1328 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 282)  (1329 282)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (24 10)  (1330 282)  (1330 282)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (14 11)  (1320 283)  (1320 283)  routing T_25_17.sp4_r_v_b_36 <X> T_25_17.lc_trk_g2_4
 (17 11)  (1323 283)  (1323 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (1327 283)  (1327 283)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (4 12)  (1310 284)  (1310 284)  routing T_25_17.sp4_v_t_44 <X> T_25_17.sp4_v_b_9
 (8 12)  (1314 284)  (1314 284)  routing T_25_17.sp4_v_b_4 <X> T_25_17.sp4_h_r_10
 (9 12)  (1315 284)  (1315 284)  routing T_25_17.sp4_v_b_4 <X> T_25_17.sp4_h_r_10
 (10 12)  (1316 284)  (1316 284)  routing T_25_17.sp4_v_b_4 <X> T_25_17.sp4_h_r_10
 (28 12)  (1334 284)  (1334 284)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_9
 (29 12)  (1335 284)  (1335 284)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (1336 284)  (1336 284)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_9
 (22 13)  (1328 285)  (1328 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_10 lc_trk_g3_2
 (23 13)  (1329 285)  (1329 285)  routing T_25_17.sp12_v_b_10 <X> T_25_17.lc_trk_g3_2
 (30 13)  (1336 285)  (1336 285)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_9
 (36 13)  (1342 285)  (1342 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_9 sp4_h_l_1
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (8 14)  (1314 286)  (1314 286)  routing T_25_17.sp4_h_r_10 <X> T_25_17.sp4_h_l_47
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE


LogicTile_26_17

 (0 2)  (1348 274)  (1348 274)  routing T_26_17.glb_netwk_6 <X> T_26_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 274)  (1349 274)  routing T_26_17.glb_netwk_6 <X> T_26_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 274)  (1350 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (1362 275)  (1362 275)  routing T_26_17.sp4_h_r_4 <X> T_26_17.lc_trk_g0_4
 (15 3)  (1363 275)  (1363 275)  routing T_26_17.sp4_h_r_4 <X> T_26_17.lc_trk_g0_4
 (16 3)  (1364 275)  (1364 275)  routing T_26_17.sp4_h_r_4 <X> T_26_17.lc_trk_g0_4
 (17 3)  (1365 275)  (1365 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (0 4)  (1348 276)  (1348 276)  routing T_26_17.lc_trk_g2_2 <X> T_26_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1349 276)  (1349 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (9 4)  (1357 276)  (1357 276)  routing T_26_17.sp4_h_l_36 <X> T_26_17.sp4_h_r_4
 (10 4)  (1358 276)  (1358 276)  routing T_26_17.sp4_h_l_36 <X> T_26_17.sp4_h_r_4
 (1 5)  (1349 277)  (1349 277)  routing T_26_17.lc_trk_g2_2 <X> T_26_17.wire_logic_cluster/lc_7/cen
 (2 8)  (1350 280)  (1350 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (25 8)  (1373 280)  (1373 280)  routing T_26_17.sp4_h_r_34 <X> T_26_17.lc_trk_g2_2
 (26 8)  (1374 280)  (1374 280)  routing T_26_17.lc_trk_g2_4 <X> T_26_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1375 280)  (1375 280)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1376 280)  (1376 280)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 280)  (1377 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1379 280)  (1379 280)  routing T_26_17.lc_trk_g3_4 <X> T_26_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1380 280)  (1380 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1381 280)  (1381 280)  routing T_26_17.lc_trk_g3_4 <X> T_26_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1382 280)  (1382 280)  routing T_26_17.lc_trk_g3_4 <X> T_26_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 280)  (1384 280)  LC_4 Logic Functioning bit
 (37 8)  (1385 280)  (1385 280)  LC_4 Logic Functioning bit
 (38 8)  (1386 280)  (1386 280)  LC_4 Logic Functioning bit
 (39 8)  (1387 280)  (1387 280)  LC_4 Logic Functioning bit
 (41 8)  (1389 280)  (1389 280)  LC_4 Logic Functioning bit
 (43 8)  (1391 280)  (1391 280)  LC_4 Logic Functioning bit
 (45 8)  (1393 280)  (1393 280)  LC_4 Logic Functioning bit
 (48 8)  (1396 280)  (1396 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (1370 281)  (1370 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1371 281)  (1371 281)  routing T_26_17.sp4_h_r_34 <X> T_26_17.lc_trk_g2_2
 (24 9)  (1372 281)  (1372 281)  routing T_26_17.sp4_h_r_34 <X> T_26_17.lc_trk_g2_2
 (28 9)  (1376 281)  (1376 281)  routing T_26_17.lc_trk_g2_4 <X> T_26_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1377 281)  (1377 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1378 281)  (1378 281)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_4/in_1
 (37 9)  (1385 281)  (1385 281)  LC_4 Logic Functioning bit
 (39 9)  (1387 281)  (1387 281)  LC_4 Logic Functioning bit
 (51 9)  (1399 281)  (1399 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (1360 282)  (1360 282)  routing T_26_17.sp4_v_t_45 <X> T_26_17.sp4_h_l_45
 (11 11)  (1359 283)  (1359 283)  routing T_26_17.sp4_v_t_45 <X> T_26_17.sp4_h_l_45
 (14 11)  (1362 283)  (1362 283)  routing T_26_17.sp4_r_v_b_36 <X> T_26_17.lc_trk_g2_4
 (17 11)  (1365 283)  (1365 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (11 12)  (1359 284)  (1359 284)  routing T_26_17.sp4_h_l_40 <X> T_26_17.sp4_v_b_11
 (13 12)  (1361 284)  (1361 284)  routing T_26_17.sp4_h_l_40 <X> T_26_17.sp4_v_b_11
 (25 12)  (1373 284)  (1373 284)  routing T_26_17.sp4_v_b_26 <X> T_26_17.lc_trk_g3_2
 (12 13)  (1360 285)  (1360 285)  routing T_26_17.sp4_h_l_40 <X> T_26_17.sp4_v_b_11
 (22 13)  (1370 285)  (1370 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1371 285)  (1371 285)  routing T_26_17.sp4_v_b_26 <X> T_26_17.lc_trk_g3_2
 (1 14)  (1349 286)  (1349 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1349 287)  (1349 287)  routing T_26_17.lc_trk_g0_4 <X> T_26_17.wire_logic_cluster/lc_7/s_r
 (14 15)  (1362 287)  (1362 287)  routing T_26_17.sp4_h_l_17 <X> T_26_17.lc_trk_g3_4
 (15 15)  (1363 287)  (1363 287)  routing T_26_17.sp4_h_l_17 <X> T_26_17.lc_trk_g3_4
 (16 15)  (1364 287)  (1364 287)  routing T_26_17.sp4_h_l_17 <X> T_26_17.lc_trk_g3_4
 (17 15)  (1365 287)  (1365 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


IO_Tile_33_17

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit


IO_Tile_0_16

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_6_16

 (27 0)  (315 256)  (315 256)  routing T_6_16.lc_trk_g3_4 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 256)  (316 256)  routing T_6_16.lc_trk_g3_4 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 256)  (317 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 256)  (318 256)  routing T_6_16.lc_trk_g3_4 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 256)  (320 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 256)  (322 256)  routing T_6_16.lc_trk_g1_0 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (325 256)  (325 256)  LC_0 Logic Functioning bit
 (39 0)  (327 256)  (327 256)  LC_0 Logic Functioning bit
 (41 0)  (329 256)  (329 256)  LC_0 Logic Functioning bit
 (43 0)  (331 256)  (331 256)  LC_0 Logic Functioning bit
 (45 0)  (333 256)  (333 256)  LC_0 Logic Functioning bit
 (48 0)  (336 256)  (336 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (37 1)  (325 257)  (325 257)  LC_0 Logic Functioning bit
 (39 1)  (327 257)  (327 257)  LC_0 Logic Functioning bit
 (41 1)  (329 257)  (329 257)  LC_0 Logic Functioning bit
 (43 1)  (331 257)  (331 257)  LC_0 Logic Functioning bit
 (46 1)  (334 257)  (334 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (52 1)  (340 257)  (340 257)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (288 258)  (288 258)  routing T_6_16.glb_netwk_6 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (1 2)  (289 258)  (289 258)  routing T_6_16.glb_netwk_6 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (2 2)  (290 258)  (290 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 3)  (294 259)  (294 259)  routing T_6_16.sp4_h_r_0 <X> T_6_16.sp4_h_l_37
 (0 4)  (288 260)  (288 260)  routing T_6_16.lc_trk_g3_3 <X> T_6_16.wire_logic_cluster/lc_7/cen
 (1 4)  (289 260)  (289 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (297 260)  (297 260)  routing T_6_16.sp4_v_t_41 <X> T_6_16.sp4_h_r_4
 (11 4)  (299 260)  (299 260)  routing T_6_16.sp4_h_r_0 <X> T_6_16.sp4_v_b_5
 (14 4)  (302 260)  (302 260)  routing T_6_16.sp4_v_b_8 <X> T_6_16.lc_trk_g1_0
 (0 5)  (288 261)  (288 261)  routing T_6_16.lc_trk_g3_3 <X> T_6_16.wire_logic_cluster/lc_7/cen
 (1 5)  (289 261)  (289 261)  routing T_6_16.lc_trk_g3_3 <X> T_6_16.wire_logic_cluster/lc_7/cen
 (14 5)  (302 261)  (302 261)  routing T_6_16.sp4_v_b_8 <X> T_6_16.lc_trk_g1_0
 (16 5)  (304 261)  (304 261)  routing T_6_16.sp4_v_b_8 <X> T_6_16.lc_trk_g1_0
 (17 5)  (305 261)  (305 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (16 6)  (304 262)  (304 262)  routing T_6_16.sp4_v_b_5 <X> T_6_16.lc_trk_g1_5
 (17 6)  (305 262)  (305 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (306 262)  (306 262)  routing T_6_16.sp4_v_b_5 <X> T_6_16.lc_trk_g1_5
 (4 8)  (292 264)  (292 264)  routing T_6_16.sp4_h_l_37 <X> T_6_16.sp4_v_b_6
 (6 8)  (294 264)  (294 264)  routing T_6_16.sp4_h_l_37 <X> T_6_16.sp4_v_b_6
 (5 9)  (293 265)  (293 265)  routing T_6_16.sp4_h_l_37 <X> T_6_16.sp4_v_b_6
 (22 12)  (310 268)  (310 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (311 268)  (311 268)  routing T_6_16.sp4_v_t_30 <X> T_6_16.lc_trk_g3_3
 (24 12)  (312 268)  (312 268)  routing T_6_16.sp4_v_t_30 <X> T_6_16.lc_trk_g3_3
 (1 14)  (289 270)  (289 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 271)  (288 271)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 271)  (289 271)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_7/s_r
 (17 15)  (305 271)  (305 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_7_16

 (15 0)  (357 256)  (357 256)  routing T_7_16.sp4_h_r_1 <X> T_7_16.lc_trk_g0_1
 (16 0)  (358 256)  (358 256)  routing T_7_16.sp4_h_r_1 <X> T_7_16.lc_trk_g0_1
 (17 0)  (359 256)  (359 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (368 256)  (368 256)  routing T_7_16.lc_trk_g2_6 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 256)  (371 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (378 256)  (378 256)  LC_0 Logic Functioning bit
 (38 0)  (380 256)  (380 256)  LC_0 Logic Functioning bit
 (41 0)  (383 256)  (383 256)  LC_0 Logic Functioning bit
 (43 0)  (385 256)  (385 256)  LC_0 Logic Functioning bit
 (18 1)  (360 257)  (360 257)  routing T_7_16.sp4_h_r_1 <X> T_7_16.lc_trk_g0_1
 (26 1)  (368 257)  (368 257)  routing T_7_16.lc_trk_g2_6 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 257)  (370 257)  routing T_7_16.lc_trk_g2_6 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 257)  (371 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 257)  (374 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (375 257)  (375 257)  routing T_7_16.lc_trk_g2_2 <X> T_7_16.input_2_0
 (35 1)  (377 257)  (377 257)  routing T_7_16.lc_trk_g2_2 <X> T_7_16.input_2_0
 (36 1)  (378 257)  (378 257)  LC_0 Logic Functioning bit
 (39 1)  (381 257)  (381 257)  LC_0 Logic Functioning bit
 (40 1)  (382 257)  (382 257)  LC_0 Logic Functioning bit
 (43 1)  (385 257)  (385 257)  LC_0 Logic Functioning bit
 (0 2)  (342 258)  (342 258)  routing T_7_16.glb_netwk_6 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (1 2)  (343 258)  (343 258)  routing T_7_16.glb_netwk_6 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 2)  (344 258)  (344 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (356 258)  (356 258)  routing T_7_16.wire_logic_cluster/lc_4/out <X> T_7_16.lc_trk_g0_4
 (25 2)  (367 258)  (367 258)  routing T_7_16.wire_logic_cluster/lc_6/out <X> T_7_16.lc_trk_g0_6
 (29 2)  (371 258)  (371 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 258)  (372 258)  routing T_7_16.lc_trk_g0_4 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 258)  (374 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 258)  (376 258)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 258)  (378 258)  LC_1 Logic Functioning bit
 (37 2)  (379 258)  (379 258)  LC_1 Logic Functioning bit
 (41 2)  (383 258)  (383 258)  LC_1 Logic Functioning bit
 (43 2)  (385 258)  (385 258)  LC_1 Logic Functioning bit
 (46 2)  (388 258)  (388 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (392 258)  (392 258)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (359 259)  (359 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (364 259)  (364 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (31 3)  (373 259)  (373 259)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 259)  (378 259)  LC_1 Logic Functioning bit
 (37 3)  (379 259)  (379 259)  LC_1 Logic Functioning bit
 (41 3)  (383 259)  (383 259)  LC_1 Logic Functioning bit
 (43 3)  (385 259)  (385 259)  LC_1 Logic Functioning bit
 (14 4)  (356 260)  (356 260)  routing T_7_16.sp4_h_r_8 <X> T_7_16.lc_trk_g1_0
 (22 4)  (364 260)  (364 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (365 260)  (365 260)  routing T_7_16.sp4_v_b_19 <X> T_7_16.lc_trk_g1_3
 (24 4)  (366 260)  (366 260)  routing T_7_16.sp4_v_b_19 <X> T_7_16.lc_trk_g1_3
 (15 5)  (357 261)  (357 261)  routing T_7_16.sp4_h_r_8 <X> T_7_16.lc_trk_g1_0
 (16 5)  (358 261)  (358 261)  routing T_7_16.sp4_h_r_8 <X> T_7_16.lc_trk_g1_0
 (17 5)  (359 261)  (359 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (17 6)  (359 262)  (359 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 262)  (360 262)  routing T_7_16.wire_logic_cluster/lc_5/out <X> T_7_16.lc_trk_g1_5
 (22 6)  (364 262)  (364 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (366 262)  (366 262)  routing T_7_16.top_op_7 <X> T_7_16.lc_trk_g1_7
 (26 6)  (368 262)  (368 262)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 262)  (369 262)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 262)  (371 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 262)  (372 262)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (35 6)  (377 262)  (377 262)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.input_2_3
 (36 6)  (378 262)  (378 262)  LC_3 Logic Functioning bit
 (38 6)  (380 262)  (380 262)  LC_3 Logic Functioning bit
 (41 6)  (383 262)  (383 262)  LC_3 Logic Functioning bit
 (43 6)  (385 262)  (385 262)  LC_3 Logic Functioning bit
 (46 6)  (388 262)  (388 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (363 263)  (363 263)  routing T_7_16.top_op_7 <X> T_7_16.lc_trk_g1_7
 (27 7)  (369 263)  (369 263)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 263)  (370 263)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 263)  (371 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 263)  (372 263)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 263)  (374 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (375 263)  (375 263)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.input_2_3
 (35 7)  (377 263)  (377 263)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.input_2_3
 (37 7)  (379 263)  (379 263)  LC_3 Logic Functioning bit
 (38 7)  (380 263)  (380 263)  LC_3 Logic Functioning bit
 (41 7)  (383 263)  (383 263)  LC_3 Logic Functioning bit
 (42 7)  (384 263)  (384 263)  LC_3 Logic Functioning bit
 (12 8)  (354 264)  (354 264)  routing T_7_16.sp4_v_t_45 <X> T_7_16.sp4_h_r_8
 (15 8)  (357 264)  (357 264)  routing T_7_16.sp4_v_t_28 <X> T_7_16.lc_trk_g2_1
 (16 8)  (358 264)  (358 264)  routing T_7_16.sp4_v_t_28 <X> T_7_16.lc_trk_g2_1
 (17 8)  (359 264)  (359 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (368 264)  (368 264)  routing T_7_16.lc_trk_g0_4 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 264)  (369 264)  routing T_7_16.lc_trk_g1_0 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 264)  (371 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 264)  (374 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 264)  (375 264)  routing T_7_16.lc_trk_g2_1 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 264)  (377 264)  routing T_7_16.lc_trk_g0_6 <X> T_7_16.input_2_4
 (36 8)  (378 264)  (378 264)  LC_4 Logic Functioning bit
 (41 8)  (383 264)  (383 264)  LC_4 Logic Functioning bit
 (43 8)  (385 264)  (385 264)  LC_4 Logic Functioning bit
 (45 8)  (387 264)  (387 264)  LC_4 Logic Functioning bit
 (22 9)  (364 265)  (364 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (367 265)  (367 265)  routing T_7_16.sp4_r_v_b_34 <X> T_7_16.lc_trk_g2_2
 (29 9)  (371 265)  (371 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 265)  (374 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (377 265)  (377 265)  routing T_7_16.lc_trk_g0_6 <X> T_7_16.input_2_4
 (36 9)  (378 265)  (378 265)  LC_4 Logic Functioning bit
 (37 9)  (379 265)  (379 265)  LC_4 Logic Functioning bit
 (39 9)  (381 265)  (381 265)  LC_4 Logic Functioning bit
 (40 9)  (382 265)  (382 265)  LC_4 Logic Functioning bit
 (42 9)  (384 265)  (384 265)  LC_4 Logic Functioning bit
 (48 9)  (390 265)  (390 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (356 266)  (356 266)  routing T_7_16.sp4_v_t_17 <X> T_7_16.lc_trk_g2_4
 (15 10)  (357 266)  (357 266)  routing T_7_16.sp4_v_t_32 <X> T_7_16.lc_trk_g2_5
 (16 10)  (358 266)  (358 266)  routing T_7_16.sp4_v_t_32 <X> T_7_16.lc_trk_g2_5
 (17 10)  (359 266)  (359 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (363 266)  (363 266)  routing T_7_16.sp12_v_b_7 <X> T_7_16.lc_trk_g2_7
 (22 10)  (364 266)  (364 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (366 266)  (366 266)  routing T_7_16.sp12_v_b_7 <X> T_7_16.lc_trk_g2_7
 (25 10)  (367 266)  (367 266)  routing T_7_16.bnl_op_6 <X> T_7_16.lc_trk_g2_6
 (27 10)  (369 266)  (369 266)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 266)  (370 266)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 266)  (371 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 266)  (372 266)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 266)  (373 266)  routing T_7_16.lc_trk_g1_5 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 266)  (374 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 266)  (376 266)  routing T_7_16.lc_trk_g1_5 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 266)  (378 266)  LC_5 Logic Functioning bit
 (37 10)  (379 266)  (379 266)  LC_5 Logic Functioning bit
 (38 10)  (380 266)  (380 266)  LC_5 Logic Functioning bit
 (39 10)  (381 266)  (381 266)  LC_5 Logic Functioning bit
 (43 10)  (385 266)  (385 266)  LC_5 Logic Functioning bit
 (45 10)  (387 266)  (387 266)  LC_5 Logic Functioning bit
 (53 10)  (395 266)  (395 266)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (16 11)  (358 267)  (358 267)  routing T_7_16.sp4_v_t_17 <X> T_7_16.lc_trk_g2_4
 (17 11)  (359 267)  (359 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (363 267)  (363 267)  routing T_7_16.sp12_v_b_7 <X> T_7_16.lc_trk_g2_7
 (22 11)  (364 267)  (364 267)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (367 267)  (367 267)  routing T_7_16.bnl_op_6 <X> T_7_16.lc_trk_g2_6
 (28 11)  (370 267)  (370 267)  routing T_7_16.lc_trk_g2_1 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 267)  (371 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 267)  (372 267)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 267)  (374 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (376 267)  (376 267)  routing T_7_16.lc_trk_g1_0 <X> T_7_16.input_2_5
 (36 11)  (378 267)  (378 267)  LC_5 Logic Functioning bit
 (38 11)  (380 267)  (380 267)  LC_5 Logic Functioning bit
 (39 11)  (381 267)  (381 267)  LC_5 Logic Functioning bit
 (5 12)  (347 268)  (347 268)  routing T_7_16.sp4_v_b_9 <X> T_7_16.sp4_h_r_9
 (26 12)  (368 268)  (368 268)  routing T_7_16.lc_trk_g0_6 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 268)  (370 268)  routing T_7_16.lc_trk_g2_1 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 268)  (371 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 268)  (373 268)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 268)  (374 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 268)  (375 268)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 268)  (377 268)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.input_2_6
 (36 12)  (378 268)  (378 268)  LC_6 Logic Functioning bit
 (41 12)  (383 268)  (383 268)  LC_6 Logic Functioning bit
 (43 12)  (385 268)  (385 268)  LC_6 Logic Functioning bit
 (45 12)  (387 268)  (387 268)  LC_6 Logic Functioning bit
 (6 13)  (348 269)  (348 269)  routing T_7_16.sp4_v_b_9 <X> T_7_16.sp4_h_r_9
 (26 13)  (368 269)  (368 269)  routing T_7_16.lc_trk_g0_6 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 269)  (371 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (374 269)  (374 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (375 269)  (375 269)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.input_2_6
 (36 13)  (378 269)  (378 269)  LC_6 Logic Functioning bit
 (40 13)  (382 269)  (382 269)  LC_6 Logic Functioning bit
 (42 13)  (384 269)  (384 269)  LC_6 Logic Functioning bit
 (14 14)  (356 270)  (356 270)  routing T_7_16.sp4_h_r_36 <X> T_7_16.lc_trk_g3_4
 (21 14)  (363 270)  (363 270)  routing T_7_16.wire_logic_cluster/lc_7/out <X> T_7_16.lc_trk_g3_7
 (22 14)  (364 270)  (364 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (368 270)  (368 270)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (371 270)  (371 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 270)  (372 270)  routing T_7_16.lc_trk_g0_6 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 270)  (373 270)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 270)  (374 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 270)  (375 270)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 270)  (376 270)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 270)  (378 270)  LC_7 Logic Functioning bit
 (37 14)  (379 270)  (379 270)  LC_7 Logic Functioning bit
 (39 14)  (381 270)  (381 270)  LC_7 Logic Functioning bit
 (43 14)  (385 270)  (385 270)  LC_7 Logic Functioning bit
 (45 14)  (387 270)  (387 270)  LC_7 Logic Functioning bit
 (51 14)  (393 270)  (393 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (357 271)  (357 271)  routing T_7_16.sp4_h_r_36 <X> T_7_16.lc_trk_g3_4
 (16 15)  (358 271)  (358 271)  routing T_7_16.sp4_h_r_36 <X> T_7_16.lc_trk_g3_4
 (17 15)  (359 271)  (359 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (28 15)  (370 271)  (370 271)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 271)  (371 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 271)  (372 271)  routing T_7_16.lc_trk_g0_6 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 271)  (373 271)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 271)  (374 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (375 271)  (375 271)  routing T_7_16.lc_trk_g2_1 <X> T_7_16.input_2_7
 (36 15)  (378 271)  (378 271)  LC_7 Logic Functioning bit
 (38 15)  (380 271)  (380 271)  LC_7 Logic Functioning bit


RAM_Tile_8_16

 (9 2)  (405 258)  (405 258)  routing T_8_16.sp4_v_b_1 <X> T_8_16.sp4_h_l_36
 (13 4)  (409 260)  (409 260)  routing T_8_16.sp4_v_t_40 <X> T_8_16.sp4_v_b_5


LogicTile_9_16

 (11 0)  (449 256)  (449 256)  routing T_9_16.sp4_h_r_9 <X> T_9_16.sp4_v_b_2
 (26 0)  (464 256)  (464 256)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 256)  (465 256)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 256)  (466 256)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 256)  (469 256)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 256)  (471 256)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (41 0)  (479 256)  (479 256)  LC_0 Logic Functioning bit
 (43 0)  (481 256)  (481 256)  LC_0 Logic Functioning bit
 (15 1)  (453 257)  (453 257)  routing T_9_16.sp4_v_t_5 <X> T_9_16.lc_trk_g0_0
 (16 1)  (454 257)  (454 257)  routing T_9_16.sp4_v_t_5 <X> T_9_16.lc_trk_g0_0
 (17 1)  (455 257)  (455 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (464 257)  (464 257)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 257)  (466 257)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 257)  (468 257)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (37 1)  (475 257)  (475 257)  LC_0 Logic Functioning bit
 (39 1)  (477 257)  (477 257)  LC_0 Logic Functioning bit
 (41 1)  (479 257)  (479 257)  LC_0 Logic Functioning bit
 (43 1)  (481 257)  (481 257)  LC_0 Logic Functioning bit
 (51 1)  (489 257)  (489 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 258)  (438 258)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (1 2)  (439 258)  (439 258)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (463 258)  (463 258)  routing T_9_16.wire_logic_cluster/lc_6/out <X> T_9_16.lc_trk_g0_6
 (8 3)  (446 259)  (446 259)  routing T_9_16.sp4_h_r_7 <X> T_9_16.sp4_v_t_36
 (9 3)  (447 259)  (447 259)  routing T_9_16.sp4_h_r_7 <X> T_9_16.sp4_v_t_36
 (10 3)  (448 259)  (448 259)  routing T_9_16.sp4_h_r_7 <X> T_9_16.sp4_v_t_36
 (22 3)  (460 259)  (460 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (6 4)  (444 260)  (444 260)  routing T_9_16.sp4_h_r_10 <X> T_9_16.sp4_v_b_3
 (25 4)  (463 260)  (463 260)  routing T_9_16.wire_logic_cluster/lc_2/out <X> T_9_16.lc_trk_g1_2
 (27 4)  (465 260)  (465 260)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 260)  (469 260)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 260)  (471 260)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 260)  (472 260)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (45 4)  (483 260)  (483 260)  LC_2 Logic Functioning bit
 (53 4)  (491 260)  (491 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (460 261)  (460 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 261)  (468 261)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 261)  (470 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (471 261)  (471 261)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.input_2_2
 (36 5)  (474 261)  (474 261)  LC_2 Logic Functioning bit
 (37 5)  (475 261)  (475 261)  LC_2 Logic Functioning bit
 (38 5)  (476 261)  (476 261)  LC_2 Logic Functioning bit
 (41 5)  (479 261)  (479 261)  LC_2 Logic Functioning bit
 (43 5)  (481 261)  (481 261)  LC_2 Logic Functioning bit
 (51 5)  (489 261)  (489 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (452 262)  (452 262)  routing T_9_16.sp4_v_b_4 <X> T_9_16.lc_trk_g1_4
 (26 6)  (464 262)  (464 262)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 262)  (465 262)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 262)  (466 262)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 262)  (467 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 262)  (469 262)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 262)  (471 262)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 262)  (474 262)  LC_3 Logic Functioning bit
 (38 6)  (476 262)  (476 262)  LC_3 Logic Functioning bit
 (41 6)  (479 262)  (479 262)  LC_3 Logic Functioning bit
 (43 6)  (481 262)  (481 262)  LC_3 Logic Functioning bit
 (47 6)  (485 262)  (485 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (16 7)  (454 263)  (454 263)  routing T_9_16.sp4_v_b_4 <X> T_9_16.lc_trk_g1_4
 (17 7)  (455 263)  (455 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 7)  (465 263)  (465 263)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 263)  (468 263)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (37 7)  (475 263)  (475 263)  LC_3 Logic Functioning bit
 (39 7)  (477 263)  (477 263)  LC_3 Logic Functioning bit
 (41 7)  (479 263)  (479 263)  LC_3 Logic Functioning bit
 (43 7)  (481 263)  (481 263)  LC_3 Logic Functioning bit
 (15 8)  (453 264)  (453 264)  routing T_9_16.sp4_h_r_41 <X> T_9_16.lc_trk_g2_1
 (16 8)  (454 264)  (454 264)  routing T_9_16.sp4_h_r_41 <X> T_9_16.lc_trk_g2_1
 (17 8)  (455 264)  (455 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (456 264)  (456 264)  routing T_9_16.sp4_h_r_41 <X> T_9_16.lc_trk_g2_1
 (14 9)  (452 265)  (452 265)  routing T_9_16.sp12_v_b_16 <X> T_9_16.lc_trk_g2_0
 (16 9)  (454 265)  (454 265)  routing T_9_16.sp12_v_b_16 <X> T_9_16.lc_trk_g2_0
 (17 9)  (455 265)  (455 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (456 265)  (456 265)  routing T_9_16.sp4_h_r_41 <X> T_9_16.lc_trk_g2_1
 (17 10)  (455 266)  (455 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (463 266)  (463 266)  routing T_9_16.sp4_v_b_38 <X> T_9_16.lc_trk_g2_6
 (14 11)  (452 267)  (452 267)  routing T_9_16.sp4_h_l_17 <X> T_9_16.lc_trk_g2_4
 (15 11)  (453 267)  (453 267)  routing T_9_16.sp4_h_l_17 <X> T_9_16.lc_trk_g2_4
 (16 11)  (454 267)  (454 267)  routing T_9_16.sp4_h_l_17 <X> T_9_16.lc_trk_g2_4
 (17 11)  (455 267)  (455 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (460 267)  (460 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (461 267)  (461 267)  routing T_9_16.sp4_v_b_38 <X> T_9_16.lc_trk_g2_6
 (25 11)  (463 267)  (463 267)  routing T_9_16.sp4_v_b_38 <X> T_9_16.lc_trk_g2_6
 (11 12)  (449 268)  (449 268)  routing T_9_16.sp4_h_r_6 <X> T_9_16.sp4_v_b_11
 (21 12)  (459 268)  (459 268)  routing T_9_16.rgt_op_3 <X> T_9_16.lc_trk_g3_3
 (22 12)  (460 268)  (460 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (462 268)  (462 268)  routing T_9_16.rgt_op_3 <X> T_9_16.lc_trk_g3_3
 (25 12)  (463 268)  (463 268)  routing T_9_16.sp4_h_r_42 <X> T_9_16.lc_trk_g3_2
 (28 12)  (466 268)  (466 268)  routing T_9_16.lc_trk_g2_1 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 268)  (469 268)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 268)  (471 268)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 268)  (473 268)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.input_2_6
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (37 12)  (475 268)  (475 268)  LC_6 Logic Functioning bit
 (38 12)  (476 268)  (476 268)  LC_6 Logic Functioning bit
 (42 12)  (480 268)  (480 268)  LC_6 Logic Functioning bit
 (45 12)  (483 268)  (483 268)  LC_6 Logic Functioning bit
 (47 12)  (485 268)  (485 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (5 13)  (443 269)  (443 269)  routing T_9_16.sp4_h_r_9 <X> T_9_16.sp4_v_b_9
 (9 13)  (447 269)  (447 269)  routing T_9_16.sp4_v_t_47 <X> T_9_16.sp4_v_b_10
 (22 13)  (460 269)  (460 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (461 269)  (461 269)  routing T_9_16.sp4_h_r_42 <X> T_9_16.lc_trk_g3_2
 (24 13)  (462 269)  (462 269)  routing T_9_16.sp4_h_r_42 <X> T_9_16.lc_trk_g3_2
 (25 13)  (463 269)  (463 269)  routing T_9_16.sp4_h_r_42 <X> T_9_16.lc_trk_g3_2
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 269)  (470 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (473 269)  (473 269)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.input_2_6
 (36 13)  (474 269)  (474 269)  LC_6 Logic Functioning bit
 (43 13)  (481 269)  (481 269)  LC_6 Logic Functioning bit
 (14 14)  (452 270)  (452 270)  routing T_9_16.sp4_h_r_36 <X> T_9_16.lc_trk_g3_4
 (15 15)  (453 271)  (453 271)  routing T_9_16.sp4_h_r_36 <X> T_9_16.lc_trk_g3_4
 (16 15)  (454 271)  (454 271)  routing T_9_16.sp4_h_r_36 <X> T_9_16.lc_trk_g3_4
 (17 15)  (455 271)  (455 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_10_16

 (12 0)  (504 256)  (504 256)  routing T_10_16.sp4_h_l_46 <X> T_10_16.sp4_h_r_2
 (14 0)  (506 256)  (506 256)  routing T_10_16.wire_logic_cluster/lc_0/out <X> T_10_16.lc_trk_g0_0
 (17 0)  (509 256)  (509 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 256)  (510 256)  routing T_10_16.wire_logic_cluster/lc_1/out <X> T_10_16.lc_trk_g0_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 256)  (523 256)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 256)  (529 256)  LC_0 Logic Functioning bit
 (41 0)  (533 256)  (533 256)  LC_0 Logic Functioning bit
 (42 0)  (534 256)  (534 256)  LC_0 Logic Functioning bit
 (43 0)  (535 256)  (535 256)  LC_0 Logic Functioning bit
 (45 0)  (537 256)  (537 256)  LC_0 Logic Functioning bit
 (13 1)  (505 257)  (505 257)  routing T_10_16.sp4_h_l_46 <X> T_10_16.sp4_h_r_2
 (17 1)  (509 257)  (509 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (518 257)  (518 257)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 257)  (519 257)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 257)  (524 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 257)  (528 257)  LC_0 Logic Functioning bit
 (43 1)  (535 257)  (535 257)  LC_0 Logic Functioning bit
 (0 2)  (492 258)  (492 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (8 2)  (500 258)  (500 258)  routing T_10_16.sp4_v_t_36 <X> T_10_16.sp4_h_l_36
 (9 2)  (501 258)  (501 258)  routing T_10_16.sp4_v_t_36 <X> T_10_16.sp4_h_l_36
 (17 2)  (509 258)  (509 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (518 258)  (518 258)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 258)  (519 258)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 258)  (522 258)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 258)  (526 258)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (42 2)  (534 258)  (534 258)  LC_1 Logic Functioning bit
 (43 2)  (535 258)  (535 258)  LC_1 Logic Functioning bit
 (45 2)  (537 258)  (537 258)  LC_1 Logic Functioning bit
 (0 3)  (492 259)  (492 259)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 3)  (494 259)  (494 259)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (5 3)  (497 259)  (497 259)  routing T_10_16.sp4_h_l_37 <X> T_10_16.sp4_v_t_37
 (15 3)  (507 259)  (507 259)  routing T_10_16.sp4_v_t_9 <X> T_10_16.lc_trk_g0_4
 (16 3)  (508 259)  (508 259)  routing T_10_16.sp4_v_t_9 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (510 259)  (510 259)  routing T_10_16.sp4_r_v_b_29 <X> T_10_16.lc_trk_g0_5
 (22 3)  (514 259)  (514 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 259)  (516 259)  routing T_10_16.bot_op_6 <X> T_10_16.lc_trk_g0_6
 (27 3)  (519 259)  (519 259)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 259)  (524 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (529 259)  (529 259)  LC_1 Logic Functioning bit
 (39 3)  (531 259)  (531 259)  LC_1 Logic Functioning bit
 (42 3)  (534 259)  (534 259)  LC_1 Logic Functioning bit
 (43 3)  (535 259)  (535 259)  LC_1 Logic Functioning bit
 (21 4)  (513 260)  (513 260)  routing T_10_16.sp4_v_b_11 <X> T_10_16.lc_trk_g1_3
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (515 260)  (515 260)  routing T_10_16.sp4_v_b_11 <X> T_10_16.lc_trk_g1_3
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 260)  (523 260)  routing T_10_16.lc_trk_g0_5 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (530 260)  (530 260)  LC_2 Logic Functioning bit
 (41 4)  (533 260)  (533 260)  LC_2 Logic Functioning bit
 (43 4)  (535 260)  (535 260)  LC_2 Logic Functioning bit
 (45 4)  (537 260)  (537 260)  LC_2 Logic Functioning bit
 (21 5)  (513 261)  (513 261)  routing T_10_16.sp4_v_b_11 <X> T_10_16.lc_trk_g1_3
 (26 5)  (518 261)  (518 261)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 261)  (520 261)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 261)  (524 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (525 261)  (525 261)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.input_2_2
 (34 5)  (526 261)  (526 261)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.input_2_2
 (35 5)  (527 261)  (527 261)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.input_2_2
 (39 5)  (531 261)  (531 261)  LC_2 Logic Functioning bit
 (40 5)  (532 261)  (532 261)  LC_2 Logic Functioning bit
 (43 5)  (535 261)  (535 261)  LC_2 Logic Functioning bit
 (51 5)  (543 261)  (543 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (503 262)  (503 262)  routing T_10_16.sp4_h_l_37 <X> T_10_16.sp4_v_t_40
 (17 6)  (509 262)  (509 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 262)  (510 262)  routing T_10_16.wire_logic_cluster/lc_5/out <X> T_10_16.lc_trk_g1_5
 (26 6)  (518 262)  (518 262)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 262)  (520 262)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 262)  (522 262)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 262)  (523 262)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 262)  (528 262)  LC_3 Logic Functioning bit
 (38 6)  (530 262)  (530 262)  LC_3 Logic Functioning bit
 (41 6)  (533 262)  (533 262)  LC_3 Logic Functioning bit
 (43 6)  (535 262)  (535 262)  LC_3 Logic Functioning bit
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (518 263)  (518 263)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 263)  (519 263)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 263)  (520 263)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (529 263)  (529 263)  LC_3 Logic Functioning bit
 (39 7)  (531 263)  (531 263)  LC_3 Logic Functioning bit
 (41 7)  (533 263)  (533 263)  LC_3 Logic Functioning bit
 (43 7)  (535 263)  (535 263)  LC_3 Logic Functioning bit
 (21 8)  (513 264)  (513 264)  routing T_10_16.sp12_v_t_0 <X> T_10_16.lc_trk_g2_3
 (22 8)  (514 264)  (514 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (516 264)  (516 264)  routing T_10_16.sp12_v_t_0 <X> T_10_16.lc_trk_g2_3
 (25 8)  (517 264)  (517 264)  routing T_10_16.wire_logic_cluster/lc_2/out <X> T_10_16.lc_trk_g2_2
 (21 9)  (513 265)  (513 265)  routing T_10_16.sp12_v_t_0 <X> T_10_16.lc_trk_g2_3
 (22 9)  (514 265)  (514 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (6 10)  (498 266)  (498 266)  routing T_10_16.sp4_h_l_36 <X> T_10_16.sp4_v_t_43
 (16 10)  (508 266)  (508 266)  routing T_10_16.sp4_v_b_37 <X> T_10_16.lc_trk_g2_5
 (17 10)  (509 266)  (509 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 266)  (510 266)  routing T_10_16.sp4_v_b_37 <X> T_10_16.lc_trk_g2_5
 (25 10)  (517 266)  (517 266)  routing T_10_16.wire_logic_cluster/lc_6/out <X> T_10_16.lc_trk_g2_6
 (26 10)  (518 266)  (518 266)  routing T_10_16.lc_trk_g0_5 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 266)  (523 266)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 266)  (526 266)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (38 10)  (530 266)  (530 266)  LC_5 Logic Functioning bit
 (39 10)  (531 266)  (531 266)  LC_5 Logic Functioning bit
 (45 10)  (537 266)  (537 266)  LC_5 Logic Functioning bit
 (14 11)  (506 267)  (506 267)  routing T_10_16.tnl_op_4 <X> T_10_16.lc_trk_g2_4
 (15 11)  (507 267)  (507 267)  routing T_10_16.tnl_op_4 <X> T_10_16.lc_trk_g2_4
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (510 267)  (510 267)  routing T_10_16.sp4_v_b_37 <X> T_10_16.lc_trk_g2_5
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 267)  (524 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (525 267)  (525 267)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.input_2_5
 (35 11)  (527 267)  (527 267)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.input_2_5
 (36 11)  (528 267)  (528 267)  LC_5 Logic Functioning bit
 (38 11)  (530 267)  (530 267)  LC_5 Logic Functioning bit
 (39 11)  (531 267)  (531 267)  LC_5 Logic Functioning bit
 (43 11)  (535 267)  (535 267)  LC_5 Logic Functioning bit
 (47 11)  (539 267)  (539 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (2 12)  (494 268)  (494 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (513 268)  (513 268)  routing T_10_16.sp12_v_t_0 <X> T_10_16.lc_trk_g3_3
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (516 268)  (516 268)  routing T_10_16.sp12_v_t_0 <X> T_10_16.lc_trk_g3_3
 (26 12)  (518 268)  (518 268)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 268)  (520 268)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 268)  (523 268)  routing T_10_16.lc_trk_g0_5 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (527 268)  (527 268)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.input_2_6
 (43 12)  (535 268)  (535 268)  LC_6 Logic Functioning bit
 (45 12)  (537 268)  (537 268)  LC_6 Logic Functioning bit
 (47 12)  (539 268)  (539 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (21 13)  (513 269)  (513 269)  routing T_10_16.sp12_v_t_0 <X> T_10_16.lc_trk_g3_3
 (26 13)  (518 269)  (518 269)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 269)  (520 269)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 269)  (522 269)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 269)  (524 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (527 269)  (527 269)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.input_2_6
 (37 13)  (529 269)  (529 269)  LC_6 Logic Functioning bit
 (39 13)  (531 269)  (531 269)  LC_6 Logic Functioning bit
 (40 13)  (532 269)  (532 269)  LC_6 Logic Functioning bit
 (42 13)  (534 269)  (534 269)  LC_6 Logic Functioning bit
 (43 13)  (535 269)  (535 269)  LC_6 Logic Functioning bit
 (3 14)  (495 270)  (495 270)  routing T_10_16.sp12_h_r_1 <X> T_10_16.sp12_v_t_22
 (16 14)  (508 270)  (508 270)  routing T_10_16.sp4_v_b_37 <X> T_10_16.lc_trk_g3_5
 (17 14)  (509 270)  (509 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (510 270)  (510 270)  routing T_10_16.sp4_v_b_37 <X> T_10_16.lc_trk_g3_5
 (3 15)  (495 271)  (495 271)  routing T_10_16.sp12_h_r_1 <X> T_10_16.sp12_v_t_22
 (18 15)  (510 271)  (510 271)  routing T_10_16.sp4_v_b_37 <X> T_10_16.lc_trk_g3_5
 (22 15)  (514 271)  (514 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_11_16

 (14 0)  (560 256)  (560 256)  routing T_11_16.wire_logic_cluster/lc_0/out <X> T_11_16.lc_trk_g0_0
 (25 0)  (571 256)  (571 256)  routing T_11_16.wire_logic_cluster/lc_2/out <X> T_11_16.lc_trk_g0_2
 (27 0)  (573 256)  (573 256)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 256)  (576 256)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 256)  (579 256)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 256)  (580 256)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 256)  (583 256)  LC_0 Logic Functioning bit
 (42 0)  (588 256)  (588 256)  LC_0 Logic Functioning bit
 (45 0)  (591 256)  (591 256)  LC_0 Logic Functioning bit
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 257)  (568 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (574 257)  (574 257)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 257)  (577 257)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 257)  (578 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (582 257)  (582 257)  LC_0 Logic Functioning bit
 (37 1)  (583 257)  (583 257)  LC_0 Logic Functioning bit
 (38 1)  (584 257)  (584 257)  LC_0 Logic Functioning bit
 (42 1)  (588 257)  (588 257)  LC_0 Logic Functioning bit
 (51 1)  (597 257)  (597 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 258)  (546 258)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (6 2)  (552 258)  (552 258)  routing T_11_16.sp4_v_b_9 <X> T_11_16.sp4_v_t_37
 (9 2)  (555 258)  (555 258)  routing T_11_16.sp4_h_r_10 <X> T_11_16.sp4_h_l_36
 (10 2)  (556 258)  (556 258)  routing T_11_16.sp4_h_r_10 <X> T_11_16.sp4_h_l_36
 (17 2)  (563 258)  (563 258)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (564 258)  (564 258)  routing T_11_16.bnr_op_5 <X> T_11_16.lc_trk_g0_5
 (25 2)  (571 258)  (571 258)  routing T_11_16.wire_logic_cluster/lc_6/out <X> T_11_16.lc_trk_g0_6
 (0 3)  (546 259)  (546 259)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 3)  (548 259)  (548 259)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (5 3)  (551 259)  (551 259)  routing T_11_16.sp4_v_b_9 <X> T_11_16.sp4_v_t_37
 (18 3)  (564 259)  (564 259)  routing T_11_16.bnr_op_5 <X> T_11_16.lc_trk_g0_5
 (22 3)  (568 259)  (568 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (21 4)  (567 260)  (567 260)  routing T_11_16.wire_logic_cluster/lc_3/out <X> T_11_16.lc_trk_g1_3
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (573 260)  (573 260)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 260)  (576 260)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 260)  (577 260)  routing T_11_16.lc_trk_g0_5 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (583 260)  (583 260)  LC_2 Logic Functioning bit
 (42 4)  (588 260)  (588 260)  LC_2 Logic Functioning bit
 (45 4)  (591 260)  (591 260)  LC_2 Logic Functioning bit
 (53 4)  (599 260)  (599 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (4 5)  (550 261)  (550 261)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_h_r_3
 (6 5)  (552 261)  (552 261)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_h_r_3
 (28 5)  (574 261)  (574 261)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 261)  (578 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 261)  (581 261)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.input_2_2
 (36 5)  (582 261)  (582 261)  LC_2 Logic Functioning bit
 (37 5)  (583 261)  (583 261)  LC_2 Logic Functioning bit
 (38 5)  (584 261)  (584 261)  LC_2 Logic Functioning bit
 (42 5)  (588 261)  (588 261)  LC_2 Logic Functioning bit
 (3 6)  (549 262)  (549 262)  routing T_11_16.sp12_h_r_0 <X> T_11_16.sp12_v_t_23
 (8 6)  (554 262)  (554 262)  routing T_11_16.sp4_h_r_4 <X> T_11_16.sp4_h_l_41
 (14 6)  (560 262)  (560 262)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g1_4
 (21 6)  (567 262)  (567 262)  routing T_11_16.bnr_op_7 <X> T_11_16.lc_trk_g1_7
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (573 262)  (573 262)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 262)  (581 262)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.input_2_3
 (38 6)  (584 262)  (584 262)  LC_3 Logic Functioning bit
 (41 6)  (587 262)  (587 262)  LC_3 Logic Functioning bit
 (43 6)  (589 262)  (589 262)  LC_3 Logic Functioning bit
 (45 6)  (591 262)  (591 262)  LC_3 Logic Functioning bit
 (3 7)  (549 263)  (549 263)  routing T_11_16.sp12_h_r_0 <X> T_11_16.sp12_v_t_23
 (14 7)  (560 263)  (560 263)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g1_4
 (15 7)  (561 263)  (561 263)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g1_4
 (16 7)  (562 263)  (562 263)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g1_4
 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (567 263)  (567 263)  routing T_11_16.bnr_op_7 <X> T_11_16.lc_trk_g1_7
 (27 7)  (573 263)  (573 263)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 263)  (576 263)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 263)  (578 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (580 263)  (580 263)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.input_2_3
 (38 7)  (584 263)  (584 263)  LC_3 Logic Functioning bit
 (41 7)  (587 263)  (587 263)  LC_3 Logic Functioning bit
 (42 7)  (588 263)  (588 263)  LC_3 Logic Functioning bit
 (48 7)  (594 263)  (594 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (561 264)  (561 264)  routing T_11_16.rgt_op_1 <X> T_11_16.lc_trk_g2_1
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 264)  (564 264)  routing T_11_16.rgt_op_1 <X> T_11_16.lc_trk_g2_1
 (26 8)  (572 264)  (572 264)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 264)  (573 264)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 264)  (574 264)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 264)  (576 264)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 264)  (577 264)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (41 8)  (587 264)  (587 264)  LC_4 Logic Functioning bit
 (43 8)  (589 264)  (589 264)  LC_4 Logic Functioning bit
 (45 8)  (591 264)  (591 264)  LC_4 Logic Functioning bit
 (16 9)  (562 265)  (562 265)  routing T_11_16.sp12_v_b_8 <X> T_11_16.lc_trk_g2_0
 (17 9)  (563 265)  (563 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (572 265)  (572 265)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 265)  (574 265)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 265)  (578 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (579 265)  (579 265)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.input_2_4
 (39 9)  (585 265)  (585 265)  LC_4 Logic Functioning bit
 (41 9)  (587 265)  (587 265)  LC_4 Logic Functioning bit
 (43 9)  (589 265)  (589 265)  LC_4 Logic Functioning bit
 (51 9)  (597 265)  (597 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 266)  (564 266)  routing T_11_16.wire_logic_cluster/lc_5/out <X> T_11_16.lc_trk_g2_5
 (21 10)  (567 266)  (567 266)  routing T_11_16.wire_logic_cluster/lc_7/out <X> T_11_16.lc_trk_g2_7
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (572 266)  (572 266)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 266)  (574 266)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 266)  (579 266)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 266)  (581 266)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.input_2_5
 (37 10)  (583 266)  (583 266)  LC_5 Logic Functioning bit
 (42 10)  (588 266)  (588 266)  LC_5 Logic Functioning bit
 (45 10)  (591 266)  (591 266)  LC_5 Logic Functioning bit
 (8 11)  (554 267)  (554 267)  routing T_11_16.sp4_h_r_7 <X> T_11_16.sp4_v_t_42
 (9 11)  (555 267)  (555 267)  routing T_11_16.sp4_h_r_7 <X> T_11_16.sp4_v_t_42
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (573 267)  (573 267)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 267)  (577 267)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 267)  (578 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 267)  (579 267)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.input_2_5
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (37 11)  (583 267)  (583 267)  LC_5 Logic Functioning bit
 (39 11)  (585 267)  (585 267)  LC_5 Logic Functioning bit
 (43 11)  (589 267)  (589 267)  LC_5 Logic Functioning bit
 (46 11)  (592 267)  (592 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (3 12)  (549 268)  (549 268)  routing T_11_16.sp12_v_t_22 <X> T_11_16.sp12_h_r_1
 (13 12)  (559 268)  (559 268)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_v_b_11
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (573 268)  (573 268)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 268)  (576 268)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 268)  (581 268)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.input_2_6
 (37 12)  (583 268)  (583 268)  LC_6 Logic Functioning bit
 (42 12)  (588 268)  (588 268)  LC_6 Logic Functioning bit
 (45 12)  (591 268)  (591 268)  LC_6 Logic Functioning bit
 (52 12)  (598 268)  (598 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (564 269)  (564 269)  routing T_11_16.sp4_r_v_b_41 <X> T_11_16.lc_trk_g3_1
 (22 13)  (568 269)  (568 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (574 269)  (574 269)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 269)  (578 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 269)  (581 269)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.input_2_6
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (37 13)  (583 269)  (583 269)  LC_6 Logic Functioning bit
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (42 13)  (588 269)  (588 269)  LC_6 Logic Functioning bit
 (14 14)  (560 270)  (560 270)  routing T_11_16.wire_logic_cluster/lc_4/out <X> T_11_16.lc_trk_g3_4
 (26 14)  (572 270)  (572 270)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (574 270)  (574 270)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 270)  (575 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 270)  (577 270)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 270)  (580 270)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 270)  (581 270)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.input_2_7
 (37 14)  (583 270)  (583 270)  LC_7 Logic Functioning bit
 (42 14)  (588 270)  (588 270)  LC_7 Logic Functioning bit
 (45 14)  (591 270)  (591 270)  LC_7 Logic Functioning bit
 (51 14)  (597 270)  (597 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (551 271)  (551 271)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_v_t_44
 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (573 271)  (573 271)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 271)  (577 271)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 271)  (578 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 271)  (579 271)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.input_2_7
 (35 15)  (581 271)  (581 271)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.input_2_7
 (36 15)  (582 271)  (582 271)  LC_7 Logic Functioning bit
 (37 15)  (583 271)  (583 271)  LC_7 Logic Functioning bit
 (39 15)  (585 271)  (585 271)  LC_7 Logic Functioning bit
 (43 15)  (589 271)  (589 271)  LC_7 Logic Functioning bit


LogicTile_12_16

 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (42 0)  (642 256)  (642 256)  LC_0 Logic Functioning bit
 (44 0)  (644 256)  (644 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (46 0)  (646 256)  (646 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (603 257)  (603 257)  routing T_12_16.sp12_h_l_23 <X> T_12_16.sp12_v_b_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (49 1)  (649 257)  (649 257)  Carry_In_Mux bit 

 (0 2)  (600 258)  (600 258)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (42 2)  (642 258)  (642 258)  LC_1 Logic Functioning bit
 (44 2)  (644 258)  (644 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (2 3)  (602 259)  (602 259)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (0 4)  (600 260)  (600 260)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 4)  (601 260)  (601 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 260)  (628 260)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (42 4)  (642 260)  (642 260)  LC_2 Logic Functioning bit
 (0 5)  (600 261)  (600 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 5)  (601 261)  (601 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (3 5)  (603 261)  (603 261)  routing T_12_16.sp12_h_l_23 <X> T_12_16.sp12_h_r_0
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (4 6)  (604 262)  (604 262)  routing T_12_16.sp4_h_r_9 <X> T_12_16.sp4_v_t_38
 (6 6)  (606 262)  (606 262)  routing T_12_16.sp4_h_r_9 <X> T_12_16.sp4_v_t_38
 (5 7)  (605 263)  (605 263)  routing T_12_16.sp4_h_r_9 <X> T_12_16.sp4_v_t_38
 (8 7)  (608 263)  (608 263)  routing T_12_16.sp4_h_r_10 <X> T_12_16.sp4_v_t_41
 (9 7)  (609 263)  (609 263)  routing T_12_16.sp4_h_r_10 <X> T_12_16.sp4_v_t_41
 (10 7)  (610 263)  (610 263)  routing T_12_16.sp4_h_r_10 <X> T_12_16.sp4_v_t_41
 (14 8)  (614 264)  (614 264)  routing T_12_16.sp4_v_t_21 <X> T_12_16.lc_trk_g2_0
 (14 9)  (614 265)  (614 265)  routing T_12_16.sp4_v_t_21 <X> T_12_16.lc_trk_g2_0
 (16 9)  (616 265)  (616 265)  routing T_12_16.sp4_v_t_21 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (14 12)  (614 268)  (614 268)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g3_0
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g3_1
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (625 268)  (625 268)  routing T_12_16.rgt_op_2 <X> T_12_16.lc_trk_g3_2
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (19 13)  (619 269)  (619 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (621 269)  (621 269)  routing T_12_16.sp4_r_v_b_43 <X> T_12_16.lc_trk_g3_3
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 269)  (624 269)  routing T_12_16.rgt_op_2 <X> T_12_16.lc_trk_g3_2
 (0 14)  (600 270)  (600 270)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 270)  (604 270)  routing T_12_16.sp4_h_r_9 <X> T_12_16.sp4_v_t_44
 (15 14)  (615 270)  (615 270)  routing T_12_16.sp4_h_l_24 <X> T_12_16.lc_trk_g3_5
 (16 14)  (616 270)  (616 270)  routing T_12_16.sp4_h_l_24 <X> T_12_16.lc_trk_g3_5
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (618 270)  (618 270)  routing T_12_16.sp4_h_l_24 <X> T_12_16.lc_trk_g3_5
 (0 15)  (600 271)  (600 271)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 271)  (601 271)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (5 15)  (605 271)  (605 271)  routing T_12_16.sp4_h_r_9 <X> T_12_16.sp4_v_t_44
 (8 15)  (608 271)  (608 271)  routing T_12_16.sp4_v_b_7 <X> T_12_16.sp4_v_t_47
 (10 15)  (610 271)  (610 271)  routing T_12_16.sp4_v_b_7 <X> T_12_16.sp4_v_t_47


LogicTile_13_16

 (11 0)  (665 256)  (665 256)  routing T_13_16.sp4_h_r_9 <X> T_13_16.sp4_v_b_2
 (12 0)  (666 256)  (666 256)  routing T_13_16.sp4_v_b_8 <X> T_13_16.sp4_h_r_2
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (9 1)  (663 257)  (663 257)  routing T_13_16.sp4_v_t_36 <X> T_13_16.sp4_v_b_1
 (11 1)  (665 257)  (665 257)  routing T_13_16.sp4_v_b_8 <X> T_13_16.sp4_h_r_2
 (13 1)  (667 257)  (667 257)  routing T_13_16.sp4_v_b_8 <X> T_13_16.sp4_h_r_2
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 257)  (687 257)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.input_2_0
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (52 1)  (706 257)  (706 257)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (654 258)  (654 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (659 258)  (659 258)  routing T_13_16.sp4_v_t_43 <X> T_13_16.sp4_h_l_37
 (13 2)  (667 258)  (667 258)  routing T_13_16.sp4_v_b_2 <X> T_13_16.sp4_v_t_39
 (27 2)  (681 258)  (681 258)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (0 3)  (654 259)  (654 259)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 3)  (656 259)  (656 259)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (4 3)  (658 259)  (658 259)  routing T_13_16.sp4_v_t_43 <X> T_13_16.sp4_h_l_37
 (6 3)  (660 259)  (660 259)  routing T_13_16.sp4_v_t_43 <X> T_13_16.sp4_h_l_37
 (26 3)  (680 259)  (680 259)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 259)  (681 259)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (40 3)  (694 259)  (694 259)  LC_1 Logic Functioning bit
 (41 3)  (695 259)  (695 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (0 4)  (654 260)  (654 260)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (1 4)  (655 260)  (655 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (666 260)  (666 260)  routing T_13_16.sp4_v_b_5 <X> T_13_16.sp4_h_r_5
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (679 260)  (679 260)  routing T_13_16.lft_op_2 <X> T_13_16.lc_trk_g1_2
 (27 4)  (681 260)  (681 260)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 260)  (687 260)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (39 4)  (693 260)  (693 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (45 4)  (699 260)  (699 260)  LC_2 Logic Functioning bit
 (50 4)  (704 260)  (704 260)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (654 261)  (654 261)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (1 5)  (655 261)  (655 261)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (11 5)  (665 261)  (665 261)  routing T_13_16.sp4_v_b_5 <X> T_13_16.sp4_h_r_5
 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 261)  (678 261)  routing T_13_16.lft_op_2 <X> T_13_16.lc_trk_g1_2
 (28 5)  (682 261)  (682 261)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 261)  (684 261)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (38 5)  (692 261)  (692 261)  LC_2 Logic Functioning bit
 (41 5)  (695 261)  (695 261)  LC_2 Logic Functioning bit
 (43 5)  (697 261)  (697 261)  LC_2 Logic Functioning bit
 (51 5)  (705 261)  (705 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 9)  (669 265)  (669 265)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g2_0
 (16 9)  (670 265)  (670 265)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (4 10)  (658 266)  (658 266)  routing T_13_16.sp4_v_b_6 <X> T_13_16.sp4_v_t_43
 (5 10)  (659 266)  (659 266)  routing T_13_16.sp4_v_t_37 <X> T_13_16.sp4_h_l_43
 (9 10)  (663 266)  (663 266)  routing T_13_16.sp4_v_b_7 <X> T_13_16.sp4_h_l_42
 (14 10)  (668 266)  (668 266)  routing T_13_16.sp12_v_t_3 <X> T_13_16.lc_trk_g2_4
 (21 10)  (675 266)  (675 266)  routing T_13_16.sp12_v_b_7 <X> T_13_16.lc_trk_g2_7
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (678 266)  (678 266)  routing T_13_16.sp12_v_b_7 <X> T_13_16.lc_trk_g2_7
 (4 11)  (658 267)  (658 267)  routing T_13_16.sp4_v_t_37 <X> T_13_16.sp4_h_l_43
 (6 11)  (660 267)  (660 267)  routing T_13_16.sp4_v_t_37 <X> T_13_16.sp4_h_l_43
 (14 11)  (668 267)  (668 267)  routing T_13_16.sp12_v_t_3 <X> T_13_16.lc_trk_g2_4
 (15 11)  (669 267)  (669 267)  routing T_13_16.sp12_v_t_3 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (21 11)  (675 267)  (675 267)  routing T_13_16.sp12_v_b_7 <X> T_13_16.lc_trk_g2_7
 (10 12)  (664 268)  (664 268)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_h_r_10
 (13 12)  (667 268)  (667 268)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_11
 (14 12)  (668 268)  (668 268)  routing T_13_16.sp4_v_t_21 <X> T_13_16.lc_trk_g3_0
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (675 268)  (675 268)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g3_3
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (677 268)  (677 268)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g3_3
 (24 12)  (678 268)  (678 268)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g3_3
 (25 12)  (679 268)  (679 268)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g3_2
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 268)  (684 268)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 268)  (688 268)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (37 12)  (691 268)  (691 268)  LC_6 Logic Functioning bit
 (51 12)  (705 268)  (705 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (706 268)  (706 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (12 13)  (666 269)  (666 269)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_11
 (14 13)  (668 269)  (668 269)  routing T_13_16.sp4_v_t_21 <X> T_13_16.lc_trk_g3_0
 (16 13)  (670 269)  (670 269)  routing T_13_16.sp4_v_t_21 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (672 269)  (672 269)  routing T_13_16.sp4_r_v_b_41 <X> T_13_16.lc_trk_g3_1
 (21 13)  (675 269)  (675 269)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g3_3
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 269)  (680 269)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 269)  (681 269)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 269)  (686 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (687 269)  (687 269)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.input_2_6
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (47 13)  (701 269)  (701 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (702 269)  (702 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (5 14)  (659 270)  (659 270)  routing T_13_16.sp4_v_t_44 <X> T_13_16.sp4_h_l_44
 (8 14)  (662 270)  (662 270)  routing T_13_16.sp4_v_t_47 <X> T_13_16.sp4_h_l_47
 (9 14)  (663 270)  (663 270)  routing T_13_16.sp4_v_t_47 <X> T_13_16.sp4_h_l_47
 (6 15)  (660 271)  (660 271)  routing T_13_16.sp4_v_t_44 <X> T_13_16.sp4_h_l_44


LogicTile_14_16

 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (734 256)  (734 256)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (41 0)  (749 256)  (749 256)  LC_0 Logic Functioning bit
 (43 0)  (751 256)  (751 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (14 1)  (722 257)  (722 257)  routing T_14_16.sp4_r_v_b_35 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (726 257)  (726 257)  routing T_14_16.sp4_r_v_b_34 <X> T_14_16.lc_trk_g0_1
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (741 257)  (741 257)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.input_2_0
 (34 1)  (742 257)  (742 257)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.input_2_0
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (41 1)  (749 257)  (749 257)  LC_0 Logic Functioning bit
 (43 1)  (751 257)  (751 257)  LC_0 Logic Functioning bit
 (47 1)  (755 257)  (755 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (761 257)  (761 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 258)  (730 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (731 258)  (731 258)  routing T_14_16.sp12_h_l_12 <X> T_14_16.lc_trk_g0_7
 (25 2)  (733 258)  (733 258)  routing T_14_16.sp12_h_l_5 <X> T_14_16.lc_trk_g0_6
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (12 3)  (720 259)  (720 259)  routing T_14_16.sp4_h_l_39 <X> T_14_16.sp4_v_t_39
 (14 3)  (722 259)  (722 259)  routing T_14_16.sp4_h_r_4 <X> T_14_16.lc_trk_g0_4
 (15 3)  (723 259)  (723 259)  routing T_14_16.sp4_h_r_4 <X> T_14_16.lc_trk_g0_4
 (16 3)  (724 259)  (724 259)  routing T_14_16.sp4_h_r_4 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.sp12_h_l_5 <X> T_14_16.lc_trk_g0_6
 (25 3)  (733 259)  (733 259)  routing T_14_16.sp12_h_l_5 <X> T_14_16.lc_trk_g0_6
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (741 259)  (741 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.input_2_1
 (34 3)  (742 259)  (742 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.input_2_1
 (35 3)  (743 259)  (743 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.input_2_1
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (38 3)  (746 259)  (746 259)  LC_1 Logic Functioning bit
 (41 3)  (749 259)  (749 259)  LC_1 Logic Functioning bit
 (43 3)  (751 259)  (751 259)  LC_1 Logic Functioning bit
 (9 4)  (717 260)  (717 260)  routing T_14_16.sp4_v_t_41 <X> T_14_16.sp4_h_r_4
 (12 4)  (720 260)  (720 260)  routing T_14_16.sp4_v_b_11 <X> T_14_16.sp4_h_r_5
 (14 4)  (722 260)  (722 260)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g1_0
 (16 4)  (724 260)  (724 260)  routing T_14_16.sp12_h_r_9 <X> T_14_16.lc_trk_g1_1
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (729 260)  (729 260)  routing T_14_16.wire_logic_cluster/lc_3/out <X> T_14_16.lc_trk_g1_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 260)  (741 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (37 4)  (745 260)  (745 260)  LC_2 Logic Functioning bit
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (43 4)  (751 260)  (751 260)  LC_2 Logic Functioning bit
 (45 4)  (753 260)  (753 260)  LC_2 Logic Functioning bit
 (8 5)  (716 261)  (716 261)  routing T_14_16.sp4_v_t_36 <X> T_14_16.sp4_v_b_4
 (10 5)  (718 261)  (718 261)  routing T_14_16.sp4_v_t_36 <X> T_14_16.sp4_v_b_4
 (11 5)  (719 261)  (719 261)  routing T_14_16.sp4_v_b_11 <X> T_14_16.sp4_h_r_5
 (13 5)  (721 261)  (721 261)  routing T_14_16.sp4_v_b_11 <X> T_14_16.sp4_h_r_5
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 261)  (740 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 261)  (742 261)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.input_2_2
 (35 5)  (743 261)  (743 261)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.input_2_2
 (37 5)  (745 261)  (745 261)  LC_2 Logic Functioning bit
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (14 6)  (722 262)  (722 262)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g1_4
 (27 6)  (735 262)  (735 262)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 262)  (743 262)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.input_2_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (45 6)  (753 262)  (753 262)  LC_3 Logic Functioning bit
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 263)  (738 263)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 263)  (740 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (742 263)  (742 263)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.input_2_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (12 8)  (720 264)  (720 264)  routing T_14_16.sp4_v_t_45 <X> T_14_16.sp4_h_r_8
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (730 264)  (730 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (733 264)  (733 264)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g2_2
 (26 8)  (734 264)  (734 264)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (21 9)  (729 265)  (729 265)  routing T_14_16.sp4_r_v_b_35 <X> T_14_16.lc_trk_g2_3
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 265)  (731 265)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g2_2
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 266)  (726 266)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g2_5
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (733 266)  (733 266)  routing T_14_16.wire_logic_cluster/lc_6/out <X> T_14_16.lc_trk_g2_6
 (26 10)  (734 266)  (734 266)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (4 11)  (712 267)  (712 267)  routing T_14_16.sp4_v_b_1 <X> T_14_16.sp4_h_l_43
 (21 11)  (729 267)  (729 267)  routing T_14_16.sp4_r_v_b_39 <X> T_14_16.lc_trk_g2_7
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 267)  (738 267)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 267)  (740 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (741 267)  (741 267)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.input_2_5
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (47 11)  (755 267)  (755 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (756 267)  (756 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (712 268)  (712 268)  routing T_14_16.sp4_v_t_36 <X> T_14_16.sp4_v_b_9
 (6 12)  (714 268)  (714 268)  routing T_14_16.sp4_v_t_36 <X> T_14_16.sp4_v_b_9
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 268)  (726 268)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g3_1
 (25 12)  (733 268)  (733 268)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g3_2
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 268)  (738 268)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 268)  (741 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 268)  (743 268)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_6
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (41 12)  (749 268)  (749 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (3 13)  (711 269)  (711 269)  routing T_14_16.sp12_h_l_22 <X> T_14_16.sp12_h_r_1
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 269)  (738 269)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 269)  (739 269)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 269)  (740 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (743 269)  (743 269)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_6
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (40 13)  (748 269)  (748 269)  LC_6 Logic Functioning bit
 (42 13)  (750 269)  (750 269)  LC_6 Logic Functioning bit
 (46 13)  (754 269)  (754 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (8 15)  (716 271)  (716 271)  routing T_14_16.sp4_h_r_10 <X> T_14_16.sp4_v_t_47
 (9 15)  (717 271)  (717 271)  routing T_14_16.sp4_h_r_10 <X> T_14_16.sp4_v_t_47
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 271)  (733 271)  routing T_14_16.sp4_r_v_b_46 <X> T_14_16.lc_trk_g3_6


LogicTile_15_16

 (6 0)  (768 256)  (768 256)  routing T_15_16.sp4_v_t_44 <X> T_15_16.sp4_v_b_0
 (16 0)  (778 256)  (778 256)  routing T_15_16.sp4_v_b_9 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (780 256)  (780 256)  routing T_15_16.sp4_v_b_9 <X> T_15_16.lc_trk_g0_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (41 0)  (803 256)  (803 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (4 1)  (766 257)  (766 257)  routing T_15_16.sp4_h_l_41 <X> T_15_16.sp4_h_r_0
 (5 1)  (767 257)  (767 257)  routing T_15_16.sp4_v_t_44 <X> T_15_16.sp4_v_b_0
 (6 1)  (768 257)  (768 257)  routing T_15_16.sp4_h_l_41 <X> T_15_16.sp4_h_r_0
 (8 1)  (770 257)  (770 257)  routing T_15_16.sp4_h_l_36 <X> T_15_16.sp4_v_b_1
 (9 1)  (771 257)  (771 257)  routing T_15_16.sp4_h_l_36 <X> T_15_16.sp4_v_b_1
 (18 1)  (780 257)  (780 257)  routing T_15_16.sp4_v_b_9 <X> T_15_16.lc_trk_g0_1
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (40 1)  (802 257)  (802 257)  LC_0 Logic Functioning bit
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (784 258)  (784 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 258)  (785 258)  routing T_15_16.sp4_v_b_23 <X> T_15_16.lc_trk_g0_7
 (24 2)  (786 258)  (786 258)  routing T_15_16.sp4_v_b_23 <X> T_15_16.lc_trk_g0_7
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 258)  (795 258)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (38 2)  (800 258)  (800 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (50 2)  (812 258)  (812 258)  Cascade bit: LH_LC01_inmux02_5

 (10 3)  (772 259)  (772 259)  routing T_15_16.sp4_h_l_45 <X> T_15_16.sp4_v_t_36
 (14 3)  (776 259)  (776 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (15 3)  (777 259)  (777 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (16 3)  (778 259)  (778 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (789 259)  (789 259)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 259)  (790 259)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 259)  (792 259)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 259)  (798 259)  LC_1 Logic Functioning bit
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (41 3)  (803 259)  (803 259)  LC_1 Logic Functioning bit
 (43 3)  (805 259)  (805 259)  LC_1 Logic Functioning bit
 (1 4)  (763 260)  (763 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (766 260)  (766 260)  routing T_15_16.sp4_v_t_42 <X> T_15_16.sp4_v_b_3
 (6 4)  (768 260)  (768 260)  routing T_15_16.sp4_v_t_42 <X> T_15_16.sp4_v_b_3
 (13 4)  (775 260)  (775 260)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_b_5
 (17 4)  (779 260)  (779 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (785 260)  (785 260)  routing T_15_16.sp12_h_l_16 <X> T_15_16.lc_trk_g1_3
 (27 4)  (789 260)  (789 260)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 260)  (792 260)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (41 4)  (803 260)  (803 260)  LC_2 Logic Functioning bit
 (43 4)  (805 260)  (805 260)  LC_2 Logic Functioning bit
 (0 5)  (762 261)  (762 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (1 5)  (763 261)  (763 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (12 5)  (774 261)  (774 261)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_b_5
 (18 5)  (780 261)  (780 261)  routing T_15_16.sp4_r_v_b_25 <X> T_15_16.lc_trk_g1_1
 (21 5)  (783 261)  (783 261)  routing T_15_16.sp12_h_l_16 <X> T_15_16.lc_trk_g1_3
 (30 5)  (792 261)  (792 261)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 261)  (793 261)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (41 5)  (803 261)  (803 261)  LC_2 Logic Functioning bit
 (43 5)  (805 261)  (805 261)  LC_2 Logic Functioning bit
 (48 5)  (810 261)  (810 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (766 262)  (766 262)  routing T_15_16.sp4_v_b_7 <X> T_15_16.sp4_v_t_38
 (6 6)  (768 262)  (768 262)  routing T_15_16.sp4_v_b_7 <X> T_15_16.sp4_v_t_38
 (8 6)  (770 262)  (770 262)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_h_l_41
 (9 6)  (771 262)  (771 262)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_h_l_41
 (10 6)  (772 262)  (772 262)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_h_l_41
 (15 6)  (777 262)  (777 262)  routing T_15_16.sp4_h_r_13 <X> T_15_16.lc_trk_g1_5
 (16 6)  (778 262)  (778 262)  routing T_15_16.sp4_h_r_13 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.sp4_h_r_13 <X> T_15_16.lc_trk_g1_5
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (787 262)  (787 262)  routing T_15_16.sp4_h_r_14 <X> T_15_16.lc_trk_g1_6
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g1_1 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (37 6)  (799 262)  (799 262)  LC_3 Logic Functioning bit
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (21 7)  (783 263)  (783 263)  routing T_15_16.sp4_r_v_b_31 <X> T_15_16.lc_trk_g1_7
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (785 263)  (785 263)  routing T_15_16.sp4_h_r_14 <X> T_15_16.lc_trk_g1_6
 (24 7)  (786 263)  (786 263)  routing T_15_16.sp4_h_r_14 <X> T_15_16.lc_trk_g1_6
 (26 7)  (788 263)  (788 263)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 263)  (790 263)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (38 7)  (800 263)  (800 263)  LC_3 Logic Functioning bit
 (53 7)  (815 263)  (815 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (767 264)  (767 264)  routing T_15_16.sp4_h_l_38 <X> T_15_16.sp4_h_r_6
 (9 8)  (771 264)  (771 264)  routing T_15_16.sp4_v_t_42 <X> T_15_16.sp4_h_r_7
 (11 8)  (773 264)  (773 264)  routing T_15_16.sp4_h_r_3 <X> T_15_16.sp4_v_b_8
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 264)  (785 264)  routing T_15_16.sp4_v_t_30 <X> T_15_16.lc_trk_g2_3
 (24 8)  (786 264)  (786 264)  routing T_15_16.sp4_v_t_30 <X> T_15_16.lc_trk_g2_3
 (4 9)  (766 265)  (766 265)  routing T_15_16.sp4_h_l_38 <X> T_15_16.sp4_h_r_6
 (10 9)  (772 265)  (772 265)  routing T_15_16.sp4_h_r_2 <X> T_15_16.sp4_v_b_7
 (17 9)  (779 265)  (779 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp4_v_b_42 <X> T_15_16.lc_trk_g2_2
 (24 9)  (786 265)  (786 265)  routing T_15_16.sp4_v_b_42 <X> T_15_16.lc_trk_g2_2
 (4 10)  (766 266)  (766 266)  routing T_15_16.sp4_v_b_10 <X> T_15_16.sp4_v_t_43
 (6 10)  (768 266)  (768 266)  routing T_15_16.sp4_v_b_10 <X> T_15_16.sp4_v_t_43
 (13 10)  (775 266)  (775 266)  routing T_15_16.sp4_h_r_8 <X> T_15_16.sp4_v_t_45
 (15 10)  (777 266)  (777 266)  routing T_15_16.tnr_op_5 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (787 266)  (787 266)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g2_6
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 266)  (795 266)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (41 10)  (803 266)  (803 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (11 11)  (773 267)  (773 267)  routing T_15_16.sp4_h_r_8 <X> T_15_16.sp4_h_l_45
 (12 11)  (774 267)  (774 267)  routing T_15_16.sp4_h_r_8 <X> T_15_16.sp4_v_t_45
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 267)  (785 267)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g2_6
 (25 11)  (787 267)  (787 267)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g2_6
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 267)  (799 267)  LC_5 Logic Functioning bit
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (41 11)  (803 267)  (803 267)  LC_5 Logic Functioning bit
 (43 11)  (805 267)  (805 267)  LC_5 Logic Functioning bit
 (53 11)  (815 267)  (815 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g3_1
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (790 268)  (790 268)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 268)  (792 268)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (13 13)  (775 269)  (775 269)  routing T_15_16.sp4_v_t_43 <X> T_15_16.sp4_h_r_11
 (14 13)  (776 269)  (776 269)  routing T_15_16.sp4_r_v_b_40 <X> T_15_16.lc_trk_g3_0
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (783 269)  (783 269)  routing T_15_16.sp4_r_v_b_43 <X> T_15_16.lc_trk_g3_3
 (28 13)  (790 269)  (790 269)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (43 13)  (805 269)  (805 269)  LC_6 Logic Functioning bit
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 270)  (777 270)  routing T_15_16.tnr_op_5 <X> T_15_16.lc_trk_g3_5
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (27 14)  (789 270)  (789 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 270)  (795 270)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 270)  (796 270)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (1 15)  (763 271)  (763 271)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (776 271)  (776 271)  routing T_15_16.sp4_h_l_17 <X> T_15_16.lc_trk_g3_4
 (15 15)  (777 271)  (777 271)  routing T_15_16.sp4_h_l_17 <X> T_15_16.lc_trk_g3_4
 (16 15)  (778 271)  (778 271)  routing T_15_16.sp4_h_l_17 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (41 15)  (803 271)  (803 271)  LC_7 Logic Functioning bit
 (43 15)  (805 271)  (805 271)  LC_7 Logic Functioning bit
 (48 15)  (810 271)  (810 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_16

 (11 0)  (827 256)  (827 256)  routing T_16_16.sp4_h_l_45 <X> T_16_16.sp4_v_b_2
 (13 0)  (829 256)  (829 256)  routing T_16_16.sp4_h_l_45 <X> T_16_16.sp4_v_b_2
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 256)  (840 256)  routing T_16_16.top_op_3 <X> T_16_16.lc_trk_g0_3
 (27 0)  (843 256)  (843 256)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (38 0)  (854 256)  (854 256)  LC_0 Logic Functioning bit
 (41 0)  (857 256)  (857 256)  LC_0 Logic Functioning bit
 (43 0)  (859 256)  (859 256)  LC_0 Logic Functioning bit
 (5 1)  (821 257)  (821 257)  routing T_16_16.sp4_h_r_0 <X> T_16_16.sp4_v_b_0
 (12 1)  (828 257)  (828 257)  routing T_16_16.sp4_h_l_45 <X> T_16_16.sp4_v_b_2
 (21 1)  (837 257)  (837 257)  routing T_16_16.top_op_3 <X> T_16_16.lc_trk_g0_3
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 257)  (841 257)  routing T_16_16.sp4_r_v_b_33 <X> T_16_16.lc_trk_g0_2
 (28 1)  (844 257)  (844 257)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 257)  (852 257)  LC_0 Logic Functioning bit
 (38 1)  (854 257)  (854 257)  LC_0 Logic Functioning bit
 (40 1)  (856 257)  (856 257)  LC_0 Logic Functioning bit
 (42 1)  (858 257)  (858 257)  LC_0 Logic Functioning bit
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (820 258)  (820 258)  routing T_16_16.sp4_h_r_6 <X> T_16_16.sp4_v_t_37
 (6 2)  (822 258)  (822 258)  routing T_16_16.sp4_h_r_6 <X> T_16_16.sp4_v_t_37
 (14 2)  (830 258)  (830 258)  routing T_16_16.sp4_h_l_9 <X> T_16_16.lc_trk_g0_4
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (837 258)  (837 258)  routing T_16_16.bnr_op_7 <X> T_16_16.lc_trk_g0_7
 (22 2)  (838 258)  (838 258)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (843 258)  (843 258)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 258)  (849 258)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 258)  (850 258)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (43 2)  (859 258)  (859 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (50 2)  (866 258)  (866 258)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (821 259)  (821 259)  routing T_16_16.sp4_h_r_6 <X> T_16_16.sp4_v_t_37
 (8 3)  (824 259)  (824 259)  routing T_16_16.sp4_h_r_1 <X> T_16_16.sp4_v_t_36
 (9 3)  (825 259)  (825 259)  routing T_16_16.sp4_h_r_1 <X> T_16_16.sp4_v_t_36
 (14 3)  (830 259)  (830 259)  routing T_16_16.sp4_h_l_9 <X> T_16_16.lc_trk_g0_4
 (15 3)  (831 259)  (831 259)  routing T_16_16.sp4_h_l_9 <X> T_16_16.lc_trk_g0_4
 (16 3)  (832 259)  (832 259)  routing T_16_16.sp4_h_l_9 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (834 259)  (834 259)  routing T_16_16.sp4_r_v_b_29 <X> T_16_16.lc_trk_g0_5
 (21 3)  (837 259)  (837 259)  routing T_16_16.bnr_op_7 <X> T_16_16.lc_trk_g0_7
 (26 3)  (842 259)  (842 259)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 259)  (843 259)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 259)  (846 259)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (38 3)  (854 259)  (854 259)  LC_1 Logic Functioning bit
 (40 3)  (856 259)  (856 259)  LC_1 Logic Functioning bit
 (42 3)  (858 259)  (858 259)  LC_1 Logic Functioning bit
 (43 3)  (859 259)  (859 259)  LC_1 Logic Functioning bit
 (47 3)  (863 259)  (863 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (817 260)  (817 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (828 260)  (828 260)  routing T_16_16.sp4_v_b_5 <X> T_16_16.sp4_h_r_5
 (21 4)  (837 260)  (837 260)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 260)  (841 260)  routing T_16_16.sp4_v_b_10 <X> T_16_16.lc_trk_g1_2
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 260)  (844 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (41 4)  (857 260)  (857 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (1 5)  (817 261)  (817 261)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (11 5)  (827 261)  (827 261)  routing T_16_16.sp4_v_b_5 <X> T_16_16.sp4_h_r_5
 (15 5)  (831 261)  (831 261)  routing T_16_16.sp4_v_t_5 <X> T_16_16.lc_trk_g1_0
 (16 5)  (832 261)  (832 261)  routing T_16_16.sp4_v_t_5 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (838 261)  (838 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (839 261)  (839 261)  routing T_16_16.sp4_v_b_10 <X> T_16_16.lc_trk_g1_2
 (25 5)  (841 261)  (841 261)  routing T_16_16.sp4_v_b_10 <X> T_16_16.lc_trk_g1_2
 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 261)  (844 261)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 261)  (846 261)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (39 5)  (855 261)  (855 261)  LC_2 Logic Functioning bit
 (41 5)  (857 261)  (857 261)  LC_2 Logic Functioning bit
 (43 5)  (859 261)  (859 261)  LC_2 Logic Functioning bit
 (11 6)  (827 262)  (827 262)  routing T_16_16.sp4_h_r_11 <X> T_16_16.sp4_v_t_40
 (13 6)  (829 262)  (829 262)  routing T_16_16.sp4_h_r_11 <X> T_16_16.sp4_v_t_40
 (14 6)  (830 262)  (830 262)  routing T_16_16.wire_logic_cluster/lc_4/out <X> T_16_16.lc_trk_g1_4
 (15 6)  (831 262)  (831 262)  routing T_16_16.sp4_h_r_21 <X> T_16_16.lc_trk_g1_5
 (16 6)  (832 262)  (832 262)  routing T_16_16.sp4_h_r_21 <X> T_16_16.lc_trk_g1_5
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (834 262)  (834 262)  routing T_16_16.sp4_h_r_21 <X> T_16_16.lc_trk_g1_5
 (26 6)  (842 262)  (842 262)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 262)  (843 262)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 262)  (844 262)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (50 6)  (866 262)  (866 262)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (828 263)  (828 263)  routing T_16_16.sp4_h_r_11 <X> T_16_16.sp4_v_t_40
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (834 263)  (834 263)  routing T_16_16.sp4_h_r_21 <X> T_16_16.lc_trk_g1_5
 (19 7)  (835 263)  (835 263)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (27 7)  (843 263)  (843 263)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (14 8)  (830 264)  (830 264)  routing T_16_16.sp4_v_t_21 <X> T_16_16.lc_trk_g2_0
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 264)  (846 264)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (14 9)  (830 265)  (830 265)  routing T_16_16.sp4_v_t_21 <X> T_16_16.lc_trk_g2_0
 (16 9)  (832 265)  (832 265)  routing T_16_16.sp4_v_t_21 <X> T_16_16.lc_trk_g2_0
 (17 9)  (833 265)  (833 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (30 9)  (846 265)  (846 265)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (41 9)  (857 265)  (857 265)  LC_4 Logic Functioning bit
 (43 9)  (859 265)  (859 265)  LC_4 Logic Functioning bit
 (11 10)  (827 266)  (827 266)  routing T_16_16.sp4_h_r_2 <X> T_16_16.sp4_v_t_45
 (13 10)  (829 266)  (829 266)  routing T_16_16.sp4_h_r_2 <X> T_16_16.sp4_v_t_45
 (14 10)  (830 266)  (830 266)  routing T_16_16.sp4_v_b_36 <X> T_16_16.lc_trk_g2_4
 (15 10)  (831 266)  (831 266)  routing T_16_16.rgt_op_5 <X> T_16_16.lc_trk_g2_5
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (834 266)  (834 266)  routing T_16_16.rgt_op_5 <X> T_16_16.lc_trk_g2_5
 (21 10)  (837 266)  (837 266)  routing T_16_16.sp4_v_t_18 <X> T_16_16.lc_trk_g2_7
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (839 266)  (839 266)  routing T_16_16.sp4_v_t_18 <X> T_16_16.lc_trk_g2_7
 (25 10)  (841 266)  (841 266)  routing T_16_16.sp4_h_r_38 <X> T_16_16.lc_trk_g2_6
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (42 10)  (858 266)  (858 266)  LC_5 Logic Functioning bit
 (12 11)  (828 267)  (828 267)  routing T_16_16.sp4_h_r_2 <X> T_16_16.sp4_v_t_45
 (14 11)  (830 267)  (830 267)  routing T_16_16.sp4_v_b_36 <X> T_16_16.lc_trk_g2_4
 (16 11)  (832 267)  (832 267)  routing T_16_16.sp4_v_b_36 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (839 267)  (839 267)  routing T_16_16.sp4_h_r_38 <X> T_16_16.lc_trk_g2_6
 (24 11)  (840 267)  (840 267)  routing T_16_16.sp4_h_r_38 <X> T_16_16.lc_trk_g2_6
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (851 267)  (851 267)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.input_2_5
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (43 11)  (859 267)  (859 267)  LC_5 Logic Functioning bit
 (48 11)  (864 267)  (864 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (9 12)  (825 268)  (825 268)  routing T_16_16.sp4_v_t_47 <X> T_16_16.sp4_h_r_10
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 268)  (834 268)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g3_1
 (25 12)  (841 268)  (841 268)  routing T_16_16.sp4_v_t_23 <X> T_16_16.lc_trk_g3_2
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 268)  (847 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (41 12)  (857 268)  (857 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (839 269)  (839 269)  routing T_16_16.sp4_v_t_23 <X> T_16_16.lc_trk_g3_2
 (25 13)  (841 269)  (841 269)  routing T_16_16.sp4_v_t_23 <X> T_16_16.lc_trk_g3_2
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 269)  (846 269)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (41 13)  (857 269)  (857 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (819 270)  (819 270)  routing T_16_16.sp12_h_r_1 <X> T_16_16.sp12_v_t_22
 (4 14)  (820 270)  (820 270)  routing T_16_16.sp4_h_r_9 <X> T_16_16.sp4_v_t_44
 (5 14)  (821 270)  (821 270)  routing T_16_16.sp4_h_r_6 <X> T_16_16.sp4_h_l_44
 (9 14)  (825 270)  (825 270)  routing T_16_16.sp4_h_r_7 <X> T_16_16.sp4_h_l_47
 (10 14)  (826 270)  (826 270)  routing T_16_16.sp4_h_r_7 <X> T_16_16.sp4_h_l_47
 (11 14)  (827 270)  (827 270)  routing T_16_16.sp4_h_r_5 <X> T_16_16.sp4_v_t_46
 (13 14)  (829 270)  (829 270)  routing T_16_16.sp4_h_r_5 <X> T_16_16.sp4_v_t_46
 (15 14)  (831 270)  (831 270)  routing T_16_16.sp4_h_l_24 <X> T_16_16.lc_trk_g3_5
 (16 14)  (832 270)  (832 270)  routing T_16_16.sp4_h_l_24 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 270)  (834 270)  routing T_16_16.sp4_h_l_24 <X> T_16_16.lc_trk_g3_5
 (26 14)  (842 270)  (842 270)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 270)  (849 270)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 270)  (850 270)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (41 14)  (857 270)  (857 270)  LC_7 Logic Functioning bit
 (43 14)  (859 270)  (859 270)  LC_7 Logic Functioning bit
 (1 15)  (817 271)  (817 271)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (3 15)  (819 271)  (819 271)  routing T_16_16.sp12_h_r_1 <X> T_16_16.sp12_v_t_22
 (4 15)  (820 271)  (820 271)  routing T_16_16.sp4_h_r_6 <X> T_16_16.sp4_h_l_44
 (5 15)  (821 271)  (821 271)  routing T_16_16.sp4_h_r_9 <X> T_16_16.sp4_v_t_44
 (12 15)  (828 271)  (828 271)  routing T_16_16.sp4_h_r_5 <X> T_16_16.sp4_v_t_46
 (26 15)  (842 271)  (842 271)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 271)  (844 271)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (856 271)  (856 271)  LC_7 Logic Functioning bit
 (42 15)  (858 271)  (858 271)  LC_7 Logic Functioning bit
 (46 15)  (862 271)  (862 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_16

 (9 0)  (883 256)  (883 256)  routing T_17_16.sp4_h_l_47 <X> T_17_16.sp4_h_r_1
 (10 0)  (884 256)  (884 256)  routing T_17_16.sp4_h_l_47 <X> T_17_16.sp4_h_r_1
 (14 0)  (888 256)  (888 256)  routing T_17_16.wire_logic_cluster/lc_0/out <X> T_17_16.lc_trk_g0_0
 (21 0)  (895 256)  (895 256)  routing T_17_16.wire_logic_cluster/lc_3/out <X> T_17_16.lc_trk_g0_3
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (900 256)  (900 256)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 256)  (904 256)  routing T_17_16.lc_trk_g0_5 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 256)  (905 256)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 256)  (908 256)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (37 0)  (911 256)  (911 256)  LC_0 Logic Functioning bit
 (38 0)  (912 256)  (912 256)  LC_0 Logic Functioning bit
 (42 0)  (916 256)  (916 256)  LC_0 Logic Functioning bit
 (45 0)  (919 256)  (919 256)  LC_0 Logic Functioning bit
 (47 0)  (921 256)  (921 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (882 257)  (882 257)  routing T_17_16.sp4_h_l_36 <X> T_17_16.sp4_v_b_1
 (9 1)  (883 257)  (883 257)  routing T_17_16.sp4_h_l_36 <X> T_17_16.sp4_v_b_1
 (12 1)  (886 257)  (886 257)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_v_b_2
 (17 1)  (891 257)  (891 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (900 257)  (900 257)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 257)  (901 257)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 257)  (902 257)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 257)  (905 257)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 257)  (906 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (910 257)  (910 257)  LC_0 Logic Functioning bit
 (37 1)  (911 257)  (911 257)  LC_0 Logic Functioning bit
 (42 1)  (916 257)  (916 257)  LC_0 Logic Functioning bit
 (43 1)  (917 257)  (917 257)  LC_0 Logic Functioning bit
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (885 258)  (885 258)  routing T_17_16.sp4_v_b_11 <X> T_17_16.sp4_v_t_39
 (14 2)  (888 258)  (888 258)  routing T_17_16.sp4_v_t_1 <X> T_17_16.lc_trk_g0_4
 (16 2)  (890 258)  (890 258)  routing T_17_16.sp12_h_r_13 <X> T_17_16.lc_trk_g0_5
 (17 2)  (891 258)  (891 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (21 2)  (895 258)  (895 258)  routing T_17_16.sp4_h_l_2 <X> T_17_16.lc_trk_g0_7
 (22 2)  (896 258)  (896 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (897 258)  (897 258)  routing T_17_16.sp4_h_l_2 <X> T_17_16.lc_trk_g0_7
 (24 2)  (898 258)  (898 258)  routing T_17_16.sp4_h_l_2 <X> T_17_16.lc_trk_g0_7
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 258)  (904 258)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 258)  (907 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 258)  (908 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (38 2)  (912 258)  (912 258)  LC_1 Logic Functioning bit
 (41 2)  (915 258)  (915 258)  LC_1 Logic Functioning bit
 (43 2)  (917 258)  (917 258)  LC_1 Logic Functioning bit
 (4 3)  (878 259)  (878 259)  routing T_17_16.sp4_h_r_4 <X> T_17_16.sp4_h_l_37
 (6 3)  (880 259)  (880 259)  routing T_17_16.sp4_h_r_4 <X> T_17_16.sp4_h_l_37
 (12 3)  (886 259)  (886 259)  routing T_17_16.sp4_v_b_11 <X> T_17_16.sp4_v_t_39
 (14 3)  (888 259)  (888 259)  routing T_17_16.sp4_v_t_1 <X> T_17_16.lc_trk_g0_4
 (16 3)  (890 259)  (890 259)  routing T_17_16.sp4_v_t_1 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 259)  (899 259)  routing T_17_16.sp4_r_v_b_30 <X> T_17_16.lc_trk_g0_6
 (26 3)  (900 259)  (900 259)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 259)  (902 259)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (911 259)  (911 259)  LC_1 Logic Functioning bit
 (39 3)  (913 259)  (913 259)  LC_1 Logic Functioning bit
 (41 3)  (915 259)  (915 259)  LC_1 Logic Functioning bit
 (43 3)  (917 259)  (917 259)  LC_1 Logic Functioning bit
 (2 4)  (876 260)  (876 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 4)  (879 260)  (879 260)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_h_r_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 260)  (897 260)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (26 4)  (900 260)  (900 260)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 260)  (902 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 260)  (904 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 260)  (907 260)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 260)  (908 260)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 260)  (910 260)  LC_2 Logic Functioning bit
 (37 4)  (911 260)  (911 260)  LC_2 Logic Functioning bit
 (38 4)  (912 260)  (912 260)  LC_2 Logic Functioning bit
 (39 4)  (913 260)  (913 260)  LC_2 Logic Functioning bit
 (43 4)  (917 260)  (917 260)  LC_2 Logic Functioning bit
 (50 4)  (924 260)  (924 260)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (887 261)  (887 261)  routing T_17_16.sp4_v_t_37 <X> T_17_16.sp4_h_r_5
 (21 5)  (895 261)  (895 261)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (26 5)  (900 261)  (900 261)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 261)  (902 261)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (911 261)  (911 261)  LC_2 Logic Functioning bit
 (39 5)  (913 261)  (913 261)  LC_2 Logic Functioning bit
 (43 5)  (917 261)  (917 261)  LC_2 Logic Functioning bit
 (53 5)  (927 261)  (927 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (879 262)  (879 262)  routing T_17_16.sp4_h_r_0 <X> T_17_16.sp4_h_l_38
 (8 6)  (882 262)  (882 262)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_h_l_41
 (9 6)  (883 262)  (883 262)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_h_l_41
 (10 6)  (884 262)  (884 262)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_h_l_41
 (21 6)  (895 262)  (895 262)  routing T_17_16.sp4_h_l_10 <X> T_17_16.lc_trk_g1_7
 (22 6)  (896 262)  (896 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (897 262)  (897 262)  routing T_17_16.sp4_h_l_10 <X> T_17_16.lc_trk_g1_7
 (24 6)  (898 262)  (898 262)  routing T_17_16.sp4_h_l_10 <X> T_17_16.lc_trk_g1_7
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 262)  (909 262)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.input_2_3
 (37 6)  (911 262)  (911 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (4 7)  (878 263)  (878 263)  routing T_17_16.sp4_h_r_0 <X> T_17_16.sp4_h_l_38
 (12 7)  (886 263)  (886 263)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_v_t_40
 (21 7)  (895 263)  (895 263)  routing T_17_16.sp4_h_l_10 <X> T_17_16.lc_trk_g1_7
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (898 263)  (898 263)  routing T_17_16.bot_op_6 <X> T_17_16.lc_trk_g1_6
 (26 7)  (900 263)  (900 263)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 263)  (906 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (909 263)  (909 263)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.input_2_3
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (40 7)  (914 263)  (914 263)  LC_3 Logic Functioning bit
 (42 7)  (916 263)  (916 263)  LC_3 Logic Functioning bit
 (47 7)  (921 263)  (921 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (21 8)  (895 264)  (895 264)  routing T_17_16.sp4_h_r_35 <X> T_17_16.lc_trk_g2_3
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 264)  (897 264)  routing T_17_16.sp4_h_r_35 <X> T_17_16.lc_trk_g2_3
 (24 8)  (898 264)  (898 264)  routing T_17_16.sp4_h_r_35 <X> T_17_16.lc_trk_g2_3
 (28 8)  (902 264)  (902 264)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 264)  (904 264)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 264)  (907 264)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 264)  (908 264)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 264)  (911 264)  LC_4 Logic Functioning bit
 (39 8)  (913 264)  (913 264)  LC_4 Logic Functioning bit
 (51 8)  (925 264)  (925 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (926 264)  (926 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 265)  (902 265)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (911 265)  (911 265)  LC_4 Logic Functioning bit
 (39 9)  (913 265)  (913 265)  LC_4 Logic Functioning bit
 (40 9)  (914 265)  (914 265)  LC_4 Logic Functioning bit
 (42 9)  (916 265)  (916 265)  LC_4 Logic Functioning bit
 (6 10)  (880 266)  (880 266)  routing T_17_16.sp4_v_b_3 <X> T_17_16.sp4_v_t_43
 (13 10)  (887 266)  (887 266)  routing T_17_16.sp4_h_r_8 <X> T_17_16.sp4_v_t_45
 (14 10)  (888 266)  (888 266)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g2_4
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 266)  (904 266)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 266)  (907 266)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 266)  (908 266)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (43 10)  (917 266)  (917 266)  LC_5 Logic Functioning bit
 (50 10)  (924 266)  (924 266)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (925 266)  (925 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (879 267)  (879 267)  routing T_17_16.sp4_v_b_3 <X> T_17_16.sp4_v_t_43
 (10 11)  (884 267)  (884 267)  routing T_17_16.sp4_h_l_39 <X> T_17_16.sp4_v_t_42
 (12 11)  (886 267)  (886 267)  routing T_17_16.sp4_h_r_8 <X> T_17_16.sp4_v_t_45
 (14 11)  (888 267)  (888 267)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g2_4
 (16 11)  (890 267)  (890 267)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g2_4
 (17 11)  (891 267)  (891 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (896 267)  (896 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (901 267)  (901 267)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 267)  (902 267)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 267)  (904 267)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (43 11)  (917 267)  (917 267)  LC_5 Logic Functioning bit
 (46 11)  (920 267)  (920 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (899 268)  (899 268)  routing T_17_16.sp4_h_r_34 <X> T_17_16.lc_trk_g3_2
 (31 12)  (905 268)  (905 268)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 268)  (907 268)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 268)  (910 268)  LC_6 Logic Functioning bit
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (39 12)  (913 268)  (913 268)  LC_6 Logic Functioning bit
 (43 12)  (917 268)  (917 268)  LC_6 Logic Functioning bit
 (50 12)  (924 268)  (924 268)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (888 269)  (888 269)  routing T_17_16.sp4_h_r_24 <X> T_17_16.lc_trk_g3_0
 (15 13)  (889 269)  (889 269)  routing T_17_16.sp4_h_r_24 <X> T_17_16.lc_trk_g3_0
 (16 13)  (890 269)  (890 269)  routing T_17_16.sp4_h_r_24 <X> T_17_16.lc_trk_g3_0
 (17 13)  (891 269)  (891 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (896 269)  (896 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (897 269)  (897 269)  routing T_17_16.sp4_h_r_34 <X> T_17_16.lc_trk_g3_2
 (24 13)  (898 269)  (898 269)  routing T_17_16.sp4_h_r_34 <X> T_17_16.lc_trk_g3_2
 (26 13)  (900 269)  (900 269)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (911 269)  (911 269)  LC_6 Logic Functioning bit
 (38 13)  (912 269)  (912 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (42 13)  (916 269)  (916 269)  LC_6 Logic Functioning bit
 (46 13)  (920 269)  (920 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (3 14)  (877 270)  (877 270)  routing T_17_16.sp12_h_r_1 <X> T_17_16.sp12_v_t_22
 (13 14)  (887 270)  (887 270)  routing T_17_16.sp4_h_r_11 <X> T_17_16.sp4_v_t_46
 (16 14)  (890 270)  (890 270)  routing T_17_16.sp12_v_b_21 <X> T_17_16.lc_trk_g3_5
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (897 270)  (897 270)  routing T_17_16.sp4_h_r_31 <X> T_17_16.lc_trk_g3_7
 (24 14)  (898 270)  (898 270)  routing T_17_16.sp4_h_r_31 <X> T_17_16.lc_trk_g3_7
 (27 14)  (901 270)  (901 270)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 270)  (904 270)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 270)  (907 270)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 270)  (908 270)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 270)  (910 270)  LC_7 Logic Functioning bit
 (38 14)  (912 270)  (912 270)  LC_7 Logic Functioning bit
 (41 14)  (915 270)  (915 270)  LC_7 Logic Functioning bit
 (43 14)  (917 270)  (917 270)  LC_7 Logic Functioning bit
 (3 15)  (877 271)  (877 271)  routing T_17_16.sp12_h_r_1 <X> T_17_16.sp12_v_t_22
 (4 15)  (878 271)  (878 271)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_h_l_44
 (8 15)  (882 271)  (882 271)  routing T_17_16.sp4_h_r_10 <X> T_17_16.sp4_v_t_47
 (9 15)  (883 271)  (883 271)  routing T_17_16.sp4_h_r_10 <X> T_17_16.sp4_v_t_47
 (12 15)  (886 271)  (886 271)  routing T_17_16.sp4_h_r_11 <X> T_17_16.sp4_v_t_46
 (14 15)  (888 271)  (888 271)  routing T_17_16.tnl_op_4 <X> T_17_16.lc_trk_g3_4
 (15 15)  (889 271)  (889 271)  routing T_17_16.tnl_op_4 <X> T_17_16.lc_trk_g3_4
 (17 15)  (891 271)  (891 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (892 271)  (892 271)  routing T_17_16.sp12_v_b_21 <X> T_17_16.lc_trk_g3_5
 (21 15)  (895 271)  (895 271)  routing T_17_16.sp4_h_r_31 <X> T_17_16.lc_trk_g3_7
 (26 15)  (900 271)  (900 271)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 271)  (901 271)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 271)  (902 271)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 271)  (903 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 271)  (904 271)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (911 271)  (911 271)  LC_7 Logic Functioning bit
 (39 15)  (913 271)  (913 271)  LC_7 Logic Functioning bit
 (41 15)  (915 271)  (915 271)  LC_7 Logic Functioning bit
 (43 15)  (917 271)  (917 271)  LC_7 Logic Functioning bit
 (53 15)  (927 271)  (927 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_16

 (8 0)  (936 256)  (936 256)  routing T_18_16.sp4_h_l_40 <X> T_18_16.sp4_h_r_1
 (10 0)  (938 256)  (938 256)  routing T_18_16.sp4_h_l_40 <X> T_18_16.sp4_h_r_1
 (14 0)  (942 256)  (942 256)  routing T_18_16.wire_logic_cluster/lc_0/out <X> T_18_16.lc_trk_g0_0
 (15 0)  (943 256)  (943 256)  routing T_18_16.sp4_h_l_4 <X> T_18_16.lc_trk_g0_1
 (16 0)  (944 256)  (944 256)  routing T_18_16.sp4_h_l_4 <X> T_18_16.lc_trk_g0_1
 (17 0)  (945 256)  (945 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (946 256)  (946 256)  routing T_18_16.sp4_h_l_4 <X> T_18_16.lc_trk_g0_1
 (25 0)  (953 256)  (953 256)  routing T_18_16.wire_logic_cluster/lc_2/out <X> T_18_16.lc_trk_g0_2
 (26 0)  (954 256)  (954 256)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 256)  (955 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 256)  (956 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 256)  (958 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 256)  (959 256)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 256)  (961 256)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (41 0)  (969 256)  (969 256)  LC_0 Logic Functioning bit
 (43 0)  (971 256)  (971 256)  LC_0 Logic Functioning bit
 (17 1)  (945 257)  (945 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (946 257)  (946 257)  routing T_18_16.sp4_h_l_4 <X> T_18_16.lc_trk_g0_1
 (22 1)  (950 257)  (950 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (954 257)  (954 257)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 257)  (956 257)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 257)  (965 257)  LC_0 Logic Functioning bit
 (39 1)  (967 257)  (967 257)  LC_0 Logic Functioning bit
 (41 1)  (969 257)  (969 257)  LC_0 Logic Functioning bit
 (43 1)  (971 257)  (971 257)  LC_0 Logic Functioning bit
 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (933 258)  (933 258)  routing T_18_16.sp4_h_r_9 <X> T_18_16.sp4_h_l_37
 (14 2)  (942 258)  (942 258)  routing T_18_16.wire_logic_cluster/lc_4/out <X> T_18_16.lc_trk_g0_4
 (15 2)  (943 258)  (943 258)  routing T_18_16.lft_op_5 <X> T_18_16.lc_trk_g0_5
 (17 2)  (945 258)  (945 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (946 258)  (946 258)  routing T_18_16.lft_op_5 <X> T_18_16.lc_trk_g0_5
 (26 2)  (954 258)  (954 258)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (35 2)  (963 258)  (963 258)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.input_2_1
 (37 2)  (965 258)  (965 258)  LC_1 Logic Functioning bit
 (42 2)  (970 258)  (970 258)  LC_1 Logic Functioning bit
 (3 3)  (931 259)  (931 259)  routing T_18_16.sp12_v_b_0 <X> T_18_16.sp12_h_l_23
 (4 3)  (932 259)  (932 259)  routing T_18_16.sp4_h_r_9 <X> T_18_16.sp4_h_l_37
 (9 3)  (937 259)  (937 259)  routing T_18_16.sp4_v_b_1 <X> T_18_16.sp4_v_t_36
 (17 3)  (945 259)  (945 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (950 259)  (950 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 259)  (952 259)  routing T_18_16.top_op_6 <X> T_18_16.lc_trk_g0_6
 (25 3)  (953 259)  (953 259)  routing T_18_16.top_op_6 <X> T_18_16.lc_trk_g0_6
 (28 3)  (956 259)  (956 259)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 259)  (957 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 259)  (960 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (961 259)  (961 259)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.input_2_1
 (34 3)  (962 259)  (962 259)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.input_2_1
 (35 3)  (963 259)  (963 259)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.input_2_1
 (36 3)  (964 259)  (964 259)  LC_1 Logic Functioning bit
 (43 3)  (971 259)  (971 259)  LC_1 Logic Functioning bit
 (0 4)  (928 260)  (928 260)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (942 260)  (942 260)  routing T_18_16.sp4_h_l_5 <X> T_18_16.lc_trk_g1_0
 (22 4)  (950 260)  (950 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (953 260)  (953 260)  routing T_18_16.sp4_h_l_7 <X> T_18_16.lc_trk_g1_2
 (29 4)  (957 260)  (957 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 260)  (960 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 260)  (962 260)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 260)  (964 260)  LC_2 Logic Functioning bit
 (37 4)  (965 260)  (965 260)  LC_2 Logic Functioning bit
 (39 4)  (967 260)  (967 260)  LC_2 Logic Functioning bit
 (41 4)  (969 260)  (969 260)  LC_2 Logic Functioning bit
 (43 4)  (971 260)  (971 260)  LC_2 Logic Functioning bit
 (50 4)  (978 260)  (978 260)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (929 261)  (929 261)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (8 5)  (936 261)  (936 261)  routing T_18_16.sp4_h_r_4 <X> T_18_16.sp4_v_b_4
 (14 5)  (942 261)  (942 261)  routing T_18_16.sp4_h_l_5 <X> T_18_16.lc_trk_g1_0
 (15 5)  (943 261)  (943 261)  routing T_18_16.sp4_h_l_5 <X> T_18_16.lc_trk_g1_0
 (16 5)  (944 261)  (944 261)  routing T_18_16.sp4_h_l_5 <X> T_18_16.lc_trk_g1_0
 (17 5)  (945 261)  (945 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (19 5)  (947 261)  (947 261)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (21 5)  (949 261)  (949 261)  routing T_18_16.sp4_r_v_b_27 <X> T_18_16.lc_trk_g1_3
 (22 5)  (950 261)  (950 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (951 261)  (951 261)  routing T_18_16.sp4_h_l_7 <X> T_18_16.lc_trk_g1_2
 (24 5)  (952 261)  (952 261)  routing T_18_16.sp4_h_l_7 <X> T_18_16.lc_trk_g1_2
 (25 5)  (953 261)  (953 261)  routing T_18_16.sp4_h_l_7 <X> T_18_16.lc_trk_g1_2
 (29 5)  (957 261)  (957 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 261)  (959 261)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 261)  (964 261)  LC_2 Logic Functioning bit
 (37 5)  (965 261)  (965 261)  LC_2 Logic Functioning bit
 (39 5)  (967 261)  (967 261)  LC_2 Logic Functioning bit
 (4 6)  (932 262)  (932 262)  routing T_18_16.sp4_h_r_3 <X> T_18_16.sp4_v_t_38
 (26 6)  (954 262)  (954 262)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 262)  (961 262)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 262)  (962 262)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 262)  (964 262)  LC_3 Logic Functioning bit
 (37 6)  (965 262)  (965 262)  LC_3 Logic Functioning bit
 (38 6)  (966 262)  (966 262)  LC_3 Logic Functioning bit
 (42 6)  (970 262)  (970 262)  LC_3 Logic Functioning bit
 (5 7)  (933 263)  (933 263)  routing T_18_16.sp4_h_r_3 <X> T_18_16.sp4_v_t_38
 (22 7)  (950 263)  (950 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (951 263)  (951 263)  routing T_18_16.sp4_v_b_22 <X> T_18_16.lc_trk_g1_6
 (24 7)  (952 263)  (952 263)  routing T_18_16.sp4_v_b_22 <X> T_18_16.lc_trk_g1_6
 (28 7)  (956 263)  (956 263)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 263)  (957 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 263)  (959 263)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 263)  (960 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (962 263)  (962 263)  routing T_18_16.lc_trk_g1_0 <X> T_18_16.input_2_3
 (36 7)  (964 263)  (964 263)  LC_3 Logic Functioning bit
 (37 7)  (965 263)  (965 263)  LC_3 Logic Functioning bit
 (39 7)  (967 263)  (967 263)  LC_3 Logic Functioning bit
 (43 7)  (971 263)  (971 263)  LC_3 Logic Functioning bit
 (4 8)  (932 264)  (932 264)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_v_b_6
 (6 8)  (934 264)  (934 264)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_v_b_6
 (13 8)  (941 264)  (941 264)  routing T_18_16.sp4_h_l_45 <X> T_18_16.sp4_v_b_8
 (25 8)  (953 264)  (953 264)  routing T_18_16.sp4_v_t_23 <X> T_18_16.lc_trk_g2_2
 (29 8)  (957 264)  (957 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 264)  (961 264)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 264)  (962 264)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 264)  (964 264)  LC_4 Logic Functioning bit
 (37 8)  (965 264)  (965 264)  LC_4 Logic Functioning bit
 (38 8)  (966 264)  (966 264)  LC_4 Logic Functioning bit
 (41 8)  (969 264)  (969 264)  LC_4 Logic Functioning bit
 (42 8)  (970 264)  (970 264)  LC_4 Logic Functioning bit
 (43 8)  (971 264)  (971 264)  LC_4 Logic Functioning bit
 (45 8)  (973 264)  (973 264)  LC_4 Logic Functioning bit
 (46 8)  (974 264)  (974 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (978 264)  (978 264)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (940 265)  (940 265)  routing T_18_16.sp4_h_l_45 <X> T_18_16.sp4_v_b_8
 (22 9)  (950 265)  (950 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 265)  (951 265)  routing T_18_16.sp4_v_t_23 <X> T_18_16.lc_trk_g2_2
 (25 9)  (953 265)  (953 265)  routing T_18_16.sp4_v_t_23 <X> T_18_16.lc_trk_g2_2
 (26 9)  (954 265)  (954 265)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 265)  (957 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 265)  (959 265)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 265)  (965 265)  LC_4 Logic Functioning bit
 (39 9)  (967 265)  (967 265)  LC_4 Logic Functioning bit
 (4 10)  (932 266)  (932 266)  routing T_18_16.sp4_h_r_0 <X> T_18_16.sp4_v_t_43
 (6 10)  (934 266)  (934 266)  routing T_18_16.sp4_h_r_0 <X> T_18_16.sp4_v_t_43
 (11 10)  (939 266)  (939 266)  routing T_18_16.sp4_h_r_2 <X> T_18_16.sp4_v_t_45
 (13 10)  (941 266)  (941 266)  routing T_18_16.sp4_h_r_2 <X> T_18_16.sp4_v_t_45
 (14 10)  (942 266)  (942 266)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (17 10)  (945 266)  (945 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (953 266)  (953 266)  routing T_18_16.rgt_op_6 <X> T_18_16.lc_trk_g2_6
 (26 10)  (954 266)  (954 266)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 266)  (958 266)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 266)  (962 266)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 266)  (964 266)  LC_5 Logic Functioning bit
 (37 10)  (965 266)  (965 266)  LC_5 Logic Functioning bit
 (38 10)  (966 266)  (966 266)  LC_5 Logic Functioning bit
 (39 10)  (967 266)  (967 266)  LC_5 Logic Functioning bit
 (41 10)  (969 266)  (969 266)  LC_5 Logic Functioning bit
 (43 10)  (971 266)  (971 266)  LC_5 Logic Functioning bit
 (52 10)  (980 266)  (980 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (933 267)  (933 267)  routing T_18_16.sp4_h_r_0 <X> T_18_16.sp4_v_t_43
 (12 11)  (940 267)  (940 267)  routing T_18_16.sp4_h_r_2 <X> T_18_16.sp4_v_t_45
 (14 11)  (942 267)  (942 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (15 11)  (943 267)  (943 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (16 11)  (944 267)  (944 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (946 267)  (946 267)  routing T_18_16.sp4_r_v_b_37 <X> T_18_16.lc_trk_g2_5
 (22 11)  (950 267)  (950 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (952 267)  (952 267)  routing T_18_16.rgt_op_6 <X> T_18_16.lc_trk_g2_6
 (28 11)  (956 267)  (956 267)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 267)  (958 267)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 267)  (959 267)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 267)  (964 267)  LC_5 Logic Functioning bit
 (38 11)  (966 267)  (966 267)  LC_5 Logic Functioning bit
 (2 12)  (930 268)  (930 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (21 12)  (949 268)  (949 268)  routing T_18_16.sp4_v_t_22 <X> T_18_16.lc_trk_g3_3
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (951 268)  (951 268)  routing T_18_16.sp4_v_t_22 <X> T_18_16.lc_trk_g3_3
 (27 12)  (955 268)  (955 268)  routing T_18_16.lc_trk_g1_0 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 268)  (959 268)  routing T_18_16.lc_trk_g0_5 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 268)  (964 268)  LC_6 Logic Functioning bit
 (38 12)  (966 268)  (966 268)  LC_6 Logic Functioning bit
 (41 12)  (969 268)  (969 268)  LC_6 Logic Functioning bit
 (43 12)  (971 268)  (971 268)  LC_6 Logic Functioning bit
 (21 13)  (949 269)  (949 269)  routing T_18_16.sp4_v_t_22 <X> T_18_16.lc_trk_g3_3
 (22 13)  (950 269)  (950 269)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (951 269)  (951 269)  routing T_18_16.sp12_v_t_9 <X> T_18_16.lc_trk_g3_2
 (26 13)  (954 269)  (954 269)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 269)  (955 269)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (965 269)  (965 269)  LC_6 Logic Functioning bit
 (39 13)  (967 269)  (967 269)  LC_6 Logic Functioning bit
 (41 13)  (969 269)  (969 269)  LC_6 Logic Functioning bit
 (43 13)  (971 269)  (971 269)  LC_6 Logic Functioning bit
 (52 13)  (980 269)  (980 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (928 270)  (928 270)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (931 270)  (931 270)  routing T_18_16.sp12_h_r_1 <X> T_18_16.sp12_v_t_22
 (14 14)  (942 270)  (942 270)  routing T_18_16.sp4_h_r_36 <X> T_18_16.lc_trk_g3_4
 (19 14)  (947 270)  (947 270)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (26 14)  (954 270)  (954 270)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (31 14)  (959 270)  (959 270)  routing T_18_16.lc_trk_g0_4 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 270)  (960 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (969 270)  (969 270)  LC_7 Logic Functioning bit
 (43 14)  (971 270)  (971 270)  LC_7 Logic Functioning bit
 (47 14)  (975 270)  (975 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (1 15)  (929 271)  (929 271)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (3 15)  (931 271)  (931 271)  routing T_18_16.sp12_h_r_1 <X> T_18_16.sp12_v_t_22
 (15 15)  (943 271)  (943 271)  routing T_18_16.sp4_h_r_36 <X> T_18_16.lc_trk_g3_4
 (16 15)  (944 271)  (944 271)  routing T_18_16.sp4_h_r_36 <X> T_18_16.lc_trk_g3_4
 (17 15)  (945 271)  (945 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (950 271)  (950 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 271)  (953 271)  routing T_18_16.sp4_r_v_b_46 <X> T_18_16.lc_trk_g3_6
 (26 15)  (954 271)  (954 271)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 271)  (955 271)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 271)  (957 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (40 15)  (968 271)  (968 271)  LC_7 Logic Functioning bit
 (42 15)  (970 271)  (970 271)  LC_7 Logic Functioning bit


LogicTile_19_16

 (8 0)  (990 256)  (990 256)  routing T_19_16.sp4_v_b_7 <X> T_19_16.sp4_h_r_1
 (9 0)  (991 256)  (991 256)  routing T_19_16.sp4_v_b_7 <X> T_19_16.sp4_h_r_1
 (10 0)  (992 256)  (992 256)  routing T_19_16.sp4_v_b_7 <X> T_19_16.sp4_h_r_1
 (14 0)  (996 256)  (996 256)  routing T_19_16.sp4_h_l_5 <X> T_19_16.lc_trk_g0_0
 (21 0)  (1003 256)  (1003 256)  routing T_19_16.sp4_v_b_11 <X> T_19_16.lc_trk_g0_3
 (22 0)  (1004 256)  (1004 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1005 256)  (1005 256)  routing T_19_16.sp4_v_b_11 <X> T_19_16.lc_trk_g0_3
 (25 0)  (1007 256)  (1007 256)  routing T_19_16.sp12_h_r_2 <X> T_19_16.lc_trk_g0_2
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 256)  (1012 256)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 256)  (1013 256)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 256)  (1015 256)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 256)  (1016 256)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 256)  (1018 256)  LC_0 Logic Functioning bit
 (38 0)  (1020 256)  (1020 256)  LC_0 Logic Functioning bit
 (45 0)  (1027 256)  (1027 256)  LC_0 Logic Functioning bit
 (14 1)  (996 257)  (996 257)  routing T_19_16.sp4_h_l_5 <X> T_19_16.lc_trk_g0_0
 (15 1)  (997 257)  (997 257)  routing T_19_16.sp4_h_l_5 <X> T_19_16.lc_trk_g0_0
 (16 1)  (998 257)  (998 257)  routing T_19_16.sp4_h_l_5 <X> T_19_16.lc_trk_g0_0
 (17 1)  (999 257)  (999 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (1003 257)  (1003 257)  routing T_19_16.sp4_v_b_11 <X> T_19_16.lc_trk_g0_3
 (22 1)  (1004 257)  (1004 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (1006 257)  (1006 257)  routing T_19_16.sp12_h_r_2 <X> T_19_16.lc_trk_g0_2
 (25 1)  (1007 257)  (1007 257)  routing T_19_16.sp12_h_r_2 <X> T_19_16.lc_trk_g0_2
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 257)  (1012 257)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 257)  (1013 257)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 257)  (1018 257)  LC_0 Logic Functioning bit
 (37 1)  (1019 257)  (1019 257)  LC_0 Logic Functioning bit
 (38 1)  (1020 257)  (1020 257)  LC_0 Logic Functioning bit
 (39 1)  (1021 257)  (1021 257)  LC_0 Logic Functioning bit
 (40 1)  (1022 257)  (1022 257)  LC_0 Logic Functioning bit
 (42 1)  (1024 257)  (1024 257)  LC_0 Logic Functioning bit
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (991 258)  (991 258)  routing T_19_16.sp4_h_r_10 <X> T_19_16.sp4_h_l_36
 (10 2)  (992 258)  (992 258)  routing T_19_16.sp4_h_r_10 <X> T_19_16.sp4_h_l_36
 (14 2)  (996 258)  (996 258)  routing T_19_16.sp12_h_l_3 <X> T_19_16.lc_trk_g0_4
 (22 2)  (1004 258)  (1004 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (1008 258)  (1008 258)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 258)  (1015 258)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 258)  (1017 258)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.input_2_1
 (36 2)  (1018 258)  (1018 258)  LC_1 Logic Functioning bit
 (37 2)  (1019 258)  (1019 258)  LC_1 Logic Functioning bit
 (39 2)  (1021 258)  (1021 258)  LC_1 Logic Functioning bit
 (43 2)  (1025 258)  (1025 258)  LC_1 Logic Functioning bit
 (45 2)  (1027 258)  (1027 258)  LC_1 Logic Functioning bit
 (11 3)  (993 259)  (993 259)  routing T_19_16.sp4_h_r_2 <X> T_19_16.sp4_h_l_39
 (14 3)  (996 259)  (996 259)  routing T_19_16.sp12_h_l_3 <X> T_19_16.lc_trk_g0_4
 (15 3)  (997 259)  (997 259)  routing T_19_16.sp12_h_l_3 <X> T_19_16.lc_trk_g0_4
 (17 3)  (999 259)  (999 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (1003 259)  (1003 259)  routing T_19_16.sp4_r_v_b_31 <X> T_19_16.lc_trk_g0_7
 (22 3)  (1004 259)  (1004 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 259)  (1005 259)  routing T_19_16.sp4_v_b_22 <X> T_19_16.lc_trk_g0_6
 (24 3)  (1006 259)  (1006 259)  routing T_19_16.sp4_v_b_22 <X> T_19_16.lc_trk_g0_6
 (26 3)  (1008 259)  (1008 259)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 259)  (1013 259)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 259)  (1014 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1016 259)  (1016 259)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.input_2_1
 (35 3)  (1017 259)  (1017 259)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.input_2_1
 (36 3)  (1018 259)  (1018 259)  LC_1 Logic Functioning bit
 (37 3)  (1019 259)  (1019 259)  LC_1 Logic Functioning bit
 (38 3)  (1020 259)  (1020 259)  LC_1 Logic Functioning bit
 (42 3)  (1024 259)  (1024 259)  LC_1 Logic Functioning bit
 (0 4)  (982 260)  (982 260)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (1 4)  (983 260)  (983 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 260)  (1003 260)  routing T_19_16.sp4_h_r_19 <X> T_19_16.lc_trk_g1_3
 (22 4)  (1004 260)  (1004 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1005 260)  (1005 260)  routing T_19_16.sp4_h_r_19 <X> T_19_16.lc_trk_g1_3
 (24 4)  (1006 260)  (1006 260)  routing T_19_16.sp4_h_r_19 <X> T_19_16.lc_trk_g1_3
 (29 4)  (1011 260)  (1011 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 260)  (1013 260)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 260)  (1018 260)  LC_2 Logic Functioning bit
 (38 4)  (1020 260)  (1020 260)  LC_2 Logic Functioning bit
 (41 4)  (1023 260)  (1023 260)  LC_2 Logic Functioning bit
 (43 4)  (1025 260)  (1025 260)  LC_2 Logic Functioning bit
 (45 4)  (1027 260)  (1027 260)  LC_2 Logic Functioning bit
 (46 4)  (1028 260)  (1028 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (982 261)  (982 261)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (1 5)  (983 261)  (983 261)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (16 5)  (998 261)  (998 261)  routing T_19_16.sp12_h_r_8 <X> T_19_16.lc_trk_g1_0
 (17 5)  (999 261)  (999 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (1003 261)  (1003 261)  routing T_19_16.sp4_h_r_19 <X> T_19_16.lc_trk_g1_3
 (26 5)  (1008 261)  (1008 261)  routing T_19_16.lc_trk_g0_2 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 261)  (1012 261)  routing T_19_16.lc_trk_g0_3 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 261)  (1013 261)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 261)  (1019 261)  LC_2 Logic Functioning bit
 (39 5)  (1021 261)  (1021 261)  LC_2 Logic Functioning bit
 (41 5)  (1023 261)  (1023 261)  LC_2 Logic Functioning bit
 (43 5)  (1025 261)  (1025 261)  LC_2 Logic Functioning bit
 (9 6)  (991 262)  (991 262)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_h_l_41
 (16 6)  (998 262)  (998 262)  routing T_19_16.sp12_h_l_18 <X> T_19_16.lc_trk_g1_5
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (1003 262)  (1003 262)  routing T_19_16.sp4_h_l_2 <X> T_19_16.lc_trk_g1_7
 (22 6)  (1004 262)  (1004 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1005 262)  (1005 262)  routing T_19_16.sp4_h_l_2 <X> T_19_16.lc_trk_g1_7
 (24 6)  (1006 262)  (1006 262)  routing T_19_16.sp4_h_l_2 <X> T_19_16.lc_trk_g1_7
 (26 6)  (1008 262)  (1008 262)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 262)  (1011 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 262)  (1012 262)  routing T_19_16.lc_trk_g0_4 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 262)  (1013 262)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 262)  (1014 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 262)  (1018 262)  LC_3 Logic Functioning bit
 (37 6)  (1019 262)  (1019 262)  LC_3 Logic Functioning bit
 (38 6)  (1020 262)  (1020 262)  LC_3 Logic Functioning bit
 (39 6)  (1021 262)  (1021 262)  LC_3 Logic Functioning bit
 (41 6)  (1023 262)  (1023 262)  LC_3 Logic Functioning bit
 (43 6)  (1025 262)  (1025 262)  LC_3 Logic Functioning bit
 (45 6)  (1027 262)  (1027 262)  LC_3 Logic Functioning bit
 (8 7)  (990 263)  (990 263)  routing T_19_16.sp4_h_r_4 <X> T_19_16.sp4_v_t_41
 (9 7)  (991 263)  (991 263)  routing T_19_16.sp4_h_r_4 <X> T_19_16.sp4_v_t_41
 (17 7)  (999 263)  (999 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (1000 263)  (1000 263)  routing T_19_16.sp12_h_l_18 <X> T_19_16.lc_trk_g1_5
 (22 7)  (1004 263)  (1004 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1005 263)  (1005 263)  routing T_19_16.sp4_h_r_6 <X> T_19_16.lc_trk_g1_6
 (24 7)  (1006 263)  (1006 263)  routing T_19_16.sp4_h_r_6 <X> T_19_16.lc_trk_g1_6
 (25 7)  (1007 263)  (1007 263)  routing T_19_16.sp4_h_r_6 <X> T_19_16.lc_trk_g1_6
 (26 7)  (1008 263)  (1008 263)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 263)  (1011 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 263)  (1013 263)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 263)  (1018 263)  LC_3 Logic Functioning bit
 (38 7)  (1020 263)  (1020 263)  LC_3 Logic Functioning bit
 (52 7)  (1034 263)  (1034 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (996 264)  (996 264)  routing T_19_16.sp4_h_l_21 <X> T_19_16.lc_trk_g2_0
 (21 8)  (1003 264)  (1003 264)  routing T_19_16.sp4_v_t_22 <X> T_19_16.lc_trk_g2_3
 (22 8)  (1004 264)  (1004 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1005 264)  (1005 264)  routing T_19_16.sp4_v_t_22 <X> T_19_16.lc_trk_g2_3
 (26 8)  (1008 264)  (1008 264)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 264)  (1010 264)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 264)  (1011 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 264)  (1013 264)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 264)  (1018 264)  LC_4 Logic Functioning bit
 (38 8)  (1020 264)  (1020 264)  LC_4 Logic Functioning bit
 (41 8)  (1023 264)  (1023 264)  LC_4 Logic Functioning bit
 (43 8)  (1025 264)  (1025 264)  LC_4 Logic Functioning bit
 (45 8)  (1027 264)  (1027 264)  LC_4 Logic Functioning bit
 (46 8)  (1028 264)  (1028 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (987 265)  (987 265)  routing T_19_16.sp4_h_r_6 <X> T_19_16.sp4_v_b_6
 (15 9)  (997 265)  (997 265)  routing T_19_16.sp4_h_l_21 <X> T_19_16.lc_trk_g2_0
 (16 9)  (998 265)  (998 265)  routing T_19_16.sp4_h_l_21 <X> T_19_16.lc_trk_g2_0
 (17 9)  (999 265)  (999 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (1003 265)  (1003 265)  routing T_19_16.sp4_v_t_22 <X> T_19_16.lc_trk_g2_3
 (22 9)  (1004 265)  (1004 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 265)  (1005 265)  routing T_19_16.sp4_v_b_42 <X> T_19_16.lc_trk_g2_2
 (24 9)  (1006 265)  (1006 265)  routing T_19_16.sp4_v_b_42 <X> T_19_16.lc_trk_g2_2
 (26 9)  (1008 265)  (1008 265)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 265)  (1009 265)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 265)  (1011 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 265)  (1012 265)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 265)  (1013 265)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 265)  (1019 265)  LC_4 Logic Functioning bit
 (39 9)  (1021 265)  (1021 265)  LC_4 Logic Functioning bit
 (41 9)  (1023 265)  (1023 265)  LC_4 Logic Functioning bit
 (43 9)  (1025 265)  (1025 265)  LC_4 Logic Functioning bit
 (14 10)  (996 266)  (996 266)  routing T_19_16.sp4_h_r_44 <X> T_19_16.lc_trk_g2_4
 (26 10)  (1008 266)  (1008 266)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 266)  (1016 266)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 266)  (1018 266)  LC_5 Logic Functioning bit
 (37 10)  (1019 266)  (1019 266)  LC_5 Logic Functioning bit
 (39 10)  (1021 266)  (1021 266)  LC_5 Logic Functioning bit
 (43 10)  (1025 266)  (1025 266)  LC_5 Logic Functioning bit
 (45 10)  (1027 266)  (1027 266)  LC_5 Logic Functioning bit
 (5 11)  (987 267)  (987 267)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_v_t_43
 (10 11)  (992 267)  (992 267)  routing T_19_16.sp4_h_l_39 <X> T_19_16.sp4_v_t_42
 (11 11)  (993 267)  (993 267)  routing T_19_16.sp4_h_r_8 <X> T_19_16.sp4_h_l_45
 (14 11)  (996 267)  (996 267)  routing T_19_16.sp4_h_r_44 <X> T_19_16.lc_trk_g2_4
 (15 11)  (997 267)  (997 267)  routing T_19_16.sp4_h_r_44 <X> T_19_16.lc_trk_g2_4
 (16 11)  (998 267)  (998 267)  routing T_19_16.sp4_h_r_44 <X> T_19_16.lc_trk_g2_4
 (17 11)  (999 267)  (999 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (1008 267)  (1008 267)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 267)  (1013 267)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 267)  (1014 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1016 267)  (1016 267)  routing T_19_16.lc_trk_g1_0 <X> T_19_16.input_2_5
 (36 11)  (1018 267)  (1018 267)  LC_5 Logic Functioning bit
 (37 11)  (1019 267)  (1019 267)  LC_5 Logic Functioning bit
 (38 11)  (1020 267)  (1020 267)  LC_5 Logic Functioning bit
 (42 11)  (1024 267)  (1024 267)  LC_5 Logic Functioning bit
 (53 11)  (1035 267)  (1035 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (999 268)  (999 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (1004 268)  (1004 268)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1006 268)  (1006 268)  routing T_19_16.tnr_op_3 <X> T_19_16.lc_trk_g3_3
 (27 12)  (1009 268)  (1009 268)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 268)  (1011 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 268)  (1012 268)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 268)  (1013 268)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 268)  (1018 268)  LC_6 Logic Functioning bit
 (38 12)  (1020 268)  (1020 268)  LC_6 Logic Functioning bit
 (41 12)  (1023 268)  (1023 268)  LC_6 Logic Functioning bit
 (43 12)  (1025 268)  (1025 268)  LC_6 Logic Functioning bit
 (45 12)  (1027 268)  (1027 268)  LC_6 Logic Functioning bit
 (28 13)  (1010 269)  (1010 269)  routing T_19_16.lc_trk_g2_0 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 269)  (1011 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 269)  (1013 269)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (1019 269)  (1019 269)  LC_6 Logic Functioning bit
 (39 13)  (1021 269)  (1021 269)  LC_6 Logic Functioning bit
 (41 13)  (1023 269)  (1023 269)  LC_6 Logic Functioning bit
 (43 13)  (1025 269)  (1025 269)  LC_6 Logic Functioning bit
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (986 270)  (986 270)  routing T_19_16.sp4_h_r_3 <X> T_19_16.sp4_v_t_44
 (6 14)  (988 270)  (988 270)  routing T_19_16.sp4_h_r_3 <X> T_19_16.sp4_v_t_44
 (9 14)  (991 270)  (991 270)  routing T_19_16.sp4_v_b_10 <X> T_19_16.sp4_h_l_47
 (25 14)  (1007 270)  (1007 270)  routing T_19_16.sp4_v_b_30 <X> T_19_16.lc_trk_g3_6
 (26 14)  (1008 270)  (1008 270)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (1010 270)  (1010 270)  routing T_19_16.lc_trk_g2_4 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 270)  (1011 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 270)  (1012 270)  routing T_19_16.lc_trk_g2_4 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 270)  (1015 270)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 270)  (1016 270)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 270)  (1018 270)  LC_7 Logic Functioning bit
 (37 14)  (1019 270)  (1019 270)  LC_7 Logic Functioning bit
 (38 14)  (1020 270)  (1020 270)  LC_7 Logic Functioning bit
 (39 14)  (1021 270)  (1021 270)  LC_7 Logic Functioning bit
 (41 14)  (1023 270)  (1023 270)  LC_7 Logic Functioning bit
 (43 14)  (1025 270)  (1025 270)  LC_7 Logic Functioning bit
 (45 14)  (1027 270)  (1027 270)  LC_7 Logic Functioning bit
 (0 15)  (982 271)  (982 271)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 271)  (983 271)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (4 15)  (986 271)  (986 271)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_h_l_44
 (5 15)  (987 271)  (987 271)  routing T_19_16.sp4_h_r_3 <X> T_19_16.sp4_v_t_44
 (19 15)  (1001 271)  (1001 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1005 271)  (1005 271)  routing T_19_16.sp4_v_b_30 <X> T_19_16.lc_trk_g3_6
 (26 15)  (1008 271)  (1008 271)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 271)  (1011 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (1018 271)  (1018 271)  LC_7 Logic Functioning bit
 (38 15)  (1020 271)  (1020 271)  LC_7 Logic Functioning bit
 (48 15)  (1030 271)  (1030 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_16

 (0 0)  (1036 256)  (1036 256)  Negative Clock bit

 (6 0)  (1042 256)  (1042 256)  routing T_20_16.sp4_h_r_7 <X> T_20_16.sp4_v_b_0
 (25 0)  (1061 256)  (1061 256)  routing T_20_16.sp4_h_l_7 <X> T_20_16.lc_trk_g0_2
 (27 0)  (1063 256)  (1063 256)  routing T_20_16.lc_trk_g1_0 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 256)  (1065 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 256)  (1067 256)  routing T_20_16.lc_trk_g1_4 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 256)  (1068 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 256)  (1070 256)  routing T_20_16.lc_trk_g1_4 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (38 0)  (1074 256)  (1074 256)  LC_0 Logic Functioning bit
 (41 0)  (1077 256)  (1077 256)  LC_0 Logic Functioning bit
 (43 0)  (1079 256)  (1079 256)  LC_0 Logic Functioning bit
 (45 0)  (1081 256)  (1081 256)  LC_0 Logic Functioning bit
 (46 0)  (1082 256)  (1082 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1083 256)  (1083 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (1058 257)  (1058 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1059 257)  (1059 257)  routing T_20_16.sp4_h_l_7 <X> T_20_16.lc_trk_g0_2
 (24 1)  (1060 257)  (1060 257)  routing T_20_16.sp4_h_l_7 <X> T_20_16.lc_trk_g0_2
 (25 1)  (1061 257)  (1061 257)  routing T_20_16.sp4_h_l_7 <X> T_20_16.lc_trk_g0_2
 (26 1)  (1062 257)  (1062 257)  routing T_20_16.lc_trk_g0_2 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 257)  (1065 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 257)  (1068 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1069 257)  (1069 257)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.input_2_0
 (34 1)  (1070 257)  (1070 257)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.input_2_0
 (35 1)  (1071 257)  (1071 257)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.input_2_0
 (36 1)  (1072 257)  (1072 257)  LC_0 Logic Functioning bit
 (37 1)  (1073 257)  (1073 257)  LC_0 Logic Functioning bit
 (38 1)  (1074 257)  (1074 257)  LC_0 Logic Functioning bit
 (41 1)  (1077 257)  (1077 257)  LC_0 Logic Functioning bit
 (43 1)  (1079 257)  (1079 257)  LC_0 Logic Functioning bit
 (45 1)  (1081 257)  (1081 257)  LC_0 Logic Functioning bit
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (26 2)  (1062 258)  (1062 258)  routing T_20_16.lc_trk_g1_4 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 258)  (1063 258)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 258)  (1064 258)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 258)  (1065 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 258)  (1068 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 258)  (1073 258)  LC_1 Logic Functioning bit
 (39 2)  (1075 258)  (1075 258)  LC_1 Logic Functioning bit
 (41 2)  (1077 258)  (1077 258)  LC_1 Logic Functioning bit
 (43 2)  (1079 258)  (1079 258)  LC_1 Logic Functioning bit
 (45 2)  (1081 258)  (1081 258)  LC_1 Logic Functioning bit
 (46 2)  (1082 258)  (1082 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (1036 259)  (1036 259)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 259)  (1038 259)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (11 3)  (1047 259)  (1047 259)  routing T_20_16.sp4_h_r_2 <X> T_20_16.sp4_h_l_39
 (27 3)  (1063 259)  (1063 259)  routing T_20_16.lc_trk_g1_4 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 259)  (1065 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 259)  (1066 259)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 259)  (1067 259)  routing T_20_16.lc_trk_g0_2 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 259)  (1072 259)  LC_1 Logic Functioning bit
 (37 3)  (1073 259)  (1073 259)  LC_1 Logic Functioning bit
 (38 3)  (1074 259)  (1074 259)  LC_1 Logic Functioning bit
 (39 3)  (1075 259)  (1075 259)  LC_1 Logic Functioning bit
 (45 3)  (1081 259)  (1081 259)  LC_1 Logic Functioning bit
 (4 4)  (1040 260)  (1040 260)  routing T_20_16.sp4_v_t_42 <X> T_20_16.sp4_v_b_3
 (6 4)  (1042 260)  (1042 260)  routing T_20_16.sp4_v_t_42 <X> T_20_16.sp4_v_b_3
 (14 4)  (1050 260)  (1050 260)  routing T_20_16.wire_logic_cluster/lc_0/out <X> T_20_16.lc_trk_g1_0
 (22 4)  (1058 260)  (1058 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1060 260)  (1060 260)  routing T_20_16.top_op_3 <X> T_20_16.lc_trk_g1_3
 (31 4)  (1067 260)  (1067 260)  routing T_20_16.lc_trk_g1_4 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 260)  (1068 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 260)  (1070 260)  routing T_20_16.lc_trk_g1_4 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 260)  (1073 260)  LC_2 Logic Functioning bit
 (39 4)  (1075 260)  (1075 260)  LC_2 Logic Functioning bit
 (41 4)  (1077 260)  (1077 260)  LC_2 Logic Functioning bit
 (43 4)  (1079 260)  (1079 260)  LC_2 Logic Functioning bit
 (45 4)  (1081 260)  (1081 260)  LC_2 Logic Functioning bit
 (46 4)  (1082 260)  (1082 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (12 5)  (1048 261)  (1048 261)  routing T_20_16.sp4_h_r_5 <X> T_20_16.sp4_v_b_5
 (17 5)  (1053 261)  (1053 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (1057 261)  (1057 261)  routing T_20_16.top_op_3 <X> T_20_16.lc_trk_g1_3
 (22 5)  (1058 261)  (1058 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1059 261)  (1059 261)  routing T_20_16.sp4_v_b_18 <X> T_20_16.lc_trk_g1_2
 (24 5)  (1060 261)  (1060 261)  routing T_20_16.sp4_v_b_18 <X> T_20_16.lc_trk_g1_2
 (26 5)  (1062 261)  (1062 261)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 261)  (1063 261)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 261)  (1064 261)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 261)  (1065 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (1072 261)  (1072 261)  LC_2 Logic Functioning bit
 (38 5)  (1074 261)  (1074 261)  LC_2 Logic Functioning bit
 (40 5)  (1076 261)  (1076 261)  LC_2 Logic Functioning bit
 (42 5)  (1078 261)  (1078 261)  LC_2 Logic Functioning bit
 (45 5)  (1081 261)  (1081 261)  LC_2 Logic Functioning bit
 (14 6)  (1050 262)  (1050 262)  routing T_20_16.sp4_h_l_9 <X> T_20_16.lc_trk_g1_4
 (32 6)  (1068 262)  (1068 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 262)  (1069 262)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 262)  (1070 262)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (1076 262)  (1076 262)  LC_3 Logic Functioning bit
 (41 6)  (1077 262)  (1077 262)  LC_3 Logic Functioning bit
 (42 6)  (1078 262)  (1078 262)  LC_3 Logic Functioning bit
 (43 6)  (1079 262)  (1079 262)  LC_3 Logic Functioning bit
 (45 6)  (1081 262)  (1081 262)  LC_3 Logic Functioning bit
 (14 7)  (1050 263)  (1050 263)  routing T_20_16.sp4_h_l_9 <X> T_20_16.lc_trk_g1_4
 (15 7)  (1051 263)  (1051 263)  routing T_20_16.sp4_h_l_9 <X> T_20_16.lc_trk_g1_4
 (16 7)  (1052 263)  (1052 263)  routing T_20_16.sp4_h_l_9 <X> T_20_16.lc_trk_g1_4
 (17 7)  (1053 263)  (1053 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (31 7)  (1067 263)  (1067 263)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (1076 263)  (1076 263)  LC_3 Logic Functioning bit
 (41 7)  (1077 263)  (1077 263)  LC_3 Logic Functioning bit
 (42 7)  (1078 263)  (1078 263)  LC_3 Logic Functioning bit
 (43 7)  (1079 263)  (1079 263)  LC_3 Logic Functioning bit
 (45 7)  (1081 263)  (1081 263)  LC_3 Logic Functioning bit
 (46 7)  (1082 263)  (1082 263)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (25 8)  (1061 264)  (1061 264)  routing T_20_16.sp4_v_t_23 <X> T_20_16.lc_trk_g2_2
 (22 9)  (1058 265)  (1058 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1059 265)  (1059 265)  routing T_20_16.sp4_v_t_23 <X> T_20_16.lc_trk_g2_2
 (25 9)  (1061 265)  (1061 265)  routing T_20_16.sp4_v_t_23 <X> T_20_16.lc_trk_g2_2
 (5 10)  (1041 266)  (1041 266)  routing T_20_16.sp4_h_r_3 <X> T_20_16.sp4_h_l_43
 (11 10)  (1047 266)  (1047 266)  routing T_20_16.sp4_v_b_5 <X> T_20_16.sp4_v_t_45
 (4 11)  (1040 267)  (1040 267)  routing T_20_16.sp4_h_r_3 <X> T_20_16.sp4_h_l_43
 (8 11)  (1044 267)  (1044 267)  routing T_20_16.sp4_h_r_7 <X> T_20_16.sp4_v_t_42
 (9 11)  (1045 267)  (1045 267)  routing T_20_16.sp4_h_r_7 <X> T_20_16.sp4_v_t_42
 (12 11)  (1048 267)  (1048 267)  routing T_20_16.sp4_v_b_5 <X> T_20_16.sp4_v_t_45
 (17 12)  (1053 268)  (1053 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (1057 268)  (1057 268)  routing T_20_16.wire_logic_cluster/lc_3/out <X> T_20_16.lc_trk_g3_3
 (22 12)  (1058 268)  (1058 268)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (1063 268)  (1063 268)  routing T_20_16.lc_trk_g1_2 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 268)  (1065 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 268)  (1068 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 268)  (1069 268)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 268)  (1070 268)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 268)  (1073 268)  LC_6 Logic Functioning bit
 (39 12)  (1075 268)  (1075 268)  LC_6 Logic Functioning bit
 (22 13)  (1058 269)  (1058 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (1066 269)  (1066 269)  routing T_20_16.lc_trk_g1_2 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 269)  (1067 269)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 269)  (1073 269)  LC_6 Logic Functioning bit
 (39 13)  (1075 269)  (1075 269)  LC_6 Logic Functioning bit
 (53 13)  (1089 269)  (1089 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (1036 270)  (1036 270)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 270)  (1037 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (1048 270)  (1048 270)  routing T_20_16.sp4_v_b_11 <X> T_20_16.sp4_h_l_46
 (16 14)  (1052 270)  (1052 270)  routing T_20_16.sp4_v_t_16 <X> T_20_16.lc_trk_g3_5
 (17 14)  (1053 270)  (1053 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1054 270)  (1054 270)  routing T_20_16.sp4_v_t_16 <X> T_20_16.lc_trk_g3_5
 (28 14)  (1064 270)  (1064 270)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 270)  (1065 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 270)  (1068 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 270)  (1070 270)  routing T_20_16.lc_trk_g1_3 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 270)  (1072 270)  LC_7 Logic Functioning bit
 (38 14)  (1074 270)  (1074 270)  LC_7 Logic Functioning bit
 (48 14)  (1084 270)  (1084 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (1036 271)  (1036 271)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 271)  (1037 271)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (6 15)  (1042 271)  (1042 271)  routing T_20_16.sp4_h_r_9 <X> T_20_16.sp4_h_l_44
 (8 15)  (1044 271)  (1044 271)  routing T_20_16.sp4_h_r_10 <X> T_20_16.sp4_v_t_47
 (9 15)  (1045 271)  (1045 271)  routing T_20_16.sp4_h_r_10 <X> T_20_16.sp4_v_t_47
 (30 15)  (1066 271)  (1066 271)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 271)  (1067 271)  routing T_20_16.lc_trk_g1_3 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 271)  (1072 271)  LC_7 Logic Functioning bit
 (38 15)  (1074 271)  (1074 271)  LC_7 Logic Functioning bit


LogicTile_21_16

 (5 0)  (1095 256)  (1095 256)  routing T_21_16.sp4_v_b_0 <X> T_21_16.sp4_h_r_0
 (22 0)  (1112 256)  (1112 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (1117 256)  (1117 256)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 256)  (1118 256)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 256)  (1119 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 256)  (1120 256)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 256)  (1122 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 256)  (1123 256)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 256)  (1124 256)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 256)  (1126 256)  LC_0 Logic Functioning bit
 (37 0)  (1127 256)  (1127 256)  LC_0 Logic Functioning bit
 (38 0)  (1128 256)  (1128 256)  LC_0 Logic Functioning bit
 (41 0)  (1131 256)  (1131 256)  LC_0 Logic Functioning bit
 (42 0)  (1132 256)  (1132 256)  LC_0 Logic Functioning bit
 (43 0)  (1133 256)  (1133 256)  LC_0 Logic Functioning bit
 (6 1)  (1096 257)  (1096 257)  routing T_21_16.sp4_v_b_0 <X> T_21_16.sp4_h_r_0
 (21 1)  (1111 257)  (1111 257)  routing T_21_16.sp4_r_v_b_32 <X> T_21_16.lc_trk_g0_3
 (26 1)  (1116 257)  (1116 257)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 257)  (1117 257)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 257)  (1118 257)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 257)  (1119 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 257)  (1121 257)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 257)  (1122 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1123 257)  (1123 257)  routing T_21_16.lc_trk_g3_1 <X> T_21_16.input_2_0
 (34 1)  (1124 257)  (1124 257)  routing T_21_16.lc_trk_g3_1 <X> T_21_16.input_2_0
 (36 1)  (1126 257)  (1126 257)  LC_0 Logic Functioning bit
 (37 1)  (1127 257)  (1127 257)  LC_0 Logic Functioning bit
 (39 1)  (1129 257)  (1129 257)  LC_0 Logic Functioning bit
 (43 1)  (1133 257)  (1133 257)  LC_0 Logic Functioning bit
 (0 2)  (1090 258)  (1090 258)  routing T_21_16.glb_netwk_6 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 258)  (1091 258)  routing T_21_16.glb_netwk_6 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1117 258)  (1117 258)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 258)  (1119 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 258)  (1120 258)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 258)  (1122 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 258)  (1123 258)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 258)  (1127 258)  LC_1 Logic Functioning bit
 (39 2)  (1129 258)  (1129 258)  LC_1 Logic Functioning bit
 (42 2)  (1132 258)  (1132 258)  LC_1 Logic Functioning bit
 (43 2)  (1133 258)  (1133 258)  LC_1 Logic Functioning bit
 (45 2)  (1135 258)  (1135 258)  LC_1 Logic Functioning bit
 (46 2)  (1136 258)  (1136 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1140 258)  (1140 258)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1142 258)  (1142 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (31 3)  (1121 259)  (1121 259)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (1127 259)  (1127 259)  LC_1 Logic Functioning bit
 (39 3)  (1129 259)  (1129 259)  LC_1 Logic Functioning bit
 (42 3)  (1132 259)  (1132 259)  LC_1 Logic Functioning bit
 (43 3)  (1133 259)  (1133 259)  LC_1 Logic Functioning bit
 (51 3)  (1141 259)  (1141 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (1143 259)  (1143 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (1091 260)  (1091 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1111 260)  (1111 260)  routing T_21_16.bnr_op_3 <X> T_21_16.lc_trk_g1_3
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (1116 260)  (1116 260)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (1118 260)  (1118 260)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 260)  (1119 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 260)  (1120 260)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 260)  (1121 260)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 260)  (1122 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 260)  (1124 260)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 260)  (1126 260)  LC_2 Logic Functioning bit
 (38 4)  (1128 260)  (1128 260)  LC_2 Logic Functioning bit
 (41 4)  (1131 260)  (1131 260)  LC_2 Logic Functioning bit
 (43 4)  (1133 260)  (1133 260)  LC_2 Logic Functioning bit
 (0 5)  (1090 261)  (1090 261)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 261)  (1091 261)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (8 5)  (1098 261)  (1098 261)  routing T_21_16.sp4_h_l_47 <X> T_21_16.sp4_v_b_4
 (9 5)  (1099 261)  (1099 261)  routing T_21_16.sp4_h_l_47 <X> T_21_16.sp4_v_b_4
 (10 5)  (1100 261)  (1100 261)  routing T_21_16.sp4_h_l_47 <X> T_21_16.sp4_v_b_4
 (21 5)  (1111 261)  (1111 261)  routing T_21_16.bnr_op_3 <X> T_21_16.lc_trk_g1_3
 (22 5)  (1112 261)  (1112 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (1117 261)  (1117 261)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 261)  (1118 261)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 261)  (1119 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (1127 261)  (1127 261)  LC_2 Logic Functioning bit
 (39 5)  (1129 261)  (1129 261)  LC_2 Logic Functioning bit
 (4 6)  (1094 262)  (1094 262)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_t_38
 (10 6)  (1100 262)  (1100 262)  routing T_21_16.sp4_v_b_11 <X> T_21_16.sp4_h_l_41
 (15 6)  (1105 262)  (1105 262)  routing T_21_16.sp4_h_r_13 <X> T_21_16.lc_trk_g1_5
 (16 6)  (1106 262)  (1106 262)  routing T_21_16.sp4_h_r_13 <X> T_21_16.lc_trk_g1_5
 (17 6)  (1107 262)  (1107 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1108 262)  (1108 262)  routing T_21_16.sp4_h_r_13 <X> T_21_16.lc_trk_g1_5
 (5 7)  (1095 263)  (1095 263)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_t_38
 (8 7)  (1098 263)  (1098 263)  routing T_21_16.sp4_h_r_10 <X> T_21_16.sp4_v_t_41
 (9 7)  (1099 263)  (1099 263)  routing T_21_16.sp4_h_r_10 <X> T_21_16.sp4_v_t_41
 (10 7)  (1100 263)  (1100 263)  routing T_21_16.sp4_h_r_10 <X> T_21_16.sp4_v_t_41
 (14 7)  (1104 263)  (1104 263)  routing T_21_16.sp4_r_v_b_28 <X> T_21_16.lc_trk_g1_4
 (17 7)  (1107 263)  (1107 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (11 8)  (1101 264)  (1101 264)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_b_8
 (17 8)  (1107 264)  (1107 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 264)  (1108 264)  routing T_21_16.wire_logic_cluster/lc_1/out <X> T_21_16.lc_trk_g2_1
 (21 8)  (1111 264)  (1111 264)  routing T_21_16.sp4_h_r_35 <X> T_21_16.lc_trk_g2_3
 (22 8)  (1112 264)  (1112 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1113 264)  (1113 264)  routing T_21_16.sp4_h_r_35 <X> T_21_16.lc_trk_g2_3
 (24 8)  (1114 264)  (1114 264)  routing T_21_16.sp4_h_r_35 <X> T_21_16.lc_trk_g2_3
 (27 8)  (1117 264)  (1117 264)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 264)  (1119 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 264)  (1123 264)  routing T_21_16.lc_trk_g2_1 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 264)  (1126 264)  LC_4 Logic Functioning bit
 (38 8)  (1128 264)  (1128 264)  LC_4 Logic Functioning bit
 (40 8)  (1130 264)  (1130 264)  LC_4 Logic Functioning bit
 (41 8)  (1131 264)  (1131 264)  LC_4 Logic Functioning bit
 (42 8)  (1132 264)  (1132 264)  LC_4 Logic Functioning bit
 (43 8)  (1133 264)  (1133 264)  LC_4 Logic Functioning bit
 (46 8)  (1136 264)  (1136 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (1112 265)  (1112 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (1120 265)  (1120 265)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (1126 265)  (1126 265)  LC_4 Logic Functioning bit
 (38 9)  (1128 265)  (1128 265)  LC_4 Logic Functioning bit
 (40 9)  (1130 265)  (1130 265)  LC_4 Logic Functioning bit
 (41 9)  (1131 265)  (1131 265)  LC_4 Logic Functioning bit
 (42 9)  (1132 265)  (1132 265)  LC_4 Logic Functioning bit
 (43 9)  (1133 265)  (1133 265)  LC_4 Logic Functioning bit
 (4 10)  (1094 266)  (1094 266)  routing T_21_16.sp4_v_b_10 <X> T_21_16.sp4_v_t_43
 (6 10)  (1096 266)  (1096 266)  routing T_21_16.sp4_v_b_10 <X> T_21_16.sp4_v_t_43
 (9 10)  (1099 266)  (1099 266)  routing T_21_16.sp4_v_b_7 <X> T_21_16.sp4_h_l_42
 (11 10)  (1101 266)  (1101 266)  routing T_21_16.sp4_h_r_2 <X> T_21_16.sp4_v_t_45
 (12 10)  (1102 266)  (1102 266)  routing T_21_16.sp4_v_t_45 <X> T_21_16.sp4_h_l_45
 (13 10)  (1103 266)  (1103 266)  routing T_21_16.sp4_h_r_2 <X> T_21_16.sp4_v_t_45
 (15 10)  (1105 266)  (1105 266)  routing T_21_16.tnr_op_5 <X> T_21_16.lc_trk_g2_5
 (17 10)  (1107 266)  (1107 266)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (27 10)  (1117 266)  (1117 266)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 266)  (1118 266)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 266)  (1119 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 266)  (1120 266)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 266)  (1122 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 266)  (1123 266)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 266)  (1124 266)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 266)  (1126 266)  LC_5 Logic Functioning bit
 (37 10)  (1127 266)  (1127 266)  LC_5 Logic Functioning bit
 (38 10)  (1128 266)  (1128 266)  LC_5 Logic Functioning bit
 (39 10)  (1129 266)  (1129 266)  LC_5 Logic Functioning bit
 (41 10)  (1131 266)  (1131 266)  LC_5 Logic Functioning bit
 (43 10)  (1133 266)  (1133 266)  LC_5 Logic Functioning bit
 (11 11)  (1101 267)  (1101 267)  routing T_21_16.sp4_v_t_45 <X> T_21_16.sp4_h_l_45
 (12 11)  (1102 267)  (1102 267)  routing T_21_16.sp4_h_r_2 <X> T_21_16.sp4_v_t_45
 (28 11)  (1118 267)  (1118 267)  routing T_21_16.lc_trk_g2_1 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 267)  (1119 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 267)  (1121 267)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 267)  (1126 267)  LC_5 Logic Functioning bit
 (37 11)  (1127 267)  (1127 267)  LC_5 Logic Functioning bit
 (38 11)  (1128 267)  (1128 267)  LC_5 Logic Functioning bit
 (39 11)  (1129 267)  (1129 267)  LC_5 Logic Functioning bit
 (40 11)  (1130 267)  (1130 267)  LC_5 Logic Functioning bit
 (41 11)  (1131 267)  (1131 267)  LC_5 Logic Functioning bit
 (42 11)  (1132 267)  (1132 267)  LC_5 Logic Functioning bit
 (43 11)  (1133 267)  (1133 267)  LC_5 Logic Functioning bit
 (4 12)  (1094 268)  (1094 268)  routing T_21_16.sp4_h_l_38 <X> T_21_16.sp4_v_b_9
 (6 12)  (1096 268)  (1096 268)  routing T_21_16.sp4_h_l_38 <X> T_21_16.sp4_v_b_9
 (15 12)  (1105 268)  (1105 268)  routing T_21_16.sp4_h_r_25 <X> T_21_16.lc_trk_g3_1
 (16 12)  (1106 268)  (1106 268)  routing T_21_16.sp4_h_r_25 <X> T_21_16.lc_trk_g3_1
 (17 12)  (1107 268)  (1107 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1111 268)  (1111 268)  routing T_21_16.sp4_h_r_35 <X> T_21_16.lc_trk_g3_3
 (22 12)  (1112 268)  (1112 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1113 268)  (1113 268)  routing T_21_16.sp4_h_r_35 <X> T_21_16.lc_trk_g3_3
 (24 12)  (1114 268)  (1114 268)  routing T_21_16.sp4_h_r_35 <X> T_21_16.lc_trk_g3_3
 (25 12)  (1115 268)  (1115 268)  routing T_21_16.wire_logic_cluster/lc_2/out <X> T_21_16.lc_trk_g3_2
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 268)  (1123 268)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 268)  (1124 268)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 268)  (1126 268)  LC_6 Logic Functioning bit
 (38 12)  (1128 268)  (1128 268)  LC_6 Logic Functioning bit
 (40 12)  (1130 268)  (1130 268)  LC_6 Logic Functioning bit
 (41 12)  (1131 268)  (1131 268)  LC_6 Logic Functioning bit
 (43 12)  (1133 268)  (1133 268)  LC_6 Logic Functioning bit
 (48 12)  (1138 268)  (1138 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (1140 268)  (1140 268)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1141 268)  (1141 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (1142 268)  (1142 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (53 12)  (1143 268)  (1143 268)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (4 13)  (1094 269)  (1094 269)  routing T_21_16.sp4_h_l_36 <X> T_21_16.sp4_h_r_9
 (5 13)  (1095 269)  (1095 269)  routing T_21_16.sp4_h_l_38 <X> T_21_16.sp4_v_b_9
 (6 13)  (1096 269)  (1096 269)  routing T_21_16.sp4_h_l_36 <X> T_21_16.sp4_h_r_9
 (14 13)  (1104 269)  (1104 269)  routing T_21_16.tnl_op_0 <X> T_21_16.lc_trk_g3_0
 (15 13)  (1105 269)  (1105 269)  routing T_21_16.tnl_op_0 <X> T_21_16.lc_trk_g3_0
 (17 13)  (1107 269)  (1107 269)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (1108 269)  (1108 269)  routing T_21_16.sp4_h_r_25 <X> T_21_16.lc_trk_g3_1
 (22 13)  (1112 269)  (1112 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 269)  (1116 269)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 269)  (1118 269)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 269)  (1120 269)  routing T_21_16.lc_trk_g0_3 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (38 13)  (1128 269)  (1128 269)  LC_6 Logic Functioning bit
 (40 13)  (1130 269)  (1130 269)  LC_6 Logic Functioning bit
 (41 13)  (1131 269)  (1131 269)  LC_6 Logic Functioning bit
 (42 13)  (1132 269)  (1132 269)  LC_6 Logic Functioning bit
 (4 14)  (1094 270)  (1094 270)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_t_44
 (6 14)  (1096 270)  (1096 270)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_t_44
 (14 14)  (1104 270)  (1104 270)  routing T_21_16.wire_logic_cluster/lc_4/out <X> T_21_16.lc_trk_g3_4
 (17 14)  (1107 270)  (1107 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (19 14)  (1109 270)  (1109 270)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (27 14)  (1117 270)  (1117 270)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 270)  (1118 270)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 270)  (1119 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 270)  (1120 270)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 270)  (1122 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 270)  (1123 270)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 270)  (1127 270)  LC_7 Logic Functioning bit
 (38 14)  (1128 270)  (1128 270)  LC_7 Logic Functioning bit
 (39 14)  (1129 270)  (1129 270)  LC_7 Logic Functioning bit
 (40 14)  (1130 270)  (1130 270)  LC_7 Logic Functioning bit
 (41 14)  (1131 270)  (1131 270)  LC_7 Logic Functioning bit
 (48 14)  (1138 270)  (1138 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (1140 270)  (1140 270)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1141 270)  (1141 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (1142 270)  (1142 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (1095 271)  (1095 271)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_t_44
 (8 15)  (1098 271)  (1098 271)  routing T_21_16.sp4_h_l_47 <X> T_21_16.sp4_v_t_47
 (17 15)  (1107 271)  (1107 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1108 271)  (1108 271)  routing T_21_16.sp4_r_v_b_45 <X> T_21_16.lc_trk_g3_5
 (26 15)  (1116 271)  (1116 271)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 271)  (1118 271)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 271)  (1119 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 271)  (1121 271)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (38 15)  (1128 271)  (1128 271)  LC_7 Logic Functioning bit
 (39 15)  (1129 271)  (1129 271)  LC_7 Logic Functioning bit
 (40 15)  (1130 271)  (1130 271)  LC_7 Logic Functioning bit
 (41 15)  (1131 271)  (1131 271)  LC_7 Logic Functioning bit
 (46 15)  (1136 271)  (1136 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_16

 (4 0)  (1148 256)  (1148 256)  routing T_22_16.sp4_v_t_37 <X> T_22_16.sp4_v_b_0
 (15 0)  (1159 256)  (1159 256)  routing T_22_16.lft_op_1 <X> T_22_16.lc_trk_g0_1
 (17 0)  (1161 256)  (1161 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1162 256)  (1162 256)  routing T_22_16.lft_op_1 <X> T_22_16.lc_trk_g0_1
 (25 0)  (1169 256)  (1169 256)  routing T_22_16.sp4_v_b_2 <X> T_22_16.lc_trk_g0_2
 (27 0)  (1171 256)  (1171 256)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 256)  (1172 256)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 256)  (1173 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 256)  (1174 256)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 256)  (1176 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 256)  (1178 256)  routing T_22_16.lc_trk_g1_0 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (39 0)  (1183 256)  (1183 256)  LC_0 Logic Functioning bit
 (4 1)  (1148 257)  (1148 257)  routing T_22_16.sp4_v_t_42 <X> T_22_16.sp4_h_r_0
 (14 1)  (1158 257)  (1158 257)  routing T_22_16.top_op_0 <X> T_22_16.lc_trk_g0_0
 (15 1)  (1159 257)  (1159 257)  routing T_22_16.top_op_0 <X> T_22_16.lc_trk_g0_0
 (17 1)  (1161 257)  (1161 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1166 257)  (1166 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1167 257)  (1167 257)  routing T_22_16.sp4_v_b_2 <X> T_22_16.lc_trk_g0_2
 (27 1)  (1171 257)  (1171 257)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 257)  (1172 257)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 257)  (1173 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 257)  (1176 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1179 257)  (1179 257)  routing T_22_16.lc_trk_g0_2 <X> T_22_16.input_2_0
 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 258)  (1145 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1149 258)  (1149 258)  routing T_22_16.sp4_h_r_9 <X> T_22_16.sp4_h_l_37
 (11 2)  (1155 258)  (1155 258)  routing T_22_16.sp4_h_r_8 <X> T_22_16.sp4_v_t_39
 (12 2)  (1156 258)  (1156 258)  routing T_22_16.sp4_h_r_11 <X> T_22_16.sp4_h_l_39
 (13 2)  (1157 258)  (1157 258)  routing T_22_16.sp4_h_r_8 <X> T_22_16.sp4_v_t_39
 (26 2)  (1170 258)  (1170 258)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 258)  (1173 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 258)  (1176 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 258)  (1177 258)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 258)  (1178 258)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 258)  (1181 258)  LC_1 Logic Functioning bit
 (4 3)  (1148 259)  (1148 259)  routing T_22_16.sp4_h_r_9 <X> T_22_16.sp4_h_l_37
 (8 3)  (1152 259)  (1152 259)  routing T_22_16.sp4_h_r_1 <X> T_22_16.sp4_v_t_36
 (9 3)  (1153 259)  (1153 259)  routing T_22_16.sp4_h_r_1 <X> T_22_16.sp4_v_t_36
 (12 3)  (1156 259)  (1156 259)  routing T_22_16.sp4_h_r_8 <X> T_22_16.sp4_v_t_39
 (13 3)  (1157 259)  (1157 259)  routing T_22_16.sp4_h_r_11 <X> T_22_16.sp4_h_l_39
 (27 3)  (1171 259)  (1171 259)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 259)  (1172 259)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 259)  (1173 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 259)  (1174 259)  routing T_22_16.lc_trk_g0_2 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 259)  (1176 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1178 259)  (1178 259)  routing T_22_16.lc_trk_g1_0 <X> T_22_16.input_2_1
 (8 4)  (1152 260)  (1152 260)  routing T_22_16.sp4_v_b_10 <X> T_22_16.sp4_h_r_4
 (9 4)  (1153 260)  (1153 260)  routing T_22_16.sp4_v_b_10 <X> T_22_16.sp4_h_r_4
 (10 4)  (1154 260)  (1154 260)  routing T_22_16.sp4_v_b_10 <X> T_22_16.sp4_h_r_4
 (14 4)  (1158 260)  (1158 260)  routing T_22_16.bnr_op_0 <X> T_22_16.lc_trk_g1_0
 (17 4)  (1161 260)  (1161 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (1169 260)  (1169 260)  routing T_22_16.sp4_v_b_2 <X> T_22_16.lc_trk_g1_2
 (26 4)  (1170 260)  (1170 260)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (1173 260)  (1173 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (1180 260)  (1180 260)  LC_2 Logic Functioning bit
 (38 4)  (1182 260)  (1182 260)  LC_2 Logic Functioning bit
 (41 4)  (1185 260)  (1185 260)  LC_2 Logic Functioning bit
 (43 4)  (1187 260)  (1187 260)  LC_2 Logic Functioning bit
 (53 4)  (1197 260)  (1197 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (1158 261)  (1158 261)  routing T_22_16.bnr_op_0 <X> T_22_16.lc_trk_g1_0
 (17 5)  (1161 261)  (1161 261)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (1166 261)  (1166 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1167 261)  (1167 261)  routing T_22_16.sp4_v_b_2 <X> T_22_16.lc_trk_g1_2
 (27 5)  (1171 261)  (1171 261)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 261)  (1172 261)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 261)  (1173 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (1180 261)  (1180 261)  LC_2 Logic Functioning bit
 (37 5)  (1181 261)  (1181 261)  LC_2 Logic Functioning bit
 (38 5)  (1182 261)  (1182 261)  LC_2 Logic Functioning bit
 (39 5)  (1183 261)  (1183 261)  LC_2 Logic Functioning bit
 (40 5)  (1184 261)  (1184 261)  LC_2 Logic Functioning bit
 (41 5)  (1185 261)  (1185 261)  LC_2 Logic Functioning bit
 (42 5)  (1186 261)  (1186 261)  LC_2 Logic Functioning bit
 (43 5)  (1187 261)  (1187 261)  LC_2 Logic Functioning bit
 (8 6)  (1152 262)  (1152 262)  routing T_22_16.sp4_v_t_47 <X> T_22_16.sp4_h_l_41
 (9 6)  (1153 262)  (1153 262)  routing T_22_16.sp4_v_t_47 <X> T_22_16.sp4_h_l_41
 (10 6)  (1154 262)  (1154 262)  routing T_22_16.sp4_v_t_47 <X> T_22_16.sp4_h_l_41
 (15 6)  (1159 262)  (1159 262)  routing T_22_16.top_op_5 <X> T_22_16.lc_trk_g1_5
 (17 6)  (1161 262)  (1161 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (1169 262)  (1169 262)  routing T_22_16.sp4_h_r_14 <X> T_22_16.lc_trk_g1_6
 (27 6)  (1171 262)  (1171 262)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 262)  (1172 262)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 262)  (1173 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 262)  (1174 262)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 262)  (1176 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 262)  (1178 262)  routing T_22_16.lc_trk_g1_1 <X> T_22_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 262)  (1180 262)  LC_3 Logic Functioning bit
 (37 6)  (1181 262)  (1181 262)  LC_3 Logic Functioning bit
 (38 6)  (1182 262)  (1182 262)  LC_3 Logic Functioning bit
 (39 6)  (1183 262)  (1183 262)  LC_3 Logic Functioning bit
 (40 6)  (1184 262)  (1184 262)  LC_3 Logic Functioning bit
 (41 6)  (1185 262)  (1185 262)  LC_3 Logic Functioning bit
 (42 6)  (1186 262)  (1186 262)  LC_3 Logic Functioning bit
 (43 6)  (1187 262)  (1187 262)  LC_3 Logic Functioning bit
 (53 6)  (1197 262)  (1197 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (11 7)  (1155 263)  (1155 263)  routing T_22_16.sp4_h_r_5 <X> T_22_16.sp4_h_l_40
 (14 7)  (1158 263)  (1158 263)  routing T_22_16.sp4_h_r_4 <X> T_22_16.lc_trk_g1_4
 (15 7)  (1159 263)  (1159 263)  routing T_22_16.sp4_h_r_4 <X> T_22_16.lc_trk_g1_4
 (16 7)  (1160 263)  (1160 263)  routing T_22_16.sp4_h_r_4 <X> T_22_16.lc_trk_g1_4
 (17 7)  (1161 263)  (1161 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (1162 263)  (1162 263)  routing T_22_16.top_op_5 <X> T_22_16.lc_trk_g1_5
 (22 7)  (1166 263)  (1166 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1167 263)  (1167 263)  routing T_22_16.sp4_h_r_14 <X> T_22_16.lc_trk_g1_6
 (24 7)  (1168 263)  (1168 263)  routing T_22_16.sp4_h_r_14 <X> T_22_16.lc_trk_g1_6
 (26 7)  (1170 263)  (1170 263)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 263)  (1171 263)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 263)  (1173 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (1180 263)  (1180 263)  LC_3 Logic Functioning bit
 (37 7)  (1181 263)  (1181 263)  LC_3 Logic Functioning bit
 (38 7)  (1182 263)  (1182 263)  LC_3 Logic Functioning bit
 (39 7)  (1183 263)  (1183 263)  LC_3 Logic Functioning bit
 (41 7)  (1185 263)  (1185 263)  LC_3 Logic Functioning bit
 (43 7)  (1187 263)  (1187 263)  LC_3 Logic Functioning bit
 (27 8)  (1171 264)  (1171 264)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 264)  (1173 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 264)  (1174 264)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 264)  (1175 264)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 264)  (1176 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 264)  (1178 264)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 264)  (1179 264)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.input_2_4
 (36 8)  (1180 264)  (1180 264)  LC_4 Logic Functioning bit
 (37 8)  (1181 264)  (1181 264)  LC_4 Logic Functioning bit
 (38 8)  (1182 264)  (1182 264)  LC_4 Logic Functioning bit
 (39 8)  (1183 264)  (1183 264)  LC_4 Logic Functioning bit
 (41 8)  (1185 264)  (1185 264)  LC_4 Logic Functioning bit
 (42 8)  (1186 264)  (1186 264)  LC_4 Logic Functioning bit
 (43 8)  (1187 264)  (1187 264)  LC_4 Logic Functioning bit
 (51 8)  (1195 264)  (1195 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1166 265)  (1166 265)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1168 265)  (1168 265)  routing T_22_16.tnr_op_2 <X> T_22_16.lc_trk_g2_2
 (26 9)  (1170 265)  (1170 265)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 265)  (1172 265)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 265)  (1173 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 265)  (1174 265)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (1176 265)  (1176 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1177 265)  (1177 265)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.input_2_4
 (34 9)  (1178 265)  (1178 265)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.input_2_4
 (35 9)  (1179 265)  (1179 265)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.input_2_4
 (36 9)  (1180 265)  (1180 265)  LC_4 Logic Functioning bit
 (37 9)  (1181 265)  (1181 265)  LC_4 Logic Functioning bit
 (38 9)  (1182 265)  (1182 265)  LC_4 Logic Functioning bit
 (39 9)  (1183 265)  (1183 265)  LC_4 Logic Functioning bit
 (42 9)  (1186 265)  (1186 265)  LC_4 Logic Functioning bit
 (5 10)  (1149 266)  (1149 266)  routing T_22_16.sp4_h_r_3 <X> T_22_16.sp4_h_l_43
 (6 10)  (1150 266)  (1150 266)  routing T_22_16.sp4_h_l_36 <X> T_22_16.sp4_v_t_43
 (14 10)  (1158 266)  (1158 266)  routing T_22_16.sp4_h_r_44 <X> T_22_16.lc_trk_g2_4
 (17 10)  (1161 266)  (1161 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1162 266)  (1162 266)  routing T_22_16.wire_logic_cluster/lc_5/out <X> T_22_16.lc_trk_g2_5
 (21 10)  (1165 266)  (1165 266)  routing T_22_16.sp4_v_t_26 <X> T_22_16.lc_trk_g2_7
 (22 10)  (1166 266)  (1166 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1167 266)  (1167 266)  routing T_22_16.sp4_v_t_26 <X> T_22_16.lc_trk_g2_7
 (26 10)  (1170 266)  (1170 266)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (1173 266)  (1173 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (35 10)  (1179 266)  (1179 266)  routing T_22_16.lc_trk_g2_5 <X> T_22_16.input_2_5
 (36 10)  (1180 266)  (1180 266)  LC_5 Logic Functioning bit
 (37 10)  (1181 266)  (1181 266)  LC_5 Logic Functioning bit
 (38 10)  (1182 266)  (1182 266)  LC_5 Logic Functioning bit
 (41 10)  (1185 266)  (1185 266)  LC_5 Logic Functioning bit
 (42 10)  (1186 266)  (1186 266)  LC_5 Logic Functioning bit
 (43 10)  (1187 266)  (1187 266)  LC_5 Logic Functioning bit
 (45 10)  (1189 266)  (1189 266)  LC_5 Logic Functioning bit
 (51 10)  (1195 266)  (1195 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (1148 267)  (1148 267)  routing T_22_16.sp4_h_r_3 <X> T_22_16.sp4_h_l_43
 (14 11)  (1158 267)  (1158 267)  routing T_22_16.sp4_h_r_44 <X> T_22_16.lc_trk_g2_4
 (15 11)  (1159 267)  (1159 267)  routing T_22_16.sp4_h_r_44 <X> T_22_16.lc_trk_g2_4
 (16 11)  (1160 267)  (1160 267)  routing T_22_16.sp4_h_r_44 <X> T_22_16.lc_trk_g2_4
 (17 11)  (1161 267)  (1161 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (1165 267)  (1165 267)  routing T_22_16.sp4_v_t_26 <X> T_22_16.lc_trk_g2_7
 (26 11)  (1170 267)  (1170 267)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 267)  (1172 267)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 267)  (1173 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1176 267)  (1176 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1177 267)  (1177 267)  routing T_22_16.lc_trk_g2_5 <X> T_22_16.input_2_5
 (37 11)  (1181 267)  (1181 267)  LC_5 Logic Functioning bit
 (42 11)  (1186 267)  (1186 267)  LC_5 Logic Functioning bit
 (17 12)  (1161 268)  (1161 268)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1162 268)  (1162 268)  routing T_22_16.bnl_op_1 <X> T_22_16.lc_trk_g3_1
 (25 12)  (1169 268)  (1169 268)  routing T_22_16.sp4_h_r_42 <X> T_22_16.lc_trk_g3_2
 (26 12)  (1170 268)  (1170 268)  routing T_22_16.lc_trk_g2_4 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 268)  (1171 268)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 268)  (1172 268)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 268)  (1173 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 268)  (1174 268)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 268)  (1176 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 268)  (1177 268)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 268)  (1178 268)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 268)  (1180 268)  LC_6 Logic Functioning bit
 (37 12)  (1181 268)  (1181 268)  LC_6 Logic Functioning bit
 (38 12)  (1182 268)  (1182 268)  LC_6 Logic Functioning bit
 (39 12)  (1183 268)  (1183 268)  LC_6 Logic Functioning bit
 (41 12)  (1185 268)  (1185 268)  LC_6 Logic Functioning bit
 (43 12)  (1187 268)  (1187 268)  LC_6 Logic Functioning bit
 (18 13)  (1162 269)  (1162 269)  routing T_22_16.bnl_op_1 <X> T_22_16.lc_trk_g3_1
 (22 13)  (1166 269)  (1166 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1167 269)  (1167 269)  routing T_22_16.sp4_h_r_42 <X> T_22_16.lc_trk_g3_2
 (24 13)  (1168 269)  (1168 269)  routing T_22_16.sp4_h_r_42 <X> T_22_16.lc_trk_g3_2
 (25 13)  (1169 269)  (1169 269)  routing T_22_16.sp4_h_r_42 <X> T_22_16.lc_trk_g3_2
 (28 13)  (1172 269)  (1172 269)  routing T_22_16.lc_trk_g2_4 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 269)  (1173 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 269)  (1174 269)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 269)  (1175 269)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 269)  (1180 269)  LC_6 Logic Functioning bit
 (37 13)  (1181 269)  (1181 269)  LC_6 Logic Functioning bit
 (38 13)  (1182 269)  (1182 269)  LC_6 Logic Functioning bit
 (39 13)  (1183 269)  (1183 269)  LC_6 Logic Functioning bit
 (40 13)  (1184 269)  (1184 269)  LC_6 Logic Functioning bit
 (41 13)  (1185 269)  (1185 269)  LC_6 Logic Functioning bit
 (42 13)  (1186 269)  (1186 269)  LC_6 Logic Functioning bit
 (43 13)  (1187 269)  (1187 269)  LC_6 Logic Functioning bit
 (3 14)  (1147 270)  (1147 270)  routing T_22_16.sp12_h_r_1 <X> T_22_16.sp12_v_t_22
 (14 14)  (1158 270)  (1158 270)  routing T_22_16.sp4_v_t_17 <X> T_22_16.lc_trk_g3_4
 (15 14)  (1159 270)  (1159 270)  routing T_22_16.sp4_v_t_32 <X> T_22_16.lc_trk_g3_5
 (16 14)  (1160 270)  (1160 270)  routing T_22_16.sp4_v_t_32 <X> T_22_16.lc_trk_g3_5
 (17 14)  (1161 270)  (1161 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (1165 270)  (1165 270)  routing T_22_16.sp12_v_b_7 <X> T_22_16.lc_trk_g3_7
 (22 14)  (1166 270)  (1166 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1168 270)  (1168 270)  routing T_22_16.sp12_v_b_7 <X> T_22_16.lc_trk_g3_7
 (29 14)  (1173 270)  (1173 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 270)  (1175 270)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 270)  (1176 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 270)  (1178 270)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 270)  (1180 270)  LC_7 Logic Functioning bit
 (37 14)  (1181 270)  (1181 270)  LC_7 Logic Functioning bit
 (38 14)  (1182 270)  (1182 270)  LC_7 Logic Functioning bit
 (39 14)  (1183 270)  (1183 270)  LC_7 Logic Functioning bit
 (40 14)  (1184 270)  (1184 270)  LC_7 Logic Functioning bit
 (41 14)  (1185 270)  (1185 270)  LC_7 Logic Functioning bit
 (42 14)  (1186 270)  (1186 270)  LC_7 Logic Functioning bit
 (43 14)  (1187 270)  (1187 270)  LC_7 Logic Functioning bit
 (3 15)  (1147 271)  (1147 271)  routing T_22_16.sp12_h_r_1 <X> T_22_16.sp12_v_t_22
 (16 15)  (1160 271)  (1160 271)  routing T_22_16.sp4_v_t_17 <X> T_22_16.lc_trk_g3_4
 (17 15)  (1161 271)  (1161 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (1165 271)  (1165 271)  routing T_22_16.sp12_v_b_7 <X> T_22_16.lc_trk_g3_7
 (22 15)  (1166 271)  (1166 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1167 271)  (1167 271)  routing T_22_16.sp4_h_r_30 <X> T_22_16.lc_trk_g3_6
 (24 15)  (1168 271)  (1168 271)  routing T_22_16.sp4_h_r_30 <X> T_22_16.lc_trk_g3_6
 (25 15)  (1169 271)  (1169 271)  routing T_22_16.sp4_h_r_30 <X> T_22_16.lc_trk_g3_6
 (29 15)  (1173 271)  (1173 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 271)  (1174 271)  routing T_22_16.lc_trk_g0_2 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (1180 271)  (1180 271)  LC_7 Logic Functioning bit
 (37 15)  (1181 271)  (1181 271)  LC_7 Logic Functioning bit
 (38 15)  (1182 271)  (1182 271)  LC_7 Logic Functioning bit
 (39 15)  (1183 271)  (1183 271)  LC_7 Logic Functioning bit
 (41 15)  (1185 271)  (1185 271)  LC_7 Logic Functioning bit
 (43 15)  (1187 271)  (1187 271)  LC_7 Logic Functioning bit
 (48 15)  (1192 271)  (1192 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_23_16

 (21 0)  (1219 256)  (1219 256)  routing T_23_16.wire_logic_cluster/lc_3/out <X> T_23_16.lc_trk_g0_3
 (22 0)  (1220 256)  (1220 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1224 256)  (1224 256)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (1226 256)  (1226 256)  routing T_23_16.lc_trk_g2_1 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 256)  (1227 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 256)  (1229 256)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 256)  (1230 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 256)  (1232 256)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 256)  (1234 256)  LC_0 Logic Functioning bit
 (38 0)  (1236 256)  (1236 256)  LC_0 Logic Functioning bit
 (41 0)  (1239 256)  (1239 256)  LC_0 Logic Functioning bit
 (43 0)  (1241 256)  (1241 256)  LC_0 Logic Functioning bit
 (45 0)  (1243 256)  (1243 256)  LC_0 Logic Functioning bit
 (53 0)  (1251 256)  (1251 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (1224 257)  (1224 257)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 257)  (1225 257)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 257)  (1227 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1229 257)  (1229 257)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (1234 257)  (1234 257)  LC_0 Logic Functioning bit
 (38 1)  (1236 257)  (1236 257)  LC_0 Logic Functioning bit
 (45 1)  (1243 257)  (1243 257)  LC_0 Logic Functioning bit
 (46 1)  (1244 257)  (1244 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (51 1)  (1249 257)  (1249 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (1200 258)  (1200 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (12 2)  (1210 258)  (1210 258)  routing T_23_16.sp4_h_r_11 <X> T_23_16.sp4_h_l_39
 (14 2)  (1212 258)  (1212 258)  routing T_23_16.wire_logic_cluster/lc_4/out <X> T_23_16.lc_trk_g0_4
 (26 2)  (1224 258)  (1224 258)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (1226 258)  (1226 258)  routing T_23_16.lc_trk_g2_2 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 258)  (1227 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 258)  (1229 258)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 258)  (1230 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 258)  (1232 258)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 258)  (1234 258)  LC_1 Logic Functioning bit
 (38 2)  (1236 258)  (1236 258)  LC_1 Logic Functioning bit
 (41 2)  (1239 258)  (1239 258)  LC_1 Logic Functioning bit
 (43 2)  (1241 258)  (1241 258)  LC_1 Logic Functioning bit
 (45 2)  (1243 258)  (1243 258)  LC_1 Logic Functioning bit
 (47 2)  (1245 258)  (1245 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (1250 258)  (1250 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1198 259)  (1198 259)  routing T_23_16.lc_trk_g1_1 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (2 3)  (1200 259)  (1200 259)  routing T_23_16.lc_trk_g1_1 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (13 3)  (1211 259)  (1211 259)  routing T_23_16.sp4_h_r_11 <X> T_23_16.sp4_h_l_39
 (17 3)  (1215 259)  (1215 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1224 259)  (1224 259)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 259)  (1225 259)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 259)  (1227 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 259)  (1228 259)  routing T_23_16.lc_trk_g2_2 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 259)  (1229 259)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 259)  (1234 259)  LC_1 Logic Functioning bit
 (38 3)  (1236 259)  (1236 259)  LC_1 Logic Functioning bit
 (45 3)  (1243 259)  (1243 259)  LC_1 Logic Functioning bit
 (47 3)  (1245 259)  (1245 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (1203 260)  (1203 260)  routing T_23_16.sp4_h_l_37 <X> T_23_16.sp4_h_r_3
 (13 4)  (1211 260)  (1211 260)  routing T_23_16.sp4_h_l_40 <X> T_23_16.sp4_v_b_5
 (15 4)  (1213 260)  (1213 260)  routing T_23_16.sp4_v_b_17 <X> T_23_16.lc_trk_g1_1
 (16 4)  (1214 260)  (1214 260)  routing T_23_16.sp4_v_b_17 <X> T_23_16.lc_trk_g1_1
 (17 4)  (1215 260)  (1215 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (1224 260)  (1224 260)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (1227 260)  (1227 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 260)  (1229 260)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 260)  (1230 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 260)  (1232 260)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 260)  (1234 260)  LC_2 Logic Functioning bit
 (38 4)  (1236 260)  (1236 260)  LC_2 Logic Functioning bit
 (41 4)  (1239 260)  (1239 260)  LC_2 Logic Functioning bit
 (43 4)  (1241 260)  (1241 260)  LC_2 Logic Functioning bit
 (45 4)  (1243 260)  (1243 260)  LC_2 Logic Functioning bit
 (47 4)  (1245 260)  (1245 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (4 5)  (1202 261)  (1202 261)  routing T_23_16.sp4_h_l_37 <X> T_23_16.sp4_h_r_3
 (12 5)  (1210 261)  (1210 261)  routing T_23_16.sp4_h_l_40 <X> T_23_16.sp4_v_b_5
 (26 5)  (1224 261)  (1224 261)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 261)  (1225 261)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 261)  (1227 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 261)  (1228 261)  routing T_23_16.lc_trk_g0_3 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 261)  (1229 261)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 261)  (1234 261)  LC_2 Logic Functioning bit
 (38 5)  (1236 261)  (1236 261)  LC_2 Logic Functioning bit
 (45 5)  (1243 261)  (1243 261)  LC_2 Logic Functioning bit
 (52 5)  (1250 261)  (1250 261)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (53 5)  (1251 261)  (1251 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (1203 262)  (1203 262)  routing T_23_16.sp4_h_r_0 <X> T_23_16.sp4_h_l_38
 (8 6)  (1206 262)  (1206 262)  routing T_23_16.sp4_h_r_8 <X> T_23_16.sp4_h_l_41
 (10 6)  (1208 262)  (1208 262)  routing T_23_16.sp4_h_r_8 <X> T_23_16.sp4_h_l_41
 (17 6)  (1215 262)  (1215 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (1220 262)  (1220 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1221 262)  (1221 262)  routing T_23_16.sp12_h_l_12 <X> T_23_16.lc_trk_g1_7
 (25 6)  (1223 262)  (1223 262)  routing T_23_16.lft_op_6 <X> T_23_16.lc_trk_g1_6
 (26 6)  (1224 262)  (1224 262)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (1227 262)  (1227 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 262)  (1228 262)  routing T_23_16.lc_trk_g0_4 <X> T_23_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 262)  (1229 262)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 262)  (1230 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 262)  (1232 262)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 262)  (1234 262)  LC_3 Logic Functioning bit
 (38 6)  (1236 262)  (1236 262)  LC_3 Logic Functioning bit
 (41 6)  (1239 262)  (1239 262)  LC_3 Logic Functioning bit
 (43 6)  (1241 262)  (1241 262)  LC_3 Logic Functioning bit
 (45 6)  (1243 262)  (1243 262)  LC_3 Logic Functioning bit
 (46 6)  (1244 262)  (1244 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1245 262)  (1245 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (1250 262)  (1250 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (1201 263)  (1201 263)  routing T_23_16.sp12_h_l_23 <X> T_23_16.sp12_v_t_23
 (4 7)  (1202 263)  (1202 263)  routing T_23_16.sp4_h_r_0 <X> T_23_16.sp4_h_l_38
 (18 7)  (1216 263)  (1216 263)  routing T_23_16.sp4_r_v_b_29 <X> T_23_16.lc_trk_g1_5
 (22 7)  (1220 263)  (1220 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1222 263)  (1222 263)  routing T_23_16.lft_op_6 <X> T_23_16.lc_trk_g1_6
 (26 7)  (1224 263)  (1224 263)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 263)  (1225 263)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 263)  (1227 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 263)  (1229 263)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 263)  (1234 263)  LC_3 Logic Functioning bit
 (38 7)  (1236 263)  (1236 263)  LC_3 Logic Functioning bit
 (45 7)  (1243 263)  (1243 263)  LC_3 Logic Functioning bit
 (13 8)  (1211 264)  (1211 264)  routing T_23_16.sp4_v_t_45 <X> T_23_16.sp4_v_b_8
 (17 8)  (1215 264)  (1215 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 264)  (1216 264)  routing T_23_16.wire_logic_cluster/lc_1/out <X> T_23_16.lc_trk_g2_1
 (25 8)  (1223 264)  (1223 264)  routing T_23_16.wire_logic_cluster/lc_2/out <X> T_23_16.lc_trk_g2_2
 (26 8)  (1224 264)  (1224 264)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (1226 264)  (1226 264)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 264)  (1227 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 264)  (1228 264)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 264)  (1229 264)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 264)  (1230 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 264)  (1232 264)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 264)  (1234 264)  LC_4 Logic Functioning bit
 (38 8)  (1236 264)  (1236 264)  LC_4 Logic Functioning bit
 (41 8)  (1239 264)  (1239 264)  LC_4 Logic Functioning bit
 (43 8)  (1241 264)  (1241 264)  LC_4 Logic Functioning bit
 (45 8)  (1243 264)  (1243 264)  LC_4 Logic Functioning bit
 (48 8)  (1246 264)  (1246 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (1249 264)  (1249 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (9 9)  (1207 265)  (1207 265)  routing T_23_16.sp4_v_t_46 <X> T_23_16.sp4_v_b_7
 (10 9)  (1208 265)  (1208 265)  routing T_23_16.sp4_v_t_46 <X> T_23_16.sp4_v_b_7
 (22 9)  (1220 265)  (1220 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1224 265)  (1224 265)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 265)  (1225 265)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 265)  (1227 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 265)  (1229 265)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 265)  (1234 265)  LC_4 Logic Functioning bit
 (38 9)  (1236 265)  (1236 265)  LC_4 Logic Functioning bit
 (45 9)  (1243 265)  (1243 265)  LC_4 Logic Functioning bit
 (46 9)  (1244 265)  (1244 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (1245 265)  (1245 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (1249 265)  (1249 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (2 10)  (1200 266)  (1200 266)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (4 10)  (1202 266)  (1202 266)  routing T_23_16.sp4_h_r_0 <X> T_23_16.sp4_v_t_43
 (5 10)  (1203 266)  (1203 266)  routing T_23_16.sp4_v_t_43 <X> T_23_16.sp4_h_l_43
 (6 10)  (1204 266)  (1204 266)  routing T_23_16.sp4_h_r_0 <X> T_23_16.sp4_v_t_43
 (12 10)  (1210 266)  (1210 266)  routing T_23_16.sp4_v_t_39 <X> T_23_16.sp4_h_l_45
 (17 10)  (1215 266)  (1215 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1216 266)  (1216 266)  routing T_23_16.wire_logic_cluster/lc_5/out <X> T_23_16.lc_trk_g2_5
 (25 10)  (1223 266)  (1223 266)  routing T_23_16.wire_logic_cluster/lc_6/out <X> T_23_16.lc_trk_g2_6
 (26 10)  (1224 266)  (1224 266)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (1226 266)  (1226 266)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 266)  (1227 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 266)  (1228 266)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 266)  (1229 266)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 266)  (1230 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 266)  (1232 266)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 266)  (1234 266)  LC_5 Logic Functioning bit
 (38 10)  (1236 266)  (1236 266)  LC_5 Logic Functioning bit
 (41 10)  (1239 266)  (1239 266)  LC_5 Logic Functioning bit
 (43 10)  (1241 266)  (1241 266)  LC_5 Logic Functioning bit
 (45 10)  (1243 266)  (1243 266)  LC_5 Logic Functioning bit
 (46 10)  (1244 266)  (1244 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (1245 266)  (1245 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (1249 266)  (1249 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (1251 266)  (1251 266)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (5 11)  (1203 267)  (1203 267)  routing T_23_16.sp4_h_r_0 <X> T_23_16.sp4_v_t_43
 (6 11)  (1204 267)  (1204 267)  routing T_23_16.sp4_v_t_43 <X> T_23_16.sp4_h_l_43
 (11 11)  (1209 267)  (1209 267)  routing T_23_16.sp4_v_t_39 <X> T_23_16.sp4_h_l_45
 (13 11)  (1211 267)  (1211 267)  routing T_23_16.sp4_v_t_39 <X> T_23_16.sp4_h_l_45
 (22 11)  (1220 267)  (1220 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1224 267)  (1224 267)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (1225 267)  (1225 267)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 267)  (1227 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 267)  (1228 267)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1229 267)  (1229 267)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 267)  (1234 267)  LC_5 Logic Functioning bit
 (38 11)  (1236 267)  (1236 267)  LC_5 Logic Functioning bit
 (45 11)  (1243 267)  (1243 267)  LC_5 Logic Functioning bit
 (26 12)  (1224 268)  (1224 268)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 268)  (1225 268)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 268)  (1227 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 268)  (1228 268)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 268)  (1229 268)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 268)  (1230 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 268)  (1231 268)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 268)  (1232 268)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 268)  (1234 268)  LC_6 Logic Functioning bit
 (38 12)  (1236 268)  (1236 268)  LC_6 Logic Functioning bit
 (45 12)  (1243 268)  (1243 268)  LC_6 Logic Functioning bit
 (12 13)  (1210 269)  (1210 269)  routing T_23_16.sp4_h_r_11 <X> T_23_16.sp4_v_b_11
 (26 13)  (1224 269)  (1224 269)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 269)  (1225 269)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 269)  (1227 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 269)  (1228 269)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (1234 269)  (1234 269)  LC_6 Logic Functioning bit
 (37 13)  (1235 269)  (1235 269)  LC_6 Logic Functioning bit
 (38 13)  (1236 269)  (1236 269)  LC_6 Logic Functioning bit
 (39 13)  (1237 269)  (1237 269)  LC_6 Logic Functioning bit
 (45 13)  (1243 269)  (1243 269)  LC_6 Logic Functioning bit
 (46 13)  (1244 269)  (1244 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (1245 269)  (1245 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (52 13)  (1250 269)  (1250 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (1251 269)  (1251 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (1199 270)  (1199 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (1202 270)  (1202 270)  routing T_23_16.sp4_h_r_3 <X> T_23_16.sp4_v_t_44
 (6 14)  (1204 270)  (1204 270)  routing T_23_16.sp4_h_r_3 <X> T_23_16.sp4_v_t_44
 (8 14)  (1206 270)  (1206 270)  routing T_23_16.sp4_v_t_41 <X> T_23_16.sp4_h_l_47
 (9 14)  (1207 270)  (1207 270)  routing T_23_16.sp4_v_t_41 <X> T_23_16.sp4_h_l_47
 (10 14)  (1208 270)  (1208 270)  routing T_23_16.sp4_v_t_41 <X> T_23_16.sp4_h_l_47
 (13 14)  (1211 270)  (1211 270)  routing T_23_16.sp4_h_r_11 <X> T_23_16.sp4_v_t_46
 (14 14)  (1212 270)  (1212 270)  routing T_23_16.sp4_v_t_17 <X> T_23_16.lc_trk_g3_4
 (0 15)  (1198 271)  (1198 271)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 271)  (1199 271)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.wire_logic_cluster/lc_7/s_r
 (5 15)  (1203 271)  (1203 271)  routing T_23_16.sp4_h_r_3 <X> T_23_16.sp4_v_t_44
 (11 15)  (1209 271)  (1209 271)  routing T_23_16.sp4_h_r_11 <X> T_23_16.sp4_h_l_46
 (12 15)  (1210 271)  (1210 271)  routing T_23_16.sp4_h_r_11 <X> T_23_16.sp4_v_t_46
 (16 15)  (1214 271)  (1214 271)  routing T_23_16.sp4_v_t_17 <X> T_23_16.lc_trk_g3_4
 (17 15)  (1215 271)  (1215 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_24_16

 (14 0)  (1266 256)  (1266 256)  routing T_24_16.wire_logic_cluster/lc_0/out <X> T_24_16.lc_trk_g0_0
 (16 0)  (1268 256)  (1268 256)  routing T_24_16.sp4_v_b_1 <X> T_24_16.lc_trk_g0_1
 (17 0)  (1269 256)  (1269 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1270 256)  (1270 256)  routing T_24_16.sp4_v_b_1 <X> T_24_16.lc_trk_g0_1
 (25 0)  (1277 256)  (1277 256)  routing T_24_16.sp4_h_r_10 <X> T_24_16.lc_trk_g0_2
 (29 0)  (1281 256)  (1281 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (37 0)  (1289 256)  (1289 256)  LC_0 Logic Functioning bit
 (42 0)  (1294 256)  (1294 256)  LC_0 Logic Functioning bit
 (8 1)  (1260 257)  (1260 257)  routing T_24_16.sp4_h_l_42 <X> T_24_16.sp4_v_b_1
 (9 1)  (1261 257)  (1261 257)  routing T_24_16.sp4_h_l_42 <X> T_24_16.sp4_v_b_1
 (10 1)  (1262 257)  (1262 257)  routing T_24_16.sp4_h_l_42 <X> T_24_16.sp4_v_b_1
 (17 1)  (1269 257)  (1269 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1274 257)  (1274 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1275 257)  (1275 257)  routing T_24_16.sp4_h_r_10 <X> T_24_16.lc_trk_g0_2
 (24 1)  (1276 257)  (1276 257)  routing T_24_16.sp4_h_r_10 <X> T_24_16.lc_trk_g0_2
 (28 1)  (1280 257)  (1280 257)  routing T_24_16.lc_trk_g2_0 <X> T_24_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 257)  (1281 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (1284 257)  (1284 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1286 257)  (1286 257)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.input_2_0
 (35 1)  (1287 257)  (1287 257)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.input_2_0
 (37 1)  (1289 257)  (1289 257)  LC_0 Logic Functioning bit
 (39 1)  (1291 257)  (1291 257)  LC_0 Logic Functioning bit
 (40 1)  (1292 257)  (1292 257)  LC_0 Logic Functioning bit
 (42 1)  (1294 257)  (1294 257)  LC_0 Logic Functioning bit
 (0 2)  (1252 258)  (1252 258)  routing T_24_16.glb_netwk_6 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 258)  (1253 258)  routing T_24_16.glb_netwk_6 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 258)  (1254 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1257 258)  (1257 258)  routing T_24_16.sp4_v_t_43 <X> T_24_16.sp4_h_l_37
 (15 2)  (1267 258)  (1267 258)  routing T_24_16.bot_op_5 <X> T_24_16.lc_trk_g0_5
 (17 2)  (1269 258)  (1269 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (1279 258)  (1279 258)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 258)  (1281 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 258)  (1284 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 258)  (1285 258)  routing T_24_16.lc_trk_g2_0 <X> T_24_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 258)  (1288 258)  LC_1 Logic Functioning bit
 (37 2)  (1289 258)  (1289 258)  LC_1 Logic Functioning bit
 (39 2)  (1291 258)  (1291 258)  LC_1 Logic Functioning bit
 (43 2)  (1295 258)  (1295 258)  LC_1 Logic Functioning bit
 (4 3)  (1256 259)  (1256 259)  routing T_24_16.sp4_v_t_43 <X> T_24_16.sp4_h_l_37
 (6 3)  (1258 259)  (1258 259)  routing T_24_16.sp4_v_t_43 <X> T_24_16.sp4_h_l_37
 (29 3)  (1281 259)  (1281 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 259)  (1282 259)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (1284 259)  (1284 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1285 259)  (1285 259)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.input_2_1
 (34 3)  (1286 259)  (1286 259)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.input_2_1
 (36 3)  (1288 259)  (1288 259)  LC_1 Logic Functioning bit
 (37 3)  (1289 259)  (1289 259)  LC_1 Logic Functioning bit
 (38 3)  (1290 259)  (1290 259)  LC_1 Logic Functioning bit
 (41 3)  (1293 259)  (1293 259)  LC_1 Logic Functioning bit
 (42 3)  (1294 259)  (1294 259)  LC_1 Logic Functioning bit
 (43 3)  (1295 259)  (1295 259)  LC_1 Logic Functioning bit
 (1 4)  (1253 260)  (1253 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1273 260)  (1273 260)  routing T_24_16.wire_logic_cluster/lc_3/out <X> T_24_16.lc_trk_g1_3
 (22 4)  (1274 260)  (1274 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1278 260)  (1278 260)  routing T_24_16.lc_trk_g1_5 <X> T_24_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (1280 260)  (1280 260)  routing T_24_16.lc_trk_g2_1 <X> T_24_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 260)  (1281 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 260)  (1283 260)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 260)  (1284 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 260)  (1285 260)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (1289 260)  (1289 260)  LC_2 Logic Functioning bit
 (39 4)  (1291 260)  (1291 260)  LC_2 Logic Functioning bit
 (50 4)  (1302 260)  (1302 260)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1253 261)  (1253 261)  routing T_24_16.lc_trk_g0_2 <X> T_24_16.wire_logic_cluster/lc_7/cen
 (4 5)  (1256 261)  (1256 261)  routing T_24_16.sp4_h_l_42 <X> T_24_16.sp4_h_r_3
 (6 5)  (1258 261)  (1258 261)  routing T_24_16.sp4_h_l_42 <X> T_24_16.sp4_h_r_3
 (27 5)  (1279 261)  (1279 261)  routing T_24_16.lc_trk_g1_5 <X> T_24_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 261)  (1281 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (1288 261)  (1288 261)  LC_2 Logic Functioning bit
 (37 5)  (1289 261)  (1289 261)  LC_2 Logic Functioning bit
 (38 5)  (1290 261)  (1290 261)  LC_2 Logic Functioning bit
 (42 5)  (1294 261)  (1294 261)  LC_2 Logic Functioning bit
 (15 6)  (1267 262)  (1267 262)  routing T_24_16.bot_op_5 <X> T_24_16.lc_trk_g1_5
 (17 6)  (1269 262)  (1269 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (1277 262)  (1277 262)  routing T_24_16.wire_logic_cluster/lc_6/out <X> T_24_16.lc_trk_g1_6
 (26 6)  (1278 262)  (1278 262)  routing T_24_16.lc_trk_g1_6 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (1281 262)  (1281 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 262)  (1284 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 262)  (1286 262)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 262)  (1288 262)  LC_3 Logic Functioning bit
 (37 6)  (1289 262)  (1289 262)  LC_3 Logic Functioning bit
 (41 6)  (1293 262)  (1293 262)  LC_3 Logic Functioning bit
 (43 6)  (1295 262)  (1295 262)  LC_3 Logic Functioning bit
 (45 6)  (1297 262)  (1297 262)  LC_3 Logic Functioning bit
 (46 6)  (1298 262)  (1298 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1299 262)  (1299 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1302 262)  (1302 262)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (1260 263)  (1260 263)  routing T_24_16.sp4_v_b_1 <X> T_24_16.sp4_v_t_41
 (10 7)  (1262 263)  (1262 263)  routing T_24_16.sp4_v_b_1 <X> T_24_16.sp4_v_t_41
 (22 7)  (1274 263)  (1274 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1278 263)  (1278 263)  routing T_24_16.lc_trk_g1_6 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 263)  (1279 263)  routing T_24_16.lc_trk_g1_6 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 263)  (1281 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 263)  (1283 263)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1288 263)  (1288 263)  LC_3 Logic Functioning bit
 (37 7)  (1289 263)  (1289 263)  LC_3 Logic Functioning bit
 (47 7)  (1299 263)  (1299 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (1300 263)  (1300 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (1266 264)  (1266 264)  routing T_24_16.bnl_op_0 <X> T_24_16.lc_trk_g2_0
 (17 8)  (1269 264)  (1269 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (1277 264)  (1277 264)  routing T_24_16.sp4_v_t_23 <X> T_24_16.lc_trk_g2_2
 (28 8)  (1280 264)  (1280 264)  routing T_24_16.lc_trk_g2_1 <X> T_24_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 264)  (1281 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 264)  (1283 264)  routing T_24_16.lc_trk_g0_5 <X> T_24_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 264)  (1284 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (38 8)  (1290 264)  (1290 264)  LC_4 Logic Functioning bit
 (39 8)  (1291 264)  (1291 264)  LC_4 Logic Functioning bit
 (41 8)  (1293 264)  (1293 264)  LC_4 Logic Functioning bit
 (14 9)  (1266 265)  (1266 265)  routing T_24_16.bnl_op_0 <X> T_24_16.lc_trk_g2_0
 (17 9)  (1269 265)  (1269 265)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (1270 265)  (1270 265)  routing T_24_16.sp4_r_v_b_33 <X> T_24_16.lc_trk_g2_1
 (22 9)  (1274 265)  (1274 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1275 265)  (1275 265)  routing T_24_16.sp4_v_t_23 <X> T_24_16.lc_trk_g2_2
 (25 9)  (1277 265)  (1277 265)  routing T_24_16.sp4_v_t_23 <X> T_24_16.lc_trk_g2_2
 (28 9)  (1280 265)  (1280 265)  routing T_24_16.lc_trk_g2_0 <X> T_24_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 265)  (1281 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (1284 265)  (1284 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1286 265)  (1286 265)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.input_2_4
 (35 9)  (1287 265)  (1287 265)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.input_2_4
 (39 9)  (1291 265)  (1291 265)  LC_4 Logic Functioning bit
 (41 9)  (1293 265)  (1293 265)  LC_4 Logic Functioning bit
 (42 9)  (1294 265)  (1294 265)  LC_4 Logic Functioning bit
 (4 10)  (1256 266)  (1256 266)  routing T_24_16.sp4_v_b_10 <X> T_24_16.sp4_v_t_43
 (6 10)  (1258 266)  (1258 266)  routing T_24_16.sp4_v_b_10 <X> T_24_16.sp4_v_t_43
 (15 10)  (1267 266)  (1267 266)  routing T_24_16.sp4_h_l_24 <X> T_24_16.lc_trk_g2_5
 (16 10)  (1268 266)  (1268 266)  routing T_24_16.sp4_h_l_24 <X> T_24_16.lc_trk_g2_5
 (17 10)  (1269 266)  (1269 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1270 266)  (1270 266)  routing T_24_16.sp4_h_l_24 <X> T_24_16.lc_trk_g2_5
 (32 10)  (1284 266)  (1284 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 266)  (1285 266)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 266)  (1288 266)  LC_5 Logic Functioning bit
 (37 10)  (1289 266)  (1289 266)  LC_5 Logic Functioning bit
 (38 10)  (1290 266)  (1290 266)  LC_5 Logic Functioning bit
 (39 10)  (1291 266)  (1291 266)  LC_5 Logic Functioning bit
 (40 10)  (1292 266)  (1292 266)  LC_5 Logic Functioning bit
 (41 10)  (1293 266)  (1293 266)  LC_5 Logic Functioning bit
 (42 10)  (1294 266)  (1294 266)  LC_5 Logic Functioning bit
 (50 10)  (1302 266)  (1302 266)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (1266 267)  (1266 267)  routing T_24_16.sp4_h_l_17 <X> T_24_16.lc_trk_g2_4
 (15 11)  (1267 267)  (1267 267)  routing T_24_16.sp4_h_l_17 <X> T_24_16.lc_trk_g2_4
 (16 11)  (1268 267)  (1268 267)  routing T_24_16.sp4_h_l_17 <X> T_24_16.lc_trk_g2_4
 (17 11)  (1269 267)  (1269 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (29 11)  (1281 267)  (1281 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 267)  (1283 267)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 267)  (1288 267)  LC_5 Logic Functioning bit
 (37 11)  (1289 267)  (1289 267)  LC_5 Logic Functioning bit
 (38 11)  (1290 267)  (1290 267)  LC_5 Logic Functioning bit
 (39 11)  (1291 267)  (1291 267)  LC_5 Logic Functioning bit
 (40 11)  (1292 267)  (1292 267)  LC_5 Logic Functioning bit
 (41 11)  (1293 267)  (1293 267)  LC_5 Logic Functioning bit
 (43 11)  (1295 267)  (1295 267)  LC_5 Logic Functioning bit
 (46 11)  (1298 267)  (1298 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (28 12)  (1280 268)  (1280 268)  routing T_24_16.lc_trk_g2_1 <X> T_24_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 268)  (1281 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 268)  (1283 268)  routing T_24_16.lc_trk_g0_5 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 268)  (1284 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (1289 268)  (1289 268)  LC_6 Logic Functioning bit
 (39 12)  (1291 268)  (1291 268)  LC_6 Logic Functioning bit
 (14 13)  (1266 269)  (1266 269)  routing T_24_16.sp4_h_r_24 <X> T_24_16.lc_trk_g3_0
 (15 13)  (1267 269)  (1267 269)  routing T_24_16.sp4_h_r_24 <X> T_24_16.lc_trk_g3_0
 (16 13)  (1268 269)  (1268 269)  routing T_24_16.sp4_h_r_24 <X> T_24_16.lc_trk_g3_0
 (17 13)  (1269 269)  (1269 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (37 13)  (1289 269)  (1289 269)  LC_6 Logic Functioning bit
 (39 13)  (1291 269)  (1291 269)  LC_6 Logic Functioning bit
 (0 14)  (1252 270)  (1252 270)  routing T_24_16.lc_trk_g2_4 <X> T_24_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 270)  (1253 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (1262 270)  (1262 270)  routing T_24_16.sp4_v_b_5 <X> T_24_16.sp4_h_l_47
 (27 14)  (1279 270)  (1279 270)  routing T_24_16.lc_trk_g1_5 <X> T_24_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 270)  (1281 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 270)  (1282 270)  routing T_24_16.lc_trk_g1_5 <X> T_24_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 270)  (1284 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 270)  (1285 270)  routing T_24_16.lc_trk_g2_0 <X> T_24_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (1289 270)  (1289 270)  LC_7 Logic Functioning bit
 (39 14)  (1291 270)  (1291 270)  LC_7 Logic Functioning bit
 (40 14)  (1292 270)  (1292 270)  LC_7 Logic Functioning bit
 (42 14)  (1294 270)  (1294 270)  LC_7 Logic Functioning bit
 (43 14)  (1295 270)  (1295 270)  LC_7 Logic Functioning bit
 (53 14)  (1305 270)  (1305 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (1 15)  (1253 271)  (1253 271)  routing T_24_16.lc_trk_g2_4 <X> T_24_16.wire_logic_cluster/lc_7/s_r
 (29 15)  (1281 271)  (1281 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (1284 271)  (1284 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1285 271)  (1285 271)  routing T_24_16.lc_trk_g2_1 <X> T_24_16.input_2_7
 (36 15)  (1288 271)  (1288 271)  LC_7 Logic Functioning bit
 (37 15)  (1289 271)  (1289 271)  LC_7 Logic Functioning bit
 (38 15)  (1290 271)  (1290 271)  LC_7 Logic Functioning bit
 (39 15)  (1291 271)  (1291 271)  LC_7 Logic Functioning bit
 (40 15)  (1292 271)  (1292 271)  LC_7 Logic Functioning bit
 (42 15)  (1294 271)  (1294 271)  LC_7 Logic Functioning bit
 (43 15)  (1295 271)  (1295 271)  LC_7 Logic Functioning bit


RAM_Tile_25_16

 (0 0)  (1306 256)  (1306 256)  Negative Clock bit

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (3 1)  (1309 257)  (1309 257)  routing T_25_16.sp12_h_l_23 <X> T_25_16.sp12_v_b_0
 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (9 3)  (1315 259)  (1315 259)  routing T_25_16.sp4_v_b_1 <X> T_25_16.sp4_v_t_36
 (15 3)  (1321 259)  (1321 259)  routing T_25_16.sp4_v_b_20 <X> T_25_16.lc_trk_g0_4
 (16 3)  (1322 259)  (1322 259)  routing T_25_16.sp4_v_b_20 <X> T_25_16.lc_trk_g0_4
 (17 3)  (1323 259)  (1323 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (4 4)  (1310 260)  (1310 260)  routing T_25_16.sp4_h_l_44 <X> T_25_16.sp4_v_b_3
 (6 4)  (1312 260)  (1312 260)  routing T_25_16.sp4_h_l_44 <X> T_25_16.sp4_v_b_3
 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (28 4)  (1334 260)  (1334 260)  routing T_25_16.lc_trk_g2_3 <X> T_25_16.wire_bram/ram/WDATA_5
 (29 4)  (1335 260)  (1335 260)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_5
 (5 5)  (1311 261)  (1311 261)  routing T_25_16.sp4_h_l_44 <X> T_25_16.sp4_v_b_3
 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (30 5)  (1336 261)  (1336 261)  routing T_25_16.lc_trk_g2_3 <X> T_25_16.wire_bram/ram/WDATA_5
 (38 5)  (1344 261)  (1344 261)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (21 8)  (1327 264)  (1327 264)  routing T_25_16.sp4_v_t_22 <X> T_25_16.lc_trk_g2_3
 (22 8)  (1328 264)  (1328 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1329 264)  (1329 264)  routing T_25_16.sp4_v_t_22 <X> T_25_16.lc_trk_g2_3
 (21 9)  (1327 265)  (1327 265)  routing T_25_16.sp4_v_t_22 <X> T_25_16.lc_trk_g2_3
 (27 12)  (1333 268)  (1333 268)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.wire_bram/ram/WDATA_1
 (28 12)  (1334 268)  (1334 268)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.wire_bram/ram/WDATA_1
 (29 12)  (1335 268)  (1335 268)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_1
 (30 12)  (1336 268)  (1336 268)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.wire_bram/ram/WDATA_1
 (36 12)  (1342 268)  (1342 268)  Enable bit of Mux _out_links/OutMux8_6 => wire_bram/ram/RDATA_1 sp4_h_r_44
 (30 13)  (1336 269)  (1336 269)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.wire_bram/ram/WDATA_1
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g0_4 <X> T_25_16.wire_bram/ram/WE
 (22 15)  (1328 271)  (1328 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_26_16

 (9 3)  (1357 259)  (1357 259)  routing T_26_16.sp4_v_b_1 <X> T_26_16.sp4_v_t_36
 (14 3)  (1362 259)  (1362 259)  routing T_26_16.sp4_h_r_4 <X> T_26_16.lc_trk_g0_4
 (15 3)  (1363 259)  (1363 259)  routing T_26_16.sp4_h_r_4 <X> T_26_16.lc_trk_g0_4
 (16 3)  (1364 259)  (1364 259)  routing T_26_16.sp4_h_r_4 <X> T_26_16.lc_trk_g0_4
 (17 3)  (1365 259)  (1365 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (8 4)  (1356 260)  (1356 260)  routing T_26_16.sp4_h_l_41 <X> T_26_16.sp4_h_r_4
 (5 6)  (1353 262)  (1353 262)  routing T_26_16.sp4_v_b_3 <X> T_26_16.sp4_h_l_38
 (12 6)  (1360 262)  (1360 262)  routing T_26_16.sp4_v_b_5 <X> T_26_16.sp4_h_l_40
 (26 10)  (1374 266)  (1374 266)  routing T_26_16.lc_trk_g3_6 <X> T_26_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (1377 266)  (1377 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1378 266)  (1378 266)  routing T_26_16.lc_trk_g0_4 <X> T_26_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 266)  (1380 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1381 266)  (1381 266)  routing T_26_16.lc_trk_g3_3 <X> T_26_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1382 266)  (1382 266)  routing T_26_16.lc_trk_g3_3 <X> T_26_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (1383 266)  (1383 266)  routing T_26_16.lc_trk_g3_4 <X> T_26_16.input_2_5
 (36 10)  (1384 266)  (1384 266)  LC_5 Logic Functioning bit
 (37 10)  (1385 266)  (1385 266)  LC_5 Logic Functioning bit
 (38 10)  (1386 266)  (1386 266)  LC_5 Logic Functioning bit
 (39 10)  (1387 266)  (1387 266)  LC_5 Logic Functioning bit
 (42 10)  (1390 266)  (1390 266)  LC_5 Logic Functioning bit
 (43 10)  (1391 266)  (1391 266)  LC_5 Logic Functioning bit
 (26 11)  (1374 267)  (1374 267)  routing T_26_16.lc_trk_g3_6 <X> T_26_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (1375 267)  (1375 267)  routing T_26_16.lc_trk_g3_6 <X> T_26_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1376 267)  (1376 267)  routing T_26_16.lc_trk_g3_6 <X> T_26_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 267)  (1377 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1379 267)  (1379 267)  routing T_26_16.lc_trk_g3_3 <X> T_26_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (1380 267)  (1380 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1381 267)  (1381 267)  routing T_26_16.lc_trk_g3_4 <X> T_26_16.input_2_5
 (34 11)  (1382 267)  (1382 267)  routing T_26_16.lc_trk_g3_4 <X> T_26_16.input_2_5
 (36 11)  (1384 267)  (1384 267)  LC_5 Logic Functioning bit
 (38 11)  (1386 267)  (1386 267)  LC_5 Logic Functioning bit
 (43 11)  (1391 267)  (1391 267)  LC_5 Logic Functioning bit
 (48 11)  (1396 267)  (1396 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (1370 268)  (1370 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1371 268)  (1371 268)  routing T_26_16.sp4_h_r_27 <X> T_26_16.lc_trk_g3_3
 (24 12)  (1372 268)  (1372 268)  routing T_26_16.sp4_h_r_27 <X> T_26_16.lc_trk_g3_3
 (21 13)  (1369 269)  (1369 269)  routing T_26_16.sp4_h_r_27 <X> T_26_16.lc_trk_g3_3
 (4 14)  (1352 270)  (1352 270)  routing T_26_16.sp4_v_b_1 <X> T_26_16.sp4_v_t_44
 (6 14)  (1354 270)  (1354 270)  routing T_26_16.sp4_v_b_1 <X> T_26_16.sp4_v_t_44
 (14 14)  (1362 270)  (1362 270)  routing T_26_16.sp4_v_t_17 <X> T_26_16.lc_trk_g3_4
 (25 14)  (1373 270)  (1373 270)  routing T_26_16.sp4_h_r_46 <X> T_26_16.lc_trk_g3_6
 (16 15)  (1364 271)  (1364 271)  routing T_26_16.sp4_v_t_17 <X> T_26_16.lc_trk_g3_4
 (17 15)  (1365 271)  (1365 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (1370 271)  (1370 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1371 271)  (1371 271)  routing T_26_16.sp4_h_r_46 <X> T_26_16.lc_trk_g3_6
 (24 15)  (1372 271)  (1372 271)  routing T_26_16.sp4_h_r_46 <X> T_26_16.lc_trk_g3_6
 (25 15)  (1373 271)  (1373 271)  routing T_26_16.sp4_h_r_46 <X> T_26_16.lc_trk_g3_6


LogicTile_27_16

 (10 3)  (1412 259)  (1412 259)  routing T_27_16.sp4_h_l_45 <X> T_27_16.sp4_v_t_36
 (11 4)  (1413 260)  (1413 260)  routing T_27_16.sp4_h_l_46 <X> T_27_16.sp4_v_b_5
 (13 4)  (1415 260)  (1415 260)  routing T_27_16.sp4_h_l_46 <X> T_27_16.sp4_v_b_5
 (12 5)  (1414 261)  (1414 261)  routing T_27_16.sp4_h_l_46 <X> T_27_16.sp4_v_b_5


IO_Tile_33_16

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit


LogicTile_6_15

 (15 1)  (303 241)  (303 241)  routing T_6_15.bot_op_0 <X> T_6_15.lc_trk_g0_0
 (17 1)  (305 241)  (305 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (310 241)  (310 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (313 241)  (313 241)  routing T_6_15.sp4_r_v_b_33 <X> T_6_15.lc_trk_g0_2
 (0 2)  (288 242)  (288 242)  routing T_6_15.glb_netwk_6 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (1 2)  (289 242)  (289 242)  routing T_6_15.glb_netwk_6 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (2 2)  (290 242)  (290 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (292 242)  (292 242)  routing T_6_15.sp4_h_r_6 <X> T_6_15.sp4_v_t_37
 (6 2)  (294 242)  (294 242)  routing T_6_15.sp4_h_r_6 <X> T_6_15.sp4_v_t_37
 (5 3)  (293 243)  (293 243)  routing T_6_15.sp4_h_r_6 <X> T_6_15.sp4_v_t_37
 (22 4)  (310 244)  (310 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (14 5)  (302 245)  (302 245)  routing T_6_15.top_op_0 <X> T_6_15.lc_trk_g1_0
 (15 5)  (303 245)  (303 245)  routing T_6_15.top_op_0 <X> T_6_15.lc_trk_g1_0
 (17 5)  (305 245)  (305 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (309 245)  (309 245)  routing T_6_15.sp4_r_v_b_27 <X> T_6_15.lc_trk_g1_3
 (4 10)  (292 250)  (292 250)  routing T_6_15.sp4_v_b_10 <X> T_6_15.sp4_v_t_43
 (6 10)  (294 250)  (294 250)  routing T_6_15.sp4_v_b_10 <X> T_6_15.sp4_v_t_43
 (14 10)  (302 250)  (302 250)  routing T_6_15.sp4_h_r_36 <X> T_6_15.lc_trk_g2_4
 (15 10)  (303 250)  (303 250)  routing T_6_15.sp4_h_l_16 <X> T_6_15.lc_trk_g2_5
 (16 10)  (304 250)  (304 250)  routing T_6_15.sp4_h_l_16 <X> T_6_15.lc_trk_g2_5
 (17 10)  (305 250)  (305 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (310 250)  (310 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (317 250)  (317 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 250)  (320 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (323 250)  (323 250)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.input_2_5
 (36 10)  (324 250)  (324 250)  LC_5 Logic Functioning bit
 (37 10)  (325 250)  (325 250)  LC_5 Logic Functioning bit
 (38 10)  (326 250)  (326 250)  LC_5 Logic Functioning bit
 (39 10)  (327 250)  (327 250)  LC_5 Logic Functioning bit
 (41 10)  (329 250)  (329 250)  LC_5 Logic Functioning bit
 (42 10)  (330 250)  (330 250)  LC_5 Logic Functioning bit
 (43 10)  (331 250)  (331 250)  LC_5 Logic Functioning bit
 (15 11)  (303 251)  (303 251)  routing T_6_15.sp4_h_r_36 <X> T_6_15.lc_trk_g2_4
 (16 11)  (304 251)  (304 251)  routing T_6_15.sp4_h_r_36 <X> T_6_15.lc_trk_g2_4
 (17 11)  (305 251)  (305 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (306 251)  (306 251)  routing T_6_15.sp4_h_l_16 <X> T_6_15.lc_trk_g2_5
 (27 11)  (315 251)  (315 251)  routing T_6_15.lc_trk_g1_0 <X> T_6_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 251)  (317 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 251)  (319 251)  routing T_6_15.lc_trk_g0_2 <X> T_6_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 251)  (320 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (321 251)  (321 251)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.input_2_5
 (35 11)  (323 251)  (323 251)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.input_2_5
 (36 11)  (324 251)  (324 251)  LC_5 Logic Functioning bit
 (37 11)  (325 251)  (325 251)  LC_5 Logic Functioning bit
 (38 11)  (326 251)  (326 251)  LC_5 Logic Functioning bit
 (39 11)  (327 251)  (327 251)  LC_5 Logic Functioning bit
 (40 11)  (328 251)  (328 251)  LC_5 Logic Functioning bit
 (41 11)  (329 251)  (329 251)  LC_5 Logic Functioning bit
 (42 11)  (330 251)  (330 251)  LC_5 Logic Functioning bit
 (48 11)  (336 251)  (336 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (341 251)  (341 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (28 12)  (316 252)  (316 252)  routing T_6_15.lc_trk_g2_5 <X> T_6_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 252)  (317 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 252)  (318 252)  routing T_6_15.lc_trk_g2_5 <X> T_6_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 252)  (319 252)  routing T_6_15.lc_trk_g3_6 <X> T_6_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 252)  (320 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 252)  (321 252)  routing T_6_15.lc_trk_g3_6 <X> T_6_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 252)  (322 252)  routing T_6_15.lc_trk_g3_6 <X> T_6_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 252)  (323 252)  routing T_6_15.lc_trk_g2_4 <X> T_6_15.input_2_6
 (36 12)  (324 252)  (324 252)  LC_6 Logic Functioning bit
 (37 12)  (325 252)  (325 252)  LC_6 Logic Functioning bit
 (39 12)  (327 252)  (327 252)  LC_6 Logic Functioning bit
 (43 12)  (331 252)  (331 252)  LC_6 Logic Functioning bit
 (45 12)  (333 252)  (333 252)  LC_6 Logic Functioning bit
 (12 13)  (300 253)  (300 253)  routing T_6_15.sp4_h_r_11 <X> T_6_15.sp4_v_b_11
 (26 13)  (314 253)  (314 253)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 253)  (315 253)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 253)  (317 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 253)  (319 253)  routing T_6_15.lc_trk_g3_6 <X> T_6_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 253)  (320 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (321 253)  (321 253)  routing T_6_15.lc_trk_g2_4 <X> T_6_15.input_2_6
 (36 13)  (324 253)  (324 253)  LC_6 Logic Functioning bit
 (37 13)  (325 253)  (325 253)  LC_6 Logic Functioning bit
 (38 13)  (326 253)  (326 253)  LC_6 Logic Functioning bit
 (39 13)  (327 253)  (327 253)  LC_6 Logic Functioning bit
 (48 13)  (336 253)  (336 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (313 254)  (313 254)  routing T_6_15.wire_logic_cluster/lc_6/out <X> T_6_15.lc_trk_g3_6
 (22 15)  (310 255)  (310 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_7_15

 (0 2)  (342 242)  (342 242)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (1 2)  (343 242)  (343 242)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (344 242)  (344 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (350 242)  (350 242)  routing T_7_15.sp4_v_t_42 <X> T_7_15.sp4_h_l_36
 (9 2)  (351 242)  (351 242)  routing T_7_15.sp4_v_t_42 <X> T_7_15.sp4_h_l_36
 (10 2)  (352 242)  (352 242)  routing T_7_15.sp4_v_t_42 <X> T_7_15.sp4_h_l_36
 (15 2)  (357 242)  (357 242)  routing T_7_15.top_op_5 <X> T_7_15.lc_trk_g0_5
 (17 2)  (359 242)  (359 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (28 2)  (370 242)  (370 242)  routing T_7_15.lc_trk_g2_4 <X> T_7_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 242)  (371 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 242)  (372 242)  routing T_7_15.lc_trk_g2_4 <X> T_7_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 242)  (373 242)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 242)  (374 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 242)  (375 242)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 242)  (376 242)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 242)  (378 242)  LC_1 Logic Functioning bit
 (38 2)  (380 242)  (380 242)  LC_1 Logic Functioning bit
 (41 2)  (383 242)  (383 242)  LC_1 Logic Functioning bit
 (43 2)  (385 242)  (385 242)  LC_1 Logic Functioning bit
 (9 3)  (351 243)  (351 243)  routing T_7_15.sp4_v_b_5 <X> T_7_15.sp4_v_t_36
 (10 3)  (352 243)  (352 243)  routing T_7_15.sp4_v_b_5 <X> T_7_15.sp4_v_t_36
 (18 3)  (360 243)  (360 243)  routing T_7_15.top_op_5 <X> T_7_15.lc_trk_g0_5
 (27 3)  (369 243)  (369 243)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 243)  (371 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 243)  (373 243)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 243)  (379 243)  LC_1 Logic Functioning bit
 (39 3)  (381 243)  (381 243)  LC_1 Logic Functioning bit
 (41 3)  (383 243)  (383 243)  LC_1 Logic Functioning bit
 (43 3)  (385 243)  (385 243)  LC_1 Logic Functioning bit
 (12 4)  (354 244)  (354 244)  routing T_7_15.sp4_v_b_5 <X> T_7_15.sp4_h_r_5
 (29 4)  (371 244)  (371 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 244)  (372 244)  routing T_7_15.lc_trk_g0_5 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 244)  (373 244)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 244)  (374 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 244)  (375 244)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 244)  (376 244)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 244)  (378 244)  LC_2 Logic Functioning bit
 (37 4)  (379 244)  (379 244)  LC_2 Logic Functioning bit
 (41 4)  (383 244)  (383 244)  LC_2 Logic Functioning bit
 (43 4)  (385 244)  (385 244)  LC_2 Logic Functioning bit
 (46 4)  (388 244)  (388 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (392 244)  (392 244)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (353 245)  (353 245)  routing T_7_15.sp4_v_b_5 <X> T_7_15.sp4_h_r_5
 (16 5)  (358 245)  (358 245)  routing T_7_15.sp12_h_r_8 <X> T_7_15.lc_trk_g1_0
 (17 5)  (359 245)  (359 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (31 5)  (373 245)  (373 245)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 245)  (378 245)  LC_2 Logic Functioning bit
 (37 5)  (379 245)  (379 245)  LC_2 Logic Functioning bit
 (41 5)  (383 245)  (383 245)  LC_2 Logic Functioning bit
 (43 5)  (385 245)  (385 245)  LC_2 Logic Functioning bit
 (14 6)  (356 246)  (356 246)  routing T_7_15.wire_logic_cluster/lc_4/out <X> T_7_15.lc_trk_g1_4
 (17 7)  (359 247)  (359 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 8)  (370 248)  (370 248)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 248)  (371 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 248)  (372 248)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 248)  (373 248)  routing T_7_15.lc_trk_g1_4 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 248)  (374 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 248)  (376 248)  routing T_7_15.lc_trk_g1_4 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 248)  (377 248)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.input_2_4
 (36 8)  (378 248)  (378 248)  LC_4 Logic Functioning bit
 (37 8)  (379 248)  (379 248)  LC_4 Logic Functioning bit
 (39 8)  (381 248)  (381 248)  LC_4 Logic Functioning bit
 (43 8)  (385 248)  (385 248)  LC_4 Logic Functioning bit
 (45 8)  (387 248)  (387 248)  LC_4 Logic Functioning bit
 (47 8)  (389 248)  (389 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (368 249)  (368 249)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 249)  (369 249)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 249)  (370 249)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 249)  (371 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 249)  (372 249)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 249)  (374 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (375 249)  (375 249)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.input_2_4
 (35 9)  (377 249)  (377 249)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.input_2_4
 (36 9)  (378 249)  (378 249)  LC_4 Logic Functioning bit
 (37 9)  (379 249)  (379 249)  LC_4 Logic Functioning bit
 (38 9)  (380 249)  (380 249)  LC_4 Logic Functioning bit
 (39 9)  (381 249)  (381 249)  LC_4 Logic Functioning bit
 (22 10)  (364 250)  (364 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (365 250)  (365 250)  routing T_7_15.sp12_v_b_23 <X> T_7_15.lc_trk_g2_7
 (25 10)  (367 250)  (367 250)  routing T_7_15.wire_logic_cluster/lc_6/out <X> T_7_15.lc_trk_g2_6
 (15 11)  (357 251)  (357 251)  routing T_7_15.sp4_v_t_33 <X> T_7_15.lc_trk_g2_4
 (16 11)  (358 251)  (358 251)  routing T_7_15.sp4_v_t_33 <X> T_7_15.lc_trk_g2_4
 (17 11)  (359 251)  (359 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (363 251)  (363 251)  routing T_7_15.sp12_v_b_23 <X> T_7_15.lc_trk_g2_7
 (22 11)  (364 251)  (364 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (3 12)  (345 252)  (345 252)  routing T_7_15.sp12_v_b_1 <X> T_7_15.sp12_h_r_1
 (21 12)  (363 252)  (363 252)  routing T_7_15.sp4_v_t_14 <X> T_7_15.lc_trk_g3_3
 (22 12)  (364 252)  (364 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (365 252)  (365 252)  routing T_7_15.sp4_v_t_14 <X> T_7_15.lc_trk_g3_3
 (26 12)  (368 252)  (368 252)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 252)  (369 252)  routing T_7_15.lc_trk_g3_4 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 252)  (370 252)  routing T_7_15.lc_trk_g3_4 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 252)  (371 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 252)  (372 252)  routing T_7_15.lc_trk_g3_4 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 252)  (373 252)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 252)  (374 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 252)  (375 252)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 252)  (377 252)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.input_2_6
 (36 12)  (378 252)  (378 252)  LC_6 Logic Functioning bit
 (45 12)  (387 252)  (387 252)  LC_6 Logic Functioning bit
 (46 12)  (388 252)  (388 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (3 13)  (345 253)  (345 253)  routing T_7_15.sp12_v_b_1 <X> T_7_15.sp12_h_r_1
 (26 13)  (368 253)  (368 253)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 253)  (370 253)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 253)  (371 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 253)  (373 253)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 253)  (374 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (375 253)  (375 253)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.input_2_6
 (34 13)  (376 253)  (376 253)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.input_2_6
 (36 13)  (378 253)  (378 253)  LC_6 Logic Functioning bit
 (37 13)  (379 253)  (379 253)  LC_6 Logic Functioning bit
 (39 13)  (381 253)  (381 253)  LC_6 Logic Functioning bit
 (40 13)  (382 253)  (382 253)  LC_6 Logic Functioning bit
 (42 13)  (384 253)  (384 253)  LC_6 Logic Functioning bit
 (15 14)  (357 254)  (357 254)  routing T_7_15.sp4_h_l_16 <X> T_7_15.lc_trk_g3_5
 (16 14)  (358 254)  (358 254)  routing T_7_15.sp4_h_l_16 <X> T_7_15.lc_trk_g3_5
 (17 14)  (359 254)  (359 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (364 254)  (364 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (367 254)  (367 254)  routing T_7_15.sp4_v_b_30 <X> T_7_15.lc_trk_g3_6
 (16 15)  (358 255)  (358 255)  routing T_7_15.sp12_v_b_12 <X> T_7_15.lc_trk_g3_4
 (17 15)  (359 255)  (359 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (360 255)  (360 255)  routing T_7_15.sp4_h_l_16 <X> T_7_15.lc_trk_g3_5
 (21 15)  (363 255)  (363 255)  routing T_7_15.sp4_r_v_b_47 <X> T_7_15.lc_trk_g3_7
 (22 15)  (364 255)  (364 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (365 255)  (365 255)  routing T_7_15.sp4_v_b_30 <X> T_7_15.lc_trk_g3_6


RAM_Tile_8_15

 (12 6)  (408 246)  (408 246)  routing T_8_15.sp4_v_t_46 <X> T_8_15.sp4_h_l_40
 (11 7)  (407 247)  (407 247)  routing T_8_15.sp4_v_t_46 <X> T_8_15.sp4_h_l_40
 (13 7)  (409 247)  (409 247)  routing T_8_15.sp4_v_t_46 <X> T_8_15.sp4_h_l_40
 (12 12)  (408 252)  (408 252)  routing T_8_15.sp4_v_t_46 <X> T_8_15.sp4_h_r_11


LogicTile_9_15

 (15 0)  (453 240)  (453 240)  routing T_9_15.sp12_h_r_1 <X> T_9_15.lc_trk_g0_1
 (17 0)  (455 240)  (455 240)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (456 240)  (456 240)  routing T_9_15.sp12_h_r_1 <X> T_9_15.lc_trk_g0_1
 (21 0)  (459 240)  (459 240)  routing T_9_15.wire_logic_cluster/lc_3/out <X> T_9_15.lc_trk_g0_3
 (22 0)  (460 240)  (460 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (464 240)  (464 240)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 240)  (467 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 240)  (469 240)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 240)  (471 240)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 240)  (473 240)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.input_2_0
 (36 0)  (474 240)  (474 240)  LC_0 Logic Functioning bit
 (38 0)  (476 240)  (476 240)  LC_0 Logic Functioning bit
 (45 0)  (483 240)  (483 240)  LC_0 Logic Functioning bit
 (10 1)  (448 241)  (448 241)  routing T_9_15.sp4_h_r_8 <X> T_9_15.sp4_v_b_1
 (14 1)  (452 241)  (452 241)  routing T_9_15.sp12_h_r_16 <X> T_9_15.lc_trk_g0_0
 (16 1)  (454 241)  (454 241)  routing T_9_15.sp12_h_r_16 <X> T_9_15.lc_trk_g0_0
 (17 1)  (455 241)  (455 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (456 241)  (456 241)  routing T_9_15.sp12_h_r_1 <X> T_9_15.lc_trk_g0_1
 (27 1)  (465 241)  (465 241)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 241)  (466 241)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 241)  (467 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 241)  (469 241)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 241)  (470 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (471 241)  (471 241)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.input_2_0
 (34 1)  (472 241)  (472 241)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.input_2_0
 (35 1)  (473 241)  (473 241)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.input_2_0
 (36 1)  (474 241)  (474 241)  LC_0 Logic Functioning bit
 (37 1)  (475 241)  (475 241)  LC_0 Logic Functioning bit
 (38 1)  (476 241)  (476 241)  LC_0 Logic Functioning bit
 (42 1)  (480 241)  (480 241)  LC_0 Logic Functioning bit
 (0 2)  (438 242)  (438 242)  routing T_9_15.lc_trk_g2_0 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (452 242)  (452 242)  routing T_9_15.wire_logic_cluster/lc_4/out <X> T_9_15.lc_trk_g0_4
 (17 2)  (455 242)  (455 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (456 242)  (456 242)  routing T_9_15.wire_logic_cluster/lc_5/out <X> T_9_15.lc_trk_g0_5
 (25 2)  (463 242)  (463 242)  routing T_9_15.wire_logic_cluster/lc_6/out <X> T_9_15.lc_trk_g0_6
 (27 2)  (465 242)  (465 242)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 242)  (466 242)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 242)  (467 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 242)  (468 242)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 242)  (472 242)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 242)  (473 242)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.input_2_1
 (36 2)  (474 242)  (474 242)  LC_1 Logic Functioning bit
 (38 2)  (476 242)  (476 242)  LC_1 Logic Functioning bit
 (43 2)  (481 242)  (481 242)  LC_1 Logic Functioning bit
 (45 2)  (483 242)  (483 242)  LC_1 Logic Functioning bit
 (2 3)  (440 243)  (440 243)  routing T_9_15.lc_trk_g2_0 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (17 3)  (455 243)  (455 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (460 243)  (460 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (465 243)  (465 243)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 243)  (466 243)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 243)  (467 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 243)  (470 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (471 243)  (471 243)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.input_2_1
 (34 3)  (472 243)  (472 243)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.input_2_1
 (37 3)  (475 243)  (475 243)  LC_1 Logic Functioning bit
 (39 3)  (477 243)  (477 243)  LC_1 Logic Functioning bit
 (43 3)  (481 243)  (481 243)  LC_1 Logic Functioning bit
 (0 4)  (438 244)  (438 244)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (1 4)  (439 244)  (439 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (452 244)  (452 244)  routing T_9_15.sp4_h_r_8 <X> T_9_15.lc_trk_g1_0
 (15 4)  (453 244)  (453 244)  routing T_9_15.sp12_h_r_1 <X> T_9_15.lc_trk_g1_1
 (17 4)  (455 244)  (455 244)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (456 244)  (456 244)  routing T_9_15.sp12_h_r_1 <X> T_9_15.lc_trk_g1_1
 (26 4)  (464 244)  (464 244)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 244)  (467 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 244)  (470 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 244)  (472 244)  routing T_9_15.lc_trk_g1_0 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 244)  (474 244)  LC_2 Logic Functioning bit
 (43 4)  (481 244)  (481 244)  LC_2 Logic Functioning bit
 (45 4)  (483 244)  (483 244)  LC_2 Logic Functioning bit
 (0 5)  (438 245)  (438 245)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (1 5)  (439 245)  (439 245)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (15 5)  (453 245)  (453 245)  routing T_9_15.sp4_h_r_8 <X> T_9_15.lc_trk_g1_0
 (16 5)  (454 245)  (454 245)  routing T_9_15.sp4_h_r_8 <X> T_9_15.lc_trk_g1_0
 (17 5)  (455 245)  (455 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (456 245)  (456 245)  routing T_9_15.sp12_h_r_1 <X> T_9_15.lc_trk_g1_1
 (27 5)  (465 245)  (465 245)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 245)  (466 245)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 245)  (467 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 245)  (470 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (471 245)  (471 245)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.input_2_2
 (34 5)  (472 245)  (472 245)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.input_2_2
 (36 5)  (474 245)  (474 245)  LC_2 Logic Functioning bit
 (37 5)  (475 245)  (475 245)  LC_2 Logic Functioning bit
 (39 5)  (477 245)  (477 245)  LC_2 Logic Functioning bit
 (43 5)  (481 245)  (481 245)  LC_2 Logic Functioning bit
 (6 6)  (444 246)  (444 246)  routing T_9_15.sp4_v_b_0 <X> T_9_15.sp4_v_t_38
 (12 6)  (450 246)  (450 246)  routing T_9_15.sp4_v_t_40 <X> T_9_15.sp4_h_l_40
 (21 6)  (459 246)  (459 246)  routing T_9_15.sp4_v_b_15 <X> T_9_15.lc_trk_g1_7
 (22 6)  (460 246)  (460 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (461 246)  (461 246)  routing T_9_15.sp4_v_b_15 <X> T_9_15.lc_trk_g1_7
 (28 6)  (466 246)  (466 246)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 246)  (467 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 246)  (469 246)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 246)  (470 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 246)  (471 246)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 246)  (472 246)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 246)  (473 246)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.input_2_3
 (36 6)  (474 246)  (474 246)  LC_3 Logic Functioning bit
 (37 6)  (475 246)  (475 246)  LC_3 Logic Functioning bit
 (38 6)  (476 246)  (476 246)  LC_3 Logic Functioning bit
 (41 6)  (479 246)  (479 246)  LC_3 Logic Functioning bit
 (43 6)  (481 246)  (481 246)  LC_3 Logic Functioning bit
 (45 6)  (483 246)  (483 246)  LC_3 Logic Functioning bit
 (5 7)  (443 247)  (443 247)  routing T_9_15.sp4_v_b_0 <X> T_9_15.sp4_v_t_38
 (8 7)  (446 247)  (446 247)  routing T_9_15.sp4_h_l_41 <X> T_9_15.sp4_v_t_41
 (11 7)  (449 247)  (449 247)  routing T_9_15.sp4_v_t_40 <X> T_9_15.sp4_h_l_40
 (21 7)  (459 247)  (459 247)  routing T_9_15.sp4_v_b_15 <X> T_9_15.lc_trk_g1_7
 (29 7)  (467 247)  (467 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 247)  (468 247)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 247)  (470 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (471 247)  (471 247)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.input_2_3
 (34 7)  (472 247)  (472 247)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.input_2_3
 (35 7)  (473 247)  (473 247)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.input_2_3
 (36 7)  (474 247)  (474 247)  LC_3 Logic Functioning bit
 (25 8)  (463 248)  (463 248)  routing T_9_15.wire_logic_cluster/lc_2/out <X> T_9_15.lc_trk_g2_2
 (26 8)  (464 248)  (464 248)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 248)  (467 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 248)  (470 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (473 248)  (473 248)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.input_2_4
 (36 8)  (474 248)  (474 248)  LC_4 Logic Functioning bit
 (38 8)  (476 248)  (476 248)  LC_4 Logic Functioning bit
 (45 8)  (483 248)  (483 248)  LC_4 Logic Functioning bit
 (15 9)  (453 249)  (453 249)  routing T_9_15.sp4_v_t_29 <X> T_9_15.lc_trk_g2_0
 (16 9)  (454 249)  (454 249)  routing T_9_15.sp4_v_t_29 <X> T_9_15.lc_trk_g2_0
 (17 9)  (455 249)  (455 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (460 249)  (460 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (465 249)  (465 249)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 249)  (466 249)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 249)  (467 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 249)  (469 249)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 249)  (470 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (472 249)  (472 249)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.input_2_4
 (35 9)  (473 249)  (473 249)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.input_2_4
 (36 9)  (474 249)  (474 249)  LC_4 Logic Functioning bit
 (37 9)  (475 249)  (475 249)  LC_4 Logic Functioning bit
 (38 9)  (476 249)  (476 249)  LC_4 Logic Functioning bit
 (42 9)  (480 249)  (480 249)  LC_4 Logic Functioning bit
 (14 10)  (452 250)  (452 250)  routing T_9_15.sp4_h_r_36 <X> T_9_15.lc_trk_g2_4
 (17 10)  (455 250)  (455 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (459 250)  (459 250)  routing T_9_15.wire_logic_cluster/lc_7/out <X> T_9_15.lc_trk_g2_7
 (22 10)  (460 250)  (460 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (465 250)  (465 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 250)  (466 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 250)  (467 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 250)  (468 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 250)  (469 250)  routing T_9_15.lc_trk_g0_4 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 250)  (474 250)  LC_5 Logic Functioning bit
 (38 10)  (476 250)  (476 250)  LC_5 Logic Functioning bit
 (45 10)  (483 250)  (483 250)  LC_5 Logic Functioning bit
 (15 11)  (453 251)  (453 251)  routing T_9_15.sp4_h_r_36 <X> T_9_15.lc_trk_g2_4
 (16 11)  (454 251)  (454 251)  routing T_9_15.sp4_h_r_36 <X> T_9_15.lc_trk_g2_4
 (17 11)  (455 251)  (455 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (29 11)  (467 251)  (467 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 251)  (470 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (471 251)  (471 251)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.input_2_5
 (34 11)  (472 251)  (472 251)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.input_2_5
 (35 11)  (473 251)  (473 251)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.input_2_5
 (36 11)  (474 251)  (474 251)  LC_5 Logic Functioning bit
 (37 11)  (475 251)  (475 251)  LC_5 Logic Functioning bit
 (39 11)  (477 251)  (477 251)  LC_5 Logic Functioning bit
 (43 11)  (481 251)  (481 251)  LC_5 Logic Functioning bit
 (3 12)  (441 252)  (441 252)  routing T_9_15.sp12_v_b_1 <X> T_9_15.sp12_h_r_1
 (14 12)  (452 252)  (452 252)  routing T_9_15.wire_logic_cluster/lc_0/out <X> T_9_15.lc_trk_g3_0
 (17 12)  (455 252)  (455 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 252)  (456 252)  routing T_9_15.wire_logic_cluster/lc_1/out <X> T_9_15.lc_trk_g3_1
 (22 12)  (460 252)  (460 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (463 252)  (463 252)  routing T_9_15.sp4_h_r_34 <X> T_9_15.lc_trk_g3_2
 (26 12)  (464 252)  (464 252)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (467 252)  (467 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 252)  (469 252)  routing T_9_15.lc_trk_g0_5 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 252)  (470 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 252)  (474 252)  LC_6 Logic Functioning bit
 (38 12)  (476 252)  (476 252)  LC_6 Logic Functioning bit
 (45 12)  (483 252)  (483 252)  LC_6 Logic Functioning bit
 (3 13)  (441 253)  (441 253)  routing T_9_15.sp12_v_b_1 <X> T_9_15.sp12_h_r_1
 (17 13)  (455 253)  (455 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (459 253)  (459 253)  routing T_9_15.sp4_r_v_b_43 <X> T_9_15.lc_trk_g3_3
 (22 13)  (460 253)  (460 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (461 253)  (461 253)  routing T_9_15.sp4_h_r_34 <X> T_9_15.lc_trk_g3_2
 (24 13)  (462 253)  (462 253)  routing T_9_15.sp4_h_r_34 <X> T_9_15.lc_trk_g3_2
 (27 13)  (465 253)  (465 253)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 253)  (466 253)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 253)  (467 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 253)  (470 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (474 253)  (474 253)  LC_6 Logic Functioning bit
 (37 13)  (475 253)  (475 253)  LC_6 Logic Functioning bit
 (38 13)  (476 253)  (476 253)  LC_6 Logic Functioning bit
 (42 13)  (480 253)  (480 253)  LC_6 Logic Functioning bit
 (0 14)  (438 254)  (438 254)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 254)  (439 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 254)  (452 254)  routing T_9_15.sp4_v_b_36 <X> T_9_15.lc_trk_g3_4
 (15 14)  (453 254)  (453 254)  routing T_9_15.sp12_v_t_2 <X> T_9_15.lc_trk_g3_5
 (17 14)  (455 254)  (455 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (456 254)  (456 254)  routing T_9_15.sp12_v_t_2 <X> T_9_15.lc_trk_g3_5
 (21 14)  (459 254)  (459 254)  routing T_9_15.sp4_v_t_26 <X> T_9_15.lc_trk_g3_7
 (22 14)  (460 254)  (460 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 254)  (461 254)  routing T_9_15.sp4_v_t_26 <X> T_9_15.lc_trk_g3_7
 (27 14)  (465 254)  (465 254)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 254)  (466 254)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 254)  (467 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 254)  (468 254)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 254)  (469 254)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 254)  (470 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (473 254)  (473 254)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.input_2_7
 (36 14)  (474 254)  (474 254)  LC_7 Logic Functioning bit
 (38 14)  (476 254)  (476 254)  LC_7 Logic Functioning bit
 (45 14)  (483 254)  (483 254)  LC_7 Logic Functioning bit
 (1 15)  (439 255)  (439 255)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (14 15)  (452 255)  (452 255)  routing T_9_15.sp4_v_b_36 <X> T_9_15.lc_trk_g3_4
 (16 15)  (454 255)  (454 255)  routing T_9_15.sp4_v_b_36 <X> T_9_15.lc_trk_g3_4
 (17 15)  (455 255)  (455 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (456 255)  (456 255)  routing T_9_15.sp12_v_t_2 <X> T_9_15.lc_trk_g3_5
 (21 15)  (459 255)  (459 255)  routing T_9_15.sp4_v_t_26 <X> T_9_15.lc_trk_g3_7
 (22 15)  (460 255)  (460 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (463 255)  (463 255)  routing T_9_15.sp4_r_v_b_46 <X> T_9_15.lc_trk_g3_6
 (29 15)  (467 255)  (467 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 255)  (469 255)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 255)  (470 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (471 255)  (471 255)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.input_2_7
 (36 15)  (474 255)  (474 255)  LC_7 Logic Functioning bit
 (37 15)  (475 255)  (475 255)  LC_7 Logic Functioning bit
 (39 15)  (477 255)  (477 255)  LC_7 Logic Functioning bit
 (43 15)  (481 255)  (481 255)  LC_7 Logic Functioning bit
 (47 15)  (485 255)  (485 255)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_10_15

 (17 0)  (509 240)  (509 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 240)  (510 240)  routing T_10_15.wire_logic_cluster/lc_1/out <X> T_10_15.lc_trk_g0_1
 (21 0)  (513 240)  (513 240)  routing T_10_15.bnr_op_3 <X> T_10_15.lc_trk_g0_3
 (22 0)  (514 240)  (514 240)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (521 240)  (521 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 240)  (528 240)  LC_0 Logic Functioning bit
 (37 0)  (529 240)  (529 240)  LC_0 Logic Functioning bit
 (38 0)  (530 240)  (530 240)  LC_0 Logic Functioning bit
 (42 0)  (534 240)  (534 240)  LC_0 Logic Functioning bit
 (45 0)  (537 240)  (537 240)  LC_0 Logic Functioning bit
 (14 1)  (506 241)  (506 241)  routing T_10_15.top_op_0 <X> T_10_15.lc_trk_g0_0
 (15 1)  (507 241)  (507 241)  routing T_10_15.top_op_0 <X> T_10_15.lc_trk_g0_0
 (17 1)  (509 241)  (509 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (513 241)  (513 241)  routing T_10_15.bnr_op_3 <X> T_10_15.lc_trk_g0_3
 (26 1)  (518 241)  (518 241)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 241)  (519 241)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 241)  (520 241)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 241)  (521 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 241)  (523 241)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 241)  (524 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (525 241)  (525 241)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.input_2_0
 (36 1)  (528 241)  (528 241)  LC_0 Logic Functioning bit
 (43 1)  (535 241)  (535 241)  LC_0 Logic Functioning bit
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (4 2)  (496 242)  (496 242)  routing T_10_15.sp4_v_b_0 <X> T_10_15.sp4_v_t_37
 (9 2)  (501 242)  (501 242)  routing T_10_15.sp4_v_b_1 <X> T_10_15.sp4_h_l_36
 (11 2)  (503 242)  (503 242)  routing T_10_15.sp4_h_l_44 <X> T_10_15.sp4_v_t_39
 (27 2)  (519 242)  (519 242)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 242)  (525 242)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 242)  (526 242)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 242)  (528 242)  LC_1 Logic Functioning bit
 (41 2)  (533 242)  (533 242)  LC_1 Logic Functioning bit
 (43 2)  (535 242)  (535 242)  LC_1 Logic Functioning bit
 (45 2)  (537 242)  (537 242)  LC_1 Logic Functioning bit
 (0 3)  (492 243)  (492 243)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 3)  (494 243)  (494 243)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (29 3)  (521 243)  (521 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 243)  (522 243)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 243)  (523 243)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 243)  (524 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (525 243)  (525 243)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.input_2_1
 (34 3)  (526 243)  (526 243)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.input_2_1
 (35 3)  (527 243)  (527 243)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.input_2_1
 (36 3)  (528 243)  (528 243)  LC_1 Logic Functioning bit
 (40 3)  (532 243)  (532 243)  LC_1 Logic Functioning bit
 (42 3)  (534 243)  (534 243)  LC_1 Logic Functioning bit
 (3 4)  (495 244)  (495 244)  routing T_10_15.sp12_v_t_23 <X> T_10_15.sp12_h_r_0
 (14 4)  (506 244)  (506 244)  routing T_10_15.sp4_v_b_0 <X> T_10_15.lc_trk_g1_0
 (17 4)  (509 244)  (509 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (513 244)  (513 244)  routing T_10_15.bnr_op_3 <X> T_10_15.lc_trk_g1_3
 (22 4)  (514 244)  (514 244)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (519 244)  (519 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 244)  (520 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 244)  (521 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 244)  (525 244)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 244)  (528 244)  LC_2 Logic Functioning bit
 (45 4)  (537 244)  (537 244)  LC_2 Logic Functioning bit
 (16 5)  (508 245)  (508 245)  routing T_10_15.sp4_v_b_0 <X> T_10_15.lc_trk_g1_0
 (17 5)  (509 245)  (509 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (18 5)  (510 245)  (510 245)  routing T_10_15.sp4_r_v_b_25 <X> T_10_15.lc_trk_g1_1
 (21 5)  (513 245)  (513 245)  routing T_10_15.bnr_op_3 <X> T_10_15.lc_trk_g1_3
 (26 5)  (518 245)  (518 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 245)  (519 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 245)  (520 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 245)  (522 245)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 245)  (523 245)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 245)  (524 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (526 245)  (526 245)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.input_2_2
 (35 5)  (527 245)  (527 245)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.input_2_2
 (36 5)  (528 245)  (528 245)  LC_2 Logic Functioning bit
 (37 5)  (529 245)  (529 245)  LC_2 Logic Functioning bit
 (38 5)  (530 245)  (530 245)  LC_2 Logic Functioning bit
 (41 5)  (533 245)  (533 245)  LC_2 Logic Functioning bit
 (43 5)  (535 245)  (535 245)  LC_2 Logic Functioning bit
 (21 6)  (513 246)  (513 246)  routing T_10_15.wire_logic_cluster/lc_7/out <X> T_10_15.lc_trk_g1_7
 (22 6)  (514 246)  (514 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 246)  (517 246)  routing T_10_15.sp4_v_b_6 <X> T_10_15.lc_trk_g1_6
 (27 6)  (519 246)  (519 246)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 246)  (521 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 246)  (524 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 246)  (525 246)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 246)  (526 246)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 246)  (527 246)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.input_2_3
 (36 6)  (528 246)  (528 246)  LC_3 Logic Functioning bit
 (41 6)  (533 246)  (533 246)  LC_3 Logic Functioning bit
 (43 6)  (535 246)  (535 246)  LC_3 Logic Functioning bit
 (45 6)  (537 246)  (537 246)  LC_3 Logic Functioning bit
 (22 7)  (514 247)  (514 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (515 247)  (515 247)  routing T_10_15.sp4_v_b_6 <X> T_10_15.lc_trk_g1_6
 (26 7)  (518 247)  (518 247)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 247)  (520 247)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 247)  (521 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 247)  (522 247)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 247)  (523 247)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 247)  (524 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (525 247)  (525 247)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.input_2_3
 (34 7)  (526 247)  (526 247)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.input_2_3
 (36 7)  (528 247)  (528 247)  LC_3 Logic Functioning bit
 (40 7)  (532 247)  (532 247)  LC_3 Logic Functioning bit
 (42 7)  (534 247)  (534 247)  LC_3 Logic Functioning bit
 (3 8)  (495 248)  (495 248)  routing T_10_15.sp12_h_r_1 <X> T_10_15.sp12_v_b_1
 (14 8)  (506 248)  (506 248)  routing T_10_15.wire_logic_cluster/lc_0/out <X> T_10_15.lc_trk_g2_0
 (21 8)  (513 248)  (513 248)  routing T_10_15.wire_logic_cluster/lc_3/out <X> T_10_15.lc_trk_g2_3
 (22 8)  (514 248)  (514 248)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (519 248)  (519 248)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 248)  (520 248)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 248)  (521 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 248)  (522 248)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (527 248)  (527 248)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.input_2_4
 (36 8)  (528 248)  (528 248)  LC_4 Logic Functioning bit
 (45 8)  (537 248)  (537 248)  LC_4 Logic Functioning bit
 (3 9)  (495 249)  (495 249)  routing T_10_15.sp12_h_r_1 <X> T_10_15.sp12_v_b_1
 (17 9)  (509 249)  (509 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (518 249)  (518 249)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 249)  (519 249)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 249)  (520 249)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 249)  (521 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 249)  (523 249)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 249)  (524 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (526 249)  (526 249)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.input_2_4
 (35 9)  (527 249)  (527 249)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.input_2_4
 (36 9)  (528 249)  (528 249)  LC_4 Logic Functioning bit
 (37 9)  (529 249)  (529 249)  LC_4 Logic Functioning bit
 (38 9)  (530 249)  (530 249)  LC_4 Logic Functioning bit
 (41 9)  (533 249)  (533 249)  LC_4 Logic Functioning bit
 (43 9)  (535 249)  (535 249)  LC_4 Logic Functioning bit
 (5 10)  (497 250)  (497 250)  routing T_10_15.sp4_h_r_3 <X> T_10_15.sp4_h_l_43
 (21 10)  (513 250)  (513 250)  routing T_10_15.wire_logic_cluster/lc_7/out <X> T_10_15.lc_trk_g2_7
 (22 10)  (514 250)  (514 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 250)  (517 250)  routing T_10_15.wire_logic_cluster/lc_6/out <X> T_10_15.lc_trk_g2_6
 (4 11)  (496 251)  (496 251)  routing T_10_15.sp4_h_r_3 <X> T_10_15.sp4_h_l_43
 (22 11)  (514 251)  (514 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (506 252)  (506 252)  routing T_10_15.bnl_op_0 <X> T_10_15.lc_trk_g3_0
 (21 12)  (513 252)  (513 252)  routing T_10_15.bnl_op_3 <X> T_10_15.lc_trk_g3_3
 (22 12)  (514 252)  (514 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (517 252)  (517 252)  routing T_10_15.wire_logic_cluster/lc_2/out <X> T_10_15.lc_trk_g3_2
 (27 12)  (519 252)  (519 252)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 252)  (521 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 252)  (523 252)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 252)  (526 252)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 252)  (527 252)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.input_2_6
 (42 12)  (534 252)  (534 252)  LC_6 Logic Functioning bit
 (43 12)  (535 252)  (535 252)  LC_6 Logic Functioning bit
 (45 12)  (537 252)  (537 252)  LC_6 Logic Functioning bit
 (53 12)  (545 252)  (545 252)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (14 13)  (506 253)  (506 253)  routing T_10_15.bnl_op_0 <X> T_10_15.lc_trk_g3_0
 (17 13)  (509 253)  (509 253)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (513 253)  (513 253)  routing T_10_15.bnl_op_3 <X> T_10_15.lc_trk_g3_3
 (22 13)  (514 253)  (514 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (521 253)  (521 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 253)  (523 253)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 253)  (524 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (525 253)  (525 253)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.input_2_6
 (35 13)  (527 253)  (527 253)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.input_2_6
 (37 13)  (529 253)  (529 253)  LC_6 Logic Functioning bit
 (39 13)  (531 253)  (531 253)  LC_6 Logic Functioning bit
 (42 13)  (534 253)  (534 253)  LC_6 Logic Functioning bit
 (43 13)  (535 253)  (535 253)  LC_6 Logic Functioning bit
 (14 14)  (506 254)  (506 254)  routing T_10_15.wire_logic_cluster/lc_4/out <X> T_10_15.lc_trk_g3_4
 (19 14)  (511 254)  (511 254)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (26 14)  (518 254)  (518 254)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 254)  (519 254)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 254)  (521 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 254)  (525 254)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 254)  (526 254)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 254)  (528 254)  LC_7 Logic Functioning bit
 (41 14)  (533 254)  (533 254)  LC_7 Logic Functioning bit
 (43 14)  (535 254)  (535 254)  LC_7 Logic Functioning bit
 (45 14)  (537 254)  (537 254)  LC_7 Logic Functioning bit
 (9 15)  (501 255)  (501 255)  routing T_10_15.sp4_v_b_10 <X> T_10_15.sp4_v_t_47
 (17 15)  (509 255)  (509 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (518 255)  (518 255)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 255)  (520 255)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 255)  (521 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 255)  (522 255)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 255)  (523 255)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 255)  (524 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (525 255)  (525 255)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.input_2_7
 (34 15)  (526 255)  (526 255)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.input_2_7
 (36 15)  (528 255)  (528 255)  LC_7 Logic Functioning bit
 (40 15)  (532 255)  (532 255)  LC_7 Logic Functioning bit
 (42 15)  (534 255)  (534 255)  LC_7 Logic Functioning bit


LogicTile_11_15

 (9 0)  (555 240)  (555 240)  routing T_11_15.sp4_v_t_36 <X> T_11_15.sp4_h_r_1
 (14 0)  (560 240)  (560 240)  routing T_11_15.wire_logic_cluster/lc_0/out <X> T_11_15.lc_trk_g0_0
 (17 0)  (563 240)  (563 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 240)  (564 240)  routing T_11_15.wire_logic_cluster/lc_1/out <X> T_11_15.lc_trk_g0_1
 (21 0)  (567 240)  (567 240)  routing T_11_15.wire_logic_cluster/lc_3/out <X> T_11_15.lc_trk_g0_3
 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (571 240)  (571 240)  routing T_11_15.wire_logic_cluster/lc_2/out <X> T_11_15.lc_trk_g0_2
 (28 0)  (574 240)  (574 240)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 240)  (577 240)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (583 240)  (583 240)  LC_0 Logic Functioning bit
 (42 0)  (588 240)  (588 240)  LC_0 Logic Functioning bit
 (45 0)  (591 240)  (591 240)  LC_0 Logic Functioning bit
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 241)  (568 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (573 241)  (573 241)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 241)  (574 241)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 241)  (575 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 241)  (576 241)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 241)  (577 241)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 241)  (578 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (582 241)  (582 241)  LC_0 Logic Functioning bit
 (37 1)  (583 241)  (583 241)  LC_0 Logic Functioning bit
 (39 1)  (585 241)  (585 241)  LC_0 Logic Functioning bit
 (43 1)  (589 241)  (589 241)  LC_0 Logic Functioning bit
 (46 1)  (592 241)  (592 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (546 242)  (546 242)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (560 242)  (560 242)  routing T_11_15.wire_logic_cluster/lc_4/out <X> T_11_15.lc_trk_g0_4
 (21 2)  (567 242)  (567 242)  routing T_11_15.bnr_op_7 <X> T_11_15.lc_trk_g0_7
 (22 2)  (568 242)  (568 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (571 242)  (571 242)  routing T_11_15.wire_logic_cluster/lc_6/out <X> T_11_15.lc_trk_g0_6
 (27 2)  (573 242)  (573 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 242)  (574 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 242)  (577 242)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 242)  (579 242)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (42 2)  (588 242)  (588 242)  LC_1 Logic Functioning bit
 (45 2)  (591 242)  (591 242)  LC_1 Logic Functioning bit
 (2 3)  (548 243)  (548 243)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (567 243)  (567 243)  routing T_11_15.bnr_op_7 <X> T_11_15.lc_trk_g0_7
 (22 3)  (568 243)  (568 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (572 243)  (572 243)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 243)  (574 243)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 243)  (578 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (582 243)  (582 243)  LC_1 Logic Functioning bit
 (37 3)  (583 243)  (583 243)  LC_1 Logic Functioning bit
 (38 3)  (584 243)  (584 243)  LC_1 Logic Functioning bit
 (42 3)  (588 243)  (588 243)  LC_1 Logic Functioning bit
 (47 3)  (593 243)  (593 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (12 4)  (558 244)  (558 244)  routing T_11_15.sp4_v_t_40 <X> T_11_15.sp4_h_r_5
 (25 4)  (571 244)  (571 244)  routing T_11_15.bnr_op_2 <X> T_11_15.lc_trk_g1_2
 (28 4)  (574 244)  (574 244)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 244)  (579 244)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 244)  (580 244)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 244)  (583 244)  LC_2 Logic Functioning bit
 (42 4)  (588 244)  (588 244)  LC_2 Logic Functioning bit
 (45 4)  (591 244)  (591 244)  LC_2 Logic Functioning bit
 (22 5)  (568 245)  (568 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (571 245)  (571 245)  routing T_11_15.bnr_op_2 <X> T_11_15.lc_trk_g1_2
 (27 5)  (573 245)  (573 245)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 245)  (574 245)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 245)  (575 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 245)  (576 245)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 245)  (577 245)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 245)  (578 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 245)  (581 245)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.input_2_2
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (37 5)  (583 245)  (583 245)  LC_2 Logic Functioning bit
 (39 5)  (585 245)  (585 245)  LC_2 Logic Functioning bit
 (43 5)  (589 245)  (589 245)  LC_2 Logic Functioning bit
 (51 5)  (597 245)  (597 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (27 6)  (573 246)  (573 246)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 246)  (574 246)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 246)  (577 246)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 246)  (579 246)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 246)  (583 246)  LC_3 Logic Functioning bit
 (42 6)  (588 246)  (588 246)  LC_3 Logic Functioning bit
 (45 6)  (591 246)  (591 246)  LC_3 Logic Functioning bit
 (26 7)  (572 247)  (572 247)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 247)  (574 247)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 247)  (577 247)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 247)  (578 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 247)  (581 247)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.input_2_3
 (36 7)  (582 247)  (582 247)  LC_3 Logic Functioning bit
 (37 7)  (583 247)  (583 247)  LC_3 Logic Functioning bit
 (38 7)  (584 247)  (584 247)  LC_3 Logic Functioning bit
 (42 7)  (588 247)  (588 247)  LC_3 Logic Functioning bit
 (47 7)  (593 247)  (593 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (561 248)  (561 248)  routing T_11_15.rgt_op_1 <X> T_11_15.lc_trk_g2_1
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 248)  (564 248)  routing T_11_15.rgt_op_1 <X> T_11_15.lc_trk_g2_1
 (21 8)  (567 248)  (567 248)  routing T_11_15.sp4_h_r_35 <X> T_11_15.lc_trk_g2_3
 (22 8)  (568 248)  (568 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (569 248)  (569 248)  routing T_11_15.sp4_h_r_35 <X> T_11_15.lc_trk_g2_3
 (24 8)  (570 248)  (570 248)  routing T_11_15.sp4_h_r_35 <X> T_11_15.lc_trk_g2_3
 (28 8)  (574 248)  (574 248)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 248)  (580 248)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 248)  (581 248)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.input_2_4
 (37 8)  (583 248)  (583 248)  LC_4 Logic Functioning bit
 (42 8)  (588 248)  (588 248)  LC_4 Logic Functioning bit
 (45 8)  (591 248)  (591 248)  LC_4 Logic Functioning bit
 (48 8)  (594 248)  (594 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (17 9)  (563 249)  (563 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (27 9)  (573 249)  (573 249)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 249)  (574 249)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 249)  (575 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 249)  (576 249)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 249)  (577 249)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 249)  (578 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (582 249)  (582 249)  LC_4 Logic Functioning bit
 (37 9)  (583 249)  (583 249)  LC_4 Logic Functioning bit
 (39 9)  (585 249)  (585 249)  LC_4 Logic Functioning bit
 (43 9)  (589 249)  (589 249)  LC_4 Logic Functioning bit
 (14 10)  (560 250)  (560 250)  routing T_11_15.rgt_op_4 <X> T_11_15.lc_trk_g2_4
 (17 10)  (563 250)  (563 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 250)  (564 250)  routing T_11_15.wire_logic_cluster/lc_5/out <X> T_11_15.lc_trk_g2_5
 (21 10)  (567 250)  (567 250)  routing T_11_15.wire_logic_cluster/lc_7/out <X> T_11_15.lc_trk_g2_7
 (22 10)  (568 250)  (568 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 250)  (571 250)  routing T_11_15.rgt_op_6 <X> T_11_15.lc_trk_g2_6
 (27 10)  (573 250)  (573 250)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 250)  (574 250)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 250)  (577 250)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 250)  (579 250)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 250)  (580 250)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 250)  (581 250)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.input_2_5
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (42 10)  (588 250)  (588 250)  LC_5 Logic Functioning bit
 (45 10)  (591 250)  (591 250)  LC_5 Logic Functioning bit
 (47 10)  (593 250)  (593 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (561 251)  (561 251)  routing T_11_15.rgt_op_4 <X> T_11_15.lc_trk_g2_4
 (17 11)  (563 251)  (563 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (568 251)  (568 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 251)  (570 251)  routing T_11_15.rgt_op_6 <X> T_11_15.lc_trk_g2_6
 (26 11)  (572 251)  (572 251)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 251)  (574 251)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 251)  (575 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 251)  (577 251)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 251)  (578 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 251)  (579 251)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.input_2_5
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (37 11)  (583 251)  (583 251)  LC_5 Logic Functioning bit
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (42 11)  (588 251)  (588 251)  LC_5 Logic Functioning bit
 (8 12)  (554 252)  (554 252)  routing T_11_15.sp4_v_b_10 <X> T_11_15.sp4_h_r_10
 (9 12)  (555 252)  (555 252)  routing T_11_15.sp4_v_b_10 <X> T_11_15.sp4_h_r_10
 (15 12)  (561 252)  (561 252)  routing T_11_15.sp4_h_r_33 <X> T_11_15.lc_trk_g3_1
 (16 12)  (562 252)  (562 252)  routing T_11_15.sp4_h_r_33 <X> T_11_15.lc_trk_g3_1
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (564 252)  (564 252)  routing T_11_15.sp4_h_r_33 <X> T_11_15.lc_trk_g3_1
 (21 12)  (567 252)  (567 252)  routing T_11_15.sp4_h_r_35 <X> T_11_15.lc_trk_g3_3
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 252)  (569 252)  routing T_11_15.sp4_h_r_35 <X> T_11_15.lc_trk_g3_3
 (24 12)  (570 252)  (570 252)  routing T_11_15.sp4_h_r_35 <X> T_11_15.lc_trk_g3_3
 (25 12)  (571 252)  (571 252)  routing T_11_15.rgt_op_2 <X> T_11_15.lc_trk_g3_2
 (28 12)  (574 252)  (574 252)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 252)  (579 252)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 252)  (581 252)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.input_2_6
 (37 12)  (583 252)  (583 252)  LC_6 Logic Functioning bit
 (42 12)  (588 252)  (588 252)  LC_6 Logic Functioning bit
 (45 12)  (591 252)  (591 252)  LC_6 Logic Functioning bit
 (22 13)  (568 253)  (568 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 253)  (570 253)  routing T_11_15.rgt_op_2 <X> T_11_15.lc_trk_g3_2
 (27 13)  (573 253)  (573 253)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 253)  (574 253)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 253)  (575 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 253)  (576 253)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 253)  (578 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 253)  (581 253)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.input_2_6
 (36 13)  (582 253)  (582 253)  LC_6 Logic Functioning bit
 (37 13)  (583 253)  (583 253)  LC_6 Logic Functioning bit
 (39 13)  (585 253)  (585 253)  LC_6 Logic Functioning bit
 (43 13)  (589 253)  (589 253)  LC_6 Logic Functioning bit
 (46 13)  (592 253)  (592 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (8 14)  (554 254)  (554 254)  routing T_11_15.sp4_h_r_10 <X> T_11_15.sp4_h_l_47
 (22 14)  (568 254)  (568 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (569 254)  (569 254)  routing T_11_15.sp4_h_r_31 <X> T_11_15.lc_trk_g3_7
 (24 14)  (570 254)  (570 254)  routing T_11_15.sp4_h_r_31 <X> T_11_15.lc_trk_g3_7
 (26 14)  (572 254)  (572 254)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 254)  (573 254)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 254)  (574 254)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 254)  (575 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 254)  (579 254)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 254)  (580 254)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 254)  (581 254)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.input_2_7
 (37 14)  (583 254)  (583 254)  LC_7 Logic Functioning bit
 (41 14)  (587 254)  (587 254)  LC_7 Logic Functioning bit
 (42 14)  (588 254)  (588 254)  LC_7 Logic Functioning bit
 (43 14)  (589 254)  (589 254)  LC_7 Logic Functioning bit
 (45 14)  (591 254)  (591 254)  LC_7 Logic Functioning bit
 (10 15)  (556 255)  (556 255)  routing T_11_15.sp4_h_l_40 <X> T_11_15.sp4_v_t_47
 (21 15)  (567 255)  (567 255)  routing T_11_15.sp4_h_r_31 <X> T_11_15.lc_trk_g3_7
 (22 15)  (568 255)  (568 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (572 255)  (572 255)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 255)  (573 255)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 255)  (574 255)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 255)  (575 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 255)  (577 255)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 255)  (578 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 255)  (579 255)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.input_2_7
 (35 15)  (581 255)  (581 255)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.input_2_7
 (37 15)  (583 255)  (583 255)  LC_7 Logic Functioning bit
 (42 15)  (588 255)  (588 255)  LC_7 Logic Functioning bit
 (46 15)  (592 255)  (592 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_15

 (12 0)  (612 240)  (612 240)  routing T_12_15.sp4_h_l_46 <X> T_12_15.sp4_h_r_2
 (14 0)  (614 240)  (614 240)  routing T_12_15.sp4_v_b_8 <X> T_12_15.lc_trk_g0_0
 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (42 0)  (642 240)  (642 240)  LC_0 Logic Functioning bit
 (44 0)  (644 240)  (644 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (47 0)  (647 240)  (647 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (13 1)  (613 241)  (613 241)  routing T_12_15.sp4_h_l_46 <X> T_12_15.sp4_h_r_2
 (14 1)  (614 241)  (614 241)  routing T_12_15.sp4_v_b_8 <X> T_12_15.lc_trk_g0_0
 (16 1)  (616 241)  (616 241)  routing T_12_15.sp4_v_b_8 <X> T_12_15.lc_trk_g0_0
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (49 1)  (649 241)  (649 241)  Carry_In_Mux bit 

 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (4 2)  (604 242)  (604 242)  routing T_12_15.sp4_h_r_0 <X> T_12_15.sp4_v_t_37
 (13 2)  (613 242)  (613 242)  routing T_12_15.sp4_h_r_2 <X> T_12_15.sp4_v_t_39
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (42 2)  (642 242)  (642 242)  LC_1 Logic Functioning bit
 (44 2)  (644 242)  (644 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (2 3)  (602 243)  (602 243)  routing T_12_15.lc_trk_g0_0 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (5 3)  (605 243)  (605 243)  routing T_12_15.sp4_h_r_0 <X> T_12_15.sp4_v_t_37
 (12 3)  (612 243)  (612 243)  routing T_12_15.sp4_h_r_2 <X> T_12_15.sp4_v_t_39
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (0 4)  (600 244)  (600 244)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (612 244)  (612 244)  routing T_12_15.sp4_v_b_11 <X> T_12_15.sp4_h_r_5
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 244)  (625 244)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g1_2
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (42 4)  (642 244)  (642 244)  LC_2 Logic Functioning bit
 (44 4)  (644 244)  (644 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (1 5)  (601 245)  (601 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (11 5)  (611 245)  (611 245)  routing T_12_15.sp4_v_b_11 <X> T_12_15.sp4_h_r_5
 (13 5)  (613 245)  (613 245)  routing T_12_15.sp4_v_b_11 <X> T_12_15.sp4_h_r_5
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 246)  (618 246)  routing T_12_15.wire_logic_cluster/lc_5/out <X> T_12_15.lc_trk_g1_5
 (25 6)  (625 246)  (625 246)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g1_6
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (44 6)  (644 246)  (644 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (53 6)  (653 246)  (653 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (9 7)  (609 247)  (609 247)  routing T_12_15.sp4_v_b_8 <X> T_12_15.sp4_v_t_41
 (10 7)  (610 247)  (610 247)  routing T_12_15.sp4_v_b_8 <X> T_12_15.sp4_v_t_41
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 248)  (628 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (42 8)  (642 248)  (642 248)  LC_4 Logic Functioning bit
 (44 8)  (644 248)  (644 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (36 9)  (636 249)  (636 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (11 10)  (611 250)  (611 250)  routing T_12_15.sp4_h_l_38 <X> T_12_15.sp4_v_t_45
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (42 10)  (642 250)  (642 250)  LC_5 Logic Functioning bit
 (44 10)  (644 250)  (644 250)  LC_5 Logic Functioning bit
 (45 10)  (645 250)  (645 250)  LC_5 Logic Functioning bit
 (15 11)  (615 251)  (615 251)  routing T_12_15.sp4_v_t_33 <X> T_12_15.lc_trk_g2_4
 (16 11)  (616 251)  (616 251)  routing T_12_15.sp4_v_t_33 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (39 11)  (639 251)  (639 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (14 12)  (614 252)  (614 252)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g3_0
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g3_1
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (42 12)  (642 252)  (642 252)  LC_6 Logic Functioning bit
 (44 12)  (644 252)  (644 252)  LC_6 Logic Functioning bit
 (45 12)  (645 252)  (645 252)  LC_6 Logic Functioning bit
 (11 13)  (611 253)  (611 253)  routing T_12_15.sp4_h_l_46 <X> T_12_15.sp4_h_r_11
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (0 14)  (600 254)  (600 254)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (603 254)  (603 254)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_v_t_22
 (14 14)  (614 254)  (614 254)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g3_4
 (21 14)  (621 254)  (621 254)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 254)  (628 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (44 14)  (644 254)  (644 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (1 15)  (601 255)  (601 255)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (3 15)  (603 255)  (603 255)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_v_t_22
 (12 15)  (612 255)  (612 255)  routing T_12_15.sp4_h_l_46 <X> T_12_15.sp4_v_t_46
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 255)  (630 255)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit
 (42 15)  (642 255)  (642 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (6 0)  (660 240)  (660 240)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_v_b_0
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (5 1)  (659 241)  (659 241)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_v_b_0
 (26 1)  (680 241)  (680 241)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (45 1)  (699 241)  (699 241)  LC_0 Logic Functioning bit
 (48 1)  (702 241)  (702 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (705 241)  (705 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 242)  (654 242)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (3 2)  (657 242)  (657 242)  routing T_13_15.sp12_v_t_23 <X> T_13_15.sp12_h_l_23
 (2 3)  (656 243)  (656 243)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (4 6)  (658 246)  (658 246)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_v_t_38
 (13 6)  (667 246)  (667 246)  routing T_13_15.sp4_v_b_5 <X> T_13_15.sp4_v_t_40
 (15 6)  (669 246)  (669 246)  routing T_13_15.sp4_h_r_21 <X> T_13_15.lc_trk_g1_5
 (16 6)  (670 246)  (670 246)  routing T_13_15.sp4_h_r_21 <X> T_13_15.lc_trk_g1_5
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (672 246)  (672 246)  routing T_13_15.sp4_h_r_21 <X> T_13_15.lc_trk_g1_5
 (5 7)  (659 247)  (659 247)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_v_t_38
 (8 7)  (662 247)  (662 247)  routing T_13_15.sp4_h_r_4 <X> T_13_15.sp4_v_t_41
 (9 7)  (663 247)  (663 247)  routing T_13_15.sp4_h_r_4 <X> T_13_15.sp4_v_t_41
 (18 7)  (672 247)  (672 247)  routing T_13_15.sp4_h_r_21 <X> T_13_15.lc_trk_g1_5
 (4 8)  (658 248)  (658 248)  routing T_13_15.sp4_v_t_47 <X> T_13_15.sp4_v_b_6
 (6 8)  (660 248)  (660 248)  routing T_13_15.sp4_v_t_47 <X> T_13_15.sp4_v_b_6
 (11 8)  (665 248)  (665 248)  routing T_13_15.sp4_v_t_37 <X> T_13_15.sp4_v_b_8
 (12 8)  (666 248)  (666 248)  routing T_13_15.sp4_v_b_8 <X> T_13_15.sp4_h_r_8
 (13 8)  (667 248)  (667 248)  routing T_13_15.sp4_v_t_37 <X> T_13_15.sp4_v_b_8
 (14 8)  (668 248)  (668 248)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (11 9)  (665 249)  (665 249)  routing T_13_15.sp4_v_b_8 <X> T_13_15.sp4_h_r_8
 (14 9)  (668 249)  (668 249)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (15 9)  (669 249)  (669 249)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 249)  (677 249)  routing T_13_15.sp4_v_b_42 <X> T_13_15.lc_trk_g2_2
 (24 9)  (678 249)  (678 249)  routing T_13_15.sp4_v_b_42 <X> T_13_15.lc_trk_g2_2
 (4 10)  (658 250)  (658 250)  routing T_13_15.sp4_v_b_6 <X> T_13_15.sp4_v_t_43
 (8 10)  (662 250)  (662 250)  routing T_13_15.sp4_v_t_36 <X> T_13_15.sp4_h_l_42
 (9 10)  (663 250)  (663 250)  routing T_13_15.sp4_v_t_36 <X> T_13_15.sp4_h_l_42
 (10 10)  (664 250)  (664 250)  routing T_13_15.sp4_v_t_36 <X> T_13_15.sp4_h_l_42
 (11 10)  (665 250)  (665 250)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_v_t_45
 (12 10)  (666 250)  (666 250)  routing T_13_15.sp4_v_t_39 <X> T_13_15.sp4_h_l_45
 (13 10)  (667 250)  (667 250)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_v_t_45
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (10 11)  (664 251)  (664 251)  routing T_13_15.sp4_h_l_39 <X> T_13_15.sp4_v_t_42
 (11 11)  (665 251)  (665 251)  routing T_13_15.sp4_v_t_39 <X> T_13_15.sp4_h_l_45
 (12 11)  (666 251)  (666 251)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_v_t_45
 (13 11)  (667 251)  (667 251)  routing T_13_15.sp4_v_t_39 <X> T_13_15.sp4_h_l_45
 (18 11)  (672 251)  (672 251)  routing T_13_15.sp4_r_v_b_37 <X> T_13_15.lc_trk_g2_5
 (8 12)  (662 252)  (662 252)  routing T_13_15.sp4_h_l_47 <X> T_13_15.sp4_h_r_10
 (14 12)  (668 252)  (668 252)  routing T_13_15.sp4_h_l_21 <X> T_13_15.lc_trk_g3_0
 (15 13)  (669 253)  (669 253)  routing T_13_15.sp4_h_l_21 <X> T_13_15.lc_trk_g3_0
 (16 13)  (670 253)  (670 253)  routing T_13_15.sp4_h_l_21 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (659 254)  (659 254)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_h_l_44
 (12 14)  (666 254)  (666 254)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_h_l_46
 (0 15)  (654 255)  (654 255)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 255)  (655 255)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (6 15)  (660 255)  (660 255)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_h_l_44
 (9 15)  (663 255)  (663 255)  routing T_13_15.sp4_v_b_10 <X> T_13_15.sp4_v_t_47
 (11 15)  (665 255)  (665 255)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_h_l_46
 (13 15)  (667 255)  (667 255)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_h_l_46


LogicTile_14_15

 (2 0)  (710 240)  (710 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (21 0)  (729 240)  (729 240)  routing T_14_15.sp4_v_b_11 <X> T_14_15.lc_trk_g0_3
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (731 240)  (731 240)  routing T_14_15.sp4_v_b_11 <X> T_14_15.lc_trk_g0_3
 (25 0)  (733 240)  (733 240)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g0_2
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (14 1)  (722 241)  (722 241)  routing T_14_15.sp4_r_v_b_35 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (729 241)  (729 241)  routing T_14_15.sp4_v_b_11 <X> T_14_15.lc_trk_g0_3
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (735 241)  (735 241)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 241)  (738 241)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 241)  (743 241)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.input_2_0
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (4 2)  (712 242)  (712 242)  routing T_14_15.sp4_h_r_6 <X> T_14_15.sp4_v_t_37
 (6 2)  (714 242)  (714 242)  routing T_14_15.sp4_h_r_6 <X> T_14_15.sp4_v_t_37
 (11 2)  (719 242)  (719 242)  routing T_14_15.sp4_h_r_8 <X> T_14_15.sp4_v_t_39
 (13 2)  (721 242)  (721 242)  routing T_14_15.sp4_h_r_8 <X> T_14_15.sp4_v_t_39
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (731 242)  (731 242)  routing T_14_15.sp12_h_l_12 <X> T_14_15.lc_trk_g0_7
 (26 2)  (734 242)  (734 242)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 242)  (741 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (46 2)  (754 242)  (754 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (758 242)  (758 242)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (710 243)  (710 243)  routing T_14_15.lc_trk_g0_0 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (5 3)  (713 243)  (713 243)  routing T_14_15.sp4_h_r_6 <X> T_14_15.sp4_v_t_37
 (12 3)  (720 243)  (720 243)  routing T_14_15.sp4_h_r_8 <X> T_14_15.sp4_v_t_39
 (16 3)  (724 243)  (724 243)  routing T_14_15.sp12_h_r_12 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (726 243)  (726 243)  routing T_14_15.sp4_r_v_b_29 <X> T_14_15.lc_trk_g0_5
 (19 3)  (727 243)  (727 243)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (734 243)  (734 243)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 243)  (738 243)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (37 3)  (745 243)  (745 243)  LC_1 Logic Functioning bit
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (11 4)  (719 244)  (719 244)  routing T_14_15.sp4_h_r_0 <X> T_14_15.sp4_v_b_5
 (21 4)  (729 244)  (729 244)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 244)  (734 244)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (42 4)  (750 244)  (750 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (733 245)  (733 245)  routing T_14_15.sp4_r_v_b_26 <X> T_14_15.lc_trk_g1_2
 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 245)  (736 245)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (743 245)  (743 245)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.input_2_2
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (12 6)  (720 246)  (720 246)  routing T_14_15.sp4_v_b_5 <X> T_14_15.sp4_h_l_40
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 246)  (743 246)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_3
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (53 6)  (761 246)  (761 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (9 7)  (717 247)  (717 247)  routing T_14_15.sp4_v_b_4 <X> T_14_15.sp4_v_t_41
 (14 7)  (722 247)  (722 247)  routing T_14_15.sp4_r_v_b_28 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (734 247)  (734 247)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 247)  (740 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (741 247)  (741 247)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_3
 (34 7)  (742 247)  (742 247)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_3
 (35 7)  (743 247)  (743 247)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_3
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (2 8)  (710 248)  (710 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 8)  (712 248)  (712 248)  routing T_14_15.sp4_v_t_47 <X> T_14_15.sp4_v_b_6
 (6 8)  (714 248)  (714 248)  routing T_14_15.sp4_v_t_47 <X> T_14_15.sp4_v_b_6
 (14 8)  (722 248)  (722 248)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 248)  (731 248)  routing T_14_15.sp4_v_t_30 <X> T_14_15.lc_trk_g2_3
 (24 8)  (732 248)  (732 248)  routing T_14_15.sp4_v_t_30 <X> T_14_15.lc_trk_g2_3
 (25 8)  (733 248)  (733 248)  routing T_14_15.sp4_v_b_26 <X> T_14_15.lc_trk_g2_2
 (26 8)  (734 248)  (734 248)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 248)  (739 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 248)  (743 248)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.input_2_4
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (42 8)  (750 248)  (750 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (47 8)  (755 248)  (755 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (8 9)  (716 249)  (716 249)  routing T_14_15.sp4_h_l_36 <X> T_14_15.sp4_v_b_7
 (9 9)  (717 249)  (717 249)  routing T_14_15.sp4_h_l_36 <X> T_14_15.sp4_v_b_7
 (10 9)  (718 249)  (718 249)  routing T_14_15.sp4_h_l_36 <X> T_14_15.sp4_v_b_7
 (14 9)  (722 249)  (722 249)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (15 9)  (723 249)  (723 249)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (16 9)  (724 249)  (724 249)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (731 249)  (731 249)  routing T_14_15.sp4_v_b_26 <X> T_14_15.lc_trk_g2_2
 (26 9)  (734 249)  (734 249)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 249)  (736 249)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 249)  (738 249)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 249)  (740 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (741 249)  (741 249)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.input_2_4
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (37 9)  (745 249)  (745 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (4 10)  (712 250)  (712 250)  routing T_14_15.sp4_h_r_6 <X> T_14_15.sp4_v_t_43
 (14 10)  (722 250)  (722 250)  routing T_14_15.wire_logic_cluster/lc_4/out <X> T_14_15.lc_trk_g2_4
 (15 10)  (723 250)  (723 250)  routing T_14_15.sp4_h_l_24 <X> T_14_15.lc_trk_g2_5
 (16 10)  (724 250)  (724 250)  routing T_14_15.sp4_h_l_24 <X> T_14_15.lc_trk_g2_5
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (726 250)  (726 250)  routing T_14_15.sp4_h_l_24 <X> T_14_15.lc_trk_g2_5
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (41 10)  (749 250)  (749 250)  LC_5 Logic Functioning bit
 (43 10)  (751 250)  (751 250)  LC_5 Logic Functioning bit
 (5 11)  (713 251)  (713 251)  routing T_14_15.sp4_h_r_6 <X> T_14_15.sp4_v_t_43
 (8 11)  (716 251)  (716 251)  routing T_14_15.sp4_h_r_7 <X> T_14_15.sp4_v_t_42
 (9 11)  (717 251)  (717 251)  routing T_14_15.sp4_h_r_7 <X> T_14_15.sp4_v_t_42
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (732 251)  (732 251)  routing T_14_15.tnl_op_6 <X> T_14_15.lc_trk_g2_6
 (25 11)  (733 251)  (733 251)  routing T_14_15.tnl_op_6 <X> T_14_15.lc_trk_g2_6
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (5 12)  (713 252)  (713 252)  routing T_14_15.sp4_v_b_9 <X> T_14_15.sp4_h_r_9
 (16 12)  (724 252)  (724 252)  routing T_14_15.sp4_v_t_12 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.sp4_v_t_12 <X> T_14_15.lc_trk_g3_1
 (26 12)  (734 252)  (734 252)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 252)  (739 252)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (48 12)  (756 252)  (756 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (758 252)  (758 252)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (714 253)  (714 253)  routing T_14_15.sp4_v_b_9 <X> T_14_15.sp4_h_r_9
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (735 253)  (735 253)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 253)  (736 253)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (39 13)  (747 253)  (747 253)  LC_6 Logic Functioning bit
 (43 13)  (751 253)  (751 253)  LC_6 Logic Functioning bit
 (4 14)  (712 254)  (712 254)  routing T_14_15.sp4_h_r_3 <X> T_14_15.sp4_v_t_44
 (6 14)  (714 254)  (714 254)  routing T_14_15.sp4_h_r_3 <X> T_14_15.sp4_v_t_44
 (15 14)  (723 254)  (723 254)  routing T_14_15.sp4_v_t_32 <X> T_14_15.lc_trk_g3_5
 (16 14)  (724 254)  (724 254)  routing T_14_15.sp4_v_t_32 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (729 254)  (729 254)  routing T_14_15.sp4_h_l_34 <X> T_14_15.lc_trk_g3_7
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (731 254)  (731 254)  routing T_14_15.sp4_h_l_34 <X> T_14_15.lc_trk_g3_7
 (24 14)  (732 254)  (732 254)  routing T_14_15.sp4_h_l_34 <X> T_14_15.lc_trk_g3_7
 (26 14)  (734 254)  (734 254)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 254)  (736 254)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 254)  (741 254)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 254)  (742 254)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (40 14)  (748 254)  (748 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (42 14)  (750 254)  (750 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (51 14)  (759 254)  (759 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (713 255)  (713 255)  routing T_14_15.sp4_h_r_3 <X> T_14_15.sp4_v_t_44
 (8 15)  (716 255)  (716 255)  routing T_14_15.sp4_h_r_4 <X> T_14_15.sp4_v_t_47
 (9 15)  (717 255)  (717 255)  routing T_14_15.sp4_h_r_4 <X> T_14_15.sp4_v_t_47
 (10 15)  (718 255)  (718 255)  routing T_14_15.sp4_h_r_4 <X> T_14_15.sp4_v_t_47
 (21 15)  (729 255)  (729 255)  routing T_14_15.sp4_h_l_34 <X> T_14_15.lc_trk_g3_7
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 255)  (732 255)  routing T_14_15.tnl_op_6 <X> T_14_15.lc_trk_g3_6
 (25 15)  (733 255)  (733 255)  routing T_14_15.tnl_op_6 <X> T_14_15.lc_trk_g3_6
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 255)  (738 255)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 255)  (740 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (742 255)  (742 255)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.input_2_7
 (35 15)  (743 255)  (743 255)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.input_2_7
 (36 15)  (744 255)  (744 255)  LC_7 Logic Functioning bit
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (38 15)  (746 255)  (746 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (8 0)  (770 240)  (770 240)  routing T_15_15.sp4_v_b_1 <X> T_15_15.sp4_h_r_1
 (9 0)  (771 240)  (771 240)  routing T_15_15.sp4_v_b_1 <X> T_15_15.sp4_h_r_1
 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 240)  (786 240)  routing T_15_15.bot_op_3 <X> T_15_15.lc_trk_g0_3
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (38 0)  (800 240)  (800 240)  LC_0 Logic Functioning bit
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (43 0)  (805 240)  (805 240)  LC_0 Logic Functioning bit
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 241)  (786 241)  routing T_15_15.bot_op_2 <X> T_15_15.lc_trk_g0_2
 (28 1)  (790 241)  (790 241)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 241)  (792 241)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 241)  (799 241)  LC_0 Logic Functioning bit
 (39 1)  (801 241)  (801 241)  LC_0 Logic Functioning bit
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (766 242)  (766 242)  routing T_15_15.sp4_h_r_6 <X> T_15_15.sp4_v_t_37
 (6 2)  (768 242)  (768 242)  routing T_15_15.sp4_h_r_6 <X> T_15_15.sp4_v_t_37
 (11 2)  (773 242)  (773 242)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_t_39
 (14 2)  (776 242)  (776 242)  routing T_15_15.wire_logic_cluster/lc_4/out <X> T_15_15.lc_trk_g0_4
 (16 2)  (778 242)  (778 242)  routing T_15_15.sp4_v_b_13 <X> T_15_15.lc_trk_g0_5
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (780 242)  (780 242)  routing T_15_15.sp4_v_b_13 <X> T_15_15.lc_trk_g0_5
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (50 2)  (812 242)  (812 242)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (767 243)  (767 243)  routing T_15_15.sp4_h_r_6 <X> T_15_15.sp4_v_t_37
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (780 243)  (780 243)  routing T_15_15.sp4_v_b_13 <X> T_15_15.lc_trk_g0_5
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (41 3)  (803 243)  (803 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (21 4)  (783 244)  (783 244)  routing T_15_15.bnr_op_3 <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (42 4)  (804 244)  (804 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (50 4)  (812 244)  (812 244)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (783 245)  (783 245)  routing T_15_15.bnr_op_3 <X> T_15_15.lc_trk_g1_3
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (785 245)  (785 245)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g1_2
 (24 5)  (786 245)  (786 245)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g1_2
 (25 5)  (787 245)  (787 245)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g1_2
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (43 5)  (805 245)  (805 245)  LC_2 Logic Functioning bit
 (4 6)  (766 246)  (766 246)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_v_t_38
 (14 6)  (776 246)  (776 246)  routing T_15_15.sp12_h_l_3 <X> T_15_15.lc_trk_g1_4
 (21 6)  (783 246)  (783 246)  routing T_15_15.wire_logic_cluster/lc_7/out <X> T_15_15.lc_trk_g1_7
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 246)  (790 246)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (42 6)  (804 246)  (804 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (50 6)  (812 246)  (812 246)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (767 247)  (767 247)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_v_t_38
 (14 7)  (776 247)  (776 247)  routing T_15_15.sp12_h_l_3 <X> T_15_15.lc_trk_g1_4
 (15 7)  (777 247)  (777 247)  routing T_15_15.sp12_h_l_3 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (38 7)  (800 247)  (800 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (53 7)  (815 247)  (815 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (776 248)  (776 248)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g2_0
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (787 248)  (787 248)  routing T_15_15.sp4_v_b_26 <X> T_15_15.lc_trk_g2_2
 (26 8)  (788 248)  (788 248)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 248)  (790 248)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 248)  (798 248)  LC_4 Logic Functioning bit
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (14 9)  (776 249)  (776 249)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g2_0
 (15 9)  (777 249)  (777 249)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g2_0
 (16 9)  (778 249)  (778 249)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g2_0
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (785 249)  (785 249)  routing T_15_15.sp4_v_b_26 <X> T_15_15.lc_trk_g2_2
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 249)  (792 249)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 249)  (798 249)  LC_4 Logic Functioning bit
 (37 9)  (799 249)  (799 249)  LC_4 Logic Functioning bit
 (38 9)  (800 249)  (800 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (40 9)  (802 249)  (802 249)  LC_4 Logic Functioning bit
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (51 9)  (813 249)  (813 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (766 250)  (766 250)  routing T_15_15.sp4_h_r_0 <X> T_15_15.sp4_v_t_43
 (6 10)  (768 250)  (768 250)  routing T_15_15.sp4_h_r_0 <X> T_15_15.sp4_v_t_43
 (12 10)  (774 250)  (774 250)  routing T_15_15.sp4_v_b_8 <X> T_15_15.sp4_h_l_45
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (785 250)  (785 250)  routing T_15_15.sp4_v_b_47 <X> T_15_15.lc_trk_g2_7
 (24 10)  (786 250)  (786 250)  routing T_15_15.sp4_v_b_47 <X> T_15_15.lc_trk_g2_7
 (25 10)  (787 250)  (787 250)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (26 10)  (788 250)  (788 250)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 250)  (795 250)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (41 10)  (803 250)  (803 250)  LC_5 Logic Functioning bit
 (43 10)  (805 250)  (805 250)  LC_5 Logic Functioning bit
 (5 11)  (767 251)  (767 251)  routing T_15_15.sp4_h_r_0 <X> T_15_15.sp4_v_t_43
 (15 11)  (777 251)  (777 251)  routing T_15_15.sp4_v_t_33 <X> T_15_15.lc_trk_g2_4
 (16 11)  (778 251)  (778 251)  routing T_15_15.sp4_v_t_33 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 251)  (785 251)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (25 11)  (787 251)  (787 251)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 251)  (792 251)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (53 11)  (815 251)  (815 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (6 12)  (768 252)  (768 252)  routing T_15_15.sp4_h_r_4 <X> T_15_15.sp4_v_b_9
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 252)  (785 252)  routing T_15_15.sp4_v_t_30 <X> T_15_15.lc_trk_g3_3
 (24 12)  (786 252)  (786 252)  routing T_15_15.sp4_v_t_30 <X> T_15_15.lc_trk_g3_3
 (26 12)  (788 252)  (788 252)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 252)  (790 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 252)  (793 252)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 252)  (797 252)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_6
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (41 12)  (803 252)  (803 252)  LC_6 Logic Functioning bit
 (43 12)  (805 252)  (805 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (4 13)  (766 253)  (766 253)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_h_r_9
 (6 13)  (768 253)  (768 253)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_h_r_9
 (15 13)  (777 253)  (777 253)  routing T_15_15.sp4_v_t_29 <X> T_15_15.lc_trk_g3_0
 (16 13)  (778 253)  (778 253)  routing T_15_15.sp4_v_t_29 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (780 253)  (780 253)  routing T_15_15.sp4_r_v_b_41 <X> T_15_15.lc_trk_g3_1
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (787 253)  (787 253)  routing T_15_15.sp4_r_v_b_42 <X> T_15_15.lc_trk_g3_2
 (26 13)  (788 253)  (788 253)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 253)  (790 253)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 253)  (794 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 253)  (795 253)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_6
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (41 13)  (803 253)  (803 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (3 14)  (765 254)  (765 254)  routing T_15_15.sp12_h_r_1 <X> T_15_15.sp12_v_t_22
 (5 14)  (767 254)  (767 254)  routing T_15_15.sp4_v_b_9 <X> T_15_15.sp4_h_l_44
 (25 14)  (787 254)  (787 254)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g3_6
 (26 14)  (788 254)  (788 254)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 254)  (789 254)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 254)  (793 254)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 254)  (797 254)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_7
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (45 14)  (807 254)  (807 254)  LC_7 Logic Functioning bit
 (3 15)  (765 255)  (765 255)  routing T_15_15.sp12_h_r_1 <X> T_15_15.sp12_v_t_22
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 255)  (788 255)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 255)  (793 255)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 255)  (794 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (795 255)  (795 255)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_7
 (34 15)  (796 255)  (796 255)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_7
 (35 15)  (797 255)  (797 255)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_7
 (36 15)  (798 255)  (798 255)  LC_7 Logic Functioning bit
 (37 15)  (799 255)  (799 255)  LC_7 Logic Functioning bit
 (38 15)  (800 255)  (800 255)  LC_7 Logic Functioning bit
 (41 15)  (803 255)  (803 255)  LC_7 Logic Functioning bit
 (43 15)  (805 255)  (805 255)  LC_7 Logic Functioning bit
 (51 15)  (813 255)  (813 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_15

 (10 0)  (826 240)  (826 240)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_r_1
 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 240)  (834 240)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g0_1
 (31 0)  (847 240)  (847 240)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (26 1)  (842 241)  (842 241)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 241)  (847 241)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (39 1)  (855 241)  (855 241)  LC_0 Logic Functioning bit
 (52 1)  (868 241)  (868 241)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (816 242)  (816 242)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (5 2)  (821 242)  (821 242)  routing T_16_15.sp4_h_r_9 <X> T_16_15.sp4_h_l_37
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (839 242)  (839 242)  routing T_16_15.sp4_h_r_7 <X> T_16_15.lc_trk_g0_7
 (24 2)  (840 242)  (840 242)  routing T_16_15.sp4_h_r_7 <X> T_16_15.lc_trk_g0_7
 (27 2)  (843 242)  (843 242)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 242)  (846 242)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 242)  (849 242)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (41 2)  (857 242)  (857 242)  LC_1 Logic Functioning bit
 (43 2)  (859 242)  (859 242)  LC_1 Logic Functioning bit
 (46 2)  (862 242)  (862 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (818 243)  (818 243)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (4 3)  (820 243)  (820 243)  routing T_16_15.sp4_h_r_9 <X> T_16_15.sp4_h_l_37
 (21 3)  (837 243)  (837 243)  routing T_16_15.sp4_h_r_7 <X> T_16_15.lc_trk_g0_7
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 243)  (847 243)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 243)  (852 243)  LC_1 Logic Functioning bit
 (38 3)  (854 243)  (854 243)  LC_1 Logic Functioning bit
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (6 4)  (822 244)  (822 244)  routing T_16_15.sp4_h_r_10 <X> T_16_15.sp4_v_b_3
 (27 4)  (843 244)  (843 244)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 244)  (844 244)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 244)  (847 244)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (43 4)  (859 244)  (859 244)  LC_2 Logic Functioning bit
 (45 4)  (861 244)  (861 244)  LC_2 Logic Functioning bit
 (50 4)  (866 244)  (866 244)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (826 245)  (826 245)  routing T_16_15.sp4_h_r_11 <X> T_16_15.sp4_v_b_4
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (43 5)  (859 245)  (859 245)  LC_2 Logic Functioning bit
 (44 5)  (860 245)  (860 245)  LC_2 Logic Functioning bit
 (45 5)  (861 245)  (861 245)  LC_2 Logic Functioning bit
 (48 5)  (864 245)  (864 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (869 245)  (869 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (827 246)  (827 246)  routing T_16_15.sp4_h_r_11 <X> T_16_15.sp4_v_t_40
 (13 6)  (829 246)  (829 246)  routing T_16_15.sp4_h_r_11 <X> T_16_15.sp4_v_t_40
 (16 6)  (832 246)  (832 246)  routing T_16_15.sp4_v_b_13 <X> T_16_15.lc_trk_g1_5
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 246)  (834 246)  routing T_16_15.sp4_v_b_13 <X> T_16_15.lc_trk_g1_5
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 246)  (849 246)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (3 7)  (819 247)  (819 247)  routing T_16_15.sp12_h_l_23 <X> T_16_15.sp12_v_t_23
 (12 7)  (828 247)  (828 247)  routing T_16_15.sp4_h_r_11 <X> T_16_15.sp4_v_t_40
 (18 7)  (834 247)  (834 247)  routing T_16_15.sp4_v_b_13 <X> T_16_15.lc_trk_g1_5
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (839 247)  (839 247)  routing T_16_15.sp4_v_b_22 <X> T_16_15.lc_trk_g1_6
 (24 7)  (840 247)  (840 247)  routing T_16_15.sp4_v_b_22 <X> T_16_15.lc_trk_g1_6
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 247)  (852 247)  LC_3 Logic Functioning bit
 (38 7)  (854 247)  (854 247)  LC_3 Logic Functioning bit
 (47 7)  (863 247)  (863 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (11 8)  (827 248)  (827 248)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_v_b_8
 (12 8)  (828 248)  (828 248)  routing T_16_15.sp4_v_b_2 <X> T_16_15.sp4_h_r_8
 (15 8)  (831 248)  (831 248)  routing T_16_15.tnl_op_1 <X> T_16_15.lc_trk_g2_1
 (17 8)  (833 248)  (833 248)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (19 8)  (835 248)  (835 248)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (11 9)  (827 249)  (827 249)  routing T_16_15.sp4_v_b_2 <X> T_16_15.sp4_h_r_8
 (13 9)  (829 249)  (829 249)  routing T_16_15.sp4_v_b_2 <X> T_16_15.sp4_h_r_8
 (14 9)  (830 249)  (830 249)  routing T_16_15.sp4_h_r_24 <X> T_16_15.lc_trk_g2_0
 (15 9)  (831 249)  (831 249)  routing T_16_15.sp4_h_r_24 <X> T_16_15.lc_trk_g2_0
 (16 9)  (832 249)  (832 249)  routing T_16_15.sp4_h_r_24 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (834 249)  (834 249)  routing T_16_15.tnl_op_1 <X> T_16_15.lc_trk_g2_1
 (22 9)  (838 249)  (838 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 249)  (839 249)  routing T_16_15.sp4_v_b_42 <X> T_16_15.lc_trk_g2_2
 (24 9)  (840 249)  (840 249)  routing T_16_15.sp4_v_b_42 <X> T_16_15.lc_trk_g2_2
 (14 10)  (830 250)  (830 250)  routing T_16_15.sp4_h_r_36 <X> T_16_15.lc_trk_g2_4
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (11 11)  (827 251)  (827 251)  routing T_16_15.sp4_h_r_8 <X> T_16_15.sp4_h_l_45
 (15 11)  (831 251)  (831 251)  routing T_16_15.sp4_h_r_36 <X> T_16_15.lc_trk_g2_4
 (16 11)  (832 251)  (832 251)  routing T_16_15.sp4_h_r_36 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (28 11)  (844 251)  (844 251)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 251)  (847 251)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (48 11)  (864 251)  (864 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (16 12)  (832 252)  (832 252)  routing T_16_15.sp4_v_b_33 <X> T_16_15.lc_trk_g3_1
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.sp4_v_b_33 <X> T_16_15.lc_trk_g3_1
 (28 12)  (844 252)  (844 252)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 252)  (850 252)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 252)  (852 252)  LC_6 Logic Functioning bit
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (41 12)  (857 252)  (857 252)  LC_6 Logic Functioning bit
 (43 12)  (859 252)  (859 252)  LC_6 Logic Functioning bit
 (46 12)  (862 252)  (862 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (4 13)  (820 253)  (820 253)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_h_r_9
 (16 13)  (832 253)  (832 253)  routing T_16_15.sp12_v_b_8 <X> T_16_15.lc_trk_g3_0
 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (834 253)  (834 253)  routing T_16_15.sp4_v_b_33 <X> T_16_15.lc_trk_g3_1
 (26 13)  (842 253)  (842 253)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 253)  (847 253)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 253)  (852 253)  LC_6 Logic Functioning bit
 (38 13)  (854 253)  (854 253)  LC_6 Logic Functioning bit
 (0 14)  (816 254)  (816 254)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (841 254)  (841 254)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g3_6
 (27 14)  (843 254)  (843 254)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 254)  (844 254)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 254)  (849 254)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (38 14)  (854 254)  (854 254)  LC_7 Logic Functioning bit
 (53 14)  (869 254)  (869 254)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (1 15)  (817 255)  (817 255)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (9 15)  (825 255)  (825 255)  routing T_16_15.sp4_v_b_10 <X> T_16_15.sp4_v_t_47
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (847 255)  (847 255)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 255)  (852 255)  LC_7 Logic Functioning bit
 (38 15)  (854 255)  (854 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (5 0)  (879 240)  (879 240)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_h_r_0
 (12 0)  (886 240)  (886 240)  routing T_17_15.sp4_v_t_39 <X> T_17_15.sp4_h_r_2
 (4 1)  (878 241)  (878 241)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_h_r_0
 (5 1)  (879 241)  (879 241)  routing T_17_15.sp4_h_r_0 <X> T_17_15.sp4_v_b_0
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (896 241)  (896 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (897 241)  (897 241)  routing T_17_15.sp12_h_r_10 <X> T_17_15.lc_trk_g0_2
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (883 242)  (883 242)  routing T_17_15.sp4_v_b_1 <X> T_17_15.sp4_h_l_36
 (12 2)  (886 242)  (886 242)  routing T_17_15.sp4_h_r_11 <X> T_17_15.sp4_h_l_39
 (16 2)  (890 242)  (890 242)  routing T_17_15.sp12_h_r_13 <X> T_17_15.lc_trk_g0_5
 (17 2)  (891 242)  (891 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (21 2)  (895 242)  (895 242)  routing T_17_15.sp4_h_l_10 <X> T_17_15.lc_trk_g0_7
 (22 2)  (896 242)  (896 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (897 242)  (897 242)  routing T_17_15.sp4_h_l_10 <X> T_17_15.lc_trk_g0_7
 (24 2)  (898 242)  (898 242)  routing T_17_15.sp4_h_l_10 <X> T_17_15.lc_trk_g0_7
 (8 3)  (882 243)  (882 243)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_36
 (9 3)  (883 243)  (883 243)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_36
 (13 3)  (887 243)  (887 243)  routing T_17_15.sp4_h_r_11 <X> T_17_15.sp4_h_l_39
 (21 3)  (895 243)  (895 243)  routing T_17_15.sp4_h_l_10 <X> T_17_15.lc_trk_g0_7
 (13 4)  (887 244)  (887 244)  routing T_17_15.sp4_h_l_40 <X> T_17_15.sp4_v_b_5
 (15 4)  (889 244)  (889 244)  routing T_17_15.sp4_h_r_1 <X> T_17_15.lc_trk_g1_1
 (16 4)  (890 244)  (890 244)  routing T_17_15.sp4_h_r_1 <X> T_17_15.lc_trk_g1_1
 (17 4)  (891 244)  (891 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (900 244)  (900 244)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 244)  (901 244)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 244)  (902 244)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 244)  (905 244)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 244)  (908 244)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 244)  (910 244)  LC_2 Logic Functioning bit
 (38 4)  (912 244)  (912 244)  LC_2 Logic Functioning bit
 (41 4)  (915 244)  (915 244)  LC_2 Logic Functioning bit
 (43 4)  (917 244)  (917 244)  LC_2 Logic Functioning bit
 (4 5)  (878 245)  (878 245)  routing T_17_15.sp4_h_l_42 <X> T_17_15.sp4_h_r_3
 (6 5)  (880 245)  (880 245)  routing T_17_15.sp4_h_l_42 <X> T_17_15.sp4_h_r_3
 (12 5)  (886 245)  (886 245)  routing T_17_15.sp4_h_l_40 <X> T_17_15.sp4_v_b_5
 (14 5)  (888 245)  (888 245)  routing T_17_15.top_op_0 <X> T_17_15.lc_trk_g1_0
 (15 5)  (889 245)  (889 245)  routing T_17_15.top_op_0 <X> T_17_15.lc_trk_g1_0
 (17 5)  (891 245)  (891 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (892 245)  (892 245)  routing T_17_15.sp4_h_r_1 <X> T_17_15.lc_trk_g1_1
 (27 5)  (901 245)  (901 245)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 245)  (904 245)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (37 5)  (911 245)  (911 245)  LC_2 Logic Functioning bit
 (39 5)  (913 245)  (913 245)  LC_2 Logic Functioning bit
 (41 5)  (915 245)  (915 245)  LC_2 Logic Functioning bit
 (43 5)  (917 245)  (917 245)  LC_2 Logic Functioning bit
 (8 6)  (882 246)  (882 246)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_h_l_41
 (15 6)  (889 246)  (889 246)  routing T_17_15.sp4_h_r_5 <X> T_17_15.lc_trk_g1_5
 (16 6)  (890 246)  (890 246)  routing T_17_15.sp4_h_r_5 <X> T_17_15.lc_trk_g1_5
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (896 246)  (896 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (897 246)  (897 246)  routing T_17_15.sp12_h_l_12 <X> T_17_15.lc_trk_g1_7
 (25 6)  (899 246)  (899 246)  routing T_17_15.wire_logic_cluster/lc_6/out <X> T_17_15.lc_trk_g1_6
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (910 246)  (910 246)  LC_3 Logic Functioning bit
 (43 6)  (917 246)  (917 246)  LC_3 Logic Functioning bit
 (50 6)  (924 246)  (924 246)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (882 247)  (882 247)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_v_t_41
 (9 7)  (883 247)  (883 247)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_v_t_41
 (14 7)  (888 247)  (888 247)  routing T_17_15.sp4_r_v_b_28 <X> T_17_15.lc_trk_g1_4
 (17 7)  (891 247)  (891 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (892 247)  (892 247)  routing T_17_15.sp4_h_r_5 <X> T_17_15.lc_trk_g1_5
 (22 7)  (896 247)  (896 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (901 247)  (901 247)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 247)  (910 247)  LC_3 Logic Functioning bit
 (37 7)  (911 247)  (911 247)  LC_3 Logic Functioning bit
 (39 7)  (913 247)  (913 247)  LC_3 Logic Functioning bit
 (40 7)  (914 247)  (914 247)  LC_3 Logic Functioning bit
 (42 7)  (916 247)  (916 247)  LC_3 Logic Functioning bit
 (43 7)  (917 247)  (917 247)  LC_3 Logic Functioning bit
 (47 7)  (921 247)  (921 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (9 8)  (883 248)  (883 248)  routing T_17_15.sp4_v_t_42 <X> T_17_15.sp4_h_r_7
 (15 8)  (889 248)  (889 248)  routing T_17_15.sp4_h_r_33 <X> T_17_15.lc_trk_g2_1
 (16 8)  (890 248)  (890 248)  routing T_17_15.sp4_h_r_33 <X> T_17_15.lc_trk_g2_1
 (17 8)  (891 248)  (891 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 248)  (892 248)  routing T_17_15.sp4_h_r_33 <X> T_17_15.lc_trk_g2_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 248)  (904 248)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 248)  (908 248)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (37 8)  (911 248)  (911 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (39 8)  (913 248)  (913 248)  LC_4 Logic Functioning bit
 (41 8)  (915 248)  (915 248)  LC_4 Logic Functioning bit
 (42 8)  (916 248)  (916 248)  LC_4 Logic Functioning bit
 (43 8)  (917 248)  (917 248)  LC_4 Logic Functioning bit
 (4 9)  (878 249)  (878 249)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_h_r_6
 (6 9)  (880 249)  (880 249)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_h_r_6
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 249)  (904 249)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 249)  (906 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (907 249)  (907 249)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.input_2_4
 (34 9)  (908 249)  (908 249)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.input_2_4
 (35 9)  (909 249)  (909 249)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.input_2_4
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (38 9)  (912 249)  (912 249)  LC_4 Logic Functioning bit
 (39 9)  (913 249)  (913 249)  LC_4 Logic Functioning bit
 (40 9)  (914 249)  (914 249)  LC_4 Logic Functioning bit
 (41 9)  (915 249)  (915 249)  LC_4 Logic Functioning bit
 (42 9)  (916 249)  (916 249)  LC_4 Logic Functioning bit
 (43 9)  (917 249)  (917 249)  LC_4 Logic Functioning bit
 (53 9)  (927 249)  (927 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (895 250)  (895 250)  routing T_17_15.wire_logic_cluster/lc_7/out <X> T_17_15.lc_trk_g2_7
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 250)  (907 250)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (38 10)  (912 250)  (912 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (50 10)  (924 250)  (924 250)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (925 250)  (925 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (926 250)  (926 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (12 11)  (886 251)  (886 251)  routing T_17_15.sp4_h_l_45 <X> T_17_15.sp4_v_t_45
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (897 251)  (897 251)  routing T_17_15.sp12_v_t_21 <X> T_17_15.lc_trk_g2_6
 (25 11)  (899 251)  (899 251)  routing T_17_15.sp12_v_t_21 <X> T_17_15.lc_trk_g2_6
 (30 11)  (904 251)  (904 251)  routing T_17_15.lc_trk_g0_2 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 251)  (905 251)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 251)  (910 251)  LC_5 Logic Functioning bit
 (38 11)  (912 251)  (912 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (47 11)  (921 251)  (921 251)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (21 12)  (895 252)  (895 252)  routing T_17_15.sp4_h_r_35 <X> T_17_15.lc_trk_g3_3
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 252)  (897 252)  routing T_17_15.sp4_h_r_35 <X> T_17_15.lc_trk_g3_3
 (24 12)  (898 252)  (898 252)  routing T_17_15.sp4_h_r_35 <X> T_17_15.lc_trk_g3_3
 (25 12)  (899 252)  (899 252)  routing T_17_15.bnl_op_2 <X> T_17_15.lc_trk_g3_2
 (26 12)  (900 252)  (900 252)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 252)  (901 252)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 252)  (904 252)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 252)  (907 252)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 252)  (909 252)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.input_2_6
 (36 12)  (910 252)  (910 252)  LC_6 Logic Functioning bit
 (45 12)  (919 252)  (919 252)  LC_6 Logic Functioning bit
 (46 12)  (920 252)  (920 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (896 253)  (896 253)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (899 253)  (899 253)  routing T_17_15.bnl_op_2 <X> T_17_15.lc_trk_g3_2
 (26 13)  (900 253)  (900 253)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 253)  (901 253)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 253)  (904 253)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 253)  (906 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (907 253)  (907 253)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.input_2_6
 (34 13)  (908 253)  (908 253)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.input_2_6
 (36 13)  (910 253)  (910 253)  LC_6 Logic Functioning bit
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (38 13)  (912 253)  (912 253)  LC_6 Logic Functioning bit
 (41 13)  (915 253)  (915 253)  LC_6 Logic Functioning bit
 (43 13)  (917 253)  (917 253)  LC_6 Logic Functioning bit
 (17 14)  (891 254)  (891 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (900 254)  (900 254)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 254)  (902 254)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 254)  (903 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 254)  (904 254)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 254)  (908 254)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 254)  (909 254)  routing T_17_15.lc_trk_g0_5 <X> T_17_15.input_2_7
 (37 14)  (911 254)  (911 254)  LC_7 Logic Functioning bit
 (41 14)  (915 254)  (915 254)  LC_7 Logic Functioning bit
 (43 14)  (917 254)  (917 254)  LC_7 Logic Functioning bit
 (45 14)  (919 254)  (919 254)  LC_7 Logic Functioning bit
 (26 15)  (900 255)  (900 255)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 255)  (902 255)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 255)  (904 255)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 255)  (906 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (911 255)  (911 255)  LC_7 Logic Functioning bit
 (40 15)  (914 255)  (914 255)  LC_7 Logic Functioning bit
 (42 15)  (916 255)  (916 255)  LC_7 Logic Functioning bit


LogicTile_18_15

 (2 0)  (930 240)  (930 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (4 0)  (932 240)  (932 240)  routing T_18_15.sp4_h_l_43 <X> T_18_15.sp4_v_b_0
 (6 0)  (934 240)  (934 240)  routing T_18_15.sp4_h_l_43 <X> T_18_15.sp4_v_b_0
 (12 0)  (940 240)  (940 240)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_r_2
 (14 0)  (942 240)  (942 240)  routing T_18_15.bnr_op_0 <X> T_18_15.lc_trk_g0_0
 (21 0)  (949 240)  (949 240)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g0_3
 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (954 240)  (954 240)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 240)  (955 240)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 240)  (956 240)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 240)  (959 240)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 240)  (961 240)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 240)  (962 240)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 240)  (964 240)  LC_0 Logic Functioning bit
 (38 0)  (966 240)  (966 240)  LC_0 Logic Functioning bit
 (41 0)  (969 240)  (969 240)  LC_0 Logic Functioning bit
 (43 0)  (971 240)  (971 240)  LC_0 Logic Functioning bit
 (5 1)  (933 241)  (933 241)  routing T_18_15.sp4_h_l_43 <X> T_18_15.sp4_v_b_0
 (14 1)  (942 241)  (942 241)  routing T_18_15.bnr_op_0 <X> T_18_15.lc_trk_g0_0
 (17 1)  (945 241)  (945 241)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (950 241)  (950 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (952 241)  (952 241)  routing T_18_15.bot_op_2 <X> T_18_15.lc_trk_g0_2
 (26 1)  (954 241)  (954 241)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 241)  (955 241)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 241)  (957 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 241)  (958 241)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 241)  (959 241)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 241)  (964 241)  LC_0 Logic Functioning bit
 (38 1)  (966 241)  (966 241)  LC_0 Logic Functioning bit
 (40 1)  (968 241)  (968 241)  LC_0 Logic Functioning bit
 (42 1)  (970 241)  (970 241)  LC_0 Logic Functioning bit
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (931 242)  (931 242)  routing T_18_15.sp12_v_t_23 <X> T_18_15.sp12_h_l_23
 (11 2)  (939 242)  (939 242)  routing T_18_15.sp4_v_b_11 <X> T_18_15.sp4_v_t_39
 (14 2)  (942 242)  (942 242)  routing T_18_15.wire_logic_cluster/lc_4/out <X> T_18_15.lc_trk_g0_4
 (15 2)  (943 242)  (943 242)  routing T_18_15.sp12_h_r_5 <X> T_18_15.lc_trk_g0_5
 (17 2)  (945 242)  (945 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (946 242)  (946 242)  routing T_18_15.sp12_h_r_5 <X> T_18_15.lc_trk_g0_5
 (25 2)  (953 242)  (953 242)  routing T_18_15.wire_logic_cluster/lc_6/out <X> T_18_15.lc_trk_g0_6
 (26 2)  (954 242)  (954 242)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (4 3)  (932 243)  (932 243)  routing T_18_15.sp4_v_b_7 <X> T_18_15.sp4_h_l_37
 (12 3)  (940 243)  (940 243)  routing T_18_15.sp4_v_b_11 <X> T_18_15.sp4_v_t_39
 (17 3)  (945 243)  (945 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (946 243)  (946 243)  routing T_18_15.sp12_h_r_5 <X> T_18_15.lc_trk_g0_5
 (22 3)  (950 243)  (950 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (954 243)  (954 243)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 243)  (955 243)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 243)  (956 243)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 243)  (957 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (38 3)  (966 243)  (966 243)  LC_1 Logic Functioning bit
 (41 3)  (969 243)  (969 243)  LC_1 Logic Functioning bit
 (43 3)  (971 243)  (971 243)  LC_1 Logic Functioning bit
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (954 244)  (954 244)  routing T_18_15.lc_trk_g0_4 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 244)  (956 244)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 244)  (959 244)  routing T_18_15.lc_trk_g0_5 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (37 4)  (965 244)  (965 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (41 4)  (969 244)  (969 244)  LC_2 Logic Functioning bit
 (43 4)  (971 244)  (971 244)  LC_2 Logic Functioning bit
 (50 4)  (978 244)  (978 244)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g0_2 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (29 5)  (957 245)  (957 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 245)  (958 245)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 245)  (964 245)  LC_2 Logic Functioning bit
 (37 5)  (965 245)  (965 245)  LC_2 Logic Functioning bit
 (39 5)  (967 245)  (967 245)  LC_2 Logic Functioning bit
 (13 6)  (941 246)  (941 246)  routing T_18_15.sp4_h_r_5 <X> T_18_15.sp4_v_t_40
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 246)  (946 246)  routing T_18_15.wire_logic_cluster/lc_5/out <X> T_18_15.lc_trk_g1_5
 (21 6)  (949 246)  (949 246)  routing T_18_15.sp4_h_l_2 <X> T_18_15.lc_trk_g1_7
 (22 6)  (950 246)  (950 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (951 246)  (951 246)  routing T_18_15.sp4_h_l_2 <X> T_18_15.lc_trk_g1_7
 (24 6)  (952 246)  (952 246)  routing T_18_15.sp4_h_l_2 <X> T_18_15.lc_trk_g1_7
 (27 6)  (955 246)  (955 246)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 246)  (958 246)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 246)  (961 246)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (37 6)  (965 246)  (965 246)  LC_3 Logic Functioning bit
 (43 6)  (971 246)  (971 246)  LC_3 Logic Functioning bit
 (45 6)  (973 246)  (973 246)  LC_3 Logic Functioning bit
 (46 6)  (974 246)  (974 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (978 246)  (978 246)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (940 247)  (940 247)  routing T_18_15.sp4_h_r_5 <X> T_18_15.sp4_v_t_40
 (26 7)  (954 247)  (954 247)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 247)  (956 247)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 247)  (957 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (964 247)  (964 247)  LC_3 Logic Functioning bit
 (37 7)  (965 247)  (965 247)  LC_3 Logic Functioning bit
 (38 7)  (966 247)  (966 247)  LC_3 Logic Functioning bit
 (41 7)  (969 247)  (969 247)  LC_3 Logic Functioning bit
 (42 7)  (970 247)  (970 247)  LC_3 Logic Functioning bit
 (4 8)  (932 248)  (932 248)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_v_b_6
 (14 8)  (942 248)  (942 248)  routing T_18_15.wire_logic_cluster/lc_0/out <X> T_18_15.lc_trk_g2_0
 (15 8)  (943 248)  (943 248)  routing T_18_15.tnr_op_1 <X> T_18_15.lc_trk_g2_1
 (17 8)  (945 248)  (945 248)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (949 248)  (949 248)  routing T_18_15.sp4_h_r_35 <X> T_18_15.lc_trk_g2_3
 (22 8)  (950 248)  (950 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (951 248)  (951 248)  routing T_18_15.sp4_h_r_35 <X> T_18_15.lc_trk_g2_3
 (24 8)  (952 248)  (952 248)  routing T_18_15.sp4_h_r_35 <X> T_18_15.lc_trk_g2_3
 (26 8)  (954 248)  (954 248)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 248)  (956 248)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 248)  (959 248)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 248)  (961 248)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 248)  (962 248)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (41 8)  (969 248)  (969 248)  LC_4 Logic Functioning bit
 (43 8)  (971 248)  (971 248)  LC_4 Logic Functioning bit
 (17 9)  (945 249)  (945 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (954 249)  (954 249)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 249)  (956 249)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 249)  (959 249)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (40 9)  (968 249)  (968 249)  LC_4 Logic Functioning bit
 (42 9)  (970 249)  (970 249)  LC_4 Logic Functioning bit
 (11 10)  (939 250)  (939 250)  routing T_18_15.sp4_v_b_0 <X> T_18_15.sp4_v_t_45
 (13 10)  (941 250)  (941 250)  routing T_18_15.sp4_v_b_0 <X> T_18_15.sp4_v_t_45
 (25 10)  (953 250)  (953 250)  routing T_18_15.sp12_v_b_6 <X> T_18_15.lc_trk_g2_6
 (26 10)  (954 250)  (954 250)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 250)  (955 250)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 250)  (956 250)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 250)  (961 250)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 250)  (962 250)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (6 11)  (934 251)  (934 251)  routing T_18_15.sp4_h_r_6 <X> T_18_15.sp4_h_l_43
 (11 11)  (939 251)  (939 251)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_h_l_45
 (22 11)  (950 251)  (950 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (952 251)  (952 251)  routing T_18_15.sp12_v_b_6 <X> T_18_15.lc_trk_g2_6
 (25 11)  (953 251)  (953 251)  routing T_18_15.sp12_v_b_6 <X> T_18_15.lc_trk_g2_6
 (26 11)  (954 251)  (954 251)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 251)  (955 251)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 251)  (956 251)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 251)  (957 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 251)  (959 251)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 251)  (964 251)  LC_5 Logic Functioning bit
 (37 11)  (965 251)  (965 251)  LC_5 Logic Functioning bit
 (38 11)  (966 251)  (966 251)  LC_5 Logic Functioning bit
 (39 11)  (967 251)  (967 251)  LC_5 Logic Functioning bit
 (41 11)  (969 251)  (969 251)  LC_5 Logic Functioning bit
 (43 11)  (971 251)  (971 251)  LC_5 Logic Functioning bit
 (14 12)  (942 252)  (942 252)  routing T_18_15.sp4_v_t_21 <X> T_18_15.lc_trk_g3_0
 (15 12)  (943 252)  (943 252)  routing T_18_15.sp4_h_r_33 <X> T_18_15.lc_trk_g3_1
 (16 12)  (944 252)  (944 252)  routing T_18_15.sp4_h_r_33 <X> T_18_15.lc_trk_g3_1
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 252)  (946 252)  routing T_18_15.sp4_h_r_33 <X> T_18_15.lc_trk_g3_1
 (21 12)  (949 252)  (949 252)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g3_3
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 252)  (951 252)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g3_3
 (24 12)  (952 252)  (952 252)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g3_3
 (25 12)  (953 252)  (953 252)  routing T_18_15.sp4_v_b_26 <X> T_18_15.lc_trk_g3_2
 (26 12)  (954 252)  (954 252)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 252)  (961 252)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 252)  (962 252)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 252)  (964 252)  LC_6 Logic Functioning bit
 (38 12)  (966 252)  (966 252)  LC_6 Logic Functioning bit
 (41 12)  (969 252)  (969 252)  LC_6 Logic Functioning bit
 (43 12)  (971 252)  (971 252)  LC_6 Logic Functioning bit
 (14 13)  (942 253)  (942 253)  routing T_18_15.sp4_v_t_21 <X> T_18_15.lc_trk_g3_0
 (16 13)  (944 253)  (944 253)  routing T_18_15.sp4_v_t_21 <X> T_18_15.lc_trk_g3_0
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (949 253)  (949 253)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g3_3
 (22 13)  (950 253)  (950 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (951 253)  (951 253)  routing T_18_15.sp4_v_b_26 <X> T_18_15.lc_trk_g3_2
 (26 13)  (954 253)  (954 253)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 253)  (957 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 253)  (964 253)  LC_6 Logic Functioning bit
 (38 13)  (966 253)  (966 253)  LC_6 Logic Functioning bit
 (40 13)  (968 253)  (968 253)  LC_6 Logic Functioning bit
 (42 13)  (970 253)  (970 253)  LC_6 Logic Functioning bit
 (48 13)  (976 253)  (976 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (928 254)  (928 254)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 254)  (943 254)  routing T_18_15.sp4_h_l_16 <X> T_18_15.lc_trk_g3_5
 (16 14)  (944 254)  (944 254)  routing T_18_15.sp4_h_l_16 <X> T_18_15.lc_trk_g3_5
 (17 14)  (945 254)  (945 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (953 254)  (953 254)  routing T_18_15.sp4_h_r_38 <X> T_18_15.lc_trk_g3_6
 (38 14)  (966 254)  (966 254)  LC_7 Logic Functioning bit
 (41 14)  (969 254)  (969 254)  LC_7 Logic Functioning bit
 (0 15)  (928 255)  (928 255)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 255)  (929 255)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (5 15)  (933 255)  (933 255)  routing T_18_15.sp4_h_l_44 <X> T_18_15.sp4_v_t_44
 (18 15)  (946 255)  (946 255)  routing T_18_15.sp4_h_l_16 <X> T_18_15.lc_trk_g3_5
 (22 15)  (950 255)  (950 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (951 255)  (951 255)  routing T_18_15.sp4_h_r_38 <X> T_18_15.lc_trk_g3_6
 (24 15)  (952 255)  (952 255)  routing T_18_15.sp4_h_r_38 <X> T_18_15.lc_trk_g3_6
 (27 15)  (955 255)  (955 255)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 255)  (956 255)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 255)  (960 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (963 255)  (963 255)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.input_2_7
 (39 15)  (967 255)  (967 255)  LC_7 Logic Functioning bit
 (40 15)  (968 255)  (968 255)  LC_7 Logic Functioning bit
 (51 15)  (979 255)  (979 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_15

 (26 0)  (1008 240)  (1008 240)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 240)  (1009 240)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 240)  (1010 240)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 240)  (1013 240)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 240)  (1015 240)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 240)  (1016 240)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 240)  (1018 240)  LC_0 Logic Functioning bit
 (38 0)  (1020 240)  (1020 240)  LC_0 Logic Functioning bit
 (41 0)  (1023 240)  (1023 240)  LC_0 Logic Functioning bit
 (43 0)  (1025 240)  (1025 240)  LC_0 Logic Functioning bit
 (8 1)  (990 241)  (990 241)  routing T_19_15.sp4_v_t_47 <X> T_19_15.sp4_v_b_1
 (10 1)  (992 241)  (992 241)  routing T_19_15.sp4_v_t_47 <X> T_19_15.sp4_v_b_1
 (14 1)  (996 241)  (996 241)  routing T_19_15.top_op_0 <X> T_19_15.lc_trk_g0_0
 (15 1)  (997 241)  (997 241)  routing T_19_15.top_op_0 <X> T_19_15.lc_trk_g0_0
 (17 1)  (999 241)  (999 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1004 241)  (1004 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1007 241)  (1007 241)  routing T_19_15.sp4_r_v_b_33 <X> T_19_15.lc_trk_g0_2
 (26 1)  (1008 241)  (1008 241)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 241)  (1009 241)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 241)  (1010 241)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 241)  (1011 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 241)  (1013 241)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (1019 241)  (1019 241)  LC_0 Logic Functioning bit
 (39 1)  (1021 241)  (1021 241)  LC_0 Logic Functioning bit
 (41 1)  (1023 241)  (1023 241)  LC_0 Logic Functioning bit
 (43 1)  (1025 241)  (1025 241)  LC_0 Logic Functioning bit
 (53 1)  (1035 241)  (1035 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (986 242)  (986 242)  routing T_19_15.sp4_h_r_0 <X> T_19_15.sp4_v_t_37
 (12 2)  (994 242)  (994 242)  routing T_19_15.sp4_v_t_45 <X> T_19_15.sp4_h_l_39
 (14 2)  (996 242)  (996 242)  routing T_19_15.wire_logic_cluster/lc_4/out <X> T_19_15.lc_trk_g0_4
 (26 2)  (1008 242)  (1008 242)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 242)  (1013 242)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 242)  (1015 242)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 242)  (1018 242)  LC_1 Logic Functioning bit
 (37 2)  (1019 242)  (1019 242)  LC_1 Logic Functioning bit
 (38 2)  (1020 242)  (1020 242)  LC_1 Logic Functioning bit
 (39 2)  (1021 242)  (1021 242)  LC_1 Logic Functioning bit
 (41 2)  (1023 242)  (1023 242)  LC_1 Logic Functioning bit
 (43 2)  (1025 242)  (1025 242)  LC_1 Logic Functioning bit
 (5 3)  (987 243)  (987 243)  routing T_19_15.sp4_h_r_0 <X> T_19_15.sp4_v_t_37
 (6 3)  (988 243)  (988 243)  routing T_19_15.sp4_h_r_0 <X> T_19_15.sp4_h_l_37
 (8 3)  (990 243)  (990 243)  routing T_19_15.sp4_h_r_1 <X> T_19_15.sp4_v_t_36
 (9 3)  (991 243)  (991 243)  routing T_19_15.sp4_h_r_1 <X> T_19_15.sp4_v_t_36
 (11 3)  (993 243)  (993 243)  routing T_19_15.sp4_v_t_45 <X> T_19_15.sp4_h_l_39
 (13 3)  (995 243)  (995 243)  routing T_19_15.sp4_v_t_45 <X> T_19_15.sp4_h_l_39
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1008 243)  (1008 243)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 243)  (1009 243)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 243)  (1010 243)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 243)  (1018 243)  LC_1 Logic Functioning bit
 (38 3)  (1020 243)  (1020 243)  LC_1 Logic Functioning bit
 (0 4)  (982 244)  (982 244)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (9 4)  (991 244)  (991 244)  routing T_19_15.sp4_h_l_36 <X> T_19_15.sp4_h_r_4
 (10 4)  (992 244)  (992 244)  routing T_19_15.sp4_h_l_36 <X> T_19_15.sp4_h_r_4
 (26 4)  (1008 244)  (1008 244)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 244)  (1009 244)  routing T_19_15.lc_trk_g1_0 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 244)  (1013 244)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 244)  (1016 244)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 244)  (1018 244)  LC_2 Logic Functioning bit
 (37 4)  (1019 244)  (1019 244)  LC_2 Logic Functioning bit
 (38 4)  (1020 244)  (1020 244)  LC_2 Logic Functioning bit
 (39 4)  (1021 244)  (1021 244)  LC_2 Logic Functioning bit
 (43 4)  (1025 244)  (1025 244)  LC_2 Logic Functioning bit
 (50 4)  (1032 244)  (1032 244)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (983 245)  (983 245)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (3 5)  (985 245)  (985 245)  routing T_19_15.sp12_h_l_23 <X> T_19_15.sp12_h_r_0
 (4 5)  (986 245)  (986 245)  routing T_19_15.sp4_h_l_42 <X> T_19_15.sp4_h_r_3
 (6 5)  (988 245)  (988 245)  routing T_19_15.sp4_h_l_42 <X> T_19_15.sp4_h_r_3
 (14 5)  (996 245)  (996 245)  routing T_19_15.sp4_h_r_0 <X> T_19_15.lc_trk_g1_0
 (15 5)  (997 245)  (997 245)  routing T_19_15.sp4_h_r_0 <X> T_19_15.lc_trk_g1_0
 (16 5)  (998 245)  (998 245)  routing T_19_15.sp4_h_r_0 <X> T_19_15.lc_trk_g1_0
 (17 5)  (999 245)  (999 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 245)  (1013 245)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 245)  (1019 245)  LC_2 Logic Functioning bit
 (39 5)  (1021 245)  (1021 245)  LC_2 Logic Functioning bit
 (43 5)  (1025 245)  (1025 245)  LC_2 Logic Functioning bit
 (2 6)  (984 246)  (984 246)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (5 6)  (987 246)  (987 246)  routing T_19_15.sp4_h_r_0 <X> T_19_15.sp4_h_l_38
 (17 6)  (999 246)  (999 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 246)  (1000 246)  routing T_19_15.wire_logic_cluster/lc_5/out <X> T_19_15.lc_trk_g1_5
 (21 6)  (1003 246)  (1003 246)  routing T_19_15.sp4_v_b_15 <X> T_19_15.lc_trk_g1_7
 (22 6)  (1004 246)  (1004 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1005 246)  (1005 246)  routing T_19_15.sp4_v_b_15 <X> T_19_15.lc_trk_g1_7
 (25 6)  (1007 246)  (1007 246)  routing T_19_15.sp12_h_l_5 <X> T_19_15.lc_trk_g1_6
 (27 6)  (1009 246)  (1009 246)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 246)  (1012 246)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 246)  (1018 246)  LC_3 Logic Functioning bit
 (37 6)  (1019 246)  (1019 246)  LC_3 Logic Functioning bit
 (43 6)  (1025 246)  (1025 246)  LC_3 Logic Functioning bit
 (45 6)  (1027 246)  (1027 246)  LC_3 Logic Functioning bit
 (50 6)  (1032 246)  (1032 246)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (986 247)  (986 247)  routing T_19_15.sp4_h_r_0 <X> T_19_15.sp4_h_l_38
 (21 7)  (1003 247)  (1003 247)  routing T_19_15.sp4_v_b_15 <X> T_19_15.lc_trk_g1_7
 (22 7)  (1004 247)  (1004 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (1006 247)  (1006 247)  routing T_19_15.sp12_h_l_5 <X> T_19_15.lc_trk_g1_6
 (25 7)  (1007 247)  (1007 247)  routing T_19_15.sp12_h_l_5 <X> T_19_15.lc_trk_g1_6
 (27 7)  (1009 247)  (1009 247)  routing T_19_15.lc_trk_g1_0 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 247)  (1011 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 247)  (1013 247)  routing T_19_15.lc_trk_g0_2 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 247)  (1018 247)  LC_3 Logic Functioning bit
 (37 7)  (1019 247)  (1019 247)  LC_3 Logic Functioning bit
 (38 7)  (1020 247)  (1020 247)  LC_3 Logic Functioning bit
 (41 7)  (1023 247)  (1023 247)  LC_3 Logic Functioning bit
 (42 7)  (1024 247)  (1024 247)  LC_3 Logic Functioning bit
 (47 7)  (1029 247)  (1029 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (53 7)  (1035 247)  (1035 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (997 248)  (997 248)  routing T_19_15.sp4_v_t_28 <X> T_19_15.lc_trk_g2_1
 (16 8)  (998 248)  (998 248)  routing T_19_15.sp4_v_t_28 <X> T_19_15.lc_trk_g2_1
 (17 8)  (999 248)  (999 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (1007 248)  (1007 248)  routing T_19_15.bnl_op_2 <X> T_19_15.lc_trk_g2_2
 (28 8)  (1010 248)  (1010 248)  routing T_19_15.lc_trk_g2_1 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 248)  (1011 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 248)  (1013 248)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 248)  (1014 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 248)  (1015 248)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 248)  (1016 248)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (41 8)  (1023 248)  (1023 248)  LC_4 Logic Functioning bit
 (43 8)  (1025 248)  (1025 248)  LC_4 Logic Functioning bit
 (15 9)  (997 249)  (997 249)  routing T_19_15.sp4_v_t_29 <X> T_19_15.lc_trk_g2_0
 (16 9)  (998 249)  (998 249)  routing T_19_15.sp4_v_t_29 <X> T_19_15.lc_trk_g2_0
 (17 9)  (999 249)  (999 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (1004 249)  (1004 249)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1007 249)  (1007 249)  routing T_19_15.bnl_op_2 <X> T_19_15.lc_trk_g2_2
 (31 9)  (1013 249)  (1013 249)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (41 9)  (1023 249)  (1023 249)  LC_4 Logic Functioning bit
 (43 9)  (1025 249)  (1025 249)  LC_4 Logic Functioning bit
 (22 10)  (1004 250)  (1004 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1005 250)  (1005 250)  routing T_19_15.sp4_h_r_31 <X> T_19_15.lc_trk_g2_7
 (24 10)  (1006 250)  (1006 250)  routing T_19_15.sp4_h_r_31 <X> T_19_15.lc_trk_g2_7
 (26 10)  (1008 250)  (1008 250)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (31 10)  (1013 250)  (1013 250)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 250)  (1016 250)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 250)  (1017 250)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.input_2_5
 (36 10)  (1018 250)  (1018 250)  LC_5 Logic Functioning bit
 (37 10)  (1019 250)  (1019 250)  LC_5 Logic Functioning bit
 (38 10)  (1020 250)  (1020 250)  LC_5 Logic Functioning bit
 (42 10)  (1024 250)  (1024 250)  LC_5 Logic Functioning bit
 (4 11)  (986 251)  (986 251)  routing T_19_15.sp4_h_r_10 <X> T_19_15.sp4_h_l_43
 (6 11)  (988 251)  (988 251)  routing T_19_15.sp4_h_r_10 <X> T_19_15.sp4_h_l_43
 (9 11)  (991 251)  (991 251)  routing T_19_15.sp4_v_b_11 <X> T_19_15.sp4_v_t_42
 (10 11)  (992 251)  (992 251)  routing T_19_15.sp4_v_b_11 <X> T_19_15.sp4_v_t_42
 (14 11)  (996 251)  (996 251)  routing T_19_15.sp4_h_l_17 <X> T_19_15.lc_trk_g2_4
 (15 11)  (997 251)  (997 251)  routing T_19_15.sp4_h_l_17 <X> T_19_15.lc_trk_g2_4
 (16 11)  (998 251)  (998 251)  routing T_19_15.sp4_h_l_17 <X> T_19_15.lc_trk_g2_4
 (17 11)  (999 251)  (999 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (1003 251)  (1003 251)  routing T_19_15.sp4_h_r_31 <X> T_19_15.lc_trk_g2_7
 (26 11)  (1008 251)  (1008 251)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 251)  (1009 251)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 251)  (1010 251)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 251)  (1013 251)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 251)  (1014 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1015 251)  (1015 251)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.input_2_5
 (34 11)  (1016 251)  (1016 251)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.input_2_5
 (36 11)  (1018 251)  (1018 251)  LC_5 Logic Functioning bit
 (37 11)  (1019 251)  (1019 251)  LC_5 Logic Functioning bit
 (39 11)  (1021 251)  (1021 251)  LC_5 Logic Functioning bit
 (43 11)  (1025 251)  (1025 251)  LC_5 Logic Functioning bit
 (27 12)  (1009 252)  (1009 252)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 252)  (1010 252)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 252)  (1011 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 252)  (1012 252)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 252)  (1013 252)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 252)  (1014 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 252)  (1015 252)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 252)  (1018 252)  LC_6 Logic Functioning bit
 (38 12)  (1020 252)  (1020 252)  LC_6 Logic Functioning bit
 (41 12)  (1023 252)  (1023 252)  LC_6 Logic Functioning bit
 (43 12)  (1025 252)  (1025 252)  LC_6 Logic Functioning bit
 (15 13)  (997 253)  (997 253)  routing T_19_15.sp4_v_t_29 <X> T_19_15.lc_trk_g3_0
 (16 13)  (998 253)  (998 253)  routing T_19_15.sp4_v_t_29 <X> T_19_15.lc_trk_g3_0
 (17 13)  (999 253)  (999 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (28 13)  (1010 253)  (1010 253)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 253)  (1011 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 253)  (1013 253)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (1019 253)  (1019 253)  LC_6 Logic Functioning bit
 (39 13)  (1021 253)  (1021 253)  LC_6 Logic Functioning bit
 (41 13)  (1023 253)  (1023 253)  LC_6 Logic Functioning bit
 (43 13)  (1025 253)  (1025 253)  LC_6 Logic Functioning bit
 (51 13)  (1033 253)  (1033 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (982 254)  (982 254)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (988 254)  (988 254)  routing T_19_15.sp4_v_b_6 <X> T_19_15.sp4_v_t_44
 (12 14)  (994 254)  (994 254)  routing T_19_15.sp4_v_t_40 <X> T_19_15.sp4_h_l_46
 (13 14)  (995 254)  (995 254)  routing T_19_15.sp4_h_r_11 <X> T_19_15.sp4_v_t_46
 (14 14)  (996 254)  (996 254)  routing T_19_15.sp4_h_r_36 <X> T_19_15.lc_trk_g3_4
 (15 14)  (997 254)  (997 254)  routing T_19_15.sp4_h_l_24 <X> T_19_15.lc_trk_g3_5
 (16 14)  (998 254)  (998 254)  routing T_19_15.sp4_h_l_24 <X> T_19_15.lc_trk_g3_5
 (17 14)  (999 254)  (999 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1000 254)  (1000 254)  routing T_19_15.sp4_h_l_24 <X> T_19_15.lc_trk_g3_5
 (21 14)  (1003 254)  (1003 254)  routing T_19_15.sp12_v_b_7 <X> T_19_15.lc_trk_g3_7
 (22 14)  (1004 254)  (1004 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1006 254)  (1006 254)  routing T_19_15.sp12_v_b_7 <X> T_19_15.lc_trk_g3_7
 (25 14)  (1007 254)  (1007 254)  routing T_19_15.sp4_h_r_46 <X> T_19_15.lc_trk_g3_6
 (0 15)  (982 255)  (982 255)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 255)  (983 255)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (5 15)  (987 255)  (987 255)  routing T_19_15.sp4_v_b_6 <X> T_19_15.sp4_v_t_44
 (11 15)  (993 255)  (993 255)  routing T_19_15.sp4_v_t_40 <X> T_19_15.sp4_h_l_46
 (12 15)  (994 255)  (994 255)  routing T_19_15.sp4_h_r_11 <X> T_19_15.sp4_v_t_46
 (13 15)  (995 255)  (995 255)  routing T_19_15.sp4_v_t_40 <X> T_19_15.sp4_h_l_46
 (15 15)  (997 255)  (997 255)  routing T_19_15.sp4_h_r_36 <X> T_19_15.lc_trk_g3_4
 (16 15)  (998 255)  (998 255)  routing T_19_15.sp4_h_r_36 <X> T_19_15.lc_trk_g3_4
 (17 15)  (999 255)  (999 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (1003 255)  (1003 255)  routing T_19_15.sp12_v_b_7 <X> T_19_15.lc_trk_g3_7
 (22 15)  (1004 255)  (1004 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1005 255)  (1005 255)  routing T_19_15.sp4_h_r_46 <X> T_19_15.lc_trk_g3_6
 (24 15)  (1006 255)  (1006 255)  routing T_19_15.sp4_h_r_46 <X> T_19_15.lc_trk_g3_6
 (25 15)  (1007 255)  (1007 255)  routing T_19_15.sp4_h_r_46 <X> T_19_15.lc_trk_g3_6


LogicTile_20_15

 (15 0)  (1051 240)  (1051 240)  routing T_20_15.sp4_h_l_4 <X> T_20_15.lc_trk_g0_1
 (16 0)  (1052 240)  (1052 240)  routing T_20_15.sp4_h_l_4 <X> T_20_15.lc_trk_g0_1
 (17 0)  (1053 240)  (1053 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1054 240)  (1054 240)  routing T_20_15.sp4_h_l_4 <X> T_20_15.lc_trk_g0_1
 (31 0)  (1067 240)  (1067 240)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 240)  (1068 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 240)  (1069 240)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 240)  (1073 240)  LC_0 Logic Functioning bit
 (39 0)  (1075 240)  (1075 240)  LC_0 Logic Functioning bit
 (15 1)  (1051 241)  (1051 241)  routing T_20_15.sp4_v_t_5 <X> T_20_15.lc_trk_g0_0
 (16 1)  (1052 241)  (1052 241)  routing T_20_15.sp4_v_t_5 <X> T_20_15.lc_trk_g0_0
 (17 1)  (1053 241)  (1053 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (1054 241)  (1054 241)  routing T_20_15.sp4_h_l_4 <X> T_20_15.lc_trk_g0_1
 (27 1)  (1063 241)  (1063 241)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 241)  (1064 241)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 241)  (1065 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 241)  (1067 241)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 241)  (1072 241)  LC_0 Logic Functioning bit
 (38 1)  (1074 241)  (1074 241)  LC_0 Logic Functioning bit
 (47 1)  (1083 241)  (1083 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1036 242)  (1036 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 242)  (1037 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 242)  (1041 242)  routing T_20_15.sp4_v_b_0 <X> T_20_15.sp4_h_l_37
 (29 2)  (1065 242)  (1065 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 242)  (1067 242)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 242)  (1068 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 242)  (1069 242)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 242)  (1070 242)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 242)  (1071 242)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.input_2_1
 (38 2)  (1074 242)  (1074 242)  LC_1 Logic Functioning bit
 (41 2)  (1077 242)  (1077 242)  LC_1 Logic Functioning bit
 (43 2)  (1079 242)  (1079 242)  LC_1 Logic Functioning bit
 (45 2)  (1081 242)  (1081 242)  LC_1 Logic Functioning bit
 (46 2)  (1082 242)  (1082 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (8 3)  (1044 243)  (1044 243)  routing T_20_15.sp4_h_r_7 <X> T_20_15.sp4_v_t_36
 (9 3)  (1045 243)  (1045 243)  routing T_20_15.sp4_h_r_7 <X> T_20_15.sp4_v_t_36
 (10 3)  (1046 243)  (1046 243)  routing T_20_15.sp4_h_r_7 <X> T_20_15.sp4_v_t_36
 (26 3)  (1062 243)  (1062 243)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 243)  (1063 243)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 243)  (1065 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 243)  (1067 243)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 243)  (1068 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1069 243)  (1069 243)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.input_2_1
 (34 3)  (1070 243)  (1070 243)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.input_2_1
 (39 3)  (1075 243)  (1075 243)  LC_1 Logic Functioning bit
 (40 3)  (1076 243)  (1076 243)  LC_1 Logic Functioning bit
 (43 3)  (1079 243)  (1079 243)  LC_1 Logic Functioning bit
 (53 3)  (1089 243)  (1089 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (4 4)  (1040 244)  (1040 244)  routing T_20_15.sp4_v_t_42 <X> T_20_15.sp4_v_b_3
 (6 4)  (1042 244)  (1042 244)  routing T_20_15.sp4_v_t_42 <X> T_20_15.sp4_v_b_3
 (21 4)  (1057 244)  (1057 244)  routing T_20_15.wire_logic_cluster/lc_3/out <X> T_20_15.lc_trk_g1_3
 (22 4)  (1058 244)  (1058 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1061 244)  (1061 244)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g1_2
 (26 4)  (1062 244)  (1062 244)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 244)  (1065 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 244)  (1068 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 244)  (1069 244)  routing T_20_15.lc_trk_g3_0 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 244)  (1070 244)  routing T_20_15.lc_trk_g3_0 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 244)  (1071 244)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.input_2_2
 (36 4)  (1072 244)  (1072 244)  LC_2 Logic Functioning bit
 (43 4)  (1079 244)  (1079 244)  LC_2 Logic Functioning bit
 (22 5)  (1058 245)  (1058 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1059 245)  (1059 245)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g1_2
 (24 5)  (1060 245)  (1060 245)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g1_2
 (25 5)  (1061 245)  (1061 245)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g1_2
 (26 5)  (1062 245)  (1062 245)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 245)  (1063 245)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 245)  (1064 245)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 245)  (1065 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 245)  (1068 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1069 245)  (1069 245)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.input_2_2
 (36 5)  (1072 245)  (1072 245)  LC_2 Logic Functioning bit
 (37 5)  (1073 245)  (1073 245)  LC_2 Logic Functioning bit
 (42 5)  (1078 245)  (1078 245)  LC_2 Logic Functioning bit
 (47 5)  (1083 245)  (1083 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (1087 245)  (1087 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1050 246)  (1050 246)  routing T_20_15.sp4_h_l_1 <X> T_20_15.lc_trk_g1_4
 (17 6)  (1053 246)  (1053 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 246)  (1054 246)  routing T_20_15.wire_logic_cluster/lc_5/out <X> T_20_15.lc_trk_g1_5
 (22 6)  (1058 246)  (1058 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (1062 246)  (1062 246)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 246)  (1063 246)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 246)  (1065 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 246)  (1067 246)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 246)  (1068 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 246)  (1069 246)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 246)  (1070 246)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (38 6)  (1074 246)  (1074 246)  LC_3 Logic Functioning bit
 (41 6)  (1077 246)  (1077 246)  LC_3 Logic Functioning bit
 (43 6)  (1079 246)  (1079 246)  LC_3 Logic Functioning bit
 (45 6)  (1081 246)  (1081 246)  LC_3 Logic Functioning bit
 (46 6)  (1082 246)  (1082 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (1086 246)  (1086 246)  Cascade bit: LH_LC03_inmux02_5

 (13 7)  (1049 247)  (1049 247)  routing T_20_15.sp4_v_b_0 <X> T_20_15.sp4_h_l_40
 (15 7)  (1051 247)  (1051 247)  routing T_20_15.sp4_h_l_1 <X> T_20_15.lc_trk_g1_4
 (16 7)  (1052 247)  (1052 247)  routing T_20_15.sp4_h_l_1 <X> T_20_15.lc_trk_g1_4
 (17 7)  (1053 247)  (1053 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 7)  (1063 247)  (1063 247)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 247)  (1065 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 247)  (1066 247)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 247)  (1067 247)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (38 7)  (1074 247)  (1074 247)  LC_3 Logic Functioning bit
 (41 7)  (1077 247)  (1077 247)  LC_3 Logic Functioning bit
 (42 7)  (1078 247)  (1078 247)  LC_3 Logic Functioning bit
 (15 8)  (1051 248)  (1051 248)  routing T_20_15.tnr_op_1 <X> T_20_15.lc_trk_g2_1
 (17 8)  (1053 248)  (1053 248)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (1057 248)  (1057 248)  routing T_20_15.sp4_h_r_35 <X> T_20_15.lc_trk_g2_3
 (22 8)  (1058 248)  (1058 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1059 248)  (1059 248)  routing T_20_15.sp4_h_r_35 <X> T_20_15.lc_trk_g2_3
 (24 8)  (1060 248)  (1060 248)  routing T_20_15.sp4_h_r_35 <X> T_20_15.lc_trk_g2_3
 (28 8)  (1064 248)  (1064 248)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 248)  (1065 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 248)  (1066 248)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 248)  (1068 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 248)  (1069 248)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 248)  (1070 248)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 248)  (1071 248)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.input_2_4
 (14 9)  (1050 249)  (1050 249)  routing T_20_15.sp12_v_b_16 <X> T_20_15.lc_trk_g2_0
 (16 9)  (1052 249)  (1052 249)  routing T_20_15.sp12_v_b_16 <X> T_20_15.lc_trk_g2_0
 (17 9)  (1053 249)  (1053 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (27 9)  (1063 249)  (1063 249)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 249)  (1064 249)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 249)  (1065 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 249)  (1067 249)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 249)  (1068 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1069 249)  (1069 249)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.input_2_4
 (34 9)  (1070 249)  (1070 249)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.input_2_4
 (36 9)  (1072 249)  (1072 249)  LC_4 Logic Functioning bit
 (8 10)  (1044 250)  (1044 250)  routing T_20_15.sp4_v_t_42 <X> T_20_15.sp4_h_l_42
 (9 10)  (1045 250)  (1045 250)  routing T_20_15.sp4_v_t_42 <X> T_20_15.sp4_h_l_42
 (15 10)  (1051 250)  (1051 250)  routing T_20_15.sp4_v_t_32 <X> T_20_15.lc_trk_g2_5
 (16 10)  (1052 250)  (1052 250)  routing T_20_15.sp4_v_t_32 <X> T_20_15.lc_trk_g2_5
 (17 10)  (1053 250)  (1053 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (1058 250)  (1058 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1059 250)  (1059 250)  routing T_20_15.sp4_h_r_31 <X> T_20_15.lc_trk_g2_7
 (24 10)  (1060 250)  (1060 250)  routing T_20_15.sp4_h_r_31 <X> T_20_15.lc_trk_g2_7
 (28 10)  (1064 250)  (1064 250)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 250)  (1065 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 250)  (1066 250)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 250)  (1067 250)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 250)  (1068 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 250)  (1070 250)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 250)  (1072 250)  LC_5 Logic Functioning bit
 (37 10)  (1073 250)  (1073 250)  LC_5 Logic Functioning bit
 (39 10)  (1075 250)  (1075 250)  LC_5 Logic Functioning bit
 (43 10)  (1079 250)  (1079 250)  LC_5 Logic Functioning bit
 (45 10)  (1081 250)  (1081 250)  LC_5 Logic Functioning bit
 (50 10)  (1086 250)  (1086 250)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (1089 250)  (1089 250)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (1050 251)  (1050 251)  routing T_20_15.sp4_r_v_b_36 <X> T_20_15.lc_trk_g2_4
 (17 11)  (1053 251)  (1053 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (1057 251)  (1057 251)  routing T_20_15.sp4_h_r_31 <X> T_20_15.lc_trk_g2_7
 (26 11)  (1062 251)  (1062 251)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 251)  (1064 251)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 251)  (1065 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (1072 251)  (1072 251)  LC_5 Logic Functioning bit
 (37 11)  (1073 251)  (1073 251)  LC_5 Logic Functioning bit
 (38 11)  (1074 251)  (1074 251)  LC_5 Logic Functioning bit
 (39 11)  (1075 251)  (1075 251)  LC_5 Logic Functioning bit
 (5 12)  (1041 252)  (1041 252)  routing T_20_15.sp4_v_t_44 <X> T_20_15.sp4_h_r_9
 (11 12)  (1047 252)  (1047 252)  routing T_20_15.sp4_h_r_6 <X> T_20_15.sp4_v_b_11
 (14 12)  (1050 252)  (1050 252)  routing T_20_15.rgt_op_0 <X> T_20_15.lc_trk_g3_0
 (15 12)  (1051 252)  (1051 252)  routing T_20_15.sp4_v_t_28 <X> T_20_15.lc_trk_g3_1
 (16 12)  (1052 252)  (1052 252)  routing T_20_15.sp4_v_t_28 <X> T_20_15.lc_trk_g3_1
 (17 12)  (1053 252)  (1053 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (1061 252)  (1061 252)  routing T_20_15.sp4_v_b_26 <X> T_20_15.lc_trk_g3_2
 (27 12)  (1063 252)  (1063 252)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 252)  (1064 252)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 252)  (1065 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 252)  (1066 252)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 252)  (1069 252)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 252)  (1073 252)  LC_6 Logic Functioning bit
 (39 12)  (1075 252)  (1075 252)  LC_6 Logic Functioning bit
 (41 12)  (1077 252)  (1077 252)  LC_6 Logic Functioning bit
 (43 12)  (1079 252)  (1079 252)  LC_6 Logic Functioning bit
 (9 13)  (1045 253)  (1045 253)  routing T_20_15.sp4_v_t_47 <X> T_20_15.sp4_v_b_10
 (15 13)  (1051 253)  (1051 253)  routing T_20_15.rgt_op_0 <X> T_20_15.lc_trk_g3_0
 (17 13)  (1053 253)  (1053 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (1058 253)  (1058 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1059 253)  (1059 253)  routing T_20_15.sp4_v_b_26 <X> T_20_15.lc_trk_g3_2
 (28 13)  (1064 253)  (1064 253)  routing T_20_15.lc_trk_g2_0 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 253)  (1065 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 253)  (1066 253)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (1073 253)  (1073 253)  LC_6 Logic Functioning bit
 (39 13)  (1075 253)  (1075 253)  LC_6 Logic Functioning bit
 (40 13)  (1076 253)  (1076 253)  LC_6 Logic Functioning bit
 (42 13)  (1078 253)  (1078 253)  LC_6 Logic Functioning bit
 (52 13)  (1088 253)  (1088 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (8 14)  (1044 254)  (1044 254)  routing T_20_15.sp4_v_t_47 <X> T_20_15.sp4_h_l_47
 (9 14)  (1045 254)  (1045 254)  routing T_20_15.sp4_v_t_47 <X> T_20_15.sp4_h_l_47
 (14 14)  (1050 254)  (1050 254)  routing T_20_15.sp4_v_b_36 <X> T_20_15.lc_trk_g3_4
 (15 14)  (1051 254)  (1051 254)  routing T_20_15.rgt_op_5 <X> T_20_15.lc_trk_g3_5
 (17 14)  (1053 254)  (1053 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1054 254)  (1054 254)  routing T_20_15.rgt_op_5 <X> T_20_15.lc_trk_g3_5
 (22 14)  (1058 254)  (1058 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1059 254)  (1059 254)  routing T_20_15.sp4_v_b_47 <X> T_20_15.lc_trk_g3_7
 (24 14)  (1060 254)  (1060 254)  routing T_20_15.sp4_v_b_47 <X> T_20_15.lc_trk_g3_7
 (27 14)  (1063 254)  (1063 254)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 254)  (1065 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 254)  (1066 254)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 254)  (1068 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 254)  (1069 254)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 254)  (1070 254)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (41 14)  (1077 254)  (1077 254)  LC_7 Logic Functioning bit
 (43 14)  (1079 254)  (1079 254)  LC_7 Logic Functioning bit
 (51 14)  (1087 254)  (1087 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (1047 255)  (1047 255)  routing T_20_15.sp4_h_r_11 <X> T_20_15.sp4_h_l_46
 (14 15)  (1050 255)  (1050 255)  routing T_20_15.sp4_v_b_36 <X> T_20_15.lc_trk_g3_4
 (16 15)  (1052 255)  (1052 255)  routing T_20_15.sp4_v_b_36 <X> T_20_15.lc_trk_g3_4
 (17 15)  (1053 255)  (1053 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (1058 255)  (1058 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 255)  (1061 255)  routing T_20_15.sp4_r_v_b_46 <X> T_20_15.lc_trk_g3_6
 (30 15)  (1066 255)  (1066 255)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (41 15)  (1077 255)  (1077 255)  LC_7 Logic Functioning bit
 (43 15)  (1079 255)  (1079 255)  LC_7 Logic Functioning bit


LogicTile_21_15

 (17 0)  (1107 240)  (1107 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1108 240)  (1108 240)  routing T_21_15.wire_logic_cluster/lc_1/out <X> T_21_15.lc_trk_g0_1
 (29 0)  (1119 240)  (1119 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 240)  (1122 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 240)  (1123 240)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 240)  (1124 240)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 240)  (1125 240)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.input_2_0
 (8 1)  (1098 241)  (1098 241)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_b_1
 (27 1)  (1117 241)  (1117 241)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 241)  (1118 241)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 241)  (1119 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 241)  (1121 241)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 241)  (1122 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1124 241)  (1124 241)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.input_2_0
 (36 1)  (1126 241)  (1126 241)  LC_0 Logic Functioning bit
 (0 2)  (1090 242)  (1090 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 242)  (1091 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 242)  (1104 242)  routing T_21_15.wire_logic_cluster/lc_4/out <X> T_21_15.lc_trk_g0_4
 (15 2)  (1105 242)  (1105 242)  routing T_21_15.sp4_v_b_21 <X> T_21_15.lc_trk_g0_5
 (16 2)  (1106 242)  (1106 242)  routing T_21_15.sp4_v_b_21 <X> T_21_15.lc_trk_g0_5
 (17 2)  (1107 242)  (1107 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (1115 242)  (1115 242)  routing T_21_15.sp4_h_l_11 <X> T_21_15.lc_trk_g0_6
 (28 2)  (1118 242)  (1118 242)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 242)  (1119 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 242)  (1120 242)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 242)  (1121 242)  routing T_21_15.lc_trk_g0_4 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 242)  (1122 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 242)  (1126 242)  LC_1 Logic Functioning bit
 (37 2)  (1127 242)  (1127 242)  LC_1 Logic Functioning bit
 (42 2)  (1132 242)  (1132 242)  LC_1 Logic Functioning bit
 (43 2)  (1133 242)  (1133 242)  LC_1 Logic Functioning bit
 (45 2)  (1135 242)  (1135 242)  LC_1 Logic Functioning bit
 (46 2)  (1136 242)  (1136 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (1137 242)  (1137 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (1138 242)  (1138 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (8 3)  (1098 243)  (1098 243)  routing T_21_15.sp4_h_r_7 <X> T_21_15.sp4_v_t_36
 (9 3)  (1099 243)  (1099 243)  routing T_21_15.sp4_h_r_7 <X> T_21_15.sp4_v_t_36
 (10 3)  (1100 243)  (1100 243)  routing T_21_15.sp4_h_r_7 <X> T_21_15.sp4_v_t_36
 (17 3)  (1107 243)  (1107 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1112 243)  (1112 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1113 243)  (1113 243)  routing T_21_15.sp4_h_l_11 <X> T_21_15.lc_trk_g0_6
 (24 3)  (1114 243)  (1114 243)  routing T_21_15.sp4_h_l_11 <X> T_21_15.lc_trk_g0_6
 (25 3)  (1115 243)  (1115 243)  routing T_21_15.sp4_h_l_11 <X> T_21_15.lc_trk_g0_6
 (27 3)  (1117 243)  (1117 243)  routing T_21_15.lc_trk_g1_0 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 243)  (1119 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 243)  (1120 243)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 243)  (1122 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1126 243)  (1126 243)  LC_1 Logic Functioning bit
 (39 3)  (1129 243)  (1129 243)  LC_1 Logic Functioning bit
 (42 3)  (1132 243)  (1132 243)  LC_1 Logic Functioning bit
 (43 3)  (1133 243)  (1133 243)  LC_1 Logic Functioning bit
 (48 3)  (1138 243)  (1138 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (1143 243)  (1143 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (1091 244)  (1091 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1104 244)  (1104 244)  routing T_21_15.sp4_h_r_8 <X> T_21_15.lc_trk_g1_0
 (22 4)  (1112 244)  (1112 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (1116 244)  (1116 244)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (32 4)  (1122 244)  (1122 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 244)  (1124 244)  routing T_21_15.lc_trk_g1_0 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 244)  (1127 244)  LC_2 Logic Functioning bit
 (39 4)  (1129 244)  (1129 244)  LC_2 Logic Functioning bit
 (0 5)  (1090 245)  (1090 245)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 245)  (1091 245)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_7/cen
 (6 5)  (1096 245)  (1096 245)  routing T_21_15.sp4_h_l_38 <X> T_21_15.sp4_h_r_3
 (15 5)  (1105 245)  (1105 245)  routing T_21_15.sp4_h_r_8 <X> T_21_15.lc_trk_g1_0
 (16 5)  (1106 245)  (1106 245)  routing T_21_15.sp4_h_r_8 <X> T_21_15.lc_trk_g1_0
 (17 5)  (1107 245)  (1107 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (1116 245)  (1116 245)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 245)  (1118 245)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 245)  (1119 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (1126 245)  (1126 245)  LC_2 Logic Functioning bit
 (38 5)  (1128 245)  (1128 245)  LC_2 Logic Functioning bit
 (46 5)  (1136 245)  (1136 245)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (8 6)  (1098 246)  (1098 246)  routing T_21_15.sp4_v_t_41 <X> T_21_15.sp4_h_l_41
 (9 6)  (1099 246)  (1099 246)  routing T_21_15.sp4_v_t_41 <X> T_21_15.sp4_h_l_41
 (14 6)  (1104 246)  (1104 246)  routing T_21_15.wire_logic_cluster/lc_4/out <X> T_21_15.lc_trk_g1_4
 (16 6)  (1106 246)  (1106 246)  routing T_21_15.sp12_h_r_13 <X> T_21_15.lc_trk_g1_5
 (17 6)  (1107 246)  (1107 246)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (1112 246)  (1112 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (29 6)  (1119 246)  (1119 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 246)  (1120 246)  routing T_21_15.lc_trk_g0_4 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 246)  (1121 246)  routing T_21_15.lc_trk_g0_6 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 246)  (1122 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 246)  (1127 246)  LC_3 Logic Functioning bit
 (38 6)  (1128 246)  (1128 246)  LC_3 Logic Functioning bit
 (39 6)  (1129 246)  (1129 246)  LC_3 Logic Functioning bit
 (43 6)  (1133 246)  (1133 246)  LC_3 Logic Functioning bit
 (45 6)  (1135 246)  (1135 246)  LC_3 Logic Functioning bit
 (46 6)  (1136 246)  (1136 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (1138 246)  (1138 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (1140 246)  (1140 246)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (1107 247)  (1107 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1111 247)  (1111 247)  routing T_21_15.sp4_r_v_b_31 <X> T_21_15.lc_trk_g1_7
 (29 7)  (1119 247)  (1119 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 247)  (1121 247)  routing T_21_15.lc_trk_g0_6 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 247)  (1126 247)  LC_3 Logic Functioning bit
 (37 7)  (1127 247)  (1127 247)  LC_3 Logic Functioning bit
 (38 7)  (1128 247)  (1128 247)  LC_3 Logic Functioning bit
 (39 7)  (1129 247)  (1129 247)  LC_3 Logic Functioning bit
 (48 7)  (1138 247)  (1138 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (1141 247)  (1141 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (1143 247)  (1143 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (1105 248)  (1105 248)  routing T_21_15.sp4_v_t_28 <X> T_21_15.lc_trk_g2_1
 (16 8)  (1106 248)  (1106 248)  routing T_21_15.sp4_v_t_28 <X> T_21_15.lc_trk_g2_1
 (17 8)  (1107 248)  (1107 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (1116 248)  (1116 248)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 248)  (1117 248)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 248)  (1119 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 248)  (1120 248)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 248)  (1122 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 248)  (1124 248)  routing T_21_15.lc_trk_g1_0 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 248)  (1126 248)  LC_4 Logic Functioning bit
 (37 8)  (1127 248)  (1127 248)  LC_4 Logic Functioning bit
 (38 8)  (1128 248)  (1128 248)  LC_4 Logic Functioning bit
 (39 8)  (1129 248)  (1129 248)  LC_4 Logic Functioning bit
 (41 8)  (1131 248)  (1131 248)  LC_4 Logic Functioning bit
 (43 8)  (1133 248)  (1133 248)  LC_4 Logic Functioning bit
 (45 8)  (1135 248)  (1135 248)  LC_4 Logic Functioning bit
 (46 8)  (1136 248)  (1136 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (1141 248)  (1141 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (1116 249)  (1116 249)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 249)  (1118 249)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 249)  (1119 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (1131 249)  (1131 249)  LC_4 Logic Functioning bit
 (43 9)  (1133 249)  (1133 249)  LC_4 Logic Functioning bit
 (48 9)  (1138 249)  (1138 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1141 249)  (1141 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (1111 250)  (1111 250)  routing T_21_15.rgt_op_7 <X> T_21_15.lc_trk_g2_7
 (22 10)  (1112 250)  (1112 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1114 250)  (1114 250)  routing T_21_15.rgt_op_7 <X> T_21_15.lc_trk_g2_7
 (26 10)  (1116 250)  (1116 250)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 250)  (1117 250)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 250)  (1119 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 250)  (1120 250)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 250)  (1121 250)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 250)  (1122 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 250)  (1123 250)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 250)  (1124 250)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 250)  (1125 250)  routing T_21_15.lc_trk_g0_5 <X> T_21_15.input_2_5
 (5 11)  (1095 251)  (1095 251)  routing T_21_15.sp4_h_l_43 <X> T_21_15.sp4_v_t_43
 (16 11)  (1106 251)  (1106 251)  routing T_21_15.sp12_v_b_12 <X> T_21_15.lc_trk_g2_4
 (17 11)  (1107 251)  (1107 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (1112 251)  (1112 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1113 251)  (1113 251)  routing T_21_15.sp4_v_b_46 <X> T_21_15.lc_trk_g2_6
 (24 11)  (1114 251)  (1114 251)  routing T_21_15.sp4_v_b_46 <X> T_21_15.lc_trk_g2_6
 (27 11)  (1117 251)  (1117 251)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 251)  (1118 251)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 251)  (1119 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 251)  (1120 251)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 251)  (1121 251)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 251)  (1122 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (43 11)  (1133 251)  (1133 251)  LC_5 Logic Functioning bit
 (17 12)  (1107 252)  (1107 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (1115 252)  (1115 252)  routing T_21_15.wire_logic_cluster/lc_2/out <X> T_21_15.lc_trk_g3_2
 (26 12)  (1116 252)  (1116 252)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 252)  (1118 252)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 252)  (1119 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 252)  (1120 252)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 252)  (1122 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 252)  (1123 252)  routing T_21_15.lc_trk_g2_1 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 252)  (1126 252)  LC_6 Logic Functioning bit
 (38 12)  (1128 252)  (1128 252)  LC_6 Logic Functioning bit
 (18 13)  (1108 253)  (1108 253)  routing T_21_15.sp4_r_v_b_41 <X> T_21_15.lc_trk_g3_1
 (22 13)  (1112 253)  (1112 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 253)  (1116 253)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 253)  (1117 253)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 253)  (1118 253)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 253)  (1119 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 253)  (1120 253)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (1126 253)  (1126 253)  LC_6 Logic Functioning bit
 (37 13)  (1127 253)  (1127 253)  LC_6 Logic Functioning bit
 (38 13)  (1128 253)  (1128 253)  LC_6 Logic Functioning bit
 (39 13)  (1129 253)  (1129 253)  LC_6 Logic Functioning bit
 (47 13)  (1137 253)  (1137 253)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (1090 254)  (1090 254)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 254)  (1091 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (1106 254)  (1106 254)  routing T_21_15.sp4_v_b_37 <X> T_21_15.lc_trk_g3_5
 (17 14)  (1107 254)  (1107 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 254)  (1108 254)  routing T_21_15.sp4_v_b_37 <X> T_21_15.lc_trk_g3_5
 (22 14)  (1112 254)  (1112 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (1116 254)  (1116 254)  routing T_21_15.lc_trk_g0_5 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (1118 254)  (1118 254)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 254)  (1119 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 254)  (1120 254)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 254)  (1121 254)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 254)  (1122 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 254)  (1124 254)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (0 15)  (1090 255)  (1090 255)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 255)  (1091 255)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (15 15)  (1105 255)  (1105 255)  routing T_21_15.sp4_v_t_33 <X> T_21_15.lc_trk_g3_4
 (16 15)  (1106 255)  (1106 255)  routing T_21_15.sp4_v_t_33 <X> T_21_15.lc_trk_g3_4
 (17 15)  (1107 255)  (1107 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (1108 255)  (1108 255)  routing T_21_15.sp4_v_b_37 <X> T_21_15.lc_trk_g3_5
 (29 15)  (1119 255)  (1119 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (41 15)  (1131 255)  (1131 255)  LC_7 Logic Functioning bit
 (43 15)  (1133 255)  (1133 255)  LC_7 Logic Functioning bit
 (53 15)  (1143 255)  (1143 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_22_15

 (26 0)  (1170 240)  (1170 240)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 240)  (1171 240)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 240)  (1173 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 240)  (1176 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 240)  (1177 240)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 240)  (1178 240)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (46 0)  (1190 240)  (1190 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (1170 241)  (1170 241)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 241)  (1171 241)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 241)  (1172 241)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 241)  (1173 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 241)  (1174 241)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (41 1)  (1185 241)  (1185 241)  LC_0 Logic Functioning bit
 (43 1)  (1187 241)  (1187 241)  LC_0 Logic Functioning bit
 (0 2)  (1144 242)  (1144 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 242)  (1145 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 242)  (1146 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1171 242)  (1171 242)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 242)  (1172 242)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 242)  (1173 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 242)  (1174 242)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 242)  (1176 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 242)  (1177 242)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 242)  (1178 242)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (38 2)  (1182 242)  (1182 242)  LC_1 Logic Functioning bit
 (39 2)  (1183 242)  (1183 242)  LC_1 Logic Functioning bit
 (40 2)  (1184 242)  (1184 242)  LC_1 Logic Functioning bit
 (41 2)  (1185 242)  (1185 242)  LC_1 Logic Functioning bit
 (43 2)  (1187 242)  (1187 242)  LC_1 Logic Functioning bit
 (12 3)  (1156 243)  (1156 243)  routing T_22_15.sp4_h_l_39 <X> T_22_15.sp4_v_t_39
 (15 3)  (1159 243)  (1159 243)  routing T_22_15.bot_op_4 <X> T_22_15.lc_trk_g0_4
 (17 3)  (1161 243)  (1161 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (1171 243)  (1171 243)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 243)  (1172 243)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 243)  (1173 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 243)  (1174 243)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 243)  (1176 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1178 243)  (1178 243)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.input_2_1
 (35 3)  (1179 243)  (1179 243)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.input_2_1
 (36 3)  (1180 243)  (1180 243)  LC_1 Logic Functioning bit
 (38 3)  (1182 243)  (1182 243)  LC_1 Logic Functioning bit
 (39 3)  (1183 243)  (1183 243)  LC_1 Logic Functioning bit
 (40 3)  (1184 243)  (1184 243)  LC_1 Logic Functioning bit
 (41 3)  (1185 243)  (1185 243)  LC_1 Logic Functioning bit
 (42 3)  (1186 243)  (1186 243)  LC_1 Logic Functioning bit
 (43 3)  (1187 243)  (1187 243)  LC_1 Logic Functioning bit
 (0 4)  (1144 244)  (1144 244)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 244)  (1145 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (1148 244)  (1148 244)  routing T_22_15.sp4_h_l_44 <X> T_22_15.sp4_v_b_3
 (6 4)  (1150 244)  (1150 244)  routing T_22_15.sp4_h_l_44 <X> T_22_15.sp4_v_b_3
 (15 4)  (1159 244)  (1159 244)  routing T_22_15.bot_op_1 <X> T_22_15.lc_trk_g1_1
 (17 4)  (1161 244)  (1161 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (1165 244)  (1165 244)  routing T_22_15.bnr_op_3 <X> T_22_15.lc_trk_g1_3
 (22 4)  (1166 244)  (1166 244)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (1170 244)  (1170 244)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 244)  (1171 244)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 244)  (1173 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 244)  (1177 244)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 244)  (1178 244)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 244)  (1179 244)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.input_2_2
 (36 4)  (1180 244)  (1180 244)  LC_2 Logic Functioning bit
 (37 4)  (1181 244)  (1181 244)  LC_2 Logic Functioning bit
 (38 4)  (1182 244)  (1182 244)  LC_2 Logic Functioning bit
 (40 4)  (1184 244)  (1184 244)  LC_2 Logic Functioning bit
 (41 4)  (1185 244)  (1185 244)  LC_2 Logic Functioning bit
 (42 4)  (1186 244)  (1186 244)  LC_2 Logic Functioning bit
 (43 4)  (1187 244)  (1187 244)  LC_2 Logic Functioning bit
 (1 5)  (1145 245)  (1145 245)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_7/cen
 (5 5)  (1149 245)  (1149 245)  routing T_22_15.sp4_h_l_44 <X> T_22_15.sp4_v_b_3
 (21 5)  (1165 245)  (1165 245)  routing T_22_15.bnr_op_3 <X> T_22_15.lc_trk_g1_3
 (22 5)  (1166 245)  (1166 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1167 245)  (1167 245)  routing T_22_15.sp4_h_r_2 <X> T_22_15.lc_trk_g1_2
 (24 5)  (1168 245)  (1168 245)  routing T_22_15.sp4_h_r_2 <X> T_22_15.lc_trk_g1_2
 (25 5)  (1169 245)  (1169 245)  routing T_22_15.sp4_h_r_2 <X> T_22_15.lc_trk_g1_2
 (28 5)  (1172 245)  (1172 245)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 245)  (1173 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 245)  (1174 245)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (1176 245)  (1176 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1177 245)  (1177 245)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.input_2_2
 (35 5)  (1179 245)  (1179 245)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.input_2_2
 (36 5)  (1180 245)  (1180 245)  LC_2 Logic Functioning bit
 (37 5)  (1181 245)  (1181 245)  LC_2 Logic Functioning bit
 (38 5)  (1182 245)  (1182 245)  LC_2 Logic Functioning bit
 (39 5)  (1183 245)  (1183 245)  LC_2 Logic Functioning bit
 (40 5)  (1184 245)  (1184 245)  LC_2 Logic Functioning bit
 (41 5)  (1185 245)  (1185 245)  LC_2 Logic Functioning bit
 (42 5)  (1186 245)  (1186 245)  LC_2 Logic Functioning bit
 (43 5)  (1187 245)  (1187 245)  LC_2 Logic Functioning bit
 (16 6)  (1160 246)  (1160 246)  routing T_22_15.sp4_v_b_13 <X> T_22_15.lc_trk_g1_5
 (17 6)  (1161 246)  (1161 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1162 246)  (1162 246)  routing T_22_15.sp4_v_b_13 <X> T_22_15.lc_trk_g1_5
 (29 6)  (1173 246)  (1173 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 246)  (1174 246)  routing T_22_15.lc_trk_g0_4 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 246)  (1176 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 246)  (1178 246)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 246)  (1180 246)  LC_3 Logic Functioning bit
 (50 6)  (1194 246)  (1194 246)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (1155 247)  (1155 247)  routing T_22_15.sp4_h_r_9 <X> T_22_15.sp4_h_l_40
 (13 7)  (1157 247)  (1157 247)  routing T_22_15.sp4_h_r_9 <X> T_22_15.sp4_h_l_40
 (18 7)  (1162 247)  (1162 247)  routing T_22_15.sp4_v_b_13 <X> T_22_15.lc_trk_g1_5
 (28 7)  (1172 247)  (1172 247)  routing T_22_15.lc_trk_g2_1 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 247)  (1173 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 247)  (1175 247)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 247)  (1180 247)  LC_3 Logic Functioning bit
 (37 7)  (1181 247)  (1181 247)  LC_3 Logic Functioning bit
 (17 8)  (1161 248)  (1161 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1162 248)  (1162 248)  routing T_22_15.wire_logic_cluster/lc_1/out <X> T_22_15.lc_trk_g2_1
 (32 8)  (1176 248)  (1176 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 248)  (1178 248)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 248)  (1180 248)  LC_4 Logic Functioning bit
 (38 8)  (1182 248)  (1182 248)  LC_4 Logic Functioning bit
 (22 9)  (1166 249)  (1166 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1167 249)  (1167 249)  routing T_22_15.sp4_h_l_15 <X> T_22_15.lc_trk_g2_2
 (24 9)  (1168 249)  (1168 249)  routing T_22_15.sp4_h_l_15 <X> T_22_15.lc_trk_g2_2
 (25 9)  (1169 249)  (1169 249)  routing T_22_15.sp4_h_l_15 <X> T_22_15.lc_trk_g2_2
 (27 9)  (1171 249)  (1171 249)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 249)  (1172 249)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 249)  (1173 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 249)  (1175 249)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (1181 249)  (1181 249)  LC_4 Logic Functioning bit
 (39 9)  (1183 249)  (1183 249)  LC_4 Logic Functioning bit
 (8 10)  (1152 250)  (1152 250)  routing T_22_15.sp4_v_t_42 <X> T_22_15.sp4_h_l_42
 (9 10)  (1153 250)  (1153 250)  routing T_22_15.sp4_v_t_42 <X> T_22_15.sp4_h_l_42
 (11 10)  (1155 250)  (1155 250)  routing T_22_15.sp4_h_r_2 <X> T_22_15.sp4_v_t_45
 (13 10)  (1157 250)  (1157 250)  routing T_22_15.sp4_h_r_2 <X> T_22_15.sp4_v_t_45
 (25 10)  (1169 250)  (1169 250)  routing T_22_15.sp4_v_b_38 <X> T_22_15.lc_trk_g2_6
 (26 10)  (1170 250)  (1170 250)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 250)  (1171 250)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 250)  (1173 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 250)  (1174 250)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 250)  (1176 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 250)  (1178 250)  routing T_22_15.lc_trk_g1_1 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 250)  (1180 250)  LC_5 Logic Functioning bit
 (38 10)  (1182 250)  (1182 250)  LC_5 Logic Functioning bit
 (46 10)  (1190 250)  (1190 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (1194 250)  (1194 250)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (1156 251)  (1156 251)  routing T_22_15.sp4_h_r_2 <X> T_22_15.sp4_v_t_45
 (14 11)  (1158 251)  (1158 251)  routing T_22_15.tnl_op_4 <X> T_22_15.lc_trk_g2_4
 (15 11)  (1159 251)  (1159 251)  routing T_22_15.tnl_op_4 <X> T_22_15.lc_trk_g2_4
 (17 11)  (1161 251)  (1161 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (1166 251)  (1166 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1167 251)  (1167 251)  routing T_22_15.sp4_v_b_38 <X> T_22_15.lc_trk_g2_6
 (25 11)  (1169 251)  (1169 251)  routing T_22_15.sp4_v_b_38 <X> T_22_15.lc_trk_g2_6
 (26 11)  (1170 251)  (1170 251)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 251)  (1171 251)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 251)  (1172 251)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 251)  (1173 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (1180 251)  (1180 251)  LC_5 Logic Functioning bit
 (38 11)  (1182 251)  (1182 251)  LC_5 Logic Functioning bit
 (41 11)  (1185 251)  (1185 251)  LC_5 Logic Functioning bit
 (14 12)  (1158 252)  (1158 252)  routing T_22_15.rgt_op_0 <X> T_22_15.lc_trk_g3_0
 (15 12)  (1159 252)  (1159 252)  routing T_22_15.tnl_op_1 <X> T_22_15.lc_trk_g3_1
 (17 12)  (1161 252)  (1161 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 252)  (1178 252)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 252)  (1180 252)  LC_6 Logic Functioning bit
 (37 12)  (1181 252)  (1181 252)  LC_6 Logic Functioning bit
 (38 12)  (1182 252)  (1182 252)  LC_6 Logic Functioning bit
 (39 12)  (1183 252)  (1183 252)  LC_6 Logic Functioning bit
 (40 12)  (1184 252)  (1184 252)  LC_6 Logic Functioning bit
 (42 12)  (1186 252)  (1186 252)  LC_6 Logic Functioning bit
 (45 12)  (1189 252)  (1189 252)  LC_6 Logic Functioning bit
 (15 13)  (1159 253)  (1159 253)  routing T_22_15.rgt_op_0 <X> T_22_15.lc_trk_g3_0
 (17 13)  (1161 253)  (1161 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (1162 253)  (1162 253)  routing T_22_15.tnl_op_1 <X> T_22_15.lc_trk_g3_1
 (27 13)  (1171 253)  (1171 253)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 253)  (1172 253)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 253)  (1173 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 253)  (1175 253)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 253)  (1180 253)  LC_6 Logic Functioning bit
 (37 13)  (1181 253)  (1181 253)  LC_6 Logic Functioning bit
 (38 13)  (1182 253)  (1182 253)  LC_6 Logic Functioning bit
 (39 13)  (1183 253)  (1183 253)  LC_6 Logic Functioning bit
 (41 13)  (1185 253)  (1185 253)  LC_6 Logic Functioning bit
 (43 13)  (1187 253)  (1187 253)  LC_6 Logic Functioning bit
 (46 13)  (1190 253)  (1190 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (1192 253)  (1192 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1144 254)  (1144 254)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 254)  (1145 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (1156 254)  (1156 254)  routing T_22_15.sp4_v_t_40 <X> T_22_15.sp4_h_l_46
 (16 14)  (1160 254)  (1160 254)  routing T_22_15.sp4_v_b_37 <X> T_22_15.lc_trk_g3_5
 (17 14)  (1161 254)  (1161 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1162 254)  (1162 254)  routing T_22_15.sp4_v_b_37 <X> T_22_15.lc_trk_g3_5
 (22 14)  (1166 254)  (1166 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1167 254)  (1167 254)  routing T_22_15.sp12_v_b_23 <X> T_22_15.lc_trk_g3_7
 (32 14)  (1176 254)  (1176 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 254)  (1177 254)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 254)  (1178 254)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 254)  (1179 254)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.input_2_7
 (39 14)  (1183 254)  (1183 254)  LC_7 Logic Functioning bit
 (43 14)  (1187 254)  (1187 254)  LC_7 Logic Functioning bit
 (0 15)  (1144 255)  (1144 255)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 255)  (1145 255)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.wire_logic_cluster/lc_7/s_r
 (11 15)  (1155 255)  (1155 255)  routing T_22_15.sp4_v_t_40 <X> T_22_15.sp4_h_l_46
 (13 15)  (1157 255)  (1157 255)  routing T_22_15.sp4_v_t_40 <X> T_22_15.sp4_h_l_46
 (18 15)  (1162 255)  (1162 255)  routing T_22_15.sp4_v_b_37 <X> T_22_15.lc_trk_g3_5
 (21 15)  (1165 255)  (1165 255)  routing T_22_15.sp12_v_b_23 <X> T_22_15.lc_trk_g3_7
 (22 15)  (1166 255)  (1166 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1170 255)  (1170 255)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 255)  (1171 255)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 255)  (1173 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (1176 255)  (1176 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1177 255)  (1177 255)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.input_2_7
 (34 15)  (1178 255)  (1178 255)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.input_2_7
 (35 15)  (1179 255)  (1179 255)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.input_2_7
 (38 15)  (1182 255)  (1182 255)  LC_7 Logic Functioning bit
 (42 15)  (1186 255)  (1186 255)  LC_7 Logic Functioning bit


LogicTile_23_15

 (0 0)  (1198 240)  (1198 240)  Negative Clock bit

 (2 0)  (1200 240)  (1200 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (9 0)  (1207 240)  (1207 240)  routing T_23_15.sp4_v_t_36 <X> T_23_15.sp4_h_r_1
 (27 0)  (1225 240)  (1225 240)  routing T_23_15.lc_trk_g1_0 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 240)  (1227 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 240)  (1229 240)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 240)  (1230 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 240)  (1231 240)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 240)  (1232 240)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (41 0)  (1239 240)  (1239 240)  LC_0 Logic Functioning bit
 (43 0)  (1241 240)  (1241 240)  LC_0 Logic Functioning bit
 (45 0)  (1243 240)  (1243 240)  LC_0 Logic Functioning bit
 (31 1)  (1229 241)  (1229 241)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (41 1)  (1239 241)  (1239 241)  LC_0 Logic Functioning bit
 (43 1)  (1241 241)  (1241 241)  LC_0 Logic Functioning bit
 (45 1)  (1243 241)  (1243 241)  LC_0 Logic Functioning bit
 (47 1)  (1245 241)  (1245 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1198 242)  (1198 242)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 242)  (1199 242)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 242)  (1200 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1206 242)  (1206 242)  routing T_23_15.sp4_v_t_42 <X> T_23_15.sp4_h_l_36
 (9 2)  (1207 242)  (1207 242)  routing T_23_15.sp4_v_t_42 <X> T_23_15.sp4_h_l_36
 (10 2)  (1208 242)  (1208 242)  routing T_23_15.sp4_v_t_42 <X> T_23_15.sp4_h_l_36
 (4 4)  (1202 244)  (1202 244)  routing T_23_15.sp4_h_l_38 <X> T_23_15.sp4_v_b_3
 (5 5)  (1203 245)  (1203 245)  routing T_23_15.sp4_h_l_38 <X> T_23_15.sp4_v_b_3
 (15 5)  (1213 245)  (1213 245)  routing T_23_15.sp4_v_t_5 <X> T_23_15.lc_trk_g1_0
 (16 5)  (1214 245)  (1214 245)  routing T_23_15.sp4_v_t_5 <X> T_23_15.lc_trk_g1_0
 (17 5)  (1215 245)  (1215 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (6 9)  (1204 249)  (1204 249)  routing T_23_15.sp4_h_l_43 <X> T_23_15.sp4_h_r_6
 (3 10)  (1201 250)  (1201 250)  routing T_23_15.sp12_v_t_22 <X> T_23_15.sp12_h_l_22
 (5 10)  (1203 250)  (1203 250)  routing T_23_15.sp4_h_r_3 <X> T_23_15.sp4_h_l_43
 (4 11)  (1202 251)  (1202 251)  routing T_23_15.sp4_h_r_3 <X> T_23_15.sp4_h_l_43
 (14 11)  (1212 251)  (1212 251)  routing T_23_15.sp4_r_v_b_36 <X> T_23_15.lc_trk_g2_4
 (17 11)  (1215 251)  (1215 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (11 12)  (1209 252)  (1209 252)  routing T_23_15.sp4_v_t_38 <X> T_23_15.sp4_v_b_11
 (13 12)  (1211 252)  (1211 252)  routing T_23_15.sp4_v_t_38 <X> T_23_15.sp4_v_b_11
 (0 14)  (1198 254)  (1198 254)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 254)  (1199 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (1206 254)  (1206 254)  routing T_23_15.sp4_v_t_47 <X> T_23_15.sp4_h_l_47
 (9 14)  (1207 254)  (1207 254)  routing T_23_15.sp4_v_t_47 <X> T_23_15.sp4_h_l_47
 (1 15)  (1199 255)  (1199 255)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (1220 255)  (1220 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1222 255)  (1222 255)  routing T_23_15.tnl_op_6 <X> T_23_15.lc_trk_g3_6
 (25 15)  (1223 255)  (1223 255)  routing T_23_15.tnl_op_6 <X> T_23_15.lc_trk_g3_6


LogicTile_24_15

 (15 0)  (1267 240)  (1267 240)  routing T_24_15.bot_op_1 <X> T_24_15.lc_trk_g0_1
 (17 0)  (1269 240)  (1269 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1274 240)  (1274 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1276 240)  (1276 240)  routing T_24_15.top_op_3 <X> T_24_15.lc_trk_g0_3
 (25 0)  (1277 240)  (1277 240)  routing T_24_15.wire_logic_cluster/lc_2/out <X> T_24_15.lc_trk_g0_2
 (27 0)  (1279 240)  (1279 240)  routing T_24_15.lc_trk_g1_4 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 240)  (1281 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 240)  (1282 240)  routing T_24_15.lc_trk_g1_4 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 240)  (1283 240)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 240)  (1284 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 240)  (1285 240)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 240)  (1287 240)  routing T_24_15.lc_trk_g0_4 <X> T_24_15.input_2_0
 (37 0)  (1289 240)  (1289 240)  LC_0 Logic Functioning bit
 (39 0)  (1291 240)  (1291 240)  LC_0 Logic Functioning bit
 (40 0)  (1292 240)  (1292 240)  LC_0 Logic Functioning bit
 (21 1)  (1273 241)  (1273 241)  routing T_24_15.top_op_3 <X> T_24_15.lc_trk_g0_3
 (22 1)  (1274 241)  (1274 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1278 241)  (1278 241)  routing T_24_15.lc_trk_g0_2 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 241)  (1281 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1284 241)  (1284 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (1288 241)  (1288 241)  LC_0 Logic Functioning bit
 (39 1)  (1291 241)  (1291 241)  LC_0 Logic Functioning bit
 (40 1)  (1292 241)  (1292 241)  LC_0 Logic Functioning bit
 (0 2)  (1252 242)  (1252 242)  routing T_24_15.glb_netwk_6 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 242)  (1253 242)  routing T_24_15.glb_netwk_6 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 242)  (1254 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1266 242)  (1266 242)  routing T_24_15.sp4_v_t_1 <X> T_24_15.lc_trk_g0_4
 (14 3)  (1266 243)  (1266 243)  routing T_24_15.sp4_v_t_1 <X> T_24_15.lc_trk_g0_4
 (16 3)  (1268 243)  (1268 243)  routing T_24_15.sp4_v_t_1 <X> T_24_15.lc_trk_g0_4
 (17 3)  (1269 243)  (1269 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (1 4)  (1253 244)  (1253 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1256 244)  (1256 244)  routing T_24_15.sp4_h_l_44 <X> T_24_15.sp4_v_b_3
 (6 4)  (1258 244)  (1258 244)  routing T_24_15.sp4_h_l_44 <X> T_24_15.sp4_v_b_3
 (14 4)  (1266 244)  (1266 244)  routing T_24_15.lft_op_0 <X> T_24_15.lc_trk_g1_0
 (21 4)  (1273 244)  (1273 244)  routing T_24_15.sp4_h_r_19 <X> T_24_15.lc_trk_g1_3
 (22 4)  (1274 244)  (1274 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1275 244)  (1275 244)  routing T_24_15.sp4_h_r_19 <X> T_24_15.lc_trk_g1_3
 (24 4)  (1276 244)  (1276 244)  routing T_24_15.sp4_h_r_19 <X> T_24_15.lc_trk_g1_3
 (27 4)  (1279 244)  (1279 244)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 244)  (1280 244)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 244)  (1281 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 244)  (1282 244)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 244)  (1284 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 244)  (1286 244)  routing T_24_15.lc_trk_g1_0 <X> T_24_15.wire_logic_cluster/lc_2/in_3
 (41 4)  (1293 244)  (1293 244)  LC_2 Logic Functioning bit
 (43 4)  (1295 244)  (1295 244)  LC_2 Logic Functioning bit
 (0 5)  (1252 245)  (1252 245)  routing T_24_15.lc_trk_g1_3 <X> T_24_15.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 245)  (1253 245)  routing T_24_15.lc_trk_g1_3 <X> T_24_15.wire_logic_cluster/lc_7/cen
 (5 5)  (1257 245)  (1257 245)  routing T_24_15.sp4_h_l_44 <X> T_24_15.sp4_v_b_3
 (15 5)  (1267 245)  (1267 245)  routing T_24_15.lft_op_0 <X> T_24_15.lc_trk_g1_0
 (17 5)  (1269 245)  (1269 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (1273 245)  (1273 245)  routing T_24_15.sp4_h_r_19 <X> T_24_15.lc_trk_g1_3
 (41 5)  (1293 245)  (1293 245)  LC_2 Logic Functioning bit
 (43 5)  (1295 245)  (1295 245)  LC_2 Logic Functioning bit
 (4 6)  (1256 246)  (1256 246)  routing T_24_15.sp4_h_r_9 <X> T_24_15.sp4_v_t_38
 (6 6)  (1258 246)  (1258 246)  routing T_24_15.sp4_h_r_9 <X> T_24_15.sp4_v_t_38
 (14 6)  (1266 246)  (1266 246)  routing T_24_15.sp4_h_l_1 <X> T_24_15.lc_trk_g1_4
 (17 6)  (1269 246)  (1269 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1270 246)  (1270 246)  routing T_24_15.wire_logic_cluster/lc_5/out <X> T_24_15.lc_trk_g1_5
 (26 6)  (1278 246)  (1278 246)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (1281 246)  (1281 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 246)  (1282 246)  routing T_24_15.lc_trk_g0_4 <X> T_24_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 246)  (1284 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (1287 246)  (1287 246)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.input_2_3
 (37 6)  (1289 246)  (1289 246)  LC_3 Logic Functioning bit
 (41 6)  (1293 246)  (1293 246)  LC_3 Logic Functioning bit
 (42 6)  (1294 246)  (1294 246)  LC_3 Logic Functioning bit
 (43 6)  (1295 246)  (1295 246)  LC_3 Logic Functioning bit
 (5 7)  (1257 247)  (1257 247)  routing T_24_15.sp4_h_r_9 <X> T_24_15.sp4_v_t_38
 (10 7)  (1262 247)  (1262 247)  routing T_24_15.sp4_h_l_46 <X> T_24_15.sp4_v_t_41
 (15 7)  (1267 247)  (1267 247)  routing T_24_15.sp4_h_l_1 <X> T_24_15.lc_trk_g1_4
 (16 7)  (1268 247)  (1268 247)  routing T_24_15.sp4_h_l_1 <X> T_24_15.lc_trk_g1_4
 (17 7)  (1269 247)  (1269 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (1280 247)  (1280 247)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 247)  (1281 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 247)  (1283 247)  routing T_24_15.lc_trk_g0_2 <X> T_24_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 247)  (1284 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1285 247)  (1285 247)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.input_2_3
 (34 7)  (1286 247)  (1286 247)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.input_2_3
 (37 7)  (1289 247)  (1289 247)  LC_3 Logic Functioning bit
 (42 7)  (1294 247)  (1294 247)  LC_3 Logic Functioning bit
 (14 8)  (1266 248)  (1266 248)  routing T_24_15.wire_logic_cluster/lc_0/out <X> T_24_15.lc_trk_g2_0
 (15 8)  (1267 248)  (1267 248)  routing T_24_15.sp4_h_r_41 <X> T_24_15.lc_trk_g2_1
 (16 8)  (1268 248)  (1268 248)  routing T_24_15.sp4_h_r_41 <X> T_24_15.lc_trk_g2_1
 (17 8)  (1269 248)  (1269 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1270 248)  (1270 248)  routing T_24_15.sp4_h_r_41 <X> T_24_15.lc_trk_g2_1
 (22 8)  (1274 248)  (1274 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1275 248)  (1275 248)  routing T_24_15.sp4_v_t_30 <X> T_24_15.lc_trk_g2_3
 (24 8)  (1276 248)  (1276 248)  routing T_24_15.sp4_v_t_30 <X> T_24_15.lc_trk_g2_3
 (26 8)  (1278 248)  (1278 248)  routing T_24_15.lc_trk_g0_4 <X> T_24_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (1281 248)  (1281 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 248)  (1284 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 248)  (1285 248)  routing T_24_15.lc_trk_g2_3 <X> T_24_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 248)  (1288 248)  LC_4 Logic Functioning bit
 (37 8)  (1289 248)  (1289 248)  LC_4 Logic Functioning bit
 (38 8)  (1290 248)  (1290 248)  LC_4 Logic Functioning bit
 (50 8)  (1302 248)  (1302 248)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (1269 249)  (1269 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (1270 249)  (1270 249)  routing T_24_15.sp4_h_r_41 <X> T_24_15.lc_trk_g2_1
 (29 9)  (1281 249)  (1281 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 249)  (1282 249)  routing T_24_15.lc_trk_g0_3 <X> T_24_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1283 249)  (1283 249)  routing T_24_15.lc_trk_g2_3 <X> T_24_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (1288 249)  (1288 249)  LC_4 Logic Functioning bit
 (37 9)  (1289 249)  (1289 249)  LC_4 Logic Functioning bit
 (38 9)  (1290 249)  (1290 249)  LC_4 Logic Functioning bit
 (40 9)  (1292 249)  (1292 249)  LC_4 Logic Functioning bit
 (42 9)  (1294 249)  (1294 249)  LC_4 Logic Functioning bit
 (5 10)  (1257 250)  (1257 250)  routing T_24_15.sp4_v_t_37 <X> T_24_15.sp4_h_l_43
 (17 10)  (1269 250)  (1269 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1270 250)  (1270 250)  routing T_24_15.wire_logic_cluster/lc_5/out <X> T_24_15.lc_trk_g2_5
 (27 10)  (1279 250)  (1279 250)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 250)  (1280 250)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 250)  (1281 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 250)  (1282 250)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 250)  (1284 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 250)  (1285 250)  routing T_24_15.lc_trk_g2_0 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (1289 250)  (1289 250)  LC_5 Logic Functioning bit
 (42 10)  (1294 250)  (1294 250)  LC_5 Logic Functioning bit
 (45 10)  (1297 250)  (1297 250)  LC_5 Logic Functioning bit
 (46 10)  (1298 250)  (1298 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (1300 250)  (1300 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (1302 250)  (1302 250)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1303 250)  (1303 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (1255 251)  (1255 251)  routing T_24_15.sp12_v_b_1 <X> T_24_15.sp12_h_l_22
 (4 11)  (1256 251)  (1256 251)  routing T_24_15.sp4_v_t_37 <X> T_24_15.sp4_h_l_43
 (6 11)  (1258 251)  (1258 251)  routing T_24_15.sp4_v_t_37 <X> T_24_15.sp4_h_l_43
 (29 11)  (1281 251)  (1281 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 251)  (1282 251)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (1288 251)  (1288 251)  LC_5 Logic Functioning bit
 (37 11)  (1289 251)  (1289 251)  LC_5 Logic Functioning bit
 (38 11)  (1290 251)  (1290 251)  LC_5 Logic Functioning bit
 (42 11)  (1294 251)  (1294 251)  LC_5 Logic Functioning bit
 (47 11)  (1299 251)  (1299 251)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (1300 251)  (1300 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (1303 251)  (1303 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (1266 252)  (1266 252)  routing T_24_15.sp4_h_r_40 <X> T_24_15.lc_trk_g3_0
 (21 12)  (1273 252)  (1273 252)  routing T_24_15.sp4_v_t_22 <X> T_24_15.lc_trk_g3_3
 (22 12)  (1274 252)  (1274 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1275 252)  (1275 252)  routing T_24_15.sp4_v_t_22 <X> T_24_15.lc_trk_g3_3
 (26 12)  (1278 252)  (1278 252)  routing T_24_15.lc_trk_g1_5 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 252)  (1279 252)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 252)  (1280 252)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 252)  (1281 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 252)  (1282 252)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 252)  (1284 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 252)  (1285 252)  routing T_24_15.lc_trk_g2_1 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (1289 252)  (1289 252)  LC_6 Logic Functioning bit
 (14 13)  (1266 253)  (1266 253)  routing T_24_15.sp4_h_r_40 <X> T_24_15.lc_trk_g3_0
 (15 13)  (1267 253)  (1267 253)  routing T_24_15.sp4_h_r_40 <X> T_24_15.lc_trk_g3_0
 (16 13)  (1268 253)  (1268 253)  routing T_24_15.sp4_h_r_40 <X> T_24_15.lc_trk_g3_0
 (17 13)  (1269 253)  (1269 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (1273 253)  (1273 253)  routing T_24_15.sp4_v_t_22 <X> T_24_15.lc_trk_g3_3
 (27 13)  (1279 253)  (1279 253)  routing T_24_15.lc_trk_g1_5 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 253)  (1281 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (1284 253)  (1284 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1285 253)  (1285 253)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.input_2_6
 (34 13)  (1286 253)  (1286 253)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.input_2_6
 (35 13)  (1287 253)  (1287 253)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.input_2_6
 (36 13)  (1288 253)  (1288 253)  LC_6 Logic Functioning bit
 (38 13)  (1290 253)  (1290 253)  LC_6 Logic Functioning bit
 (41 13)  (1293 253)  (1293 253)  LC_6 Logic Functioning bit
 (22 14)  (1274 254)  (1274 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1275 254)  (1275 254)  routing T_24_15.sp4_v_b_47 <X> T_24_15.lc_trk_g3_7
 (24 14)  (1276 254)  (1276 254)  routing T_24_15.sp4_v_b_47 <X> T_24_15.lc_trk_g3_7
 (27 14)  (1279 254)  (1279 254)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 254)  (1280 254)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 254)  (1281 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 254)  (1282 254)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 254)  (1283 254)  routing T_24_15.lc_trk_g0_4 <X> T_24_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 254)  (1284 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 254)  (1288 254)  LC_7 Logic Functioning bit
 (38 14)  (1290 254)  (1290 254)  LC_7 Logic Functioning bit
 (39 14)  (1291 254)  (1291 254)  LC_7 Logic Functioning bit
 (40 14)  (1292 254)  (1292 254)  LC_7 Logic Functioning bit
 (41 14)  (1293 254)  (1293 254)  LC_7 Logic Functioning bit
 (42 14)  (1294 254)  (1294 254)  LC_7 Logic Functioning bit
 (43 14)  (1295 254)  (1295 254)  LC_7 Logic Functioning bit
 (50 14)  (1302 254)  (1302 254)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (1257 255)  (1257 255)  routing T_24_15.sp4_h_l_44 <X> T_24_15.sp4_v_t_44
 (14 15)  (1266 255)  (1266 255)  routing T_24_15.sp4_r_v_b_44 <X> T_24_15.lc_trk_g3_4
 (17 15)  (1269 255)  (1269 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (1279 255)  (1279 255)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 255)  (1280 255)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 255)  (1281 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 255)  (1282 255)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (1288 255)  (1288 255)  LC_7 Logic Functioning bit
 (38 15)  (1290 255)  (1290 255)  LC_7 Logic Functioning bit
 (39 15)  (1291 255)  (1291 255)  LC_7 Logic Functioning bit
 (41 15)  (1293 255)  (1293 255)  LC_7 Logic Functioning bit
 (43 15)  (1295 255)  (1295 255)  LC_7 Logic Functioning bit
 (46 15)  (1298 255)  (1298 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_25_15

 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 3)  (1309 243)  (1309 243)  routing T_25_15.sp12_v_b_0 <X> T_25_15.sp12_h_l_23
 (28 4)  (1334 244)  (1334 244)  routing T_25_15.lc_trk_g2_1 <X> T_25_15.wire_bram/ram/WDATA_13
 (29 4)  (1335 244)  (1335 244)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_1 wire_bram/ram/WDATA_13
 (37 5)  (1343 245)  (1343 245)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_13 sp4_h_l_9
 (25 6)  (1331 246)  (1331 246)  routing T_25_15.sp4_v_b_14 <X> T_25_15.lc_trk_g1_6
 (22 7)  (1328 247)  (1328 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_14 lc_trk_g1_6
 (23 7)  (1329 247)  (1329 247)  routing T_25_15.sp4_v_b_14 <X> T_25_15.lc_trk_g1_6
 (25 7)  (1331 247)  (1331 247)  routing T_25_15.sp4_v_b_14 <X> T_25_15.lc_trk_g1_6
 (16 8)  (1322 248)  (1322 248)  routing T_25_15.sp4_v_b_25 <X> T_25_15.lc_trk_g2_1
 (17 8)  (1323 248)  (1323 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (1324 248)  (1324 248)  routing T_25_15.sp4_v_b_25 <X> T_25_15.lc_trk_g2_1
 (11 10)  (1317 250)  (1317 250)  routing T_25_15.sp4_h_l_38 <X> T_25_15.sp4_v_t_45
 (17 11)  (1323 251)  (1323 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 12)  (1333 252)  (1333 252)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.wire_bram/ram/WDATA_9
 (29 12)  (1335 252)  (1335 252)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_9
 (30 12)  (1336 252)  (1336 252)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.wire_bram/ram/WDATA_9
 (38 12)  (1344 252)  (1344 252)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_9 sp4_v_b_28
 (30 13)  (1336 253)  (1336 253)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.wire_bram/ram/WDATA_9
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE


LogicTile_26_15

 (12 3)  (1360 243)  (1360 243)  routing T_26_15.sp4_h_l_39 <X> T_26_15.sp4_v_t_39
 (11 12)  (1359 252)  (1359 252)  routing T_26_15.sp4_h_l_40 <X> T_26_15.sp4_v_b_11
 (13 12)  (1361 252)  (1361 252)  routing T_26_15.sp4_h_l_40 <X> T_26_15.sp4_v_b_11
 (12 13)  (1360 253)  (1360 253)  routing T_26_15.sp4_h_l_40 <X> T_26_15.sp4_v_b_11
 (4 15)  (1352 255)  (1352 255)  routing T_26_15.sp4_v_b_4 <X> T_26_15.sp4_h_l_44


IO_Tile_33_15

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


LogicTile_1_14

 (19 11)  (37 235)  (37 235)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_5_14

 (5 0)  (239 224)  (239 224)  routing T_5_14.sp4_v_b_0 <X> T_5_14.sp4_h_r_0
 (6 1)  (240 225)  (240 225)  routing T_5_14.sp4_v_b_0 <X> T_5_14.sp4_h_r_0
 (8 13)  (242 237)  (242 237)  routing T_5_14.sp4_h_r_10 <X> T_5_14.sp4_v_b_10


LogicTile_6_14

 (14 0)  (302 224)  (302 224)  routing T_6_14.wire_logic_cluster/lc_0/out <X> T_6_14.lc_trk_g0_0
 (29 0)  (317 224)  (317 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 224)  (318 224)  routing T_6_14.lc_trk_g0_7 <X> T_6_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 224)  (319 224)  routing T_6_14.lc_trk_g1_6 <X> T_6_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 224)  (320 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 224)  (322 224)  routing T_6_14.lc_trk_g1_6 <X> T_6_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 224)  (324 224)  LC_0 Logic Functioning bit
 (39 0)  (327 224)  (327 224)  LC_0 Logic Functioning bit
 (40 0)  (328 224)  (328 224)  LC_0 Logic Functioning bit
 (45 0)  (333 224)  (333 224)  LC_0 Logic Functioning bit
 (48 0)  (336 224)  (336 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (305 225)  (305 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (317 225)  (317 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 225)  (318 225)  routing T_6_14.lc_trk_g0_7 <X> T_6_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 225)  (319 225)  routing T_6_14.lc_trk_g1_6 <X> T_6_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 225)  (320 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (321 225)  (321 225)  routing T_6_14.lc_trk_g2_0 <X> T_6_14.input_2_0
 (36 1)  (324 225)  (324 225)  LC_0 Logic Functioning bit
 (38 1)  (326 225)  (326 225)  LC_0 Logic Functioning bit
 (41 1)  (329 225)  (329 225)  LC_0 Logic Functioning bit
 (51 1)  (339 225)  (339 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (340 225)  (340 225)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (288 226)  (288 226)  routing T_6_14.glb_netwk_6 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (1 2)  (289 226)  (289 226)  routing T_6_14.glb_netwk_6 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (2 2)  (290 226)  (290 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (309 226)  (309 226)  routing T_6_14.bnr_op_7 <X> T_6_14.lc_trk_g0_7
 (22 2)  (310 226)  (310 226)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (21 3)  (309 227)  (309 227)  routing T_6_14.bnr_op_7 <X> T_6_14.lc_trk_g0_7
 (0 4)  (288 228)  (288 228)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_7/cen
 (1 4)  (289 228)  (289 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 229)  (288 229)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_7/cen
 (1 5)  (289 229)  (289 229)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_7/cen
 (22 7)  (310 231)  (310 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (312 231)  (312 231)  routing T_6_14.bot_op_6 <X> T_6_14.lc_trk_g1_6
 (14 8)  (302 232)  (302 232)  routing T_6_14.sp4_v_b_24 <X> T_6_14.lc_trk_g2_0
 (16 9)  (304 233)  (304 233)  routing T_6_14.sp4_v_b_24 <X> T_6_14.lc_trk_g2_0
 (17 9)  (305 233)  (305 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (5 12)  (293 236)  (293 236)  routing T_6_14.sp4_v_t_44 <X> T_6_14.sp4_h_r_9
 (21 12)  (309 236)  (309 236)  routing T_6_14.sp4_h_r_43 <X> T_6_14.lc_trk_g3_3
 (22 12)  (310 236)  (310 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (311 236)  (311 236)  routing T_6_14.sp4_h_r_43 <X> T_6_14.lc_trk_g3_3
 (24 12)  (312 236)  (312 236)  routing T_6_14.sp4_h_r_43 <X> T_6_14.lc_trk_g3_3
 (21 13)  (309 237)  (309 237)  routing T_6_14.sp4_h_r_43 <X> T_6_14.lc_trk_g3_3


LogicTile_7_14

 (17 0)  (359 224)  (359 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (360 224)  (360 224)  routing T_7_14.wire_logic_cluster/lc_1/out <X> T_7_14.lc_trk_g0_1
 (22 0)  (364 224)  (364 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (367 224)  (367 224)  routing T_7_14.wire_logic_cluster/lc_2/out <X> T_7_14.lc_trk_g0_2
 (22 1)  (364 225)  (364 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (342 226)  (342 226)  routing T_7_14.lc_trk_g2_0 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (2 2)  (344 226)  (344 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (25 2)  (367 226)  (367 226)  routing T_7_14.wire_logic_cluster/lc_6/out <X> T_7_14.lc_trk_g0_6
 (27 2)  (369 226)  (369 226)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 226)  (371 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 226)  (373 226)  routing T_7_14.lc_trk_g2_6 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 226)  (374 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 226)  (375 226)  routing T_7_14.lc_trk_g2_6 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (42 2)  (384 226)  (384 226)  LC_1 Logic Functioning bit
 (43 2)  (385 226)  (385 226)  LC_1 Logic Functioning bit
 (45 2)  (387 226)  (387 226)  LC_1 Logic Functioning bit
 (2 3)  (344 227)  (344 227)  routing T_7_14.lc_trk_g2_0 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (15 3)  (357 227)  (357 227)  routing T_7_14.sp4_v_t_9 <X> T_7_14.lc_trk_g0_4
 (16 3)  (358 227)  (358 227)  routing T_7_14.sp4_v_t_9 <X> T_7_14.lc_trk_g0_4
 (17 3)  (359 227)  (359 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (364 227)  (364 227)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (369 227)  (369 227)  routing T_7_14.lc_trk_g1_0 <X> T_7_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 227)  (371 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 227)  (372 227)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 227)  (373 227)  routing T_7_14.lc_trk_g2_6 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 227)  (374 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (379 227)  (379 227)  LC_1 Logic Functioning bit
 (39 3)  (381 227)  (381 227)  LC_1 Logic Functioning bit
 (42 3)  (384 227)  (384 227)  LC_1 Logic Functioning bit
 (43 3)  (385 227)  (385 227)  LC_1 Logic Functioning bit
 (51 3)  (393 227)  (393 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (345 228)  (345 228)  routing T_7_14.sp12_v_t_23 <X> T_7_14.sp12_h_r_0
 (22 4)  (364 228)  (364 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (367 228)  (367 228)  routing T_7_14.sp4_v_b_2 <X> T_7_14.lc_trk_g1_2
 (26 4)  (368 228)  (368 228)  routing T_7_14.lc_trk_g2_6 <X> T_7_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (371 228)  (371 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 228)  (374 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (379 228)  (379 228)  LC_2 Logic Functioning bit
 (41 4)  (383 228)  (383 228)  LC_2 Logic Functioning bit
 (42 4)  (384 228)  (384 228)  LC_2 Logic Functioning bit
 (43 4)  (385 228)  (385 228)  LC_2 Logic Functioning bit
 (45 4)  (387 228)  (387 228)  LC_2 Logic Functioning bit
 (14 5)  (356 229)  (356 229)  routing T_7_14.sp4_r_v_b_24 <X> T_7_14.lc_trk_g1_0
 (17 5)  (359 229)  (359 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (363 229)  (363 229)  routing T_7_14.sp4_r_v_b_27 <X> T_7_14.lc_trk_g1_3
 (22 5)  (364 229)  (364 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (365 229)  (365 229)  routing T_7_14.sp4_v_b_2 <X> T_7_14.lc_trk_g1_2
 (26 5)  (368 229)  (368 229)  routing T_7_14.lc_trk_g2_6 <X> T_7_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 229)  (370 229)  routing T_7_14.lc_trk_g2_6 <X> T_7_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 229)  (371 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 229)  (373 229)  routing T_7_14.lc_trk_g0_3 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 229)  (374 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (377 229)  (377 229)  routing T_7_14.lc_trk_g0_2 <X> T_7_14.input_2_2
 (36 5)  (378 229)  (378 229)  LC_2 Logic Functioning bit
 (43 5)  (385 229)  (385 229)  LC_2 Logic Functioning bit
 (25 6)  (367 230)  (367 230)  routing T_7_14.sp4_v_t_3 <X> T_7_14.lc_trk_g1_6
 (27 6)  (369 230)  (369 230)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 230)  (371 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 230)  (373 230)  routing T_7_14.lc_trk_g2_6 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 230)  (374 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 230)  (375 230)  routing T_7_14.lc_trk_g2_6 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (42 6)  (384 230)  (384 230)  LC_3 Logic Functioning bit
 (43 6)  (385 230)  (385 230)  LC_3 Logic Functioning bit
 (45 6)  (387 230)  (387 230)  LC_3 Logic Functioning bit
 (53 6)  (395 230)  (395 230)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (364 231)  (364 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (365 231)  (365 231)  routing T_7_14.sp4_v_t_3 <X> T_7_14.lc_trk_g1_6
 (25 7)  (367 231)  (367 231)  routing T_7_14.sp4_v_t_3 <X> T_7_14.lc_trk_g1_6
 (26 7)  (368 231)  (368 231)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 231)  (369 231)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 231)  (370 231)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 231)  (371 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 231)  (372 231)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 231)  (373 231)  routing T_7_14.lc_trk_g2_6 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 231)  (374 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (375 231)  (375 231)  routing T_7_14.lc_trk_g2_3 <X> T_7_14.input_2_3
 (35 7)  (377 231)  (377 231)  routing T_7_14.lc_trk_g2_3 <X> T_7_14.input_2_3
 (37 7)  (379 231)  (379 231)  LC_3 Logic Functioning bit
 (39 7)  (381 231)  (381 231)  LC_3 Logic Functioning bit
 (42 7)  (384 231)  (384 231)  LC_3 Logic Functioning bit
 (43 7)  (385 231)  (385 231)  LC_3 Logic Functioning bit
 (48 7)  (390 231)  (390 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (363 232)  (363 232)  routing T_7_14.wire_logic_cluster/lc_3/out <X> T_7_14.lc_trk_g2_3
 (22 8)  (364 232)  (364 232)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (14 9)  (356 233)  (356 233)  routing T_7_14.sp4_h_r_24 <X> T_7_14.lc_trk_g2_0
 (15 9)  (357 233)  (357 233)  routing T_7_14.sp4_h_r_24 <X> T_7_14.lc_trk_g2_0
 (16 9)  (358 233)  (358 233)  routing T_7_14.sp4_h_r_24 <X> T_7_14.lc_trk_g2_0
 (17 9)  (359 233)  (359 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (5 10)  (347 234)  (347 234)  routing T_7_14.sp4_v_t_43 <X> T_7_14.sp4_h_l_43
 (17 10)  (359 234)  (359 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 234)  (360 234)  routing T_7_14.wire_logic_cluster/lc_5/out <X> T_7_14.lc_trk_g2_5
 (27 10)  (369 234)  (369 234)  routing T_7_14.lc_trk_g3_3 <X> T_7_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 234)  (370 234)  routing T_7_14.lc_trk_g3_3 <X> T_7_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 234)  (371 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 234)  (373 234)  routing T_7_14.lc_trk_g0_4 <X> T_7_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 234)  (374 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (377 234)  (377 234)  routing T_7_14.lc_trk_g2_5 <X> T_7_14.input_2_5
 (42 10)  (384 234)  (384 234)  LC_5 Logic Functioning bit
 (43 10)  (385 234)  (385 234)  LC_5 Logic Functioning bit
 (45 10)  (387 234)  (387 234)  LC_5 Logic Functioning bit
 (47 10)  (389 234)  (389 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (6 11)  (348 235)  (348 235)  routing T_7_14.sp4_v_t_43 <X> T_7_14.sp4_h_l_43
 (22 11)  (364 235)  (364 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (368 235)  (368 235)  routing T_7_14.lc_trk_g1_2 <X> T_7_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 235)  (369 235)  routing T_7_14.lc_trk_g1_2 <X> T_7_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 235)  (371 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 235)  (372 235)  routing T_7_14.lc_trk_g3_3 <X> T_7_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 235)  (374 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (375 235)  (375 235)  routing T_7_14.lc_trk_g2_5 <X> T_7_14.input_2_5
 (36 11)  (378 235)  (378 235)  LC_5 Logic Functioning bit
 (38 11)  (380 235)  (380 235)  LC_5 Logic Functioning bit
 (42 11)  (384 235)  (384 235)  LC_5 Logic Functioning bit
 (43 11)  (385 235)  (385 235)  LC_5 Logic Functioning bit
 (21 12)  (363 236)  (363 236)  routing T_7_14.sp4_v_t_14 <X> T_7_14.lc_trk_g3_3
 (22 12)  (364 236)  (364 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (365 236)  (365 236)  routing T_7_14.sp4_v_t_14 <X> T_7_14.lc_trk_g3_3
 (25 12)  (367 236)  (367 236)  routing T_7_14.wire_logic_cluster/lc_2/out <X> T_7_14.lc_trk_g3_2
 (27 12)  (369 236)  (369 236)  routing T_7_14.lc_trk_g1_6 <X> T_7_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 236)  (371 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 236)  (372 236)  routing T_7_14.lc_trk_g1_6 <X> T_7_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 236)  (374 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 236)  (376 236)  routing T_7_14.lc_trk_g1_2 <X> T_7_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 236)  (377 236)  routing T_7_14.lc_trk_g0_6 <X> T_7_14.input_2_6
 (37 12)  (379 236)  (379 236)  LC_6 Logic Functioning bit
 (41 12)  (383 236)  (383 236)  LC_6 Logic Functioning bit
 (42 12)  (384 236)  (384 236)  LC_6 Logic Functioning bit
 (43 12)  (385 236)  (385 236)  LC_6 Logic Functioning bit
 (45 12)  (387 236)  (387 236)  LC_6 Logic Functioning bit
 (22 13)  (364 237)  (364 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (368 237)  (368 237)  routing T_7_14.lc_trk_g0_2 <X> T_7_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 237)  (371 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 237)  (372 237)  routing T_7_14.lc_trk_g1_6 <X> T_7_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 237)  (373 237)  routing T_7_14.lc_trk_g1_2 <X> T_7_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 237)  (374 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (377 237)  (377 237)  routing T_7_14.lc_trk_g0_6 <X> T_7_14.input_2_6
 (37 13)  (379 237)  (379 237)  LC_6 Logic Functioning bit
 (42 13)  (384 237)  (384 237)  LC_6 Logic Functioning bit
 (46 13)  (388 237)  (388 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


RAM_Tile_8_14

 (0 0)  (396 224)  (396 224)  Negative Clock bit

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (28 1)  (424 225)  (424 225)  routing T_8_14.lc_trk_g2_0 <X> T_8_14.input0_0
 (29 1)  (425 225)  (425 225)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (1 2)  (397 226)  (397 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (418 226)  (418 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (419 226)  (419 226)  routing T_8_14.sp12_h_l_12 <X> T_8_14.lc_trk_g0_7
 (26 2)  (422 226)  (422 226)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.input0_1
 (26 3)  (422 227)  (422 227)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.input0_1
 (29 3)  (425 227)  (425 227)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (7 4)  (403 228)  (403 228)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (22 4)  (418 228)  (418 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (423 228)  (423 228)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_bram/ram/WDATA_5
 (28 4)  (424 228)  (424 228)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_bram/ram/WDATA_5
 (29 4)  (425 228)  (425 228)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_5
 (30 4)  (426 228)  (426 228)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_bram/ram/WDATA_5
 (38 4)  (434 228)  (434 228)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (9 5)  (405 229)  (405 229)  routing T_8_14.sp4_v_t_45 <X> T_8_14.sp4_v_b_4
 (10 5)  (406 229)  (406 229)  routing T_8_14.sp4_v_t_45 <X> T_8_14.sp4_v_b_4
 (21 5)  (417 229)  (417 229)  routing T_8_14.sp4_r_v_b_27 <X> T_8_14.lc_trk_g1_3
 (26 5)  (422 229)  (422 229)  routing T_8_14.lc_trk_g1_3 <X> T_8_14.input0_2
 (27 5)  (423 229)  (423 229)  routing T_8_14.lc_trk_g1_3 <X> T_8_14.input0_2
 (29 5)  (425 229)  (425 229)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (7 6)  (403 230)  (403 230)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (26 6)  (422 230)  (422 230)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input0_3
 (26 7)  (422 231)  (422 231)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input0_3
 (27 7)  (423 231)  (423 231)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input0_3
 (28 7)  (424 231)  (424 231)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input0_3
 (29 7)  (425 231)  (425 231)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (6 8)  (402 232)  (402 232)  routing T_8_14.sp4_v_t_38 <X> T_8_14.sp4_v_b_6
 (14 8)  (410 232)  (410 232)  routing T_8_14.sp4_h_l_29 <X> T_8_14.lc_trk_g2_0
 (15 8)  (411 232)  (411 232)  routing T_8_14.sp4_h_l_20 <X> T_8_14.lc_trk_g2_1
 (16 8)  (412 232)  (412 232)  routing T_8_14.sp4_h_l_20 <X> T_8_14.lc_trk_g2_1
 (17 8)  (413 232)  (413 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (414 232)  (414 232)  routing T_8_14.sp4_h_l_20 <X> T_8_14.lc_trk_g2_1
 (22 8)  (418 232)  (418 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (422 232)  (422 232)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.input0_4
 (5 9)  (401 233)  (401 233)  routing T_8_14.sp4_v_t_38 <X> T_8_14.sp4_v_b_6
 (14 9)  (410 233)  (410 233)  routing T_8_14.sp4_h_l_29 <X> T_8_14.lc_trk_g2_0
 (15 9)  (411 233)  (411 233)  routing T_8_14.sp4_h_l_29 <X> T_8_14.lc_trk_g2_0
 (16 9)  (412 233)  (412 233)  routing T_8_14.sp4_h_l_29 <X> T_8_14.lc_trk_g2_0
 (17 9)  (413 233)  (413 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_29 lc_trk_g2_0
 (21 9)  (417 233)  (417 233)  routing T_8_14.sp4_r_v_b_35 <X> T_8_14.lc_trk_g2_3
 (26 9)  (422 233)  (422 233)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.input0_4
 (27 9)  (423 233)  (423 233)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.input0_4
 (28 9)  (424 233)  (424 233)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.input0_4
 (29 9)  (425 233)  (425 233)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (17 10)  (413 234)  (413 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (418 234)  (418 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (422 234)  (422 234)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.input0_5
 (14 11)  (410 235)  (410 235)  routing T_8_14.sp4_r_v_b_36 <X> T_8_14.lc_trk_g2_4
 (17 11)  (413 235)  (413 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (414 235)  (414 235)  routing T_8_14.sp4_r_v_b_37 <X> T_8_14.lc_trk_g2_5
 (21 11)  (417 235)  (417 235)  routing T_8_14.sp4_r_v_b_39 <X> T_8_14.lc_trk_g2_7
 (22 11)  (418 235)  (418 235)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (419 235)  (419 235)  routing T_8_14.sp12_v_b_14 <X> T_8_14.lc_trk_g2_6
 (26 11)  (422 235)  (422 235)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.input0_5
 (28 11)  (424 235)  (424 235)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.input0_5
 (29 11)  (425 235)  (425 235)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (22 12)  (418 236)  (418 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (424 236)  (424 236)  routing T_8_14.lc_trk_g2_1 <X> T_8_14.wire_bram/ram/WDATA_1
 (29 12)  (425 236)  (425 236)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_1
 (35 12)  (431 236)  (431 236)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.input2_6
 (37 12)  (433 236)  (433 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (21 13)  (417 237)  (417 237)  routing T_8_14.sp4_r_v_b_43 <X> T_8_14.lc_trk_g3_3
 (26 13)  (422 237)  (422 237)  routing T_8_14.lc_trk_g3_3 <X> T_8_14.input0_6
 (27 13)  (423 237)  (423 237)  routing T_8_14.lc_trk_g3_3 <X> T_8_14.input0_6
 (28 13)  (424 237)  (424 237)  routing T_8_14.lc_trk_g3_3 <X> T_8_14.input0_6
 (29 13)  (425 237)  (425 237)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (428 237)  (428 237)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (429 237)  (429 237)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.input2_6
 (35 13)  (431 237)  (431 237)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.input2_6
 (0 14)  (396 238)  (396 238)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_bram/ram/WE
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (22 14)  (418 238)  (418 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (421 238)  (421 238)  routing T_8_14.sp4_h_l_27 <X> T_8_14.lc_trk_g3_6
 (35 14)  (431 238)  (431 238)  routing T_8_14.lc_trk_g2_5 <X> T_8_14.input2_7
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_bram/ram/WE
 (15 15)  (411 239)  (411 239)  routing T_8_14.sp4_v_t_33 <X> T_8_14.lc_trk_g3_4
 (16 15)  (412 239)  (412 239)  routing T_8_14.sp4_v_t_33 <X> T_8_14.lc_trk_g3_4
 (17 15)  (413 239)  (413 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (417 239)  (417 239)  routing T_8_14.sp4_r_v_b_47 <X> T_8_14.lc_trk_g3_7
 (22 15)  (418 239)  (418 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (419 239)  (419 239)  routing T_8_14.sp4_h_l_27 <X> T_8_14.lc_trk_g3_6
 (24 15)  (420 239)  (420 239)  routing T_8_14.sp4_h_l_27 <X> T_8_14.lc_trk_g3_6
 (26 15)  (422 239)  (422 239)  routing T_8_14.lc_trk_g2_3 <X> T_8_14.input0_7
 (28 15)  (424 239)  (424 239)  routing T_8_14.lc_trk_g2_3 <X> T_8_14.input0_7
 (29 15)  (425 239)  (425 239)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (428 239)  (428 239)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (429 239)  (429 239)  routing T_8_14.lc_trk_g2_5 <X> T_8_14.input2_7


LogicTile_9_14

 (14 0)  (452 224)  (452 224)  routing T_9_14.sp4_v_b_8 <X> T_9_14.lc_trk_g0_0
 (25 0)  (463 224)  (463 224)  routing T_9_14.sp4_v_b_2 <X> T_9_14.lc_trk_g0_2
 (26 0)  (464 224)  (464 224)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 224)  (465 224)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 224)  (467 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 224)  (468 224)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 224)  (469 224)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 224)  (470 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 224)  (472 224)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 224)  (474 224)  LC_0 Logic Functioning bit
 (37 0)  (475 224)  (475 224)  LC_0 Logic Functioning bit
 (39 0)  (477 224)  (477 224)  LC_0 Logic Functioning bit
 (40 0)  (478 224)  (478 224)  LC_0 Logic Functioning bit
 (42 0)  (480 224)  (480 224)  LC_0 Logic Functioning bit
 (43 0)  (481 224)  (481 224)  LC_0 Logic Functioning bit
 (45 0)  (483 224)  (483 224)  LC_0 Logic Functioning bit
 (14 1)  (452 225)  (452 225)  routing T_9_14.sp4_v_b_8 <X> T_9_14.lc_trk_g0_0
 (16 1)  (454 225)  (454 225)  routing T_9_14.sp4_v_b_8 <X> T_9_14.lc_trk_g0_0
 (17 1)  (455 225)  (455 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (460 225)  (460 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (461 225)  (461 225)  routing T_9_14.sp4_v_b_2 <X> T_9_14.lc_trk_g0_2
 (27 1)  (465 225)  (465 225)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 225)  (466 225)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 225)  (467 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 225)  (469 225)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 225)  (470 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (471 225)  (471 225)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.input_2_0
 (34 1)  (472 225)  (472 225)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.input_2_0
 (37 1)  (475 225)  (475 225)  LC_0 Logic Functioning bit
 (41 1)  (479 225)  (479 225)  LC_0 Logic Functioning bit
 (42 1)  (480 225)  (480 225)  LC_0 Logic Functioning bit
 (43 1)  (481 225)  (481 225)  LC_0 Logic Functioning bit
 (2 2)  (440 226)  (440 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (4 2)  (442 226)  (442 226)  routing T_9_14.sp4_v_b_0 <X> T_9_14.sp4_v_t_37
 (26 2)  (464 226)  (464 226)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 226)  (466 226)  routing T_9_14.lc_trk_g2_0 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 226)  (467 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 226)  (469 226)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 226)  (470 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 226)  (471 226)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 226)  (472 226)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 226)  (473 226)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.input_2_1
 (36 2)  (474 226)  (474 226)  LC_1 Logic Functioning bit
 (38 2)  (476 226)  (476 226)  LC_1 Logic Functioning bit
 (43 2)  (481 226)  (481 226)  LC_1 Logic Functioning bit
 (45 2)  (483 226)  (483 226)  LC_1 Logic Functioning bit
 (0 3)  (438 227)  (438 227)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 3)  (440 227)  (440 227)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (26 3)  (464 227)  (464 227)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 227)  (465 227)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 227)  (467 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 227)  (470 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (472 227)  (472 227)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.input_2_1
 (36 3)  (474 227)  (474 227)  LC_1 Logic Functioning bit
 (38 3)  (476 227)  (476 227)  LC_1 Logic Functioning bit
 (42 3)  (480 227)  (480 227)  LC_1 Logic Functioning bit
 (46 3)  (484 227)  (484 227)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (439 228)  (439 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (441 228)  (441 228)  routing T_9_14.sp12_v_b_0 <X> T_9_14.sp12_h_r_0
 (14 4)  (452 228)  (452 228)  routing T_9_14.sp12_h_r_0 <X> T_9_14.lc_trk_g1_0
 (16 4)  (454 228)  (454 228)  routing T_9_14.sp4_v_b_9 <X> T_9_14.lc_trk_g1_1
 (17 4)  (455 228)  (455 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (456 228)  (456 228)  routing T_9_14.sp4_v_b_9 <X> T_9_14.lc_trk_g1_1
 (21 4)  (459 228)  (459 228)  routing T_9_14.wire_logic_cluster/lc_3/out <X> T_9_14.lc_trk_g1_3
 (22 4)  (460 228)  (460 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (464 228)  (464 228)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 228)  (465 228)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 228)  (467 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 228)  (468 228)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 228)  (469 228)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 228)  (470 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 228)  (471 228)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 228)  (472 228)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 228)  (474 228)  LC_2 Logic Functioning bit
 (37 4)  (475 228)  (475 228)  LC_2 Logic Functioning bit
 (38 4)  (476 228)  (476 228)  LC_2 Logic Functioning bit
 (39 4)  (477 228)  (477 228)  LC_2 Logic Functioning bit
 (40 4)  (478 228)  (478 228)  LC_2 Logic Functioning bit
 (41 4)  (479 228)  (479 228)  LC_2 Logic Functioning bit
 (43 4)  (481 228)  (481 228)  LC_2 Logic Functioning bit
 (0 5)  (438 229)  (438 229)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (1 5)  (439 229)  (439 229)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (3 5)  (441 229)  (441 229)  routing T_9_14.sp12_v_b_0 <X> T_9_14.sp12_h_r_0
 (14 5)  (452 229)  (452 229)  routing T_9_14.sp12_h_r_0 <X> T_9_14.lc_trk_g1_0
 (15 5)  (453 229)  (453 229)  routing T_9_14.sp12_h_r_0 <X> T_9_14.lc_trk_g1_0
 (17 5)  (455 229)  (455 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (456 229)  (456 229)  routing T_9_14.sp4_v_b_9 <X> T_9_14.lc_trk_g1_1
 (27 5)  (465 229)  (465 229)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 229)  (466 229)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 229)  (467 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 229)  (470 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (474 229)  (474 229)  LC_2 Logic Functioning bit
 (38 5)  (476 229)  (476 229)  LC_2 Logic Functioning bit
 (41 5)  (479 229)  (479 229)  LC_2 Logic Functioning bit
 (5 6)  (443 230)  (443 230)  routing T_9_14.sp4_h_r_0 <X> T_9_14.sp4_h_l_38
 (13 6)  (451 230)  (451 230)  routing T_9_14.sp4_v_b_5 <X> T_9_14.sp4_v_t_40
 (14 6)  (452 230)  (452 230)  routing T_9_14.sp4_h_l_9 <X> T_9_14.lc_trk_g1_4
 (15 6)  (453 230)  (453 230)  routing T_9_14.sp4_h_r_21 <X> T_9_14.lc_trk_g1_5
 (16 6)  (454 230)  (454 230)  routing T_9_14.sp4_h_r_21 <X> T_9_14.lc_trk_g1_5
 (17 6)  (455 230)  (455 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 230)  (456 230)  routing T_9_14.sp4_h_r_21 <X> T_9_14.lc_trk_g1_5
 (22 6)  (460 230)  (460 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (28 6)  (466 230)  (466 230)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 230)  (467 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 230)  (468 230)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 230)  (470 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 230)  (474 230)  LC_3 Logic Functioning bit
 (38 6)  (476 230)  (476 230)  LC_3 Logic Functioning bit
 (42 6)  (480 230)  (480 230)  LC_3 Logic Functioning bit
 (50 6)  (488 230)  (488 230)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (442 231)  (442 231)  routing T_9_14.sp4_h_r_0 <X> T_9_14.sp4_h_l_38
 (11 7)  (449 231)  (449 231)  routing T_9_14.sp4_h_r_5 <X> T_9_14.sp4_h_l_40
 (14 7)  (452 231)  (452 231)  routing T_9_14.sp4_h_l_9 <X> T_9_14.lc_trk_g1_4
 (15 7)  (453 231)  (453 231)  routing T_9_14.sp4_h_l_9 <X> T_9_14.lc_trk_g1_4
 (16 7)  (454 231)  (454 231)  routing T_9_14.sp4_h_l_9 <X> T_9_14.lc_trk_g1_4
 (17 7)  (455 231)  (455 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (456 231)  (456 231)  routing T_9_14.sp4_h_r_21 <X> T_9_14.lc_trk_g1_5
 (21 7)  (459 231)  (459 231)  routing T_9_14.sp4_r_v_b_31 <X> T_9_14.lc_trk_g1_7
 (22 7)  (460 231)  (460 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (462 231)  (462 231)  routing T_9_14.bot_op_6 <X> T_9_14.lc_trk_g1_6
 (26 7)  (464 231)  (464 231)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 231)  (465 231)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 231)  (466 231)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 231)  (467 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 231)  (468 231)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 231)  (469 231)  routing T_9_14.lc_trk_g0_2 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 231)  (474 231)  LC_3 Logic Functioning bit
 (38 7)  (476 231)  (476 231)  LC_3 Logic Functioning bit
 (43 7)  (481 231)  (481 231)  LC_3 Logic Functioning bit
 (26 8)  (464 232)  (464 232)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 232)  (465 232)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 232)  (466 232)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 232)  (467 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 232)  (470 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 232)  (472 232)  routing T_9_14.lc_trk_g1_0 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 232)  (473 232)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.input_2_4
 (36 8)  (474 232)  (474 232)  LC_4 Logic Functioning bit
 (38 8)  (476 232)  (476 232)  LC_4 Logic Functioning bit
 (15 9)  (453 233)  (453 233)  routing T_9_14.tnr_op_0 <X> T_9_14.lc_trk_g2_0
 (17 9)  (455 233)  (455 233)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (27 9)  (465 233)  (465 233)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 233)  (466 233)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 233)  (467 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 233)  (468 233)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 233)  (470 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (472 233)  (472 233)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.input_2_4
 (35 9)  (473 233)  (473 233)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.input_2_4
 (36 9)  (474 233)  (474 233)  LC_4 Logic Functioning bit
 (14 10)  (452 234)  (452 234)  routing T_9_14.wire_logic_cluster/lc_4/out <X> T_9_14.lc_trk_g2_4
 (19 10)  (457 234)  (457 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (463 234)  (463 234)  routing T_9_14.wire_logic_cluster/lc_6/out <X> T_9_14.lc_trk_g2_6
 (17 11)  (455 235)  (455 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (460 235)  (460 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (455 236)  (455 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 236)  (456 236)  routing T_9_14.wire_logic_cluster/lc_1/out <X> T_9_14.lc_trk_g3_1
 (25 12)  (463 236)  (463 236)  routing T_9_14.sp12_v_t_1 <X> T_9_14.lc_trk_g3_2
 (26 12)  (464 236)  (464 236)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 236)  (465 236)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 236)  (466 236)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 236)  (467 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 236)  (469 236)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 236)  (470 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 236)  (472 236)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 236)  (474 236)  LC_6 Logic Functioning bit
 (38 12)  (476 236)  (476 236)  LC_6 Logic Functioning bit
 (41 12)  (479 236)  (479 236)  LC_6 Logic Functioning bit
 (43 12)  (481 236)  (481 236)  LC_6 Logic Functioning bit
 (22 13)  (460 237)  (460 237)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (462 237)  (462 237)  routing T_9_14.sp12_v_t_1 <X> T_9_14.lc_trk_g3_2
 (25 13)  (463 237)  (463 237)  routing T_9_14.sp12_v_t_1 <X> T_9_14.lc_trk_g3_2
 (27 13)  (465 237)  (465 237)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 237)  (466 237)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 237)  (467 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 237)  (468 237)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (474 237)  (474 237)  LC_6 Logic Functioning bit
 (38 13)  (476 237)  (476 237)  LC_6 Logic Functioning bit
 (0 14)  (438 238)  (438 238)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 238)  (439 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (446 238)  (446 238)  routing T_9_14.sp4_h_r_2 <X> T_9_14.sp4_h_l_47
 (10 14)  (448 238)  (448 238)  routing T_9_14.sp4_h_r_2 <X> T_9_14.sp4_h_l_47
 (14 14)  (452 238)  (452 238)  routing T_9_14.rgt_op_4 <X> T_9_14.lc_trk_g3_4
 (15 14)  (453 238)  (453 238)  routing T_9_14.sp4_h_r_45 <X> T_9_14.lc_trk_g3_5
 (16 14)  (454 238)  (454 238)  routing T_9_14.sp4_h_r_45 <X> T_9_14.lc_trk_g3_5
 (17 14)  (455 238)  (455 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (456 238)  (456 238)  routing T_9_14.sp4_h_r_45 <X> T_9_14.lc_trk_g3_5
 (26 14)  (464 238)  (464 238)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 238)  (465 238)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 238)  (467 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 238)  (468 238)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 238)  (470 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 238)  (474 238)  LC_7 Logic Functioning bit
 (37 14)  (475 238)  (475 238)  LC_7 Logic Functioning bit
 (50 14)  (488 238)  (488 238)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (439 239)  (439 239)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (15 15)  (453 239)  (453 239)  routing T_9_14.rgt_op_4 <X> T_9_14.lc_trk_g3_4
 (17 15)  (455 239)  (455 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (456 239)  (456 239)  routing T_9_14.sp4_h_r_45 <X> T_9_14.lc_trk_g3_5
 (27 15)  (465 239)  (465 239)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 239)  (466 239)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 239)  (467 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 239)  (469 239)  routing T_9_14.lc_trk_g0_2 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 239)  (474 239)  LC_7 Logic Functioning bit
 (37 15)  (475 239)  (475 239)  LC_7 Logic Functioning bit
 (40 15)  (478 239)  (478 239)  LC_7 Logic Functioning bit
 (42 15)  (480 239)  (480 239)  LC_7 Logic Functioning bit


LogicTile_10_14

 (8 0)  (500 224)  (500 224)  routing T_10_14.sp4_h_l_36 <X> T_10_14.sp4_h_r_1
 (14 0)  (506 224)  (506 224)  routing T_10_14.sp4_v_b_8 <X> T_10_14.lc_trk_g0_0
 (21 0)  (513 224)  (513 224)  routing T_10_14.sp12_h_r_3 <X> T_10_14.lc_trk_g0_3
 (22 0)  (514 224)  (514 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (516 224)  (516 224)  routing T_10_14.sp12_h_r_3 <X> T_10_14.lc_trk_g0_3
 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 224)  (526 224)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 224)  (528 224)  LC_0 Logic Functioning bit
 (37 0)  (529 224)  (529 224)  LC_0 Logic Functioning bit
 (38 0)  (530 224)  (530 224)  LC_0 Logic Functioning bit
 (39 0)  (531 224)  (531 224)  LC_0 Logic Functioning bit
 (41 0)  (533 224)  (533 224)  LC_0 Logic Functioning bit
 (43 0)  (535 224)  (535 224)  LC_0 Logic Functioning bit
 (14 1)  (506 225)  (506 225)  routing T_10_14.sp4_v_b_8 <X> T_10_14.lc_trk_g0_0
 (16 1)  (508 225)  (508 225)  routing T_10_14.sp4_v_b_8 <X> T_10_14.lc_trk_g0_0
 (17 1)  (509 225)  (509 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (513 225)  (513 225)  routing T_10_14.sp12_h_r_3 <X> T_10_14.lc_trk_g0_3
 (22 1)  (514 225)  (514 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 225)  (517 225)  routing T_10_14.sp4_r_v_b_33 <X> T_10_14.lc_trk_g0_2
 (29 1)  (521 225)  (521 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 225)  (523 225)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 225)  (528 225)  LC_0 Logic Functioning bit
 (37 1)  (529 225)  (529 225)  LC_0 Logic Functioning bit
 (38 1)  (530 225)  (530 225)  LC_0 Logic Functioning bit
 (39 1)  (531 225)  (531 225)  LC_0 Logic Functioning bit
 (40 1)  (532 225)  (532 225)  LC_0 Logic Functioning bit
 (42 1)  (534 225)  (534 225)  LC_0 Logic Functioning bit
 (47 1)  (539 225)  (539 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 226)  (492 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (1 2)  (493 226)  (493 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (521 226)  (521 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (528 226)  (528 226)  LC_1 Logic Functioning bit
 (39 2)  (531 226)  (531 226)  LC_1 Logic Functioning bit
 (40 2)  (532 226)  (532 226)  LC_1 Logic Functioning bit
 (43 2)  (535 226)  (535 226)  LC_1 Logic Functioning bit
 (48 2)  (540 226)  (540 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (26 3)  (518 227)  (518 227)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 227)  (519 227)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 227)  (521 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 227)  (524 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (527 227)  (527 227)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.input_2_1
 (37 3)  (529 227)  (529 227)  LC_1 Logic Functioning bit
 (42 3)  (534 227)  (534 227)  LC_1 Logic Functioning bit
 (5 4)  (497 228)  (497 228)  routing T_10_14.sp4_v_b_9 <X> T_10_14.sp4_h_r_3
 (9 4)  (501 228)  (501 228)  routing T_10_14.sp4_v_t_41 <X> T_10_14.sp4_h_r_4
 (17 4)  (509 228)  (509 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (513 228)  (513 228)  routing T_10_14.wire_logic_cluster/lc_3/out <X> T_10_14.lc_trk_g1_3
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (521 228)  (521 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 228)  (523 228)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 228)  (526 228)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 228)  (528 228)  LC_2 Logic Functioning bit
 (37 4)  (529 228)  (529 228)  LC_2 Logic Functioning bit
 (42 4)  (534 228)  (534 228)  LC_2 Logic Functioning bit
 (43 4)  (535 228)  (535 228)  LC_2 Logic Functioning bit
 (50 4)  (542 228)  (542 228)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (496 229)  (496 229)  routing T_10_14.sp4_v_b_9 <X> T_10_14.sp4_h_r_3
 (6 5)  (498 229)  (498 229)  routing T_10_14.sp4_v_b_9 <X> T_10_14.sp4_h_r_3
 (10 5)  (502 229)  (502 229)  routing T_10_14.sp4_h_r_11 <X> T_10_14.sp4_v_b_4
 (22 5)  (514 229)  (514 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (519 229)  (519 229)  routing T_10_14.lc_trk_g1_1 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 229)  (521 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 229)  (522 229)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 229)  (528 229)  LC_2 Logic Functioning bit
 (37 5)  (529 229)  (529 229)  LC_2 Logic Functioning bit
 (43 5)  (535 229)  (535 229)  LC_2 Logic Functioning bit
 (4 6)  (496 230)  (496 230)  routing T_10_14.sp4_h_r_9 <X> T_10_14.sp4_v_t_38
 (6 6)  (498 230)  (498 230)  routing T_10_14.sp4_h_r_9 <X> T_10_14.sp4_v_t_38
 (14 6)  (506 230)  (506 230)  routing T_10_14.wire_logic_cluster/lc_4/out <X> T_10_14.lc_trk_g1_4
 (21 6)  (513 230)  (513 230)  routing T_10_14.wire_logic_cluster/lc_7/out <X> T_10_14.lc_trk_g1_7
 (22 6)  (514 230)  (514 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 230)  (517 230)  routing T_10_14.sp12_h_l_5 <X> T_10_14.lc_trk_g1_6
 (26 6)  (518 230)  (518 230)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 230)  (521 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 230)  (526 230)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 230)  (527 230)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.input_2_3
 (37 6)  (529 230)  (529 230)  LC_3 Logic Functioning bit
 (39 6)  (531 230)  (531 230)  LC_3 Logic Functioning bit
 (45 6)  (537 230)  (537 230)  LC_3 Logic Functioning bit
 (53 6)  (545 230)  (545 230)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (497 231)  (497 231)  routing T_10_14.sp4_h_r_9 <X> T_10_14.sp4_v_t_38
 (17 7)  (509 231)  (509 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (514 231)  (514 231)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (516 231)  (516 231)  routing T_10_14.sp12_h_l_5 <X> T_10_14.lc_trk_g1_6
 (25 7)  (517 231)  (517 231)  routing T_10_14.sp12_h_l_5 <X> T_10_14.lc_trk_g1_6
 (26 7)  (518 231)  (518 231)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 231)  (519 231)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 231)  (521 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 231)  (522 231)  routing T_10_14.lc_trk_g0_2 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 231)  (523 231)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 231)  (524 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (525 231)  (525 231)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.input_2_3
 (34 7)  (526 231)  (526 231)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.input_2_3
 (36 7)  (528 231)  (528 231)  LC_3 Logic Functioning bit
 (37 7)  (529 231)  (529 231)  LC_3 Logic Functioning bit
 (39 7)  (531 231)  (531 231)  LC_3 Logic Functioning bit
 (43 7)  (535 231)  (535 231)  LC_3 Logic Functioning bit
 (15 8)  (507 232)  (507 232)  routing T_10_14.sp4_h_r_33 <X> T_10_14.lc_trk_g2_1
 (16 8)  (508 232)  (508 232)  routing T_10_14.sp4_h_r_33 <X> T_10_14.lc_trk_g2_1
 (17 8)  (509 232)  (509 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (510 232)  (510 232)  routing T_10_14.sp4_h_r_33 <X> T_10_14.lc_trk_g2_1
 (25 8)  (517 232)  (517 232)  routing T_10_14.rgt_op_2 <X> T_10_14.lc_trk_g2_2
 (28 8)  (520 232)  (520 232)  routing T_10_14.lc_trk_g2_1 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 232)  (523 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 232)  (525 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 232)  (526 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (37 8)  (529 232)  (529 232)  LC_4 Logic Functioning bit
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (39 8)  (531 232)  (531 232)  LC_4 Logic Functioning bit
 (40 8)  (532 232)  (532 232)  LC_4 Logic Functioning bit
 (42 8)  (534 232)  (534 232)  LC_4 Logic Functioning bit
 (22 9)  (514 233)  (514 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (516 233)  (516 233)  routing T_10_14.rgt_op_2 <X> T_10_14.lc_trk_g2_2
 (31 9)  (523 233)  (523 233)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 233)  (528 233)  LC_4 Logic Functioning bit
 (37 9)  (529 233)  (529 233)  LC_4 Logic Functioning bit
 (38 9)  (530 233)  (530 233)  LC_4 Logic Functioning bit
 (39 9)  (531 233)  (531 233)  LC_4 Logic Functioning bit
 (40 9)  (532 233)  (532 233)  LC_4 Logic Functioning bit
 (42 9)  (534 233)  (534 233)  LC_4 Logic Functioning bit
 (4 10)  (496 234)  (496 234)  routing T_10_14.sp4_v_b_10 <X> T_10_14.sp4_v_t_43
 (6 10)  (498 234)  (498 234)  routing T_10_14.sp4_v_b_10 <X> T_10_14.sp4_v_t_43
 (12 10)  (504 234)  (504 234)  routing T_10_14.sp4_v_b_8 <X> T_10_14.sp4_h_l_45
 (28 10)  (520 234)  (520 234)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 234)  (521 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 234)  (523 234)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 234)  (526 234)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (38 10)  (530 234)  (530 234)  LC_5 Logic Functioning bit
 (41 10)  (533 234)  (533 234)  LC_5 Logic Functioning bit
 (42 10)  (534 234)  (534 234)  LC_5 Logic Functioning bit
 (43 10)  (535 234)  (535 234)  LC_5 Logic Functioning bit
 (50 10)  (542 234)  (542 234)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (518 235)  (518 235)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 235)  (519 235)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 235)  (521 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 235)  (522 235)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 235)  (523 235)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (43 11)  (535 235)  (535 235)  LC_5 Logic Functioning bit
 (48 11)  (540 235)  (540 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (3 12)  (495 236)  (495 236)  routing T_10_14.sp12_v_t_22 <X> T_10_14.sp12_h_r_1
 (13 12)  (505 236)  (505 236)  routing T_10_14.sp4_v_t_46 <X> T_10_14.sp4_v_b_11
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (37 12)  (529 236)  (529 236)  LC_6 Logic Functioning bit
 (50 12)  (542 236)  (542 236)  Cascade bit: LH_LC06_inmux02_5

 (31 13)  (523 237)  (523 237)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 237)  (528 237)  LC_6 Logic Functioning bit
 (37 13)  (529 237)  (529 237)  LC_6 Logic Functioning bit
 (48 13)  (540 237)  (540 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (517 238)  (517 238)  routing T_10_14.bnl_op_6 <X> T_10_14.lc_trk_g3_6
 (29 14)  (521 238)  (521 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (528 238)  (528 238)  LC_7 Logic Functioning bit
 (38 14)  (530 238)  (530 238)  LC_7 Logic Functioning bit
 (41 14)  (533 238)  (533 238)  LC_7 Logic Functioning bit
 (43 14)  (535 238)  (535 238)  LC_7 Logic Functioning bit
 (14 15)  (506 239)  (506 239)  routing T_10_14.sp4_r_v_b_44 <X> T_10_14.lc_trk_g3_4
 (17 15)  (509 239)  (509 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (514 239)  (514 239)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (517 239)  (517 239)  routing T_10_14.bnl_op_6 <X> T_10_14.lc_trk_g3_6
 (26 15)  (518 239)  (518 239)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 239)  (521 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (528 239)  (528 239)  LC_7 Logic Functioning bit
 (37 15)  (529 239)  (529 239)  LC_7 Logic Functioning bit
 (38 15)  (530 239)  (530 239)  LC_7 Logic Functioning bit
 (39 15)  (531 239)  (531 239)  LC_7 Logic Functioning bit
 (40 15)  (532 239)  (532 239)  LC_7 Logic Functioning bit
 (41 15)  (533 239)  (533 239)  LC_7 Logic Functioning bit
 (42 15)  (534 239)  (534 239)  LC_7 Logic Functioning bit
 (43 15)  (535 239)  (535 239)  LC_7 Logic Functioning bit


LogicTile_11_14

 (14 0)  (560 224)  (560 224)  routing T_11_14.sp4_h_l_5 <X> T_11_14.lc_trk_g0_0
 (16 0)  (562 224)  (562 224)  routing T_11_14.sp4_v_b_9 <X> T_11_14.lc_trk_g0_1
 (17 0)  (563 224)  (563 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (564 224)  (564 224)  routing T_11_14.sp4_v_b_9 <X> T_11_14.lc_trk_g0_1
 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 224)  (570 224)  routing T_11_14.bot_op_3 <X> T_11_14.lc_trk_g0_3
 (26 0)  (572 224)  (572 224)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 224)  (573 224)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 224)  (574 224)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (583 224)  (583 224)  LC_0 Logic Functioning bit
 (42 0)  (588 224)  (588 224)  LC_0 Logic Functioning bit
 (45 0)  (591 224)  (591 224)  LC_0 Logic Functioning bit
 (46 0)  (592 224)  (592 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (560 225)  (560 225)  routing T_11_14.sp4_h_l_5 <X> T_11_14.lc_trk_g0_0
 (15 1)  (561 225)  (561 225)  routing T_11_14.sp4_h_l_5 <X> T_11_14.lc_trk_g0_0
 (16 1)  (562 225)  (562 225)  routing T_11_14.sp4_h_l_5 <X> T_11_14.lc_trk_g0_0
 (17 1)  (563 225)  (563 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (564 225)  (564 225)  routing T_11_14.sp4_v_b_9 <X> T_11_14.lc_trk_g0_1
 (22 1)  (568 225)  (568 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 225)  (570 225)  routing T_11_14.bot_op_2 <X> T_11_14.lc_trk_g0_2
 (26 1)  (572 225)  (572 225)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 225)  (573 225)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 225)  (577 225)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 225)  (578 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (582 225)  (582 225)  LC_0 Logic Functioning bit
 (37 1)  (583 225)  (583 225)  LC_0 Logic Functioning bit
 (38 1)  (584 225)  (584 225)  LC_0 Logic Functioning bit
 (42 1)  (588 225)  (588 225)  LC_0 Logic Functioning bit
 (51 1)  (597 225)  (597 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 226)  (546 226)  routing T_11_14.lc_trk_g2_0 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (560 226)  (560 226)  routing T_11_14.sp12_h_l_3 <X> T_11_14.lc_trk_g0_4
 (2 3)  (548 227)  (548 227)  routing T_11_14.lc_trk_g2_0 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (14 3)  (560 227)  (560 227)  routing T_11_14.sp12_h_l_3 <X> T_11_14.lc_trk_g0_4
 (15 3)  (561 227)  (561 227)  routing T_11_14.sp12_h_l_3 <X> T_11_14.lc_trk_g0_4
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 4)  (572 228)  (572 228)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 228)  (579 228)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 228)  (582 228)  LC_2 Logic Functioning bit
 (38 4)  (584 228)  (584 228)  LC_2 Logic Functioning bit
 (41 4)  (587 228)  (587 228)  LC_2 Logic Functioning bit
 (43 4)  (589 228)  (589 228)  LC_2 Logic Functioning bit
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (583 229)  (583 229)  LC_2 Logic Functioning bit
 (39 5)  (585 229)  (585 229)  LC_2 Logic Functioning bit
 (41 5)  (587 229)  (587 229)  LC_2 Logic Functioning bit
 (43 5)  (589 229)  (589 229)  LC_2 Logic Functioning bit
 (11 6)  (557 230)  (557 230)  routing T_11_14.sp4_v_b_2 <X> T_11_14.sp4_v_t_40
 (17 6)  (563 230)  (563 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 230)  (564 230)  routing T_11_14.wire_logic_cluster/lc_5/out <X> T_11_14.lc_trk_g1_5
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (31 6)  (577 230)  (577 230)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (587 230)  (587 230)  LC_3 Logic Functioning bit
 (43 6)  (589 230)  (589 230)  LC_3 Logic Functioning bit
 (46 6)  (592 230)  (592 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (558 231)  (558 231)  routing T_11_14.sp4_v_b_2 <X> T_11_14.sp4_v_t_40
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (40 7)  (586 231)  (586 231)  LC_3 Logic Functioning bit
 (42 7)  (588 231)  (588 231)  LC_3 Logic Functioning bit
 (14 8)  (560 232)  (560 232)  routing T_11_14.sp4_h_r_40 <X> T_11_14.lc_trk_g2_0
 (17 8)  (563 232)  (563 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (572 232)  (572 232)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 232)  (573 232)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 232)  (574 232)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 232)  (575 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 232)  (576 232)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 232)  (580 232)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 232)  (581 232)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.input_2_4
 (37 8)  (583 232)  (583 232)  LC_4 Logic Functioning bit
 (41 8)  (587 232)  (587 232)  LC_4 Logic Functioning bit
 (43 8)  (589 232)  (589 232)  LC_4 Logic Functioning bit
 (45 8)  (591 232)  (591 232)  LC_4 Logic Functioning bit
 (14 9)  (560 233)  (560 233)  routing T_11_14.sp4_h_r_40 <X> T_11_14.lc_trk_g2_0
 (15 9)  (561 233)  (561 233)  routing T_11_14.sp4_h_r_40 <X> T_11_14.lc_trk_g2_0
 (16 9)  (562 233)  (562 233)  routing T_11_14.sp4_h_r_40 <X> T_11_14.lc_trk_g2_0
 (17 9)  (563 233)  (563 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (572 233)  (572 233)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 233)  (573 233)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 233)  (575 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 233)  (578 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (580 233)  (580 233)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.input_2_4
 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (41 9)  (587 233)  (587 233)  LC_4 Logic Functioning bit
 (43 9)  (589 233)  (589 233)  LC_4 Logic Functioning bit
 (17 10)  (563 234)  (563 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 234)  (564 234)  routing T_11_14.wire_logic_cluster/lc_5/out <X> T_11_14.lc_trk_g2_5
 (26 10)  (572 234)  (572 234)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 234)  (577 234)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 234)  (580 234)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 234)  (584 234)  LC_5 Logic Functioning bit
 (41 10)  (587 234)  (587 234)  LC_5 Logic Functioning bit
 (43 10)  (589 234)  (589 234)  LC_5 Logic Functioning bit
 (45 10)  (591 234)  (591 234)  LC_5 Logic Functioning bit
 (28 11)  (574 235)  (574 235)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 235)  (576 235)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 235)  (577 235)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 235)  (578 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (579 235)  (579 235)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.input_2_5
 (34 11)  (580 235)  (580 235)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.input_2_5
 (39 11)  (585 235)  (585 235)  LC_5 Logic Functioning bit
 (40 11)  (586 235)  (586 235)  LC_5 Logic Functioning bit
 (43 11)  (589 235)  (589 235)  LC_5 Logic Functioning bit
 (16 13)  (562 237)  (562 237)  routing T_11_14.sp12_v_b_8 <X> T_11_14.lc_trk_g3_0
 (17 13)  (563 237)  (563 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (14 14)  (560 238)  (560 238)  routing T_11_14.wire_logic_cluster/lc_4/out <X> T_11_14.lc_trk_g3_4
 (21 14)  (567 238)  (567 238)  routing T_11_14.wire_logic_cluster/lc_7/out <X> T_11_14.lc_trk_g3_7
 (22 14)  (568 238)  (568 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (572 238)  (572 238)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 238)  (573 238)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 238)  (574 238)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 238)  (575 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 238)  (576 238)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 238)  (577 238)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 238)  (580 238)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (38 14)  (584 238)  (584 238)  LC_7 Logic Functioning bit
 (41 14)  (587 238)  (587 238)  LC_7 Logic Functioning bit
 (43 14)  (589 238)  (589 238)  LC_7 Logic Functioning bit
 (45 14)  (591 238)  (591 238)  LC_7 Logic Functioning bit
 (17 15)  (563 239)  (563 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (573 239)  (573 239)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 239)  (574 239)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 239)  (575 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 239)  (576 239)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 239)  (577 239)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 239)  (578 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (579 239)  (579 239)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.input_2_7
 (34 15)  (580 239)  (580 239)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.input_2_7
 (38 15)  (584 239)  (584 239)  LC_7 Logic Functioning bit
 (41 15)  (587 239)  (587 239)  LC_7 Logic Functioning bit
 (42 15)  (588 239)  (588 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (14 0)  (614 224)  (614 224)  routing T_12_14.sp4_v_b_0 <X> T_12_14.lc_trk_g0_0
 (25 0)  (625 224)  (625 224)  routing T_12_14.sp4_h_r_10 <X> T_12_14.lc_trk_g0_2
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (41 0)  (641 224)  (641 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (44 0)  (644 224)  (644 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (16 1)  (616 225)  (616 225)  routing T_12_14.sp4_v_b_0 <X> T_12_14.lc_trk_g0_0
 (17 1)  (617 225)  (617 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 225)  (623 225)  routing T_12_14.sp4_h_r_10 <X> T_12_14.lc_trk_g0_2
 (24 1)  (624 225)  (624 225)  routing T_12_14.sp4_h_r_10 <X> T_12_14.lc_trk_g0_2
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 225)  (633 225)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.input_2_0
 (35 1)  (635 225)  (635 225)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.input_2_0
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (42 1)  (642 225)  (642 225)  LC_0 Logic Functioning bit
 (49 1)  (649 225)  (649 225)  Carry_In_Mux bit 

 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (614 226)  (614 226)  routing T_12_14.lft_op_4 <X> T_12_14.lc_trk_g0_4
 (15 2)  (615 226)  (615 226)  routing T_12_14.lft_op_5 <X> T_12_14.lc_trk_g0_5
 (17 2)  (617 226)  (617 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 226)  (618 226)  routing T_12_14.lft_op_5 <X> T_12_14.lc_trk_g0_5
 (21 2)  (621 226)  (621 226)  routing T_12_14.lft_op_7 <X> T_12_14.lc_trk_g0_7
 (22 2)  (622 226)  (622 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 226)  (624 226)  routing T_12_14.lft_op_7 <X> T_12_14.lc_trk_g0_7
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (635 226)  (635 226)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.input_2_1
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (42 2)  (642 226)  (642 226)  LC_1 Logic Functioning bit
 (44 2)  (644 226)  (644 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (2 3)  (602 227)  (602 227)  routing T_12_14.lc_trk_g0_0 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (15 3)  (615 227)  (615 227)  routing T_12_14.lft_op_4 <X> T_12_14.lc_trk_g0_4
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (32 3)  (632 227)  (632 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (51 3)  (651 227)  (651 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (600 228)  (600 228)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 4)  (601 228)  (601 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (614 228)  (614 228)  routing T_12_14.wire_logic_cluster/lc_0/out <X> T_12_14.lc_trk_g1_0
 (21 4)  (621 228)  (621 228)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g1_3
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 228)  (625 228)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g1_2
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (635 228)  (635 228)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.input_2_2
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (41 4)  (641 228)  (641 228)  LC_2 Logic Functioning bit
 (42 4)  (642 228)  (642 228)  LC_2 Logic Functioning bit
 (44 4)  (644 228)  (644 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (0 5)  (600 229)  (600 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 5)  (601 229)  (601 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (17 5)  (617 229)  (617 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 229)  (632 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (41 5)  (641 229)  (641 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (16 6)  (616 230)  (616 230)  routing T_12_14.sp12_h_l_18 <X> T_12_14.lc_trk_g1_5
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (621 230)  (621 230)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g1_7
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 230)  (625 230)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g1_6
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (635 230)  (635 230)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.input_2_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (41 6)  (641 230)  (641 230)  LC_3 Logic Functioning bit
 (42 6)  (642 230)  (642 230)  LC_3 Logic Functioning bit
 (44 6)  (644 230)  (644 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (13 7)  (613 231)  (613 231)  routing T_12_14.sp4_v_b_0 <X> T_12_14.sp4_h_l_40
 (18 7)  (618 231)  (618 231)  routing T_12_14.sp12_h_l_18 <X> T_12_14.lc_trk_g1_5
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 231)  (632 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (635 231)  (635 231)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.input_2_3
 (36 7)  (636 231)  (636 231)  LC_3 Logic Functioning bit
 (39 7)  (639 231)  (639 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (42 7)  (642 231)  (642 231)  LC_3 Logic Functioning bit
 (51 7)  (651 231)  (651 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (621 232)  (621 232)  routing T_12_14.bnl_op_3 <X> T_12_14.lc_trk_g2_3
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (625 232)  (625 232)  routing T_12_14.bnl_op_2 <X> T_12_14.lc_trk_g2_2
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (635 232)  (635 232)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.input_2_4
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (39 8)  (639 232)  (639 232)  LC_4 Logic Functioning bit
 (41 8)  (641 232)  (641 232)  LC_4 Logic Functioning bit
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (44 8)  (644 232)  (644 232)  LC_4 Logic Functioning bit
 (45 8)  (645 232)  (645 232)  LC_4 Logic Functioning bit
 (51 8)  (651 232)  (651 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (621 233)  (621 233)  routing T_12_14.bnl_op_3 <X> T_12_14.lc_trk_g2_3
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (625 233)  (625 233)  routing T_12_14.bnl_op_2 <X> T_12_14.lc_trk_g2_2
 (32 9)  (632 233)  (632 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (633 233)  (633 233)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.input_2_4
 (34 9)  (634 233)  (634 233)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.input_2_4
 (35 9)  (635 233)  (635 233)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.input_2_4
 (36 9)  (636 233)  (636 233)  LC_4 Logic Functioning bit
 (39 9)  (639 233)  (639 233)  LC_4 Logic Functioning bit
 (41 9)  (641 233)  (641 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (11 10)  (611 234)  (611 234)  routing T_12_14.sp4_v_b_0 <X> T_12_14.sp4_v_t_45
 (13 10)  (613 234)  (613 234)  routing T_12_14.sp4_v_b_0 <X> T_12_14.sp4_v_t_45
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (41 10)  (641 234)  (641 234)  LC_5 Logic Functioning bit
 (42 10)  (642 234)  (642 234)  LC_5 Logic Functioning bit
 (44 10)  (644 234)  (644 234)  LC_5 Logic Functioning bit
 (45 10)  (645 234)  (645 234)  LC_5 Logic Functioning bit
 (51 10)  (651 234)  (651 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (30 11)  (630 235)  (630 235)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 235)  (632 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (633 235)  (633 235)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_5
 (35 11)  (635 235)  (635 235)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_5
 (36 11)  (636 235)  (636 235)  LC_5 Logic Functioning bit
 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (46 11)  (646 235)  (646 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g3_1
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (635 236)  (635 236)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.input_2_6
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (42 12)  (642 236)  (642 236)  LC_6 Logic Functioning bit
 (44 12)  (644 236)  (644 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 237)  (632 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (633 237)  (633 237)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.input_2_6
 (34 13)  (634 237)  (634 237)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.input_2_6
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (42 13)  (642 237)  (642 237)  LC_6 Logic Functioning bit
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 238)  (604 238)  routing T_12_14.sp4_h_r_3 <X> T_12_14.sp4_v_t_44
 (5 14)  (605 238)  (605 238)  routing T_12_14.sp4_v_b_9 <X> T_12_14.sp4_h_l_44
 (6 14)  (606 238)  (606 238)  routing T_12_14.sp4_h_r_3 <X> T_12_14.sp4_v_t_44
 (14 14)  (614 238)  (614 238)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g3_4
 (15 14)  (615 238)  (615 238)  routing T_12_14.sp4_h_l_16 <X> T_12_14.lc_trk_g3_5
 (16 14)  (616 238)  (616 238)  routing T_12_14.sp4_h_l_16 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (621 238)  (621 238)  routing T_12_14.bnl_op_7 <X> T_12_14.lc_trk_g3_7
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 238)  (630 238)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (635 238)  (635 238)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.input_2_7
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (41 14)  (641 238)  (641 238)  LC_7 Logic Functioning bit
 (42 14)  (642 238)  (642 238)  LC_7 Logic Functioning bit
 (44 14)  (644 238)  (644 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (0 15)  (600 239)  (600 239)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 239)  (601 239)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (5 15)  (605 239)  (605 239)  routing T_12_14.sp4_h_r_3 <X> T_12_14.sp4_v_t_44
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (618 239)  (618 239)  routing T_12_14.sp4_h_l_16 <X> T_12_14.lc_trk_g3_5
 (21 15)  (621 239)  (621 239)  routing T_12_14.bnl_op_7 <X> T_12_14.lc_trk_g3_7
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 239)  (623 239)  routing T_12_14.sp4_h_r_30 <X> T_12_14.lc_trk_g3_6
 (24 15)  (624 239)  (624 239)  routing T_12_14.sp4_h_r_30 <X> T_12_14.lc_trk_g3_6
 (25 15)  (625 239)  (625 239)  routing T_12_14.sp4_h_r_30 <X> T_12_14.lc_trk_g3_6
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 239)  (632 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (633 239)  (633 239)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.input_2_7
 (34 15)  (634 239)  (634 239)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.input_2_7
 (35 15)  (635 239)  (635 239)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.input_2_7
 (36 15)  (636 239)  (636 239)  LC_7 Logic Functioning bit
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit
 (41 15)  (641 239)  (641 239)  LC_7 Logic Functioning bit
 (42 15)  (642 239)  (642 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (14 0)  (668 224)  (668 224)  routing T_13_14.sp4_v_b_8 <X> T_13_14.lc_trk_g0_0
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (38 0)  (692 224)  (692 224)  LC_0 Logic Functioning bit
 (39 0)  (693 224)  (693 224)  LC_0 Logic Functioning bit
 (43 0)  (697 224)  (697 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (14 1)  (668 225)  (668 225)  routing T_13_14.sp4_v_b_8 <X> T_13_14.lc_trk_g0_0
 (16 1)  (670 225)  (670 225)  routing T_13_14.sp4_v_b_8 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (672 225)  (672 225)  routing T_13_14.sp4_r_v_b_34 <X> T_13_14.lc_trk_g0_1
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 225)  (679 225)  routing T_13_14.sp4_r_v_b_33 <X> T_13_14.lc_trk_g0_2
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 225)  (687 225)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.input_2_0
 (34 1)  (688 225)  (688 225)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.input_2_0
 (35 1)  (689 225)  (689 225)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.input_2_0
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (38 1)  (692 225)  (692 225)  LC_0 Logic Functioning bit
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (42 1)  (696 225)  (696 225)  LC_0 Logic Functioning bit
 (44 1)  (698 225)  (698 225)  LC_0 Logic Functioning bit
 (45 1)  (699 225)  (699 225)  LC_0 Logic Functioning bit
 (51 1)  (705 225)  (705 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 226)  (654 226)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (3 2)  (657 226)  (657 226)  routing T_13_14.sp12_v_t_23 <X> T_13_14.sp12_h_l_23
 (5 2)  (659 226)  (659 226)  routing T_13_14.sp4_v_t_43 <X> T_13_14.sp4_h_l_37
 (14 2)  (668 226)  (668 226)  routing T_13_14.sp4_h_l_9 <X> T_13_14.lc_trk_g0_4
 (26 2)  (680 226)  (680 226)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 226)  (684 226)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (41 2)  (695 226)  (695 226)  LC_1 Logic Functioning bit
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (2 3)  (656 227)  (656 227)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (4 3)  (658 227)  (658 227)  routing T_13_14.sp4_v_t_43 <X> T_13_14.sp4_h_l_37
 (6 3)  (660 227)  (660 227)  routing T_13_14.sp4_v_t_43 <X> T_13_14.sp4_h_l_37
 (14 3)  (668 227)  (668 227)  routing T_13_14.sp4_h_l_9 <X> T_13_14.lc_trk_g0_4
 (15 3)  (669 227)  (669 227)  routing T_13_14.sp4_h_l_9 <X> T_13_14.lc_trk_g0_4
 (16 3)  (670 227)  (670 227)  routing T_13_14.sp4_h_l_9 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (681 227)  (681 227)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 227)  (682 227)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (38 3)  (692 227)  (692 227)  LC_1 Logic Functioning bit
 (40 3)  (694 227)  (694 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (53 3)  (707 227)  (707 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (9 4)  (663 228)  (663 228)  routing T_13_14.sp4_v_t_41 <X> T_13_14.sp4_h_r_4
 (12 4)  (666 228)  (666 228)  routing T_13_14.sp4_v_t_40 <X> T_13_14.sp4_h_r_5
 (15 4)  (669 228)  (669 228)  routing T_13_14.bot_op_1 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (37 4)  (691 228)  (691 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (39 4)  (693 228)  (693 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (38 5)  (692 229)  (692 229)  LC_2 Logic Functioning bit
 (53 5)  (707 229)  (707 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (665 230)  (665 230)  routing T_13_14.sp4_v_b_9 <X> T_13_14.sp4_v_t_40
 (12 6)  (666 230)  (666 230)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_h_l_40
 (13 6)  (667 230)  (667 230)  routing T_13_14.sp4_v_b_9 <X> T_13_14.sp4_v_t_40
 (15 6)  (669 230)  (669 230)  routing T_13_14.sp4_v_b_21 <X> T_13_14.lc_trk_g1_5
 (16 6)  (670 230)  (670 230)  routing T_13_14.sp4_v_b_21 <X> T_13_14.lc_trk_g1_5
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (11 7)  (665 231)  (665 231)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_h_l_40
 (13 7)  (667 231)  (667 231)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_h_l_40
 (14 7)  (668 231)  (668 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g1_4
 (15 7)  (669 231)  (669 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g1_4
 (16 7)  (670 231)  (670 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (16 8)  (670 232)  (670 232)  routing T_13_14.sp4_v_t_12 <X> T_13_14.lc_trk_g2_1
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (672 232)  (672 232)  routing T_13_14.sp4_v_t_12 <X> T_13_14.lc_trk_g2_1
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (677 232)  (677 232)  routing T_13_14.sp12_v_b_19 <X> T_13_14.lc_trk_g2_3
 (26 8)  (680 232)  (680 232)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 232)  (685 232)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 232)  (687 232)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 232)  (690 232)  LC_4 Logic Functioning bit
 (37 8)  (691 232)  (691 232)  LC_4 Logic Functioning bit
 (38 8)  (692 232)  (692 232)  LC_4 Logic Functioning bit
 (39 8)  (693 232)  (693 232)  LC_4 Logic Functioning bit
 (41 8)  (695 232)  (695 232)  LC_4 Logic Functioning bit
 (43 8)  (697 232)  (697 232)  LC_4 Logic Functioning bit
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (675 233)  (675 233)  routing T_13_14.sp12_v_b_19 <X> T_13_14.lc_trk_g2_3
 (28 9)  (682 233)  (682 233)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (38 9)  (692 233)  (692 233)  LC_4 Logic Functioning bit
 (53 9)  (707 233)  (707 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (667 234)  (667 234)  routing T_13_14.sp4_v_b_8 <X> T_13_14.sp4_v_t_45
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (41 10)  (695 234)  (695 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (52 10)  (706 234)  (706 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (668 235)  (668 235)  routing T_13_14.sp4_r_v_b_36 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (680 235)  (680 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (15 12)  (669 236)  (669 236)  routing T_13_14.sp4_h_r_41 <X> T_13_14.lc_trk_g3_1
 (16 12)  (670 236)  (670 236)  routing T_13_14.sp4_h_r_41 <X> T_13_14.lc_trk_g3_1
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.sp4_h_r_41 <X> T_13_14.lc_trk_g3_1
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (18 13)  (672 237)  (672 237)  routing T_13_14.sp4_h_r_41 <X> T_13_14.lc_trk_g3_1
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (657 238)  (657 238)  routing T_13_14.sp12_h_r_1 <X> T_13_14.sp12_v_t_22
 (25 14)  (679 238)  (679 238)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 238)  (688 238)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 238)  (690 238)  LC_7 Logic Functioning bit
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (48 14)  (702 238)  (702 238)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (654 239)  (654 239)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 239)  (655 239)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (3 15)  (657 239)  (657 239)  routing T_13_14.sp12_h_r_1 <X> T_13_14.sp12_v_t_22
 (14 15)  (668 239)  (668 239)  routing T_13_14.sp4_h_l_17 <X> T_13_14.lc_trk_g3_4
 (15 15)  (669 239)  (669 239)  routing T_13_14.sp4_h_l_17 <X> T_13_14.lc_trk_g3_4
 (16 15)  (670 239)  (670 239)  routing T_13_14.sp4_h_l_17 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 239)  (677 239)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (38 15)  (692 239)  (692 239)  LC_7 Logic Functioning bit
 (46 15)  (700 239)  (700 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (705 239)  (705 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (707 239)  (707 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_14

 (9 0)  (717 224)  (717 224)  routing T_14_14.sp4_v_t_36 <X> T_14_14.sp4_h_r_1
 (15 0)  (723 224)  (723 224)  routing T_14_14.sp4_h_l_4 <X> T_14_14.lc_trk_g0_1
 (16 0)  (724 224)  (724 224)  routing T_14_14.sp4_h_l_4 <X> T_14_14.lc_trk_g0_1
 (17 0)  (725 224)  (725 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (726 224)  (726 224)  routing T_14_14.sp4_h_l_4 <X> T_14_14.lc_trk_g0_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (15 1)  (723 225)  (723 225)  routing T_14_14.sp4_v_t_5 <X> T_14_14.lc_trk_g0_0
 (16 1)  (724 225)  (724 225)  routing T_14_14.sp4_v_t_5 <X> T_14_14.lc_trk_g0_0
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (726 225)  (726 225)  routing T_14_14.sp4_h_l_4 <X> T_14_14.lc_trk_g0_1
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 225)  (735 225)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (45 1)  (753 225)  (753 225)  LC_0 Logic Functioning bit
 (46 1)  (754 225)  (754 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (710 227)  (710 227)  routing T_14_14.lc_trk_g0_0 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 228)  (731 228)  routing T_14_14.sp4_v_b_19 <X> T_14_14.lc_trk_g1_3
 (24 4)  (732 228)  (732 228)  routing T_14_14.sp4_v_b_19 <X> T_14_14.lc_trk_g1_3
 (13 6)  (721 230)  (721 230)  routing T_14_14.sp4_h_r_5 <X> T_14_14.sp4_v_t_40
 (12 7)  (720 231)  (720 231)  routing T_14_14.sp4_h_r_5 <X> T_14_14.sp4_v_t_40
 (12 8)  (720 232)  (720 232)  routing T_14_14.sp4_v_b_8 <X> T_14_14.sp4_h_r_8
 (11 9)  (719 233)  (719 233)  routing T_14_14.sp4_v_b_8 <X> T_14_14.sp4_h_r_8
 (5 10)  (713 234)  (713 234)  routing T_14_14.sp4_v_b_6 <X> T_14_14.sp4_h_l_43
 (6 10)  (714 234)  (714 234)  routing T_14_14.sp4_h_l_36 <X> T_14_14.sp4_v_t_43
 (11 10)  (719 234)  (719 234)  routing T_14_14.sp4_h_l_38 <X> T_14_14.sp4_v_t_45
 (0 14)  (708 238)  (708 238)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (713 238)  (713 238)  routing T_14_14.sp4_h_r_6 <X> T_14_14.sp4_h_l_44
 (14 14)  (722 238)  (722 238)  routing T_14_14.sp4_v_t_17 <X> T_14_14.lc_trk_g3_4
 (15 14)  (723 238)  (723 238)  routing T_14_14.sp4_v_t_32 <X> T_14_14.lc_trk_g3_5
 (16 14)  (724 238)  (724 238)  routing T_14_14.sp4_v_t_32 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (708 239)  (708 239)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 239)  (709 239)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (4 15)  (712 239)  (712 239)  routing T_14_14.sp4_h_r_6 <X> T_14_14.sp4_h_l_44
 (16 15)  (724 239)  (724 239)  routing T_14_14.sp4_v_t_17 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_15_14

 (22 0)  (784 224)  (784 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (785 224)  (785 224)  routing T_15_14.sp4_h_r_3 <X> T_15_14.lc_trk_g0_3
 (24 0)  (786 224)  (786 224)  routing T_15_14.sp4_h_r_3 <X> T_15_14.lc_trk_g0_3
 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 224)  (790 224)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 224)  (792 224)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 224)  (793 224)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 224)  (795 224)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (14 1)  (776 225)  (776 225)  routing T_15_14.sp12_h_r_16 <X> T_15_14.lc_trk_g0_0
 (16 1)  (778 225)  (778 225)  routing T_15_14.sp12_h_r_16 <X> T_15_14.lc_trk_g0_0
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (783 225)  (783 225)  routing T_15_14.sp4_h_r_3 <X> T_15_14.lc_trk_g0_3
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 225)  (789 225)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (41 1)  (803 225)  (803 225)  LC_0 Logic Functioning bit
 (43 1)  (805 225)  (805 225)  LC_0 Logic Functioning bit
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 226)  (776 226)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g0_4
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (41 2)  (803 226)  (803 226)  LC_1 Logic Functioning bit
 (43 2)  (805 226)  (805 226)  LC_1 Logic Functioning bit
 (50 2)  (812 226)  (812 226)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (41 3)  (803 227)  (803 227)  LC_1 Logic Functioning bit
 (43 3)  (805 227)  (805 227)  LC_1 Logic Functioning bit
 (15 4)  (777 228)  (777 228)  routing T_15_14.sp4_h_r_1 <X> T_15_14.lc_trk_g1_1
 (16 4)  (778 228)  (778 228)  routing T_15_14.sp4_h_r_1 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (783 228)  (783 228)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (43 4)  (805 228)  (805 228)  LC_2 Logic Functioning bit
 (50 4)  (812 228)  (812 228)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (780 229)  (780 229)  routing T_15_14.sp4_h_r_1 <X> T_15_14.lc_trk_g1_1
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (8 6)  (770 230)  (770 230)  routing T_15_14.sp4_h_r_8 <X> T_15_14.sp4_h_l_41
 (10 6)  (772 230)  (772 230)  routing T_15_14.sp4_h_r_8 <X> T_15_14.sp4_h_l_41
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 230)  (796 230)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 230)  (797 230)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.input_2_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (37 6)  (799 230)  (799 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (43 6)  (805 230)  (805 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (52 6)  (814 230)  (814 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (770 231)  (770 231)  routing T_15_14.sp4_h_r_10 <X> T_15_14.sp4_v_t_41
 (9 7)  (771 231)  (771 231)  routing T_15_14.sp4_h_r_10 <X> T_15_14.sp4_v_t_41
 (10 7)  (772 231)  (772 231)  routing T_15_14.sp4_h_r_10 <X> T_15_14.sp4_v_t_41
 (21 7)  (783 231)  (783 231)  routing T_15_14.sp4_r_v_b_31 <X> T_15_14.lc_trk_g1_7
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 231)  (786 231)  routing T_15_14.top_op_6 <X> T_15_14.lc_trk_g1_6
 (25 7)  (787 231)  (787 231)  routing T_15_14.top_op_6 <X> T_15_14.lc_trk_g1_6
 (26 7)  (788 231)  (788 231)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 231)  (789 231)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 231)  (790 231)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 231)  (794 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (796 231)  (796 231)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.input_2_3
 (35 7)  (797 231)  (797 231)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.input_2_3
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (37 7)  (799 231)  (799 231)  LC_3 Logic Functioning bit
 (38 7)  (800 231)  (800 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (14 8)  (776 232)  (776 232)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (15 8)  (777 232)  (777 232)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g2_1
 (16 8)  (778 232)  (778 232)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 232)  (780 232)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g2_1
 (21 8)  (783 232)  (783 232)  routing T_15_14.sp4_v_t_14 <X> T_15_14.lc_trk_g2_3
 (22 8)  (784 232)  (784 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (785 232)  (785 232)  routing T_15_14.sp4_v_t_14 <X> T_15_14.lc_trk_g2_3
 (26 8)  (788 232)  (788 232)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 232)  (790 232)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 232)  (793 232)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 232)  (795 232)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 232)  (796 232)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 232)  (797 232)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_4
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (41 8)  (803 232)  (803 232)  LC_4 Logic Functioning bit
 (43 8)  (805 232)  (805 232)  LC_4 Logic Functioning bit
 (45 8)  (807 232)  (807 232)  LC_4 Logic Functioning bit
 (47 8)  (809 232)  (809 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (13 9)  (775 233)  (775 233)  routing T_15_14.sp4_v_t_38 <X> T_15_14.sp4_h_r_8
 (15 9)  (777 233)  (777 233)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (16 9)  (778 233)  (778 233)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (17 9)  (779 233)  (779 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 233)  (792 233)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 233)  (793 233)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 233)  (794 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (795 233)  (795 233)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_4
 (34 9)  (796 233)  (796 233)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_4
 (35 9)  (797 233)  (797 233)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_4
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (37 9)  (799 233)  (799 233)  LC_4 Logic Functioning bit
 (39 9)  (801 233)  (801 233)  LC_4 Logic Functioning bit
 (40 9)  (802 233)  (802 233)  LC_4 Logic Functioning bit
 (42 9)  (804 233)  (804 233)  LC_4 Logic Functioning bit
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 234)  (780 234)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g2_5
 (21 10)  (783 234)  (783 234)  routing T_15_14.sp4_v_t_18 <X> T_15_14.lc_trk_g2_7
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (785 234)  (785 234)  routing T_15_14.sp4_v_t_18 <X> T_15_14.lc_trk_g2_7
 (25 10)  (787 234)  (787 234)  routing T_15_14.sp12_v_b_6 <X> T_15_14.lc_trk_g2_6
 (26 10)  (788 234)  (788 234)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 234)  (795 234)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (38 10)  (800 234)  (800 234)  LC_5 Logic Functioning bit
 (41 10)  (803 234)  (803 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (47 10)  (809 234)  (809 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (786 235)  (786 235)  routing T_15_14.sp12_v_b_6 <X> T_15_14.lc_trk_g2_6
 (25 11)  (787 235)  (787 235)  routing T_15_14.sp12_v_b_6 <X> T_15_14.lc_trk_g2_6
 (28 11)  (790 235)  (790 235)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 235)  (794 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (795 235)  (795 235)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.input_2_5
 (34 11)  (796 235)  (796 235)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.input_2_5
 (35 11)  (797 235)  (797 235)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.input_2_5
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (39 11)  (801 235)  (801 235)  LC_5 Logic Functioning bit
 (40 11)  (802 235)  (802 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (28 12)  (790 236)  (790 236)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 236)  (795 236)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (41 12)  (803 236)  (803 236)  LC_6 Logic Functioning bit
 (14 13)  (776 237)  (776 237)  routing T_15_14.sp4_h_r_24 <X> T_15_14.lc_trk_g3_0
 (15 13)  (777 237)  (777 237)  routing T_15_14.sp4_h_r_24 <X> T_15_14.lc_trk_g3_0
 (16 13)  (778 237)  (778 237)  routing T_15_14.sp4_h_r_24 <X> T_15_14.lc_trk_g3_0
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (784 237)  (784 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 237)  (785 237)  routing T_15_14.sp4_v_b_42 <X> T_15_14.lc_trk_g3_2
 (24 13)  (786 237)  (786 237)  routing T_15_14.sp4_v_b_42 <X> T_15_14.lc_trk_g3_2
 (27 13)  (789 237)  (789 237)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 237)  (790 237)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 237)  (792 237)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 237)  (794 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (795 237)  (795 237)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.input_2_6
 (48 13)  (810 237)  (810 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (776 238)  (776 238)  routing T_15_14.sp4_h_r_36 <X> T_15_14.lc_trk_g3_4
 (21 14)  (783 238)  (783 238)  routing T_15_14.rgt_op_7 <X> T_15_14.lc_trk_g3_7
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 238)  (786 238)  routing T_15_14.rgt_op_7 <X> T_15_14.lc_trk_g3_7
 (15 15)  (777 239)  (777 239)  routing T_15_14.sp4_h_r_36 <X> T_15_14.lc_trk_g3_4
 (16 15)  (778 239)  (778 239)  routing T_15_14.sp4_h_r_36 <X> T_15_14.lc_trk_g3_4
 (17 15)  (779 239)  (779 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 239)  (787 239)  routing T_15_14.sp4_r_v_b_46 <X> T_15_14.lc_trk_g3_6


LogicTile_16_14

 (22 0)  (838 224)  (838 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (839 224)  (839 224)  routing T_16_14.sp12_h_l_16 <X> T_16_14.lc_trk_g0_3
 (28 0)  (844 224)  (844 224)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 224)  (846 224)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 224)  (850 224)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (38 0)  (854 224)  (854 224)  LC_0 Logic Functioning bit
 (41 0)  (857 224)  (857 224)  LC_0 Logic Functioning bit
 (43 0)  (859 224)  (859 224)  LC_0 Logic Functioning bit
 (10 1)  (826 225)  (826 225)  routing T_16_14.sp4_h_r_8 <X> T_16_14.sp4_v_b_1
 (21 1)  (837 225)  (837 225)  routing T_16_14.sp12_h_l_16 <X> T_16_14.lc_trk_g0_3
 (28 1)  (844 225)  (844 225)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 225)  (847 225)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 225)  (853 225)  LC_0 Logic Functioning bit
 (39 1)  (855 225)  (855 225)  LC_0 Logic Functioning bit
 (41 1)  (857 225)  (857 225)  LC_0 Logic Functioning bit
 (43 1)  (859 225)  (859 225)  LC_0 Logic Functioning bit
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (825 226)  (825 226)  routing T_16_14.sp4_h_r_10 <X> T_16_14.sp4_h_l_36
 (10 2)  (826 226)  (826 226)  routing T_16_14.sp4_h_r_10 <X> T_16_14.sp4_h_l_36
 (14 2)  (830 226)  (830 226)  routing T_16_14.sp4_h_l_1 <X> T_16_14.lc_trk_g0_4
 (28 2)  (844 226)  (844 226)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 226)  (846 226)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 226)  (847 226)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 226)  (852 226)  LC_1 Logic Functioning bit
 (37 2)  (853 226)  (853 226)  LC_1 Logic Functioning bit
 (41 2)  (857 226)  (857 226)  LC_1 Logic Functioning bit
 (43 2)  (859 226)  (859 226)  LC_1 Logic Functioning bit
 (46 2)  (862 226)  (862 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (866 226)  (866 226)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (831 227)  (831 227)  routing T_16_14.sp4_h_l_1 <X> T_16_14.lc_trk_g0_4
 (16 3)  (832 227)  (832 227)  routing T_16_14.sp4_h_l_1 <X> T_16_14.lc_trk_g0_4
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (852 227)  (852 227)  LC_1 Logic Functioning bit
 (37 3)  (853 227)  (853 227)  LC_1 Logic Functioning bit
 (41 3)  (857 227)  (857 227)  LC_1 Logic Functioning bit
 (43 3)  (859 227)  (859 227)  LC_1 Logic Functioning bit
 (6 4)  (822 228)  (822 228)  routing T_16_14.sp4_h_r_10 <X> T_16_14.sp4_v_b_3
 (17 4)  (833 228)  (833 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (841 228)  (841 228)  routing T_16_14.sp4_h_r_10 <X> T_16_14.lc_trk_g1_2
 (26 4)  (842 228)  (842 228)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (37 4)  (853 228)  (853 228)  LC_2 Logic Functioning bit
 (39 4)  (855 228)  (855 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (45 4)  (861 228)  (861 228)  LC_2 Logic Functioning bit
 (47 4)  (863 228)  (863 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (18 5)  (834 229)  (834 229)  routing T_16_14.sp4_r_v_b_25 <X> T_16_14.lc_trk_g1_1
 (22 5)  (838 229)  (838 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (839 229)  (839 229)  routing T_16_14.sp4_h_r_10 <X> T_16_14.lc_trk_g1_2
 (24 5)  (840 229)  (840 229)  routing T_16_14.sp4_h_r_10 <X> T_16_14.lc_trk_g1_2
 (27 5)  (843 229)  (843 229)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 229)  (844 229)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 229)  (846 229)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 229)  (848 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (849 229)  (849 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.input_2_2
 (35 5)  (851 229)  (851 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.input_2_2
 (36 5)  (852 229)  (852 229)  LC_2 Logic Functioning bit
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (38 5)  (854 229)  (854 229)  LC_2 Logic Functioning bit
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (21 6)  (837 230)  (837 230)  routing T_16_14.wire_logic_cluster/lc_7/out <X> T_16_14.lc_trk_g1_7
 (22 6)  (838 230)  (838 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (844 230)  (844 230)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 230)  (846 230)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 230)  (850 230)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (37 6)  (853 230)  (853 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (42 6)  (858 230)  (858 230)  LC_3 Logic Functioning bit
 (45 6)  (861 230)  (861 230)  LC_3 Logic Functioning bit
 (52 6)  (868 230)  (868 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (844 231)  (844 231)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 231)  (846 231)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 231)  (848 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (849 231)  (849 231)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.input_2_3
 (35 7)  (851 231)  (851 231)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.input_2_3
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (42 7)  (858 231)  (858 231)  LC_3 Logic Functioning bit
 (43 7)  (859 231)  (859 231)  LC_3 Logic Functioning bit
 (8 8)  (824 232)  (824 232)  routing T_16_14.sp4_v_b_1 <X> T_16_14.sp4_h_r_7
 (9 8)  (825 232)  (825 232)  routing T_16_14.sp4_v_b_1 <X> T_16_14.sp4_h_r_7
 (10 8)  (826 232)  (826 232)  routing T_16_14.sp4_v_b_1 <X> T_16_14.sp4_h_r_7
 (14 8)  (830 232)  (830 232)  routing T_16_14.sp4_h_r_40 <X> T_16_14.lc_trk_g2_0
 (15 8)  (831 232)  (831 232)  routing T_16_14.sp4_h_r_25 <X> T_16_14.lc_trk_g2_1
 (16 8)  (832 232)  (832 232)  routing T_16_14.sp4_h_r_25 <X> T_16_14.lc_trk_g2_1
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (837 232)  (837 232)  routing T_16_14.wire_logic_cluster/lc_3/out <X> T_16_14.lc_trk_g2_3
 (22 8)  (838 232)  (838 232)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (841 232)  (841 232)  routing T_16_14.sp4_v_b_26 <X> T_16_14.lc_trk_g2_2
 (26 8)  (842 232)  (842 232)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 232)  (843 232)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 232)  (844 232)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 232)  (846 232)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 232)  (849 232)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 232)  (851 232)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.input_2_4
 (36 8)  (852 232)  (852 232)  LC_4 Logic Functioning bit
 (38 8)  (854 232)  (854 232)  LC_4 Logic Functioning bit
 (41 8)  (857 232)  (857 232)  LC_4 Logic Functioning bit
 (43 8)  (859 232)  (859 232)  LC_4 Logic Functioning bit
 (45 8)  (861 232)  (861 232)  LC_4 Logic Functioning bit
 (47 8)  (863 232)  (863 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (5 9)  (821 233)  (821 233)  routing T_16_14.sp4_h_r_6 <X> T_16_14.sp4_v_b_6
 (14 9)  (830 233)  (830 233)  routing T_16_14.sp4_h_r_40 <X> T_16_14.lc_trk_g2_0
 (15 9)  (831 233)  (831 233)  routing T_16_14.sp4_h_r_40 <X> T_16_14.lc_trk_g2_0
 (16 9)  (832 233)  (832 233)  routing T_16_14.sp4_h_r_40 <X> T_16_14.lc_trk_g2_0
 (17 9)  (833 233)  (833 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (834 233)  (834 233)  routing T_16_14.sp4_h_r_25 <X> T_16_14.lc_trk_g2_1
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (839 233)  (839 233)  routing T_16_14.sp4_v_b_26 <X> T_16_14.lc_trk_g2_2
 (28 9)  (844 233)  (844 233)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 233)  (846 233)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 233)  (848 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (849 233)  (849 233)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.input_2_4
 (35 9)  (851 233)  (851 233)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.input_2_4
 (36 9)  (852 233)  (852 233)  LC_4 Logic Functioning bit
 (39 9)  (855 233)  (855 233)  LC_4 Logic Functioning bit
 (40 9)  (856 233)  (856 233)  LC_4 Logic Functioning bit
 (42 9)  (858 233)  (858 233)  LC_4 Logic Functioning bit
 (14 10)  (830 234)  (830 234)  routing T_16_14.wire_logic_cluster/lc_4/out <X> T_16_14.lc_trk_g2_4
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 234)  (834 234)  routing T_16_14.wire_logic_cluster/lc_5/out <X> T_16_14.lc_trk_g2_5
 (26 10)  (842 234)  (842 234)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 234)  (843 234)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 234)  (844 234)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 234)  (846 234)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 234)  (847 234)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 234)  (849 234)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 234)  (850 234)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 234)  (852 234)  LC_5 Logic Functioning bit
 (38 10)  (854 234)  (854 234)  LC_5 Logic Functioning bit
 (41 10)  (857 234)  (857 234)  LC_5 Logic Functioning bit
 (43 10)  (859 234)  (859 234)  LC_5 Logic Functioning bit
 (45 10)  (861 234)  (861 234)  LC_5 Logic Functioning bit
 (47 10)  (863 234)  (863 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (8 11)  (824 235)  (824 235)  routing T_16_14.sp4_h_r_7 <X> T_16_14.sp4_v_t_42
 (9 11)  (825 235)  (825 235)  routing T_16_14.sp4_h_r_7 <X> T_16_14.sp4_v_t_42
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (838 235)  (838 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 235)  (839 235)  routing T_16_14.sp4_v_b_46 <X> T_16_14.lc_trk_g2_6
 (24 11)  (840 235)  (840 235)  routing T_16_14.sp4_v_b_46 <X> T_16_14.lc_trk_g2_6
 (28 11)  (844 235)  (844 235)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 235)  (846 235)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 235)  (848 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (851 235)  (851 235)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.input_2_5
 (36 11)  (852 235)  (852 235)  LC_5 Logic Functioning bit
 (39 11)  (855 235)  (855 235)  LC_5 Logic Functioning bit
 (40 11)  (856 235)  (856 235)  LC_5 Logic Functioning bit
 (42 11)  (858 235)  (858 235)  LC_5 Logic Functioning bit
 (2 12)  (818 236)  (818 236)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (11 12)  (827 236)  (827 236)  routing T_16_14.sp4_h_r_6 <X> T_16_14.sp4_v_b_11
 (25 12)  (841 236)  (841 236)  routing T_16_14.wire_logic_cluster/lc_2/out <X> T_16_14.lc_trk_g3_2
 (26 12)  (842 236)  (842 236)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 236)  (843 236)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 236)  (844 236)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 236)  (846 236)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 236)  (850 236)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 236)  (852 236)  LC_6 Logic Functioning bit
 (41 12)  (857 236)  (857 236)  LC_6 Logic Functioning bit
 (43 12)  (859 236)  (859 236)  LC_6 Logic Functioning bit
 (45 12)  (861 236)  (861 236)  LC_6 Logic Functioning bit
 (17 13)  (833 237)  (833 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (842 237)  (842 237)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 237)  (846 237)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 237)  (848 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (850 237)  (850 237)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.input_2_6
 (37 13)  (853 237)  (853 237)  LC_6 Logic Functioning bit
 (41 13)  (857 237)  (857 237)  LC_6 Logic Functioning bit
 (43 13)  (859 237)  (859 237)  LC_6 Logic Functioning bit
 (5 14)  (821 238)  (821 238)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (840 238)  (840 238)  routing T_16_14.tnl_op_7 <X> T_16_14.lc_trk_g3_7
 (25 14)  (841 238)  (841 238)  routing T_16_14.wire_logic_cluster/lc_6/out <X> T_16_14.lc_trk_g3_6
 (27 14)  (843 238)  (843 238)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 238)  (846 238)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 238)  (847 238)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 238)  (851 238)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_7
 (36 14)  (852 238)  (852 238)  LC_7 Logic Functioning bit
 (45 14)  (861 238)  (861 238)  LC_7 Logic Functioning bit
 (46 14)  (862 238)  (862 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (4 15)  (820 239)  (820 239)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (6 15)  (822 239)  (822 239)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (18 15)  (834 239)  (834 239)  routing T_16_14.sp4_r_v_b_45 <X> T_16_14.lc_trk_g3_5
 (21 15)  (837 239)  (837 239)  routing T_16_14.tnl_op_7 <X> T_16_14.lc_trk_g3_7
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (843 239)  (843 239)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 239)  (844 239)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 239)  (846 239)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 239)  (848 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (849 239)  (849 239)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_7
 (34 15)  (850 239)  (850 239)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_7
 (35 15)  (851 239)  (851 239)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_7
 (36 15)  (852 239)  (852 239)  LC_7 Logic Functioning bit
 (37 15)  (853 239)  (853 239)  LC_7 Logic Functioning bit
 (38 15)  (854 239)  (854 239)  LC_7 Logic Functioning bit
 (41 15)  (857 239)  (857 239)  LC_7 Logic Functioning bit
 (43 15)  (859 239)  (859 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (26 0)  (900 224)  (900 224)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 224)  (901 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 224)  (904 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 224)  (905 224)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 224)  (910 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (41 0)  (915 224)  (915 224)  LC_0 Logic Functioning bit
 (43 0)  (917 224)  (917 224)  LC_0 Logic Functioning bit
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 225)  (904 225)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (41 1)  (915 225)  (915 225)  LC_0 Logic Functioning bit
 (43 1)  (917 225)  (917 225)  LC_0 Logic Functioning bit
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (886 226)  (886 226)  routing T_17_14.sp4_v_t_39 <X> T_17_14.sp4_h_l_39
 (15 2)  (889 226)  (889 226)  routing T_17_14.sp4_h_r_5 <X> T_17_14.lc_trk_g0_5
 (16 2)  (890 226)  (890 226)  routing T_17_14.sp4_h_r_5 <X> T_17_14.lc_trk_g0_5
 (17 2)  (891 226)  (891 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (900 226)  (900 226)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 226)  (901 226)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 226)  (902 226)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 226)  (904 226)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 226)  (908 226)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 226)  (910 226)  LC_1 Logic Functioning bit
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (41 2)  (915 226)  (915 226)  LC_1 Logic Functioning bit
 (42 2)  (916 226)  (916 226)  LC_1 Logic Functioning bit
 (43 2)  (917 226)  (917 226)  LC_1 Logic Functioning bit
 (45 2)  (919 226)  (919 226)  LC_1 Logic Functioning bit
 (48 2)  (922 226)  (922 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (924 226)  (924 226)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (925 226)  (925 226)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (4 3)  (878 227)  (878 227)  routing T_17_14.sp4_h_r_4 <X> T_17_14.sp4_h_l_37
 (6 3)  (880 227)  (880 227)  routing T_17_14.sp4_h_r_4 <X> T_17_14.sp4_h_l_37
 (11 3)  (885 227)  (885 227)  routing T_17_14.sp4_v_t_39 <X> T_17_14.sp4_h_l_39
 (14 3)  (888 227)  (888 227)  routing T_17_14.sp4_r_v_b_28 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (892 227)  (892 227)  routing T_17_14.sp4_h_r_5 <X> T_17_14.lc_trk_g0_5
 (27 3)  (901 227)  (901 227)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 227)  (904 227)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 227)  (905 227)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 227)  (910 227)  LC_1 Logic Functioning bit
 (38 3)  (912 227)  (912 227)  LC_1 Logic Functioning bit
 (42 3)  (916 227)  (916 227)  LC_1 Logic Functioning bit
 (0 4)  (874 228)  (874 228)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (888 228)  (888 228)  routing T_17_14.sp4_h_r_8 <X> T_17_14.lc_trk_g1_0
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 228)  (897 228)  routing T_17_14.sp4_h_r_3 <X> T_17_14.lc_trk_g1_3
 (24 4)  (898 228)  (898 228)  routing T_17_14.sp4_h_r_3 <X> T_17_14.lc_trk_g1_3
 (27 4)  (901 228)  (901 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 228)  (902 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 228)  (904 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 228)  (905 228)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (915 228)  (915 228)  LC_2 Logic Functioning bit
 (43 4)  (917 228)  (917 228)  LC_2 Logic Functioning bit
 (48 4)  (922 228)  (922 228)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (15 5)  (889 229)  (889 229)  routing T_17_14.sp4_h_r_8 <X> T_17_14.lc_trk_g1_0
 (16 5)  (890 229)  (890 229)  routing T_17_14.sp4_h_r_8 <X> T_17_14.lc_trk_g1_0
 (17 5)  (891 229)  (891 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (895 229)  (895 229)  routing T_17_14.sp4_h_r_3 <X> T_17_14.lc_trk_g1_3
 (41 5)  (915 229)  (915 229)  LC_2 Logic Functioning bit
 (43 5)  (917 229)  (917 229)  LC_2 Logic Functioning bit
 (13 6)  (887 230)  (887 230)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_v_t_40
 (14 6)  (888 230)  (888 230)  routing T_17_14.wire_logic_cluster/lc_4/out <X> T_17_14.lc_trk_g1_4
 (12 7)  (886 231)  (886 231)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_v_t_40
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (11 8)  (885 232)  (885 232)  routing T_17_14.sp4_h_l_39 <X> T_17_14.sp4_v_b_8
 (13 8)  (887 232)  (887 232)  routing T_17_14.sp4_h_l_39 <X> T_17_14.sp4_v_b_8
 (25 8)  (899 232)  (899 232)  routing T_17_14.rgt_op_2 <X> T_17_14.lc_trk_g2_2
 (27 8)  (901 232)  (901 232)  routing T_17_14.lc_trk_g1_0 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 232)  (905 232)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 232)  (910 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (41 8)  (915 232)  (915 232)  LC_4 Logic Functioning bit
 (43 8)  (917 232)  (917 232)  LC_4 Logic Functioning bit
 (12 9)  (886 233)  (886 233)  routing T_17_14.sp4_h_l_39 <X> T_17_14.sp4_v_b_8
 (13 9)  (887 233)  (887 233)  routing T_17_14.sp4_v_t_38 <X> T_17_14.sp4_h_r_8
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 233)  (898 233)  routing T_17_14.rgt_op_2 <X> T_17_14.lc_trk_g2_2
 (26 9)  (900 233)  (900 233)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 233)  (901 233)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 233)  (902 233)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (39 9)  (913 233)  (913 233)  LC_4 Logic Functioning bit
 (41 9)  (915 233)  (915 233)  LC_4 Logic Functioning bit
 (43 9)  (917 233)  (917 233)  LC_4 Logic Functioning bit
 (12 10)  (886 234)  (886 234)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_h_l_45
 (14 10)  (888 234)  (888 234)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g2_4
 (13 11)  (887 235)  (887 235)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_h_l_45
 (14 11)  (888 235)  (888 235)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g2_4
 (15 11)  (889 235)  (889 235)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g2_4
 (16 11)  (890 235)  (890 235)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (13 13)  (887 237)  (887 237)  routing T_17_14.sp4_v_t_43 <X> T_17_14.sp4_h_r_11
 (0 14)  (874 238)  (874 238)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (877 238)  (877 238)  routing T_17_14.sp12_h_r_1 <X> T_17_14.sp12_v_t_22
 (4 14)  (878 238)  (878 238)  routing T_17_14.sp4_h_r_9 <X> T_17_14.sp4_v_t_44
 (13 14)  (887 238)  (887 238)  routing T_17_14.sp4_v_b_11 <X> T_17_14.sp4_v_t_46
 (14 14)  (888 238)  (888 238)  routing T_17_14.rgt_op_4 <X> T_17_14.lc_trk_g3_4
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 238)  (897 238)  routing T_17_14.sp4_v_b_47 <X> T_17_14.lc_trk_g3_7
 (24 14)  (898 238)  (898 238)  routing T_17_14.sp4_v_b_47 <X> T_17_14.lc_trk_g3_7
 (25 14)  (899 238)  (899 238)  routing T_17_14.sp4_v_b_38 <X> T_17_14.lc_trk_g3_6
 (1 15)  (875 239)  (875 239)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (3 15)  (877 239)  (877 239)  routing T_17_14.sp12_h_r_1 <X> T_17_14.sp12_v_t_22
 (4 15)  (878 239)  (878 239)  routing T_17_14.sp4_h_r_1 <X> T_17_14.sp4_h_l_44
 (5 15)  (879 239)  (879 239)  routing T_17_14.sp4_h_r_9 <X> T_17_14.sp4_v_t_44
 (6 15)  (880 239)  (880 239)  routing T_17_14.sp4_h_r_1 <X> T_17_14.sp4_h_l_44
 (15 15)  (889 239)  (889 239)  routing T_17_14.rgt_op_4 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 239)  (897 239)  routing T_17_14.sp4_v_b_38 <X> T_17_14.lc_trk_g3_6
 (25 15)  (899 239)  (899 239)  routing T_17_14.sp4_v_b_38 <X> T_17_14.lc_trk_g3_6


LogicTile_18_14

 (14 0)  (942 224)  (942 224)  routing T_18_14.sp4_h_r_8 <X> T_18_14.lc_trk_g0_0
 (17 0)  (945 224)  (945 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (950 224)  (950 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (951 224)  (951 224)  routing T_18_14.sp12_h_r_11 <X> T_18_14.lc_trk_g0_3
 (25 0)  (953 224)  (953 224)  routing T_18_14.sp12_h_r_2 <X> T_18_14.lc_trk_g0_2
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 224)  (958 224)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 224)  (959 224)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 224)  (962 224)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (53 0)  (981 224)  (981 224)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (943 225)  (943 225)  routing T_18_14.sp4_h_r_8 <X> T_18_14.lc_trk_g0_0
 (16 1)  (944 225)  (944 225)  routing T_18_14.sp4_h_r_8 <X> T_18_14.lc_trk_g0_0
 (17 1)  (945 225)  (945 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (952 225)  (952 225)  routing T_18_14.sp12_h_r_2 <X> T_18_14.lc_trk_g0_2
 (25 1)  (953 225)  (953 225)  routing T_18_14.sp12_h_r_2 <X> T_18_14.lc_trk_g0_2
 (26 1)  (954 225)  (954 225)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 225)  (955 225)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 225)  (959 225)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 225)  (960 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (962 225)  (962 225)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.input_2_0
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 226)  (943 226)  routing T_18_14.bot_op_5 <X> T_18_14.lc_trk_g0_5
 (17 2)  (945 226)  (945 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 226)  (961 226)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 226)  (962 226)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 226)  (964 226)  LC_1 Logic Functioning bit
 (38 2)  (966 226)  (966 226)  LC_1 Logic Functioning bit
 (41 2)  (969 226)  (969 226)  LC_1 Logic Functioning bit
 (43 2)  (971 226)  (971 226)  LC_1 Logic Functioning bit
 (46 2)  (974 226)  (974 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (980 226)  (980 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (5 3)  (933 227)  (933 227)  routing T_18_14.sp4_h_l_37 <X> T_18_14.sp4_v_t_37
 (26 3)  (954 227)  (954 227)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 227)  (955 227)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 227)  (959 227)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 227)  (960 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (38 3)  (966 227)  (966 227)  LC_1 Logic Functioning bit
 (17 4)  (945 228)  (945 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (950 228)  (950 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (952 228)  (952 228)  routing T_18_14.bot_op_3 <X> T_18_14.lc_trk_g1_3
 (25 4)  (953 228)  (953 228)  routing T_18_14.sp12_h_r_2 <X> T_18_14.lc_trk_g1_2
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 228)  (962 228)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (43 4)  (971 228)  (971 228)  LC_2 Logic Functioning bit
 (46 4)  (974 228)  (974 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (976 228)  (976 228)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (979 228)  (979 228)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (16 5)  (944 229)  (944 229)  routing T_18_14.sp12_h_r_8 <X> T_18_14.lc_trk_g1_0
 (17 5)  (945 229)  (945 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (950 229)  (950 229)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (952 229)  (952 229)  routing T_18_14.sp12_h_r_2 <X> T_18_14.lc_trk_g1_2
 (25 5)  (953 229)  (953 229)  routing T_18_14.sp12_h_r_2 <X> T_18_14.lc_trk_g1_2
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 229)  (960 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (961 229)  (961 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.input_2_2
 (34 5)  (962 229)  (962 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.input_2_2
 (35 5)  (963 229)  (963 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.input_2_2
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (949 230)  (949 230)  routing T_18_14.wire_logic_cluster/lc_7/out <X> T_18_14.lc_trk_g1_7
 (22 6)  (950 230)  (950 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 230)  (955 230)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 230)  (958 230)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 230)  (961 230)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 230)  (962 230)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (11 7)  (939 231)  (939 231)  routing T_18_14.sp4_h_r_9 <X> T_18_14.sp4_h_l_40
 (13 7)  (941 231)  (941 231)  routing T_18_14.sp4_h_r_9 <X> T_18_14.sp4_h_l_40
 (19 7)  (947 231)  (947 231)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (950 231)  (950 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (952 231)  (952 231)  routing T_18_14.bot_op_6 <X> T_18_14.lc_trk_g1_6
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (41 7)  (969 231)  (969 231)  LC_3 Logic Functioning bit
 (43 7)  (971 231)  (971 231)  LC_3 Logic Functioning bit
 (48 7)  (976 231)  (976 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (943 232)  (943 232)  routing T_18_14.sp4_h_r_25 <X> T_18_14.lc_trk_g2_1
 (16 8)  (944 232)  (944 232)  routing T_18_14.sp4_h_r_25 <X> T_18_14.lc_trk_g2_1
 (17 8)  (945 232)  (945 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (949 232)  (949 232)  routing T_18_14.sp4_h_r_43 <X> T_18_14.lc_trk_g2_3
 (22 8)  (950 232)  (950 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (951 232)  (951 232)  routing T_18_14.sp4_h_r_43 <X> T_18_14.lc_trk_g2_3
 (24 8)  (952 232)  (952 232)  routing T_18_14.sp4_h_r_43 <X> T_18_14.lc_trk_g2_3
 (25 8)  (953 232)  (953 232)  routing T_18_14.sp4_h_r_42 <X> T_18_14.lc_trk_g2_2
 (27 8)  (955 232)  (955 232)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 232)  (961 232)  routing T_18_14.lc_trk_g2_1 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 232)  (963 232)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.input_2_4
 (37 8)  (965 232)  (965 232)  LC_4 Logic Functioning bit
 (41 8)  (969 232)  (969 232)  LC_4 Logic Functioning bit
 (43 8)  (971 232)  (971 232)  LC_4 Logic Functioning bit
 (45 8)  (973 232)  (973 232)  LC_4 Logic Functioning bit
 (46 8)  (974 232)  (974 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (942 233)  (942 233)  routing T_18_14.sp4_h_r_24 <X> T_18_14.lc_trk_g2_0
 (15 9)  (943 233)  (943 233)  routing T_18_14.sp4_h_r_24 <X> T_18_14.lc_trk_g2_0
 (16 9)  (944 233)  (944 233)  routing T_18_14.sp4_h_r_24 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (946 233)  (946 233)  routing T_18_14.sp4_h_r_25 <X> T_18_14.lc_trk_g2_1
 (21 9)  (949 233)  (949 233)  routing T_18_14.sp4_h_r_43 <X> T_18_14.lc_trk_g2_3
 (22 9)  (950 233)  (950 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (951 233)  (951 233)  routing T_18_14.sp4_h_r_42 <X> T_18_14.lc_trk_g2_2
 (24 9)  (952 233)  (952 233)  routing T_18_14.sp4_h_r_42 <X> T_18_14.lc_trk_g2_2
 (25 9)  (953 233)  (953 233)  routing T_18_14.sp4_h_r_42 <X> T_18_14.lc_trk_g2_2
 (28 9)  (956 233)  (956 233)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 233)  (958 233)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 233)  (960 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (961 233)  (961 233)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.input_2_4
 (35 9)  (963 233)  (963 233)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.input_2_4
 (37 9)  (965 233)  (965 233)  LC_4 Logic Functioning bit
 (40 9)  (968 233)  (968 233)  LC_4 Logic Functioning bit
 (42 9)  (970 233)  (970 233)  LC_4 Logic Functioning bit
 (25 10)  (953 234)  (953 234)  routing T_18_14.sp4_v_b_30 <X> T_18_14.lc_trk_g2_6
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 234)  (959 234)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (38 10)  (966 234)  (966 234)  LC_5 Logic Functioning bit
 (41 10)  (969 234)  (969 234)  LC_5 Logic Functioning bit
 (43 10)  (971 234)  (971 234)  LC_5 Logic Functioning bit
 (52 10)  (980 234)  (980 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (12 11)  (940 235)  (940 235)  routing T_18_14.sp4_h_l_45 <X> T_18_14.sp4_v_t_45
 (15 11)  (943 235)  (943 235)  routing T_18_14.sp4_v_t_33 <X> T_18_14.lc_trk_g2_4
 (16 11)  (944 235)  (944 235)  routing T_18_14.sp4_v_t_33 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (951 235)  (951 235)  routing T_18_14.sp4_v_b_30 <X> T_18_14.lc_trk_g2_6
 (26 11)  (954 235)  (954 235)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 235)  (958 235)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (37 11)  (965 235)  (965 235)  LC_5 Logic Functioning bit
 (39 11)  (967 235)  (967 235)  LC_5 Logic Functioning bit
 (41 11)  (969 235)  (969 235)  LC_5 Logic Functioning bit
 (43 11)  (971 235)  (971 235)  LC_5 Logic Functioning bit
 (8 12)  (936 236)  (936 236)  routing T_18_14.sp4_v_b_4 <X> T_18_14.sp4_h_r_10
 (9 12)  (937 236)  (937 236)  routing T_18_14.sp4_v_b_4 <X> T_18_14.sp4_h_r_10
 (10 12)  (938 236)  (938 236)  routing T_18_14.sp4_v_b_4 <X> T_18_14.sp4_h_r_10
 (15 12)  (943 236)  (943 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (16 12)  (944 236)  (944 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 236)  (946 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (951 236)  (951 236)  routing T_18_14.sp12_v_b_11 <X> T_18_14.lc_trk_g3_3
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 236)  (962 236)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (37 12)  (965 236)  (965 236)  LC_6 Logic Functioning bit
 (43 12)  (971 236)  (971 236)  LC_6 Logic Functioning bit
 (52 12)  (980 236)  (980 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (954 237)  (954 237)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 237)  (960 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (965 237)  (965 237)  LC_6 Logic Functioning bit
 (42 13)  (970 237)  (970 237)  LC_6 Logic Functioning bit
 (53 13)  (981 237)  (981 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (15 14)  (943 238)  (943 238)  routing T_18_14.tnl_op_5 <X> T_18_14.lc_trk_g3_5
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (27 14)  (955 238)  (955 238)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 238)  (958 238)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 238)  (959 238)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 238)  (961 238)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 238)  (962 238)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 238)  (963 238)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.input_2_7
 (37 14)  (965 238)  (965 238)  LC_7 Logic Functioning bit
 (41 14)  (969 238)  (969 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (3 15)  (931 239)  (931 239)  routing T_18_14.sp12_h_l_22 <X> T_18_14.sp12_v_t_22
 (4 15)  (932 239)  (932 239)  routing T_18_14.sp4_h_r_1 <X> T_18_14.sp4_h_l_44
 (6 15)  (934 239)  (934 239)  routing T_18_14.sp4_h_r_1 <X> T_18_14.sp4_h_l_44
 (8 15)  (936 239)  (936 239)  routing T_18_14.sp4_h_r_10 <X> T_18_14.sp4_v_t_47
 (9 15)  (937 239)  (937 239)  routing T_18_14.sp4_h_r_10 <X> T_18_14.sp4_v_t_47
 (14 15)  (942 239)  (942 239)  routing T_18_14.sp4_r_v_b_44 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (946 239)  (946 239)  routing T_18_14.tnl_op_5 <X> T_18_14.lc_trk_g3_5
 (26 15)  (954 239)  (954 239)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 239)  (956 239)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 239)  (958 239)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 239)  (960 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (961 239)  (961 239)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.input_2_7
 (34 15)  (962 239)  (962 239)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.input_2_7
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (41 15)  (969 239)  (969 239)  LC_7 Logic Functioning bit
 (43 15)  (971 239)  (971 239)  LC_7 Logic Functioning bit
 (53 15)  (981 239)  (981 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_19_14

 (14 0)  (996 224)  (996 224)  routing T_19_14.wire_logic_cluster/lc_0/out <X> T_19_14.lc_trk_g0_0
 (15 0)  (997 224)  (997 224)  routing T_19_14.sp12_h_r_1 <X> T_19_14.lc_trk_g0_1
 (17 0)  (999 224)  (999 224)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (1000 224)  (1000 224)  routing T_19_14.sp12_h_r_1 <X> T_19_14.lc_trk_g0_1
 (21 0)  (1003 224)  (1003 224)  routing T_19_14.sp4_v_b_3 <X> T_19_14.lc_trk_g0_3
 (22 0)  (1004 224)  (1004 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1005 224)  (1005 224)  routing T_19_14.sp4_v_b_3 <X> T_19_14.lc_trk_g0_3
 (25 0)  (1007 224)  (1007 224)  routing T_19_14.lft_op_2 <X> T_19_14.lc_trk_g0_2
 (29 0)  (1011 224)  (1011 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 224)  (1012 224)  routing T_19_14.lc_trk_g0_5 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 224)  (1014 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 224)  (1015 224)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 224)  (1016 224)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 224)  (1017 224)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.input_2_0
 (37 0)  (1019 224)  (1019 224)  LC_0 Logic Functioning bit
 (41 0)  (1023 224)  (1023 224)  LC_0 Logic Functioning bit
 (43 0)  (1025 224)  (1025 224)  LC_0 Logic Functioning bit
 (45 0)  (1027 224)  (1027 224)  LC_0 Logic Functioning bit
 (17 1)  (999 225)  (999 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (1000 225)  (1000 225)  routing T_19_14.sp12_h_r_1 <X> T_19_14.lc_trk_g0_1
 (22 1)  (1004 225)  (1004 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1006 225)  (1006 225)  routing T_19_14.lft_op_2 <X> T_19_14.lc_trk_g0_2
 (29 1)  (1011 225)  (1011 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 225)  (1013 225)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 225)  (1014 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1015 225)  (1015 225)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.input_2_0
 (35 1)  (1017 225)  (1017 225)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.input_2_0
 (37 1)  (1019 225)  (1019 225)  LC_0 Logic Functioning bit
 (40 1)  (1022 225)  (1022 225)  LC_0 Logic Functioning bit
 (42 1)  (1024 225)  (1024 225)  LC_0 Logic Functioning bit
 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (990 226)  (990 226)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_h_l_36
 (9 2)  (991 226)  (991 226)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_h_l_36
 (10 2)  (992 226)  (992 226)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_h_l_36
 (14 2)  (996 226)  (996 226)  routing T_19_14.wire_logic_cluster/lc_4/out <X> T_19_14.lc_trk_g0_4
 (15 2)  (997 226)  (997 226)  routing T_19_14.sp12_h_r_5 <X> T_19_14.lc_trk_g0_5
 (17 2)  (999 226)  (999 226)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (1000 226)  (1000 226)  routing T_19_14.sp12_h_r_5 <X> T_19_14.lc_trk_g0_5
 (22 2)  (1004 226)  (1004 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1005 226)  (1005 226)  routing T_19_14.sp4_h_r_7 <X> T_19_14.lc_trk_g0_7
 (24 2)  (1006 226)  (1006 226)  routing T_19_14.sp4_h_r_7 <X> T_19_14.lc_trk_g0_7
 (25 2)  (1007 226)  (1007 226)  routing T_19_14.lft_op_6 <X> T_19_14.lc_trk_g0_6
 (27 2)  (1009 226)  (1009 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 226)  (1010 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 226)  (1011 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 226)  (1013 226)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 226)  (1014 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 226)  (1016 226)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 226)  (1019 226)  LC_1 Logic Functioning bit
 (41 2)  (1023 226)  (1023 226)  LC_1 Logic Functioning bit
 (43 2)  (1025 226)  (1025 226)  LC_1 Logic Functioning bit
 (45 2)  (1027 226)  (1027 226)  LC_1 Logic Functioning bit
 (17 3)  (999 227)  (999 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1000 227)  (1000 227)  routing T_19_14.sp12_h_r_5 <X> T_19_14.lc_trk_g0_5
 (21 3)  (1003 227)  (1003 227)  routing T_19_14.sp4_h_r_7 <X> T_19_14.lc_trk_g0_7
 (22 3)  (1004 227)  (1004 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1006 227)  (1006 227)  routing T_19_14.lft_op_6 <X> T_19_14.lc_trk_g0_6
 (29 3)  (1011 227)  (1011 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 227)  (1013 227)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 227)  (1014 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1015 227)  (1015 227)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.input_2_1
 (35 3)  (1017 227)  (1017 227)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.input_2_1
 (36 3)  (1018 227)  (1018 227)  LC_1 Logic Functioning bit
 (41 3)  (1023 227)  (1023 227)  LC_1 Logic Functioning bit
 (43 3)  (1025 227)  (1025 227)  LC_1 Logic Functioning bit
 (51 3)  (1033 227)  (1033 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 5)  (986 229)  (986 229)  routing T_19_14.sp4_v_t_47 <X> T_19_14.sp4_h_r_3
 (5 6)  (987 230)  (987 230)  routing T_19_14.sp4_v_t_44 <X> T_19_14.sp4_h_l_38
 (15 6)  (997 230)  (997 230)  routing T_19_14.sp12_h_r_5 <X> T_19_14.lc_trk_g1_5
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1000 230)  (1000 230)  routing T_19_14.sp12_h_r_5 <X> T_19_14.lc_trk_g1_5
 (21 6)  (1003 230)  (1003 230)  routing T_19_14.bnr_op_7 <X> T_19_14.lc_trk_g1_7
 (22 6)  (1004 230)  (1004 230)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (1007 230)  (1007 230)  routing T_19_14.sp4_h_l_11 <X> T_19_14.lc_trk_g1_6
 (26 6)  (1008 230)  (1008 230)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 230)  (1010 230)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 230)  (1011 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 230)  (1012 230)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 230)  (1013 230)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 230)  (1014 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 230)  (1017 230)  routing T_19_14.lc_trk_g0_7 <X> T_19_14.input_2_3
 (36 6)  (1018 230)  (1018 230)  LC_3 Logic Functioning bit
 (41 6)  (1023 230)  (1023 230)  LC_3 Logic Functioning bit
 (43 6)  (1025 230)  (1025 230)  LC_3 Logic Functioning bit
 (45 6)  (1027 230)  (1027 230)  LC_3 Logic Functioning bit
 (46 6)  (1028 230)  (1028 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (986 231)  (986 231)  routing T_19_14.sp4_v_t_44 <X> T_19_14.sp4_h_l_38
 (6 7)  (988 231)  (988 231)  routing T_19_14.sp4_v_t_44 <X> T_19_14.sp4_h_l_38
 (18 7)  (1000 231)  (1000 231)  routing T_19_14.sp12_h_r_5 <X> T_19_14.lc_trk_g1_5
 (21 7)  (1003 231)  (1003 231)  routing T_19_14.bnr_op_7 <X> T_19_14.lc_trk_g1_7
 (22 7)  (1004 231)  (1004 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1005 231)  (1005 231)  routing T_19_14.sp4_h_l_11 <X> T_19_14.lc_trk_g1_6
 (24 7)  (1006 231)  (1006 231)  routing T_19_14.sp4_h_l_11 <X> T_19_14.lc_trk_g1_6
 (25 7)  (1007 231)  (1007 231)  routing T_19_14.sp4_h_l_11 <X> T_19_14.lc_trk_g1_6
 (26 7)  (1008 231)  (1008 231)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 231)  (1009 231)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 231)  (1011 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 231)  (1012 231)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 231)  (1013 231)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 231)  (1014 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1017 231)  (1017 231)  routing T_19_14.lc_trk_g0_7 <X> T_19_14.input_2_3
 (36 7)  (1018 231)  (1018 231)  LC_3 Logic Functioning bit
 (40 7)  (1022 231)  (1022 231)  LC_3 Logic Functioning bit
 (42 7)  (1024 231)  (1024 231)  LC_3 Logic Functioning bit
 (10 8)  (992 232)  (992 232)  routing T_19_14.sp4_v_t_39 <X> T_19_14.sp4_h_r_7
 (21 8)  (1003 232)  (1003 232)  routing T_19_14.sp4_h_r_35 <X> T_19_14.lc_trk_g2_3
 (22 8)  (1004 232)  (1004 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1005 232)  (1005 232)  routing T_19_14.sp4_h_r_35 <X> T_19_14.lc_trk_g2_3
 (24 8)  (1006 232)  (1006 232)  routing T_19_14.sp4_h_r_35 <X> T_19_14.lc_trk_g2_3
 (26 8)  (1008 232)  (1008 232)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 232)  (1011 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 232)  (1014 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 232)  (1015 232)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 232)  (1016 232)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 232)  (1017 232)  routing T_19_14.lc_trk_g0_4 <X> T_19_14.input_2_4
 (42 8)  (1024 232)  (1024 232)  LC_4 Logic Functioning bit
 (43 8)  (1025 232)  (1025 232)  LC_4 Logic Functioning bit
 (45 8)  (1027 232)  (1027 232)  LC_4 Logic Functioning bit
 (52 8)  (1034 232)  (1034 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (1009 233)  (1009 233)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 233)  (1011 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 233)  (1012 233)  routing T_19_14.lc_trk_g0_3 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 233)  (1013 233)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 233)  (1014 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1018 233)  (1018 233)  LC_4 Logic Functioning bit
 (38 9)  (1020 233)  (1020 233)  LC_4 Logic Functioning bit
 (42 9)  (1024 233)  (1024 233)  LC_4 Logic Functioning bit
 (43 9)  (1025 233)  (1025 233)  LC_4 Logic Functioning bit
 (3 10)  (985 234)  (985 234)  routing T_19_14.sp12_h_r_1 <X> T_19_14.sp12_h_l_22
 (6 10)  (988 234)  (988 234)  routing T_19_14.sp4_v_b_3 <X> T_19_14.sp4_v_t_43
 (25 10)  (1007 234)  (1007 234)  routing T_19_14.sp4_v_b_30 <X> T_19_14.lc_trk_g2_6
 (3 11)  (985 235)  (985 235)  routing T_19_14.sp12_h_r_1 <X> T_19_14.sp12_h_l_22
 (4 11)  (986 235)  (986 235)  routing T_19_14.sp4_h_r_10 <X> T_19_14.sp4_h_l_43
 (5 11)  (987 235)  (987 235)  routing T_19_14.sp4_v_b_3 <X> T_19_14.sp4_v_t_43
 (6 11)  (988 235)  (988 235)  routing T_19_14.sp4_h_r_10 <X> T_19_14.sp4_h_l_43
 (22 11)  (1004 235)  (1004 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1005 235)  (1005 235)  routing T_19_14.sp4_v_b_30 <X> T_19_14.lc_trk_g2_6
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 236)  (1000 236)  routing T_19_14.wire_logic_cluster/lc_1/out <X> T_19_14.lc_trk_g3_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 236)  (1012 236)  routing T_19_14.lc_trk_g0_5 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 236)  (1013 236)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 236)  (1016 236)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 236)  (1018 236)  LC_6 Logic Functioning bit
 (38 12)  (1020 236)  (1020 236)  LC_6 Logic Functioning bit
 (41 12)  (1023 236)  (1023 236)  LC_6 Logic Functioning bit
 (43 12)  (1025 236)  (1025 236)  LC_6 Logic Functioning bit
 (22 13)  (1004 237)  (1004 237)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1006 237)  (1006 237)  routing T_19_14.tnr_op_2 <X> T_19_14.lc_trk_g3_2
 (26 13)  (1008 237)  (1008 237)  routing T_19_14.lc_trk_g0_2 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 237)  (1011 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 237)  (1013 237)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (40 13)  (1022 237)  (1022 237)  LC_6 Logic Functioning bit
 (42 13)  (1024 237)  (1024 237)  LC_6 Logic Functioning bit
 (46 13)  (1028 237)  (1028 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (1033 237)  (1033 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (1034 237)  (1034 237)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (1035 237)  (1035 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (3 14)  (985 238)  (985 238)  routing T_19_14.sp12_h_r_1 <X> T_19_14.sp12_v_t_22
 (8 14)  (990 238)  (990 238)  routing T_19_14.sp4_h_r_2 <X> T_19_14.sp4_h_l_47
 (10 14)  (992 238)  (992 238)  routing T_19_14.sp4_h_r_2 <X> T_19_14.sp4_h_l_47
 (21 14)  (1003 238)  (1003 238)  routing T_19_14.wire_logic_cluster/lc_7/out <X> T_19_14.lc_trk_g3_7
 (22 14)  (1004 238)  (1004 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 238)  (1009 238)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 238)  (1010 238)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 238)  (1011 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 238)  (1012 238)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 238)  (1013 238)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 238)  (1014 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 238)  (1016 238)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 238)  (1017 238)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.input_2_7
 (43 14)  (1025 238)  (1025 238)  LC_7 Logic Functioning bit
 (45 14)  (1027 238)  (1027 238)  LC_7 Logic Functioning bit
 (3 15)  (985 239)  (985 239)  routing T_19_14.sp12_h_r_1 <X> T_19_14.sp12_v_t_22
 (12 15)  (994 239)  (994 239)  routing T_19_14.sp4_h_l_46 <X> T_19_14.sp4_v_t_46
 (22 15)  (1004 239)  (1004 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1008 239)  (1008 239)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 239)  (1009 239)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 239)  (1010 239)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 239)  (1011 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 239)  (1012 239)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 239)  (1014 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1015 239)  (1015 239)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.input_2_7
 (34 15)  (1016 239)  (1016 239)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.input_2_7
 (35 15)  (1017 239)  (1017 239)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.input_2_7
 (36 15)  (1018 239)  (1018 239)  LC_7 Logic Functioning bit
 (38 15)  (1020 239)  (1020 239)  LC_7 Logic Functioning bit
 (41 15)  (1023 239)  (1023 239)  LC_7 Logic Functioning bit
 (42 15)  (1024 239)  (1024 239)  LC_7 Logic Functioning bit
 (43 15)  (1025 239)  (1025 239)  LC_7 Logic Functioning bit


LogicTile_20_14

 (4 0)  (1040 224)  (1040 224)  routing T_20_14.sp4_v_t_41 <X> T_20_14.sp4_v_b_0
 (6 0)  (1042 224)  (1042 224)  routing T_20_14.sp4_v_t_41 <X> T_20_14.sp4_v_b_0
 (13 0)  (1049 224)  (1049 224)  routing T_20_14.sp4_v_t_39 <X> T_20_14.sp4_v_b_2
 (17 0)  (1053 224)  (1053 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1054 224)  (1054 224)  routing T_20_14.wire_logic_cluster/lc_1/out <X> T_20_14.lc_trk_g0_1
 (29 0)  (1065 224)  (1065 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 224)  (1066 224)  routing T_20_14.lc_trk_g0_5 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (35 0)  (1071 224)  (1071 224)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.input_2_0
 (36 0)  (1072 224)  (1072 224)  LC_0 Logic Functioning bit
 (37 0)  (1073 224)  (1073 224)  LC_0 Logic Functioning bit
 (38 0)  (1074 224)  (1074 224)  LC_0 Logic Functioning bit
 (41 0)  (1077 224)  (1077 224)  LC_0 Logic Functioning bit
 (42 0)  (1078 224)  (1078 224)  LC_0 Logic Functioning bit
 (43 0)  (1079 224)  (1079 224)  LC_0 Logic Functioning bit
 (26 1)  (1062 225)  (1062 225)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 225)  (1063 225)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 225)  (1064 225)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 225)  (1065 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 225)  (1068 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1069 225)  (1069 225)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.input_2_0
 (34 1)  (1070 225)  (1070 225)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.input_2_0
 (35 1)  (1071 225)  (1071 225)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.input_2_0
 (36 1)  (1072 225)  (1072 225)  LC_0 Logic Functioning bit
 (43 1)  (1079 225)  (1079 225)  LC_0 Logic Functioning bit
 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 226)  (1044 226)  routing T_20_14.sp4_v_t_36 <X> T_20_14.sp4_h_l_36
 (9 2)  (1045 226)  (1045 226)  routing T_20_14.sp4_v_t_36 <X> T_20_14.sp4_h_l_36
 (15 2)  (1051 226)  (1051 226)  routing T_20_14.sp4_h_r_13 <X> T_20_14.lc_trk_g0_5
 (16 2)  (1052 226)  (1052 226)  routing T_20_14.sp4_h_r_13 <X> T_20_14.lc_trk_g0_5
 (17 2)  (1053 226)  (1053 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1054 226)  (1054 226)  routing T_20_14.sp4_h_r_13 <X> T_20_14.lc_trk_g0_5
 (21 2)  (1057 226)  (1057 226)  routing T_20_14.sp4_h_l_2 <X> T_20_14.lc_trk_g0_7
 (22 2)  (1058 226)  (1058 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1059 226)  (1059 226)  routing T_20_14.sp4_h_l_2 <X> T_20_14.lc_trk_g0_7
 (24 2)  (1060 226)  (1060 226)  routing T_20_14.sp4_h_l_2 <X> T_20_14.lc_trk_g0_7
 (25 2)  (1061 226)  (1061 226)  routing T_20_14.sp4_h_r_14 <X> T_20_14.lc_trk_g0_6
 (29 2)  (1065 226)  (1065 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 226)  (1066 226)  routing T_20_14.lc_trk_g0_6 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 226)  (1069 226)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 226)  (1070 226)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (41 2)  (1077 226)  (1077 226)  LC_1 Logic Functioning bit
 (43 2)  (1079 226)  (1079 226)  LC_1 Logic Functioning bit
 (22 3)  (1058 227)  (1058 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1059 227)  (1059 227)  routing T_20_14.sp4_h_r_14 <X> T_20_14.lc_trk_g0_6
 (24 3)  (1060 227)  (1060 227)  routing T_20_14.sp4_h_r_14 <X> T_20_14.lc_trk_g0_6
 (30 3)  (1066 227)  (1066 227)  routing T_20_14.lc_trk_g0_6 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 227)  (1067 227)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (41 3)  (1077 227)  (1077 227)  LC_1 Logic Functioning bit
 (43 3)  (1079 227)  (1079 227)  LC_1 Logic Functioning bit
 (0 4)  (1036 228)  (1036 228)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (6 4)  (1042 228)  (1042 228)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_v_b_3
 (14 4)  (1050 228)  (1050 228)  routing T_20_14.wire_logic_cluster/lc_0/out <X> T_20_14.lc_trk_g1_0
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 228)  (1069 228)  routing T_20_14.lc_trk_g2_1 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 228)  (1071 228)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.input_2_2
 (36 4)  (1072 228)  (1072 228)  LC_2 Logic Functioning bit
 (37 4)  (1073 228)  (1073 228)  LC_2 Logic Functioning bit
 (39 4)  (1075 228)  (1075 228)  LC_2 Logic Functioning bit
 (43 4)  (1079 228)  (1079 228)  LC_2 Logic Functioning bit
 (1 5)  (1037 229)  (1037 229)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (17 5)  (1053 229)  (1053 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1062 229)  (1062 229)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 229)  (1063 229)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 229)  (1064 229)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 229)  (1068 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1070 229)  (1070 229)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.input_2_2
 (35 5)  (1071 229)  (1071 229)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.input_2_2
 (36 5)  (1072 229)  (1072 229)  LC_2 Logic Functioning bit
 (37 5)  (1073 229)  (1073 229)  LC_2 Logic Functioning bit
 (38 5)  (1074 229)  (1074 229)  LC_2 Logic Functioning bit
 (42 5)  (1078 229)  (1078 229)  LC_2 Logic Functioning bit
 (4 6)  (1040 230)  (1040 230)  routing T_20_14.sp4_h_r_3 <X> T_20_14.sp4_v_t_38
 (13 6)  (1049 230)  (1049 230)  routing T_20_14.sp4_h_r_5 <X> T_20_14.sp4_v_t_40
 (16 6)  (1052 230)  (1052 230)  routing T_20_14.sp4_v_b_13 <X> T_20_14.lc_trk_g1_5
 (17 6)  (1053 230)  (1053 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1054 230)  (1054 230)  routing T_20_14.sp4_v_b_13 <X> T_20_14.lc_trk_g1_5
 (21 6)  (1057 230)  (1057 230)  routing T_20_14.lft_op_7 <X> T_20_14.lc_trk_g1_7
 (22 6)  (1058 230)  (1058 230)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1060 230)  (1060 230)  routing T_20_14.lft_op_7 <X> T_20_14.lc_trk_g1_7
 (27 6)  (1063 230)  (1063 230)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 230)  (1064 230)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 230)  (1065 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 230)  (1066 230)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 230)  (1067 230)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 230)  (1068 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 230)  (1069 230)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 230)  (1072 230)  LC_3 Logic Functioning bit
 (38 6)  (1074 230)  (1074 230)  LC_3 Logic Functioning bit
 (43 6)  (1079 230)  (1079 230)  LC_3 Logic Functioning bit
 (45 6)  (1081 230)  (1081 230)  LC_3 Logic Functioning bit
 (47 6)  (1083 230)  (1083 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1086 230)  (1086 230)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (1041 231)  (1041 231)  routing T_20_14.sp4_h_r_3 <X> T_20_14.sp4_v_t_38
 (12 7)  (1048 231)  (1048 231)  routing T_20_14.sp4_h_r_5 <X> T_20_14.sp4_v_t_40
 (18 7)  (1054 231)  (1054 231)  routing T_20_14.sp4_v_b_13 <X> T_20_14.lc_trk_g1_5
 (27 7)  (1063 231)  (1063 231)  routing T_20_14.lc_trk_g1_0 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 231)  (1065 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 231)  (1072 231)  LC_3 Logic Functioning bit
 (38 7)  (1074 231)  (1074 231)  LC_3 Logic Functioning bit
 (40 7)  (1076 231)  (1076 231)  LC_3 Logic Functioning bit
 (42 7)  (1078 231)  (1078 231)  LC_3 Logic Functioning bit
 (43 7)  (1079 231)  (1079 231)  LC_3 Logic Functioning bit
 (51 7)  (1087 231)  (1087 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (1053 232)  (1053 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (1061 232)  (1061 232)  routing T_20_14.sp4_h_r_34 <X> T_20_14.lc_trk_g2_2
 (28 8)  (1064 232)  (1064 232)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 232)  (1065 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 232)  (1066 232)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 232)  (1067 232)  routing T_20_14.lc_trk_g0_7 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 232)  (1072 232)  LC_4 Logic Functioning bit
 (37 8)  (1073 232)  (1073 232)  LC_4 Logic Functioning bit
 (38 8)  (1074 232)  (1074 232)  LC_4 Logic Functioning bit
 (39 8)  (1075 232)  (1075 232)  LC_4 Logic Functioning bit
 (41 8)  (1077 232)  (1077 232)  LC_4 Logic Functioning bit
 (43 8)  (1079 232)  (1079 232)  LC_4 Logic Functioning bit
 (18 9)  (1054 233)  (1054 233)  routing T_20_14.sp4_r_v_b_33 <X> T_20_14.lc_trk_g2_1
 (22 9)  (1058 233)  (1058 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1059 233)  (1059 233)  routing T_20_14.sp4_h_r_34 <X> T_20_14.lc_trk_g2_2
 (24 9)  (1060 233)  (1060 233)  routing T_20_14.sp4_h_r_34 <X> T_20_14.lc_trk_g2_2
 (26 9)  (1062 233)  (1062 233)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 233)  (1063 233)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 233)  (1064 233)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 233)  (1065 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 233)  (1066 233)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 233)  (1067 233)  routing T_20_14.lc_trk_g0_7 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 233)  (1072 233)  LC_4 Logic Functioning bit
 (38 9)  (1074 233)  (1074 233)  LC_4 Logic Functioning bit
 (12 10)  (1048 234)  (1048 234)  routing T_20_14.sp4_h_r_5 <X> T_20_14.sp4_h_l_45
 (21 10)  (1057 234)  (1057 234)  routing T_20_14.sp4_v_t_18 <X> T_20_14.lc_trk_g2_7
 (22 10)  (1058 234)  (1058 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1059 234)  (1059 234)  routing T_20_14.sp4_v_t_18 <X> T_20_14.lc_trk_g2_7
 (28 10)  (1064 234)  (1064 234)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 234)  (1065 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 234)  (1066 234)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 234)  (1068 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 234)  (1069 234)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 234)  (1070 234)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 234)  (1072 234)  LC_5 Logic Functioning bit
 (37 10)  (1073 234)  (1073 234)  LC_5 Logic Functioning bit
 (38 10)  (1074 234)  (1074 234)  LC_5 Logic Functioning bit
 (39 10)  (1075 234)  (1075 234)  LC_5 Logic Functioning bit
 (43 10)  (1079 234)  (1079 234)  LC_5 Logic Functioning bit
 (50 10)  (1086 234)  (1086 234)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1040 235)  (1040 235)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_h_l_43
 (6 11)  (1042 235)  (1042 235)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_h_l_43
 (8 11)  (1044 235)  (1044 235)  routing T_20_14.sp4_h_r_1 <X> T_20_14.sp4_v_t_42
 (9 11)  (1045 235)  (1045 235)  routing T_20_14.sp4_h_r_1 <X> T_20_14.sp4_v_t_42
 (10 11)  (1046 235)  (1046 235)  routing T_20_14.sp4_h_r_1 <X> T_20_14.sp4_v_t_42
 (13 11)  (1049 235)  (1049 235)  routing T_20_14.sp4_h_r_5 <X> T_20_14.sp4_h_l_45
 (15 11)  (1051 235)  (1051 235)  routing T_20_14.tnr_op_4 <X> T_20_14.lc_trk_g2_4
 (17 11)  (1053 235)  (1053 235)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (29 11)  (1065 235)  (1065 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (1073 235)  (1073 235)  LC_5 Logic Functioning bit
 (39 11)  (1075 235)  (1075 235)  LC_5 Logic Functioning bit
 (43 11)  (1079 235)  (1079 235)  LC_5 Logic Functioning bit
 (15 12)  (1051 236)  (1051 236)  routing T_20_14.tnr_op_1 <X> T_20_14.lc_trk_g3_1
 (17 12)  (1053 236)  (1053 236)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (1058 236)  (1058 236)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1060 236)  (1060 236)  routing T_20_14.tnr_op_3 <X> T_20_14.lc_trk_g3_3
 (10 13)  (1046 237)  (1046 237)  routing T_20_14.sp4_h_r_5 <X> T_20_14.sp4_v_b_10
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (1044 238)  (1044 238)  routing T_20_14.sp4_v_t_41 <X> T_20_14.sp4_h_l_47
 (9 14)  (1045 238)  (1045 238)  routing T_20_14.sp4_v_t_41 <X> T_20_14.sp4_h_l_47
 (10 14)  (1046 238)  (1046 238)  routing T_20_14.sp4_v_t_41 <X> T_20_14.sp4_h_l_47
 (17 14)  (1053 238)  (1053 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1054 238)  (1054 238)  routing T_20_14.wire_logic_cluster/lc_5/out <X> T_20_14.lc_trk_g3_5
 (21 14)  (1057 238)  (1057 238)  routing T_20_14.sp12_v_b_7 <X> T_20_14.lc_trk_g3_7
 (22 14)  (1058 238)  (1058 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1060 238)  (1060 238)  routing T_20_14.sp12_v_b_7 <X> T_20_14.lc_trk_g3_7
 (0 15)  (1036 239)  (1036 239)  routing T_20_14.lc_trk_g1_5 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 239)  (1037 239)  routing T_20_14.lc_trk_g1_5 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (4 15)  (1040 239)  (1040 239)  routing T_20_14.sp4_h_r_1 <X> T_20_14.sp4_h_l_44
 (6 15)  (1042 239)  (1042 239)  routing T_20_14.sp4_h_r_1 <X> T_20_14.sp4_h_l_44
 (8 15)  (1044 239)  (1044 239)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_v_t_47
 (9 15)  (1045 239)  (1045 239)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_v_t_47
 (21 15)  (1057 239)  (1057 239)  routing T_20_14.sp12_v_b_7 <X> T_20_14.lc_trk_g3_7


LogicTile_21_14

 (12 0)  (1102 224)  (1102 224)  routing T_21_14.sp4_v_t_39 <X> T_21_14.sp4_h_r_2
 (14 0)  (1104 224)  (1104 224)  routing T_21_14.wire_logic_cluster/lc_0/out <X> T_21_14.lc_trk_g0_0
 (15 0)  (1105 224)  (1105 224)  routing T_21_14.sp4_v_b_17 <X> T_21_14.lc_trk_g0_1
 (16 0)  (1106 224)  (1106 224)  routing T_21_14.sp4_v_b_17 <X> T_21_14.lc_trk_g0_1
 (17 0)  (1107 224)  (1107 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (29 0)  (1119 224)  (1119 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 224)  (1122 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 224)  (1126 224)  LC_0 Logic Functioning bit
 (41 0)  (1131 224)  (1131 224)  LC_0 Logic Functioning bit
 (45 0)  (1135 224)  (1135 224)  LC_0 Logic Functioning bit
 (17 1)  (1107 225)  (1107 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (1119 225)  (1119 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (38 1)  (1128 225)  (1128 225)  LC_0 Logic Functioning bit
 (43 1)  (1133 225)  (1133 225)  LC_0 Logic Functioning bit
 (45 1)  (1135 225)  (1135 225)  LC_0 Logic Functioning bit
 (48 1)  (1138 225)  (1138 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1139 225)  (1139 225)  Carry_In_Mux bit 

 (0 2)  (1090 226)  (1090 226)  routing T_21_14.glb_netwk_3 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (1096 226)  (1096 226)  routing T_21_14.sp4_h_l_42 <X> T_21_14.sp4_v_t_37
 (8 2)  (1098 226)  (1098 226)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_h_l_36
 (14 2)  (1104 226)  (1104 226)  routing T_21_14.sp4_v_t_1 <X> T_21_14.lc_trk_g0_4
 (0 3)  (1090 227)  (1090 227)  routing T_21_14.glb_netwk_3 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (14 3)  (1104 227)  (1104 227)  routing T_21_14.sp4_v_t_1 <X> T_21_14.lc_trk_g0_4
 (16 3)  (1106 227)  (1106 227)  routing T_21_14.sp4_v_t_1 <X> T_21_14.lc_trk_g0_4
 (17 3)  (1107 227)  (1107 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (0 4)  (1090 228)  (1090 228)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 228)  (1091 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 229)  (1090 229)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 229)  (1091 229)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (5 6)  (1095 230)  (1095 230)  routing T_21_14.sp4_v_t_38 <X> T_21_14.sp4_h_l_38
 (8 6)  (1098 230)  (1098 230)  routing T_21_14.sp4_v_t_47 <X> T_21_14.sp4_h_l_41
 (9 6)  (1099 230)  (1099 230)  routing T_21_14.sp4_v_t_47 <X> T_21_14.sp4_h_l_41
 (10 6)  (1100 230)  (1100 230)  routing T_21_14.sp4_v_t_47 <X> T_21_14.sp4_h_l_41
 (12 6)  (1102 230)  (1102 230)  routing T_21_14.sp4_v_t_40 <X> T_21_14.sp4_h_l_40
 (6 7)  (1096 231)  (1096 231)  routing T_21_14.sp4_v_t_38 <X> T_21_14.sp4_h_l_38
 (11 7)  (1101 231)  (1101 231)  routing T_21_14.sp4_v_t_40 <X> T_21_14.sp4_h_l_40
 (8 11)  (1098 235)  (1098 235)  routing T_21_14.sp4_v_b_4 <X> T_21_14.sp4_v_t_42
 (10 11)  (1100 235)  (1100 235)  routing T_21_14.sp4_v_b_4 <X> T_21_14.sp4_v_t_42
 (9 12)  (1099 236)  (1099 236)  routing T_21_14.sp4_v_t_47 <X> T_21_14.sp4_h_r_10
 (22 12)  (1112 236)  (1112 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1113 236)  (1113 236)  routing T_21_14.sp4_v_t_30 <X> T_21_14.lc_trk_g3_3
 (24 12)  (1114 236)  (1114 236)  routing T_21_14.sp4_v_t_30 <X> T_21_14.lc_trk_g3_3
 (1 14)  (1091 238)  (1091 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (1101 238)  (1101 238)  routing T_21_14.sp4_h_r_5 <X> T_21_14.sp4_v_t_46
 (13 14)  (1103 238)  (1103 238)  routing T_21_14.sp4_h_r_5 <X> T_21_14.sp4_v_t_46
 (1 15)  (1091 239)  (1091 239)  routing T_21_14.lc_trk_g0_4 <X> T_21_14.wire_logic_cluster/lc_7/s_r
 (12 15)  (1102 239)  (1102 239)  routing T_21_14.sp4_h_r_5 <X> T_21_14.sp4_v_t_46


LogicTile_22_14

 (28 0)  (1172 224)  (1172 224)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 224)  (1173 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 224)  (1174 224)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 224)  (1175 224)  routing T_22_14.lc_trk_g0_7 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 224)  (1176 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (1185 224)  (1185 224)  LC_0 Logic Functioning bit
 (43 0)  (1187 224)  (1187 224)  LC_0 Logic Functioning bit
 (31 1)  (1175 225)  (1175 225)  routing T_22_14.lc_trk_g0_7 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (41 1)  (1185 225)  (1185 225)  LC_0 Logic Functioning bit
 (43 1)  (1187 225)  (1187 225)  LC_0 Logic Functioning bit
 (0 2)  (1144 226)  (1144 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 226)  (1158 226)  routing T_22_14.wire_logic_cluster/lc_4/out <X> T_22_14.lc_trk_g0_4
 (21 2)  (1165 226)  (1165 226)  routing T_22_14.sp4_h_l_10 <X> T_22_14.lc_trk_g0_7
 (22 2)  (1166 226)  (1166 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1167 226)  (1167 226)  routing T_22_14.sp4_h_l_10 <X> T_22_14.lc_trk_g0_7
 (24 2)  (1168 226)  (1168 226)  routing T_22_14.sp4_h_l_10 <X> T_22_14.lc_trk_g0_7
 (25 2)  (1169 226)  (1169 226)  routing T_22_14.sp12_h_l_5 <X> T_22_14.lc_trk_g0_6
 (29 2)  (1173 226)  (1173 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 226)  (1174 226)  routing T_22_14.lc_trk_g0_6 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 226)  (1175 226)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 226)  (1176 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 226)  (1177 226)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (1184 226)  (1184 226)  LC_1 Logic Functioning bit
 (42 2)  (1186 226)  (1186 226)  LC_1 Logic Functioning bit
 (45 2)  (1189 226)  (1189 226)  LC_1 Logic Functioning bit
 (47 2)  (1191 226)  (1191 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1194 226)  (1194 226)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1196 226)  (1196 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (1161 227)  (1161 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (1165 227)  (1165 227)  routing T_22_14.sp4_h_l_10 <X> T_22_14.lc_trk_g0_7
 (22 3)  (1166 227)  (1166 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1168 227)  (1168 227)  routing T_22_14.sp12_h_l_5 <X> T_22_14.lc_trk_g0_6
 (25 3)  (1169 227)  (1169 227)  routing T_22_14.sp12_h_l_5 <X> T_22_14.lc_trk_g0_6
 (28 3)  (1172 227)  (1172 227)  routing T_22_14.lc_trk_g2_1 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 227)  (1173 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 227)  (1174 227)  routing T_22_14.lc_trk_g0_6 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1175 227)  (1175 227)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (1181 227)  (1181 227)  LC_1 Logic Functioning bit
 (41 3)  (1185 227)  (1185 227)  LC_1 Logic Functioning bit
 (42 3)  (1186 227)  (1186 227)  LC_1 Logic Functioning bit
 (43 3)  (1187 227)  (1187 227)  LC_1 Logic Functioning bit
 (47 3)  (1191 227)  (1191 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1195 227)  (1195 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (1145 228)  (1145 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (1152 228)  (1152 228)  routing T_22_14.sp4_h_l_45 <X> T_22_14.sp4_h_r_4
 (10 4)  (1154 228)  (1154 228)  routing T_22_14.sp4_h_l_45 <X> T_22_14.sp4_h_r_4
 (21 4)  (1165 228)  (1165 228)  routing T_22_14.wire_logic_cluster/lc_3/out <X> T_22_14.lc_trk_g1_3
 (22 4)  (1166 228)  (1166 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1169 228)  (1169 228)  routing T_22_14.sp4_h_l_7 <X> T_22_14.lc_trk_g1_2
 (29 4)  (1173 228)  (1173 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 228)  (1174 228)  routing T_22_14.lc_trk_g0_7 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 228)  (1176 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 228)  (1177 228)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 228)  (1178 228)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 228)  (1179 228)  routing T_22_14.lc_trk_g1_7 <X> T_22_14.input_2_2
 (36 4)  (1180 228)  (1180 228)  LC_2 Logic Functioning bit
 (37 4)  (1181 228)  (1181 228)  LC_2 Logic Functioning bit
 (38 4)  (1182 228)  (1182 228)  LC_2 Logic Functioning bit
 (39 4)  (1183 228)  (1183 228)  LC_2 Logic Functioning bit
 (40 4)  (1184 228)  (1184 228)  LC_2 Logic Functioning bit
 (41 4)  (1185 228)  (1185 228)  LC_2 Logic Functioning bit
 (42 4)  (1186 228)  (1186 228)  LC_2 Logic Functioning bit
 (43 4)  (1187 228)  (1187 228)  LC_2 Logic Functioning bit
 (0 5)  (1144 229)  (1144 229)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 229)  (1145 229)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (3 5)  (1147 229)  (1147 229)  routing T_22_14.sp12_h_l_23 <X> T_22_14.sp12_h_r_0
 (22 5)  (1166 229)  (1166 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1167 229)  (1167 229)  routing T_22_14.sp4_h_l_7 <X> T_22_14.lc_trk_g1_2
 (24 5)  (1168 229)  (1168 229)  routing T_22_14.sp4_h_l_7 <X> T_22_14.lc_trk_g1_2
 (25 5)  (1169 229)  (1169 229)  routing T_22_14.sp4_h_l_7 <X> T_22_14.lc_trk_g1_2
 (27 5)  (1171 229)  (1171 229)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 229)  (1172 229)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 229)  (1173 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 229)  (1174 229)  routing T_22_14.lc_trk_g0_7 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 229)  (1175 229)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 229)  (1176 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1178 229)  (1178 229)  routing T_22_14.lc_trk_g1_7 <X> T_22_14.input_2_2
 (35 5)  (1179 229)  (1179 229)  routing T_22_14.lc_trk_g1_7 <X> T_22_14.input_2_2
 (36 5)  (1180 229)  (1180 229)  LC_2 Logic Functioning bit
 (37 5)  (1181 229)  (1181 229)  LC_2 Logic Functioning bit
 (39 5)  (1183 229)  (1183 229)  LC_2 Logic Functioning bit
 (40 5)  (1184 229)  (1184 229)  LC_2 Logic Functioning bit
 (41 5)  (1185 229)  (1185 229)  LC_2 Logic Functioning bit
 (42 5)  (1186 229)  (1186 229)  LC_2 Logic Functioning bit
 (43 5)  (1187 229)  (1187 229)  LC_2 Logic Functioning bit
 (2 6)  (1146 230)  (1146 230)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (3 6)  (1147 230)  (1147 230)  routing T_22_14.sp12_v_b_0 <X> T_22_14.sp12_v_t_23
 (21 6)  (1165 230)  (1165 230)  routing T_22_14.sp4_h_l_2 <X> T_22_14.lc_trk_g1_7
 (22 6)  (1166 230)  (1166 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1167 230)  (1167 230)  routing T_22_14.sp4_h_l_2 <X> T_22_14.lc_trk_g1_7
 (24 6)  (1168 230)  (1168 230)  routing T_22_14.sp4_h_l_2 <X> T_22_14.lc_trk_g1_7
 (29 6)  (1173 230)  (1173 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 230)  (1174 230)  routing T_22_14.lc_trk_g0_4 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 230)  (1176 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 230)  (1177 230)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 230)  (1178 230)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 230)  (1180 230)  LC_3 Logic Functioning bit
 (50 6)  (1194 230)  (1194 230)  Cascade bit: LH_LC03_inmux02_5

 (10 7)  (1154 231)  (1154 231)  routing T_22_14.sp4_h_l_46 <X> T_22_14.sp4_v_t_41
 (26 7)  (1170 231)  (1170 231)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 231)  (1171 231)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 231)  (1173 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 231)  (1175 231)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 231)  (1180 231)  LC_3 Logic Functioning bit
 (37 7)  (1181 231)  (1181 231)  LC_3 Logic Functioning bit
 (17 8)  (1161 232)  (1161 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1162 232)  (1162 232)  routing T_22_14.wire_logic_cluster/lc_1/out <X> T_22_14.lc_trk_g2_1
 (22 8)  (1166 232)  (1166 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (1172 232)  (1172 232)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 232)  (1173 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 232)  (1176 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 232)  (1177 232)  routing T_22_14.lc_trk_g2_1 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 232)  (1180 232)  LC_4 Logic Functioning bit
 (37 8)  (1181 232)  (1181 232)  LC_4 Logic Functioning bit
 (38 8)  (1182 232)  (1182 232)  LC_4 Logic Functioning bit
 (39 8)  (1183 232)  (1183 232)  LC_4 Logic Functioning bit
 (41 8)  (1185 232)  (1185 232)  LC_4 Logic Functioning bit
 (43 8)  (1187 232)  (1187 232)  LC_4 Logic Functioning bit
 (53 8)  (1197 232)  (1197 232)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (21 9)  (1165 233)  (1165 233)  routing T_22_14.sp4_r_v_b_35 <X> T_22_14.lc_trk_g2_3
 (30 9)  (1174 233)  (1174 233)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 233)  (1180 233)  LC_4 Logic Functioning bit
 (37 9)  (1181 233)  (1181 233)  LC_4 Logic Functioning bit
 (38 9)  (1182 233)  (1182 233)  LC_4 Logic Functioning bit
 (39 9)  (1183 233)  (1183 233)  LC_4 Logic Functioning bit
 (41 9)  (1185 233)  (1185 233)  LC_4 Logic Functioning bit
 (43 9)  (1187 233)  (1187 233)  LC_4 Logic Functioning bit
 (12 10)  (1156 234)  (1156 234)  routing T_22_14.sp4_v_t_45 <X> T_22_14.sp4_h_l_45
 (15 10)  (1159 234)  (1159 234)  routing T_22_14.sp4_v_t_32 <X> T_22_14.lc_trk_g2_5
 (16 10)  (1160 234)  (1160 234)  routing T_22_14.sp4_v_t_32 <X> T_22_14.lc_trk_g2_5
 (17 10)  (1161 234)  (1161 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (1169 234)  (1169 234)  routing T_22_14.wire_logic_cluster/lc_6/out <X> T_22_14.lc_trk_g2_6
 (11 11)  (1155 235)  (1155 235)  routing T_22_14.sp4_v_t_45 <X> T_22_14.sp4_h_l_45
 (22 11)  (1166 235)  (1166 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (15 12)  (1159 236)  (1159 236)  routing T_22_14.sp4_h_r_25 <X> T_22_14.lc_trk_g3_1
 (16 12)  (1160 236)  (1160 236)  routing T_22_14.sp4_h_r_25 <X> T_22_14.lc_trk_g3_1
 (17 12)  (1161 236)  (1161 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1165 236)  (1165 236)  routing T_22_14.rgt_op_3 <X> T_22_14.lc_trk_g3_3
 (22 12)  (1166 236)  (1166 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1168 236)  (1168 236)  routing T_22_14.rgt_op_3 <X> T_22_14.lc_trk_g3_3
 (27 12)  (1171 236)  (1171 236)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 236)  (1172 236)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 236)  (1173 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 236)  (1174 236)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 236)  (1176 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 236)  (1177 236)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 236)  (1179 236)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.input_2_6
 (36 12)  (1180 236)  (1180 236)  LC_6 Logic Functioning bit
 (37 12)  (1181 236)  (1181 236)  LC_6 Logic Functioning bit
 (38 12)  (1182 236)  (1182 236)  LC_6 Logic Functioning bit
 (39 12)  (1183 236)  (1183 236)  LC_6 Logic Functioning bit
 (42 12)  (1186 236)  (1186 236)  LC_6 Logic Functioning bit
 (43 12)  (1187 236)  (1187 236)  LC_6 Logic Functioning bit
 (18 13)  (1162 237)  (1162 237)  routing T_22_14.sp4_h_r_25 <X> T_22_14.lc_trk_g3_1
 (22 13)  (1166 237)  (1166 237)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1168 237)  (1168 237)  routing T_22_14.tnl_op_2 <X> T_22_14.lc_trk_g3_2
 (25 13)  (1169 237)  (1169 237)  routing T_22_14.tnl_op_2 <X> T_22_14.lc_trk_g3_2
 (27 13)  (1171 237)  (1171 237)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 237)  (1172 237)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 237)  (1173 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 237)  (1174 237)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 237)  (1175 237)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 237)  (1176 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1177 237)  (1177 237)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.input_2_6
 (34 13)  (1178 237)  (1178 237)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.input_2_6
 (36 13)  (1180 237)  (1180 237)  LC_6 Logic Functioning bit
 (38 13)  (1182 237)  (1182 237)  LC_6 Logic Functioning bit
 (42 13)  (1186 237)  (1186 237)  LC_6 Logic Functioning bit
 (43 13)  (1187 237)  (1187 237)  LC_6 Logic Functioning bit
 (17 14)  (1161 238)  (1161 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (1169 238)  (1169 238)  routing T_22_14.sp4_v_b_38 <X> T_22_14.lc_trk_g3_6
 (3 15)  (1147 239)  (1147 239)  routing T_22_14.sp12_h_l_22 <X> T_22_14.sp12_v_t_22
 (4 15)  (1148 239)  (1148 239)  routing T_22_14.sp4_h_r_1 <X> T_22_14.sp4_h_l_44
 (6 15)  (1150 239)  (1150 239)  routing T_22_14.sp4_h_r_1 <X> T_22_14.sp4_h_l_44
 (18 15)  (1162 239)  (1162 239)  routing T_22_14.sp4_r_v_b_45 <X> T_22_14.lc_trk_g3_5
 (22 15)  (1166 239)  (1166 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1167 239)  (1167 239)  routing T_22_14.sp4_v_b_38 <X> T_22_14.lc_trk_g3_6
 (25 15)  (1169 239)  (1169 239)  routing T_22_14.sp4_v_b_38 <X> T_22_14.lc_trk_g3_6


LogicTile_23_14

 (0 0)  (1198 224)  (1198 224)  Negative Clock bit

 (17 0)  (1215 224)  (1215 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (1220 224)  (1220 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1221 224)  (1221 224)  routing T_23_14.sp4_v_b_19 <X> T_23_14.lc_trk_g0_3
 (24 0)  (1222 224)  (1222 224)  routing T_23_14.sp4_v_b_19 <X> T_23_14.lc_trk_g0_3
 (27 0)  (1225 224)  (1225 224)  routing T_23_14.lc_trk_g1_6 <X> T_23_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 224)  (1227 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 224)  (1228 224)  routing T_23_14.lc_trk_g1_6 <X> T_23_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 224)  (1229 224)  routing T_23_14.lc_trk_g0_7 <X> T_23_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 224)  (1230 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 224)  (1234 224)  LC_0 Logic Functioning bit
 (38 0)  (1236 224)  (1236 224)  LC_0 Logic Functioning bit
 (10 1)  (1208 225)  (1208 225)  routing T_23_14.sp4_h_r_8 <X> T_23_14.sp4_v_b_1
 (15 1)  (1213 225)  (1213 225)  routing T_23_14.bot_op_0 <X> T_23_14.lc_trk_g0_0
 (17 1)  (1215 225)  (1215 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (1220 225)  (1220 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1222 225)  (1222 225)  routing T_23_14.bot_op_2 <X> T_23_14.lc_trk_g0_2
 (30 1)  (1228 225)  (1228 225)  routing T_23_14.lc_trk_g1_6 <X> T_23_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 225)  (1229 225)  routing T_23_14.lc_trk_g0_7 <X> T_23_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (1234 225)  (1234 225)  LC_0 Logic Functioning bit
 (38 1)  (1236 225)  (1236 225)  LC_0 Logic Functioning bit
 (0 2)  (1198 226)  (1198 226)  routing T_23_14.glb_netwk_3 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 226)  (1200 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (1203 226)  (1203 226)  routing T_23_14.sp4_v_t_43 <X> T_23_14.sp4_h_l_37
 (12 2)  (1210 226)  (1210 226)  routing T_23_14.sp4_v_t_39 <X> T_23_14.sp4_h_l_39
 (14 2)  (1212 226)  (1212 226)  routing T_23_14.wire_logic_cluster/lc_4/out <X> T_23_14.lc_trk_g0_4
 (15 2)  (1213 226)  (1213 226)  routing T_23_14.bot_op_5 <X> T_23_14.lc_trk_g0_5
 (17 2)  (1215 226)  (1215 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (1219 226)  (1219 226)  routing T_23_14.wire_logic_cluster/lc_7/out <X> T_23_14.lc_trk_g0_7
 (22 2)  (1220 226)  (1220 226)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (1224 226)  (1224 226)  routing T_23_14.lc_trk_g0_7 <X> T_23_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 226)  (1225 226)  routing T_23_14.lc_trk_g3_1 <X> T_23_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 226)  (1226 226)  routing T_23_14.lc_trk_g3_1 <X> T_23_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 226)  (1227 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 226)  (1229 226)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 226)  (1230 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 226)  (1234 226)  LC_1 Logic Functioning bit
 (37 2)  (1235 226)  (1235 226)  LC_1 Logic Functioning bit
 (38 2)  (1236 226)  (1236 226)  LC_1 Logic Functioning bit
 (39 2)  (1237 226)  (1237 226)  LC_1 Logic Functioning bit
 (41 2)  (1239 226)  (1239 226)  LC_1 Logic Functioning bit
 (43 2)  (1241 226)  (1241 226)  LC_1 Logic Functioning bit
 (45 2)  (1243 226)  (1243 226)  LC_1 Logic Functioning bit
 (47 2)  (1245 226)  (1245 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (1198 227)  (1198 227)  routing T_23_14.glb_netwk_3 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (4 3)  (1202 227)  (1202 227)  routing T_23_14.sp4_v_t_43 <X> T_23_14.sp4_h_l_37
 (6 3)  (1204 227)  (1204 227)  routing T_23_14.sp4_v_t_43 <X> T_23_14.sp4_h_l_37
 (8 3)  (1206 227)  (1206 227)  routing T_23_14.sp4_h_r_7 <X> T_23_14.sp4_v_t_36
 (9 3)  (1207 227)  (1207 227)  routing T_23_14.sp4_h_r_7 <X> T_23_14.sp4_v_t_36
 (10 3)  (1208 227)  (1208 227)  routing T_23_14.sp4_h_r_7 <X> T_23_14.sp4_v_t_36
 (11 3)  (1209 227)  (1209 227)  routing T_23_14.sp4_v_t_39 <X> T_23_14.sp4_h_l_39
 (17 3)  (1215 227)  (1215 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1220 227)  (1220 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1222 227)  (1222 227)  routing T_23_14.bot_op_6 <X> T_23_14.lc_trk_g0_6
 (26 3)  (1224 227)  (1224 227)  routing T_23_14.lc_trk_g0_7 <X> T_23_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 227)  (1227 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 227)  (1229 227)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.wire_logic_cluster/lc_1/in_3
 (41 3)  (1239 227)  (1239 227)  LC_1 Logic Functioning bit
 (43 3)  (1241 227)  (1241 227)  LC_1 Logic Functioning bit
 (15 4)  (1213 228)  (1213 228)  routing T_23_14.sp4_h_l_4 <X> T_23_14.lc_trk_g1_1
 (16 4)  (1214 228)  (1214 228)  routing T_23_14.sp4_h_l_4 <X> T_23_14.lc_trk_g1_1
 (17 4)  (1215 228)  (1215 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1216 228)  (1216 228)  routing T_23_14.sp4_h_l_4 <X> T_23_14.lc_trk_g1_1
 (22 4)  (1220 228)  (1220 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1222 228)  (1222 228)  routing T_23_14.bot_op_3 <X> T_23_14.lc_trk_g1_3
 (32 4)  (1230 228)  (1230 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 228)  (1232 228)  routing T_23_14.lc_trk_g1_0 <X> T_23_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 228)  (1234 228)  LC_2 Logic Functioning bit
 (37 4)  (1235 228)  (1235 228)  LC_2 Logic Functioning bit
 (38 4)  (1236 228)  (1236 228)  LC_2 Logic Functioning bit
 (39 4)  (1237 228)  (1237 228)  LC_2 Logic Functioning bit
 (41 4)  (1239 228)  (1239 228)  LC_2 Logic Functioning bit
 (43 4)  (1241 228)  (1241 228)  LC_2 Logic Functioning bit
 (14 5)  (1212 229)  (1212 229)  routing T_23_14.top_op_0 <X> T_23_14.lc_trk_g1_0
 (15 5)  (1213 229)  (1213 229)  routing T_23_14.top_op_0 <X> T_23_14.lc_trk_g1_0
 (17 5)  (1215 229)  (1215 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (1216 229)  (1216 229)  routing T_23_14.sp4_h_l_4 <X> T_23_14.lc_trk_g1_1
 (28 5)  (1226 229)  (1226 229)  routing T_23_14.lc_trk_g2_0 <X> T_23_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 229)  (1227 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (1234 229)  (1234 229)  LC_2 Logic Functioning bit
 (37 5)  (1235 229)  (1235 229)  LC_2 Logic Functioning bit
 (38 5)  (1236 229)  (1236 229)  LC_2 Logic Functioning bit
 (39 5)  (1237 229)  (1237 229)  LC_2 Logic Functioning bit
 (40 5)  (1238 229)  (1238 229)  LC_2 Logic Functioning bit
 (42 5)  (1240 229)  (1240 229)  LC_2 Logic Functioning bit
 (22 6)  (1220 230)  (1220 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1221 230)  (1221 230)  routing T_23_14.sp4_v_b_23 <X> T_23_14.lc_trk_g1_7
 (24 6)  (1222 230)  (1222 230)  routing T_23_14.sp4_v_b_23 <X> T_23_14.lc_trk_g1_7
 (26 6)  (1224 230)  (1224 230)  routing T_23_14.lc_trk_g2_5 <X> T_23_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (1226 230)  (1226 230)  routing T_23_14.lc_trk_g2_2 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 230)  (1227 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 230)  (1229 230)  routing T_23_14.lc_trk_g0_4 <X> T_23_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 230)  (1230 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 230)  (1234 230)  LC_3 Logic Functioning bit
 (37 6)  (1235 230)  (1235 230)  LC_3 Logic Functioning bit
 (38 6)  (1236 230)  (1236 230)  LC_3 Logic Functioning bit
 (50 6)  (1248 230)  (1248 230)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (1207 231)  (1207 231)  routing T_23_14.sp4_v_b_8 <X> T_23_14.sp4_v_t_41
 (10 7)  (1208 231)  (1208 231)  routing T_23_14.sp4_v_b_8 <X> T_23_14.sp4_v_t_41
 (15 7)  (1213 231)  (1213 231)  routing T_23_14.bot_op_4 <X> T_23_14.lc_trk_g1_4
 (17 7)  (1215 231)  (1215 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (1220 231)  (1220 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1222 231)  (1222 231)  routing T_23_14.bot_op_6 <X> T_23_14.lc_trk_g1_6
 (28 7)  (1226 231)  (1226 231)  routing T_23_14.lc_trk_g2_5 <X> T_23_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 231)  (1227 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 231)  (1228 231)  routing T_23_14.lc_trk_g2_2 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (1234 231)  (1234 231)  LC_3 Logic Functioning bit
 (37 7)  (1235 231)  (1235 231)  LC_3 Logic Functioning bit
 (38 7)  (1236 231)  (1236 231)  LC_3 Logic Functioning bit
 (39 7)  (1237 231)  (1237 231)  LC_3 Logic Functioning bit
 (2 8)  (1200 232)  (1200 232)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (29 8)  (1227 232)  (1227 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 232)  (1230 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 232)  (1231 232)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 232)  (1232 232)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 232)  (1233 232)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.input_2_4
 (36 8)  (1234 232)  (1234 232)  LC_4 Logic Functioning bit
 (37 8)  (1235 232)  (1235 232)  LC_4 Logic Functioning bit
 (39 8)  (1237 232)  (1237 232)  LC_4 Logic Functioning bit
 (40 8)  (1238 232)  (1238 232)  LC_4 Logic Functioning bit
 (42 8)  (1240 232)  (1240 232)  LC_4 Logic Functioning bit
 (43 8)  (1241 232)  (1241 232)  LC_4 Logic Functioning bit
 (13 9)  (1211 233)  (1211 233)  routing T_23_14.sp4_v_t_38 <X> T_23_14.sp4_h_r_8
 (14 9)  (1212 233)  (1212 233)  routing T_23_14.sp4_h_r_24 <X> T_23_14.lc_trk_g2_0
 (15 9)  (1213 233)  (1213 233)  routing T_23_14.sp4_h_r_24 <X> T_23_14.lc_trk_g2_0
 (16 9)  (1214 233)  (1214 233)  routing T_23_14.sp4_h_r_24 <X> T_23_14.lc_trk_g2_0
 (17 9)  (1215 233)  (1215 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (1220 233)  (1220 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1221 233)  (1221 233)  routing T_23_14.sp4_h_l_15 <X> T_23_14.lc_trk_g2_2
 (24 9)  (1222 233)  (1222 233)  routing T_23_14.sp4_h_l_15 <X> T_23_14.lc_trk_g2_2
 (25 9)  (1223 233)  (1223 233)  routing T_23_14.sp4_h_l_15 <X> T_23_14.lc_trk_g2_2
 (27 9)  (1225 233)  (1225 233)  routing T_23_14.lc_trk_g1_1 <X> T_23_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 233)  (1227 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 233)  (1229 233)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (1230 233)  (1230 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1231 233)  (1231 233)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.input_2_4
 (34 9)  (1232 233)  (1232 233)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.input_2_4
 (35 9)  (1233 233)  (1233 233)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.input_2_4
 (36 9)  (1234 233)  (1234 233)  LC_4 Logic Functioning bit
 (37 9)  (1235 233)  (1235 233)  LC_4 Logic Functioning bit
 (39 9)  (1237 233)  (1237 233)  LC_4 Logic Functioning bit
 (40 9)  (1238 233)  (1238 233)  LC_4 Logic Functioning bit
 (42 9)  (1240 233)  (1240 233)  LC_4 Logic Functioning bit
 (2 10)  (1200 234)  (1200 234)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (17 10)  (1215 234)  (1215 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1216 234)  (1216 234)  routing T_23_14.wire_logic_cluster/lc_5/out <X> T_23_14.lc_trk_g2_5
 (31 10)  (1229 234)  (1229 234)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 234)  (1230 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 234)  (1231 234)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 234)  (1232 234)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 234)  (1234 234)  LC_5 Logic Functioning bit
 (38 10)  (1236 234)  (1236 234)  LC_5 Logic Functioning bit
 (40 10)  (1238 234)  (1238 234)  LC_5 Logic Functioning bit
 (41 10)  (1239 234)  (1239 234)  LC_5 Logic Functioning bit
 (42 10)  (1240 234)  (1240 234)  LC_5 Logic Functioning bit
 (43 10)  (1241 234)  (1241 234)  LC_5 Logic Functioning bit
 (29 11)  (1227 235)  (1227 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (1235 235)  (1235 235)  LC_5 Logic Functioning bit
 (39 11)  (1237 235)  (1237 235)  LC_5 Logic Functioning bit
 (40 11)  (1238 235)  (1238 235)  LC_5 Logic Functioning bit
 (41 11)  (1239 235)  (1239 235)  LC_5 Logic Functioning bit
 (42 11)  (1240 235)  (1240 235)  LC_5 Logic Functioning bit
 (43 11)  (1241 235)  (1241 235)  LC_5 Logic Functioning bit
 (17 12)  (1215 236)  (1215 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 236)  (1216 236)  routing T_23_14.wire_logic_cluster/lc_1/out <X> T_23_14.lc_trk_g3_1
 (29 12)  (1227 236)  (1227 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 236)  (1228 236)  routing T_23_14.lc_trk_g0_5 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 236)  (1229 236)  routing T_23_14.lc_trk_g1_4 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 236)  (1230 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 236)  (1232 236)  routing T_23_14.lc_trk_g1_4 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 236)  (1233 236)  routing T_23_14.lc_trk_g1_7 <X> T_23_14.input_2_6
 (36 12)  (1234 236)  (1234 236)  LC_6 Logic Functioning bit
 (37 12)  (1235 236)  (1235 236)  LC_6 Logic Functioning bit
 (38 12)  (1236 236)  (1236 236)  LC_6 Logic Functioning bit
 (39 12)  (1237 236)  (1237 236)  LC_6 Logic Functioning bit
 (41 12)  (1239 236)  (1239 236)  LC_6 Logic Functioning bit
 (42 12)  (1240 236)  (1240 236)  LC_6 Logic Functioning bit
 (43 12)  (1241 236)  (1241 236)  LC_6 Logic Functioning bit
 (22 13)  (1220 237)  (1220 237)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1222 237)  (1222 237)  routing T_23_14.tnr_op_2 <X> T_23_14.lc_trk_g3_2
 (26 13)  (1224 237)  (1224 237)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 237)  (1225 237)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 237)  (1227 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (1230 237)  (1230 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1232 237)  (1232 237)  routing T_23_14.lc_trk_g1_7 <X> T_23_14.input_2_6
 (35 13)  (1233 237)  (1233 237)  routing T_23_14.lc_trk_g1_7 <X> T_23_14.input_2_6
 (36 13)  (1234 237)  (1234 237)  LC_6 Logic Functioning bit
 (37 13)  (1235 237)  (1235 237)  LC_6 Logic Functioning bit
 (38 13)  (1236 237)  (1236 237)  LC_6 Logic Functioning bit
 (39 13)  (1237 237)  (1237 237)  LC_6 Logic Functioning bit
 (40 13)  (1238 237)  (1238 237)  LC_6 Logic Functioning bit
 (41 13)  (1239 237)  (1239 237)  LC_6 Logic Functioning bit
 (42 13)  (1240 237)  (1240 237)  LC_6 Logic Functioning bit
 (43 13)  (1241 237)  (1241 237)  LC_6 Logic Functioning bit
 (9 14)  (1207 238)  (1207 238)  routing T_23_14.sp4_h_r_7 <X> T_23_14.sp4_h_l_47
 (10 14)  (1208 238)  (1208 238)  routing T_23_14.sp4_h_r_7 <X> T_23_14.sp4_h_l_47
 (15 14)  (1213 238)  (1213 238)  routing T_23_14.tnr_op_5 <X> T_23_14.lc_trk_g3_5
 (17 14)  (1215 238)  (1215 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (1220 238)  (1220 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1221 238)  (1221 238)  routing T_23_14.sp4_v_b_47 <X> T_23_14.lc_trk_g3_7
 (24 14)  (1222 238)  (1222 238)  routing T_23_14.sp4_v_b_47 <X> T_23_14.lc_trk_g3_7
 (29 14)  (1227 238)  (1227 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 238)  (1230 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 238)  (1234 238)  LC_7 Logic Functioning bit
 (37 14)  (1235 238)  (1235 238)  LC_7 Logic Functioning bit
 (38 14)  (1236 238)  (1236 238)  LC_7 Logic Functioning bit
 (39 14)  (1237 238)  (1237 238)  LC_7 Logic Functioning bit
 (41 14)  (1239 238)  (1239 238)  LC_7 Logic Functioning bit
 (42 14)  (1240 238)  (1240 238)  LC_7 Logic Functioning bit
 (43 14)  (1241 238)  (1241 238)  LC_7 Logic Functioning bit
 (50 14)  (1248 238)  (1248 238)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (1224 239)  (1224 239)  routing T_23_14.lc_trk_g0_3 <X> T_23_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 239)  (1227 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 239)  (1229 239)  routing T_23_14.lc_trk_g0_2 <X> T_23_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 239)  (1234 239)  LC_7 Logic Functioning bit
 (37 15)  (1235 239)  (1235 239)  LC_7 Logic Functioning bit
 (38 15)  (1236 239)  (1236 239)  LC_7 Logic Functioning bit
 (39 15)  (1237 239)  (1237 239)  LC_7 Logic Functioning bit
 (40 15)  (1238 239)  (1238 239)  LC_7 Logic Functioning bit
 (41 15)  (1239 239)  (1239 239)  LC_7 Logic Functioning bit
 (42 15)  (1240 239)  (1240 239)  LC_7 Logic Functioning bit
 (43 15)  (1241 239)  (1241 239)  LC_7 Logic Functioning bit


LogicTile_24_14

 (4 1)  (1256 225)  (1256 225)  routing T_24_14.sp4_v_t_42 <X> T_24_14.sp4_h_r_0
 (8 2)  (1260 226)  (1260 226)  routing T_24_14.sp4_v_t_42 <X> T_24_14.sp4_h_l_36
 (9 2)  (1261 226)  (1261 226)  routing T_24_14.sp4_v_t_42 <X> T_24_14.sp4_h_l_36
 (10 2)  (1262 226)  (1262 226)  routing T_24_14.sp4_v_t_42 <X> T_24_14.sp4_h_l_36
 (27 2)  (1279 226)  (1279 226)  routing T_24_14.lc_trk_g1_5 <X> T_24_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 226)  (1281 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 226)  (1282 226)  routing T_24_14.lc_trk_g1_5 <X> T_24_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 226)  (1283 226)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 226)  (1284 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 226)  (1285 226)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 226)  (1288 226)  LC_1 Logic Functioning bit
 (37 2)  (1289 226)  (1289 226)  LC_1 Logic Functioning bit
 (38 2)  (1290 226)  (1290 226)  LC_1 Logic Functioning bit
 (39 2)  (1291 226)  (1291 226)  LC_1 Logic Functioning bit
 (41 2)  (1293 226)  (1293 226)  LC_1 Logic Functioning bit
 (43 2)  (1295 226)  (1295 226)  LC_1 Logic Functioning bit
 (46 2)  (1298 226)  (1298 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (1299 226)  (1299 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (1303 226)  (1303 226)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (1304 226)  (1304 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (9 3)  (1261 227)  (1261 227)  routing T_24_14.sp4_v_b_5 <X> T_24_14.sp4_v_t_36
 (10 3)  (1262 227)  (1262 227)  routing T_24_14.sp4_v_b_5 <X> T_24_14.sp4_v_t_36
 (16 3)  (1268 227)  (1268 227)  routing T_24_14.sp12_h_r_12 <X> T_24_14.lc_trk_g0_4
 (17 3)  (1269 227)  (1269 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (1274 227)  (1274 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1275 227)  (1275 227)  routing T_24_14.sp12_h_r_14 <X> T_24_14.lc_trk_g0_6
 (31 3)  (1283 227)  (1283 227)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 227)  (1288 227)  LC_1 Logic Functioning bit
 (37 3)  (1289 227)  (1289 227)  LC_1 Logic Functioning bit
 (38 3)  (1290 227)  (1290 227)  LC_1 Logic Functioning bit
 (39 3)  (1291 227)  (1291 227)  LC_1 Logic Functioning bit
 (41 3)  (1293 227)  (1293 227)  LC_1 Logic Functioning bit
 (43 3)  (1295 227)  (1295 227)  LC_1 Logic Functioning bit
 (51 3)  (1303 227)  (1303 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (27 4)  (1279 228)  (1279 228)  routing T_24_14.lc_trk_g1_4 <X> T_24_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 228)  (1281 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 228)  (1282 228)  routing T_24_14.lc_trk_g1_4 <X> T_24_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 228)  (1283 228)  routing T_24_14.lc_trk_g1_6 <X> T_24_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 228)  (1284 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 228)  (1286 228)  routing T_24_14.lc_trk_g1_6 <X> T_24_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 228)  (1288 228)  LC_2 Logic Functioning bit
 (37 4)  (1289 228)  (1289 228)  LC_2 Logic Functioning bit
 (38 4)  (1290 228)  (1290 228)  LC_2 Logic Functioning bit
 (39 4)  (1291 228)  (1291 228)  LC_2 Logic Functioning bit
 (41 4)  (1293 228)  (1293 228)  LC_2 Logic Functioning bit
 (43 4)  (1295 228)  (1295 228)  LC_2 Logic Functioning bit
 (31 5)  (1283 229)  (1283 229)  routing T_24_14.lc_trk_g1_6 <X> T_24_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (1288 229)  (1288 229)  LC_2 Logic Functioning bit
 (37 5)  (1289 229)  (1289 229)  LC_2 Logic Functioning bit
 (38 5)  (1290 229)  (1290 229)  LC_2 Logic Functioning bit
 (39 5)  (1291 229)  (1291 229)  LC_2 Logic Functioning bit
 (41 5)  (1293 229)  (1293 229)  LC_2 Logic Functioning bit
 (43 5)  (1295 229)  (1295 229)  LC_2 Logic Functioning bit
 (53 5)  (1305 229)  (1305 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (1257 230)  (1257 230)  routing T_24_14.sp4_v_t_38 <X> T_24_14.sp4_h_l_38
 (12 6)  (1264 230)  (1264 230)  routing T_24_14.sp4_v_b_5 <X> T_24_14.sp4_h_l_40
 (13 6)  (1265 230)  (1265 230)  routing T_24_14.sp4_v_b_5 <X> T_24_14.sp4_v_t_40
 (15 6)  (1267 230)  (1267 230)  routing T_24_14.top_op_5 <X> T_24_14.lc_trk_g1_5
 (17 6)  (1269 230)  (1269 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (1277 230)  (1277 230)  routing T_24_14.sp4_v_t_3 <X> T_24_14.lc_trk_g1_6
 (6 7)  (1258 231)  (1258 231)  routing T_24_14.sp4_v_t_38 <X> T_24_14.sp4_h_l_38
 (14 7)  (1266 231)  (1266 231)  routing T_24_14.sp4_r_v_b_28 <X> T_24_14.lc_trk_g1_4
 (17 7)  (1269 231)  (1269 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (1270 231)  (1270 231)  routing T_24_14.top_op_5 <X> T_24_14.lc_trk_g1_5
 (22 7)  (1274 231)  (1274 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1275 231)  (1275 231)  routing T_24_14.sp4_v_t_3 <X> T_24_14.lc_trk_g1_6
 (25 7)  (1277 231)  (1277 231)  routing T_24_14.sp4_v_t_3 <X> T_24_14.lc_trk_g1_6
 (21 10)  (1273 234)  (1273 234)  routing T_24_14.sp4_h_l_34 <X> T_24_14.lc_trk_g2_7
 (22 10)  (1274 234)  (1274 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1275 234)  (1275 234)  routing T_24_14.sp4_h_l_34 <X> T_24_14.lc_trk_g2_7
 (24 10)  (1276 234)  (1276 234)  routing T_24_14.sp4_h_l_34 <X> T_24_14.lc_trk_g2_7
 (26 10)  (1278 234)  (1278 234)  routing T_24_14.lc_trk_g2_7 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (1279 234)  (1279 234)  routing T_24_14.lc_trk_g1_5 <X> T_24_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 234)  (1281 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 234)  (1282 234)  routing T_24_14.lc_trk_g1_5 <X> T_24_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 234)  (1283 234)  routing T_24_14.lc_trk_g0_6 <X> T_24_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 234)  (1284 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 234)  (1288 234)  LC_5 Logic Functioning bit
 (38 10)  (1290 234)  (1290 234)  LC_5 Logic Functioning bit
 (40 10)  (1292 234)  (1292 234)  LC_5 Logic Functioning bit
 (41 10)  (1293 234)  (1293 234)  LC_5 Logic Functioning bit
 (42 10)  (1294 234)  (1294 234)  LC_5 Logic Functioning bit
 (43 10)  (1295 234)  (1295 234)  LC_5 Logic Functioning bit
 (21 11)  (1273 235)  (1273 235)  routing T_24_14.sp4_h_l_34 <X> T_24_14.lc_trk_g2_7
 (22 11)  (1274 235)  (1274 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1275 235)  (1275 235)  routing T_24_14.sp4_v_b_46 <X> T_24_14.lc_trk_g2_6
 (24 11)  (1276 235)  (1276 235)  routing T_24_14.sp4_v_b_46 <X> T_24_14.lc_trk_g2_6
 (26 11)  (1278 235)  (1278 235)  routing T_24_14.lc_trk_g2_7 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 235)  (1280 235)  routing T_24_14.lc_trk_g2_7 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 235)  (1281 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 235)  (1283 235)  routing T_24_14.lc_trk_g0_6 <X> T_24_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 235)  (1288 235)  LC_5 Logic Functioning bit
 (37 11)  (1289 235)  (1289 235)  LC_5 Logic Functioning bit
 (38 11)  (1290 235)  (1290 235)  LC_5 Logic Functioning bit
 (39 11)  (1291 235)  (1291 235)  LC_5 Logic Functioning bit
 (40 11)  (1292 235)  (1292 235)  LC_5 Logic Functioning bit
 (41 11)  (1293 235)  (1293 235)  LC_5 Logic Functioning bit
 (42 11)  (1294 235)  (1294 235)  LC_5 Logic Functioning bit
 (43 11)  (1295 235)  (1295 235)  LC_5 Logic Functioning bit
 (53 11)  (1305 235)  (1305 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (26 12)  (1278 236)  (1278 236)  routing T_24_14.lc_trk_g1_5 <X> T_24_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (1280 236)  (1280 236)  routing T_24_14.lc_trk_g2_7 <X> T_24_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 236)  (1281 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 236)  (1282 236)  routing T_24_14.lc_trk_g2_7 <X> T_24_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 236)  (1284 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 236)  (1285 236)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 236)  (1286 236)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 236)  (1287 236)  routing T_24_14.lc_trk_g0_4 <X> T_24_14.input_2_6
 (48 12)  (1300 236)  (1300 236)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (8 13)  (1260 237)  (1260 237)  routing T_24_14.sp4_h_l_47 <X> T_24_14.sp4_v_b_10
 (9 13)  (1261 237)  (1261 237)  routing T_24_14.sp4_h_l_47 <X> T_24_14.sp4_v_b_10
 (14 13)  (1266 237)  (1266 237)  routing T_24_14.tnl_op_0 <X> T_24_14.lc_trk_g3_0
 (15 13)  (1267 237)  (1267 237)  routing T_24_14.tnl_op_0 <X> T_24_14.lc_trk_g3_0
 (17 13)  (1269 237)  (1269 237)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (27 13)  (1279 237)  (1279 237)  routing T_24_14.lc_trk_g1_5 <X> T_24_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 237)  (1281 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 237)  (1282 237)  routing T_24_14.lc_trk_g2_7 <X> T_24_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (1284 237)  (1284 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (1288 237)  (1288 237)  LC_6 Logic Functioning bit
 (38 13)  (1290 237)  (1290 237)  LC_6 Logic Functioning bit
 (39 13)  (1291 237)  (1291 237)  LC_6 Logic Functioning bit
 (41 13)  (1293 237)  (1293 237)  LC_6 Logic Functioning bit
 (43 13)  (1295 237)  (1295 237)  LC_6 Logic Functioning bit
 (8 15)  (1260 239)  (1260 239)  routing T_24_14.sp4_h_l_47 <X> T_24_14.sp4_v_t_47


RAM_Tile_25_14

 (0 0)  (1306 224)  (1306 224)  Negative Clock bit

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (5 2)  (1311 226)  (1311 226)  routing T_25_14.sp4_h_r_9 <X> T_25_14.sp4_h_l_37
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (9 2)  (1315 226)  (1315 226)  routing T_25_14.sp4_v_b_1 <X> T_25_14.sp4_h_l_36
 (21 2)  (1327 226)  (1327 226)  routing T_25_14.sp12_h_l_4 <X> T_25_14.lc_trk_g0_7
 (22 2)  (1328 226)  (1328 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1330 226)  (1330 226)  routing T_25_14.sp12_h_l_4 <X> T_25_14.lc_trk_g0_7
 (3 3)  (1309 227)  (1309 227)  routing T_25_14.sp12_v_b_0 <X> T_25_14.sp12_h_l_23
 (4 3)  (1310 227)  (1310 227)  routing T_25_14.sp4_h_r_9 <X> T_25_14.sp4_h_l_37
 (21 3)  (1327 227)  (1327 227)  routing T_25_14.sp12_h_l_4 <X> T_25_14.lc_trk_g0_7
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (27 4)  (1333 228)  (1333 228)  routing T_25_14.lc_trk_g3_4 <X> T_25_14.wire_bram/ram/WDATA_5
 (28 4)  (1334 228)  (1334 228)  routing T_25_14.lc_trk_g3_4 <X> T_25_14.wire_bram/ram/WDATA_5
 (29 4)  (1335 228)  (1335 228)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_5
 (30 4)  (1336 228)  (1336 228)  routing T_25_14.lc_trk_g3_4 <X> T_25_14.wire_bram/ram/WDATA_5
 (36 4)  (1342 228)  (1342 228)  Enable bit of Mux _out_links/OutMux8_2 => wire_bram/ram/RDATA_5 sp4_h_r_36
 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (10 5)  (1316 229)  (1316 229)  routing T_25_14.sp4_h_r_11 <X> T_25_14.sp4_v_b_4
 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (11 7)  (1317 231)  (1317 231)  routing T_25_14.sp4_h_r_9 <X> T_25_14.sp4_h_l_40
 (13 7)  (1319 231)  (1319 231)  routing T_25_14.sp4_h_r_9 <X> T_25_14.sp4_h_l_40
 (4 8)  (1310 232)  (1310 232)  routing T_25_14.sp4_h_l_43 <X> T_25_14.sp4_v_b_6
 (5 9)  (1311 233)  (1311 233)  routing T_25_14.sp4_h_l_43 <X> T_25_14.sp4_v_b_6
 (8 10)  (1314 234)  (1314 234)  routing T_25_14.sp4_v_t_42 <X> T_25_14.sp4_h_l_42
 (9 10)  (1315 234)  (1315 234)  routing T_25_14.sp4_v_t_42 <X> T_25_14.sp4_h_l_42
 (15 11)  (1321 235)  (1321 235)  routing T_25_14.sp4_v_t_33 <X> T_25_14.lc_trk_g2_4
 (16 11)  (1322 235)  (1322 235)  routing T_25_14.sp4_v_t_33 <X> T_25_14.lc_trk_g2_4
 (17 11)  (1323 235)  (1323 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (8 12)  (1314 236)  (1314 236)  routing T_25_14.sp4_h_l_47 <X> T_25_14.sp4_h_r_10
 (29 12)  (1335 236)  (1335 236)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_7 wire_bram/ram/WDATA_1
 (30 12)  (1336 236)  (1336 236)  routing T_25_14.lc_trk_g0_7 <X> T_25_14.wire_bram/ram/WDATA_1
 (40 12)  (1346 236)  (1346 236)  Enable bit of Mux _out_links/OutMuxa_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_29
 (30 13)  (1336 237)  (1336 237)  routing T_25_14.lc_trk_g0_7 <X> T_25_14.wire_bram/ram/WDATA_1
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (4 14)  (1310 238)  (1310 238)  routing T_25_14.sp4_h_r_9 <X> T_25_14.sp4_v_t_44
 (14 14)  (1320 238)  (1320 238)  routing T_25_14.sp12_v_t_3 <X> T_25_14.lc_trk_g3_4
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (5 15)  (1311 239)  (1311 239)  routing T_25_14.sp4_h_r_9 <X> T_25_14.sp4_v_t_44
 (14 15)  (1320 239)  (1320 239)  routing T_25_14.sp12_v_t_3 <X> T_25_14.lc_trk_g3_4
 (15 15)  (1321 239)  (1321 239)  routing T_25_14.sp12_v_t_3 <X> T_25_14.lc_trk_g3_4
 (17 15)  (1323 239)  (1323 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_26_14

 (11 0)  (1359 224)  (1359 224)  routing T_26_14.sp4_h_l_45 <X> T_26_14.sp4_v_b_2
 (13 0)  (1361 224)  (1361 224)  routing T_26_14.sp4_h_l_45 <X> T_26_14.sp4_v_b_2
 (12 1)  (1360 225)  (1360 225)  routing T_26_14.sp4_h_l_45 <X> T_26_14.sp4_v_b_2
 (22 1)  (1370 225)  (1370 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1371 225)  (1371 225)  routing T_26_14.sp12_h_l_17 <X> T_26_14.lc_trk_g0_2
 (25 1)  (1373 225)  (1373 225)  routing T_26_14.sp12_h_l_17 <X> T_26_14.lc_trk_g0_2
 (0 2)  (1348 226)  (1348 226)  routing T_26_14.glb_netwk_6 <X> T_26_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 226)  (1349 226)  routing T_26_14.glb_netwk_6 <X> T_26_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 226)  (1350 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (1365 226)  (1365 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (1366 227)  (1366 227)  routing T_26_14.sp4_r_v_b_29 <X> T_26_14.lc_trk_g0_5
 (0 4)  (1348 228)  (1348 228)  routing T_26_14.lc_trk_g2_2 <X> T_26_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1349 228)  (1349 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1349 229)  (1349 229)  routing T_26_14.lc_trk_g2_2 <X> T_26_14.wire_logic_cluster/lc_7/cen
 (21 6)  (1369 230)  (1369 230)  routing T_26_14.sp4_h_l_10 <X> T_26_14.lc_trk_g1_7
 (22 6)  (1370 230)  (1370 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1371 230)  (1371 230)  routing T_26_14.sp4_h_l_10 <X> T_26_14.lc_trk_g1_7
 (24 6)  (1372 230)  (1372 230)  routing T_26_14.sp4_h_l_10 <X> T_26_14.lc_trk_g1_7
 (8 7)  (1356 231)  (1356 231)  routing T_26_14.sp4_h_l_41 <X> T_26_14.sp4_v_t_41
 (21 7)  (1369 231)  (1369 231)  routing T_26_14.sp4_h_l_10 <X> T_26_14.lc_trk_g1_7
 (25 8)  (1373 232)  (1373 232)  routing T_26_14.sp4_v_t_23 <X> T_26_14.lc_trk_g2_2
 (22 9)  (1370 233)  (1370 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1371 233)  (1371 233)  routing T_26_14.sp4_v_t_23 <X> T_26_14.lc_trk_g2_2
 (25 9)  (1373 233)  (1373 233)  routing T_26_14.sp4_v_t_23 <X> T_26_14.lc_trk_g2_2
 (2 12)  (1350 236)  (1350 236)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 12)  (1352 236)  (1352 236)  routing T_26_14.sp4_h_l_44 <X> T_26_14.sp4_v_b_9
 (5 13)  (1353 237)  (1353 237)  routing T_26_14.sp4_h_l_44 <X> T_26_14.sp4_v_b_9
 (14 13)  (1362 237)  (1362 237)  routing T_26_14.sp4_h_r_24 <X> T_26_14.lc_trk_g3_0
 (15 13)  (1363 237)  (1363 237)  routing T_26_14.sp4_h_r_24 <X> T_26_14.lc_trk_g3_0
 (16 13)  (1364 237)  (1364 237)  routing T_26_14.sp4_h_r_24 <X> T_26_14.lc_trk_g3_0
 (17 13)  (1365 237)  (1365 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 14)  (1374 238)  (1374 238)  routing T_26_14.lc_trk_g0_5 <X> T_26_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (1377 238)  (1377 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1379 238)  (1379 238)  routing T_26_14.lc_trk_g1_7 <X> T_26_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1380 238)  (1380 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1382 238)  (1382 238)  routing T_26_14.lc_trk_g1_7 <X> T_26_14.wire_logic_cluster/lc_7/in_3
 (42 14)  (1390 238)  (1390 238)  LC_7 Logic Functioning bit
 (45 14)  (1393 238)  (1393 238)  LC_7 Logic Functioning bit
 (29 15)  (1377 239)  (1377 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1378 239)  (1378 239)  routing T_26_14.lc_trk_g0_2 <X> T_26_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (1379 239)  (1379 239)  routing T_26_14.lc_trk_g1_7 <X> T_26_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (1380 239)  (1380 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1381 239)  (1381 239)  routing T_26_14.lc_trk_g3_0 <X> T_26_14.input_2_7
 (34 15)  (1382 239)  (1382 239)  routing T_26_14.lc_trk_g3_0 <X> T_26_14.input_2_7
 (38 15)  (1386 239)  (1386 239)  LC_7 Logic Functioning bit
 (41 15)  (1389 239)  (1389 239)  LC_7 Logic Functioning bit
 (42 15)  (1390 239)  (1390 239)  LC_7 Logic Functioning bit
 (46 15)  (1394 239)  (1394 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_29_14

 (5 8)  (1515 232)  (1515 232)  routing T_29_14.sp4_h_l_38 <X> T_29_14.sp4_h_r_6
 (4 9)  (1514 233)  (1514 233)  routing T_29_14.sp4_h_l_38 <X> T_29_14.sp4_h_r_6
 (4 15)  (1514 239)  (1514 239)  routing T_29_14.sp4_h_r_1 <X> T_29_14.sp4_h_l_44
 (6 15)  (1516 239)  (1516 239)  routing T_29_14.sp4_h_r_1 <X> T_29_14.sp4_h_l_44


LogicTile_30_14

 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_v_b_0 <X> T_30_14.sp12_h_l_23
 (3 4)  (1567 228)  (1567 228)  routing T_30_14.sp12_v_b_0 <X> T_30_14.sp12_h_r_0
 (3 5)  (1567 229)  (1567 229)  routing T_30_14.sp12_v_b_0 <X> T_30_14.sp12_h_r_0
 (19 13)  (1583 237)  (1583 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (3 15)  (1567 239)  (1567 239)  routing T_30_14.sp12_h_l_22 <X> T_30_14.sp12_v_t_22


IO_Tile_33_14

 (13 13)  (1739 237)  (1739 237)  routing T_33_14.span4_horz_43 <X> T_33_14.span4_vert_b_3
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


LogicTile_5_13

 (14 0)  (248 208)  (248 208)  routing T_5_13.bnr_op_0 <X> T_5_13.lc_trk_g0_0
 (27 0)  (261 208)  (261 208)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 208)  (262 208)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 208)  (263 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 208)  (266 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 208)  (268 208)  routing T_5_13.lc_trk_g1_0 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (271 208)  (271 208)  LC_0 Logic Functioning bit
 (38 0)  (272 208)  (272 208)  LC_0 Logic Functioning bit
 (39 0)  (273 208)  (273 208)  LC_0 Logic Functioning bit
 (43 0)  (277 208)  (277 208)  LC_0 Logic Functioning bit
 (45 0)  (279 208)  (279 208)  LC_0 Logic Functioning bit
 (14 1)  (248 209)  (248 209)  routing T_5_13.bnr_op_0 <X> T_5_13.lc_trk_g0_0
 (17 1)  (251 209)  (251 209)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (29 1)  (263 209)  (263 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 209)  (264 209)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 209)  (266 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (267 209)  (267 209)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.input_2_0
 (34 1)  (268 209)  (268 209)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.input_2_0
 (36 1)  (270 209)  (270 209)  LC_0 Logic Functioning bit
 (37 1)  (271 209)  (271 209)  LC_0 Logic Functioning bit
 (38 1)  (272 209)  (272 209)  LC_0 Logic Functioning bit
 (39 1)  (273 209)  (273 209)  LC_0 Logic Functioning bit
 (0 2)  (234 210)  (234 210)  routing T_5_13.glb_netwk_6 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (1 2)  (235 210)  (235 210)  routing T_5_13.glb_netwk_6 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (2 2)  (236 210)  (236 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (263 210)  (263 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 210)  (266 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 210)  (267 210)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 210)  (268 210)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (271 210)  (271 210)  LC_1 Logic Functioning bit
 (39 2)  (273 210)  (273 210)  LC_1 Logic Functioning bit
 (41 2)  (275 210)  (275 210)  LC_1 Logic Functioning bit
 (43 2)  (277 210)  (277 210)  LC_1 Logic Functioning bit
 (45 2)  (279 210)  (279 210)  LC_1 Logic Functioning bit
 (46 2)  (280 210)  (280 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (260 211)  (260 211)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 211)  (261 211)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 211)  (262 211)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 211)  (263 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (270 211)  (270 211)  LC_1 Logic Functioning bit
 (37 3)  (271 211)  (271 211)  LC_1 Logic Functioning bit
 (38 3)  (272 211)  (272 211)  LC_1 Logic Functioning bit
 (39 3)  (273 211)  (273 211)  LC_1 Logic Functioning bit
 (0 4)  (234 212)  (234 212)  routing T_5_13.lc_trk_g3_3 <X> T_5_13.wire_logic_cluster/lc_7/cen
 (1 4)  (235 212)  (235 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (248 212)  (248 212)  routing T_5_13.wire_logic_cluster/lc_0/out <X> T_5_13.lc_trk_g1_0
 (32 4)  (266 212)  (266 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 212)  (267 212)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 212)  (268 212)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (271 212)  (271 212)  LC_2 Logic Functioning bit
 (39 4)  (273 212)  (273 212)  LC_2 Logic Functioning bit
 (41 4)  (275 212)  (275 212)  LC_2 Logic Functioning bit
 (43 4)  (277 212)  (277 212)  LC_2 Logic Functioning bit
 (45 4)  (279 212)  (279 212)  LC_2 Logic Functioning bit
 (46 4)  (280 212)  (280 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (234 213)  (234 213)  routing T_5_13.lc_trk_g3_3 <X> T_5_13.wire_logic_cluster/lc_7/cen
 (1 5)  (235 213)  (235 213)  routing T_5_13.lc_trk_g3_3 <X> T_5_13.wire_logic_cluster/lc_7/cen
 (17 5)  (251 213)  (251 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (263 213)  (263 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 213)  (265 213)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 213)  (270 213)  LC_2 Logic Functioning bit
 (38 5)  (272 213)  (272 213)  LC_2 Logic Functioning bit
 (40 5)  (274 213)  (274 213)  LC_2 Logic Functioning bit
 (42 5)  (276 213)  (276 213)  LC_2 Logic Functioning bit
 (17 12)  (251 220)  (251 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 220)  (252 220)  routing T_5_13.wire_logic_cluster/lc_1/out <X> T_5_13.lc_trk_g3_1
 (22 12)  (256 220)  (256 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (259 220)  (259 220)  routing T_5_13.wire_logic_cluster/lc_2/out <X> T_5_13.lc_trk_g3_2
 (21 13)  (255 221)  (255 221)  routing T_5_13.sp4_r_v_b_43 <X> T_5_13.lc_trk_g3_3
 (22 13)  (256 221)  (256 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (234 222)  (234 222)  routing T_5_13.lc_trk_g3_5 <X> T_5_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 222)  (235 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (249 222)  (249 222)  routing T_5_13.rgt_op_5 <X> T_5_13.lc_trk_g3_5
 (17 14)  (251 222)  (251 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (252 222)  (252 222)  routing T_5_13.rgt_op_5 <X> T_5_13.lc_trk_g3_5
 (0 15)  (234 223)  (234 223)  routing T_5_13.lc_trk_g3_5 <X> T_5_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (235 223)  (235 223)  routing T_5_13.lc_trk_g3_5 <X> T_5_13.wire_logic_cluster/lc_7/s_r


LogicTile_6_13

 (15 1)  (303 209)  (303 209)  routing T_6_13.bot_op_0 <X> T_6_13.lc_trk_g0_0
 (17 1)  (305 209)  (305 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (288 210)  (288 210)  routing T_6_13.lc_trk_g2_0 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (2 2)  (290 210)  (290 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (21 2)  (309 210)  (309 210)  routing T_6_13.sp4_h_l_2 <X> T_6_13.lc_trk_g0_7
 (22 2)  (310 210)  (310 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (311 210)  (311 210)  routing T_6_13.sp4_h_l_2 <X> T_6_13.lc_trk_g0_7
 (24 2)  (312 210)  (312 210)  routing T_6_13.sp4_h_l_2 <X> T_6_13.lc_trk_g0_7
 (2 3)  (290 211)  (290 211)  routing T_6_13.lc_trk_g2_0 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (14 4)  (302 212)  (302 212)  routing T_6_13.lft_op_0 <X> T_6_13.lc_trk_g1_0
 (17 4)  (305 212)  (305 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (29 4)  (317 212)  (317 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 212)  (318 212)  routing T_6_13.lc_trk_g0_7 <X> T_6_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 212)  (319 212)  routing T_6_13.lc_trk_g2_7 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 212)  (320 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 212)  (321 212)  routing T_6_13.lc_trk_g2_7 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (325 212)  (325 212)  LC_2 Logic Functioning bit
 (41 4)  (329 212)  (329 212)  LC_2 Logic Functioning bit
 (43 4)  (331 212)  (331 212)  LC_2 Logic Functioning bit
 (45 4)  (333 212)  (333 212)  LC_2 Logic Functioning bit
 (15 5)  (303 213)  (303 213)  routing T_6_13.lft_op_0 <X> T_6_13.lc_trk_g1_0
 (17 5)  (305 213)  (305 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (314 213)  (314 213)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 213)  (316 213)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 213)  (317 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 213)  (318 213)  routing T_6_13.lc_trk_g0_7 <X> T_6_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 213)  (319 213)  routing T_6_13.lc_trk_g2_7 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 213)  (320 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (321 213)  (321 213)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.input_2_2
 (34 5)  (322 213)  (322 213)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.input_2_2
 (37 5)  (325 213)  (325 213)  LC_2 Logic Functioning bit
 (40 5)  (328 213)  (328 213)  LC_2 Logic Functioning bit
 (42 5)  (330 213)  (330 213)  LC_2 Logic Functioning bit
 (53 5)  (341 213)  (341 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 8)  (302 216)  (302 216)  routing T_6_13.sp4_h_r_40 <X> T_6_13.lc_trk_g2_0
 (25 8)  (313 216)  (313 216)  routing T_6_13.wire_logic_cluster/lc_2/out <X> T_6_13.lc_trk_g2_2
 (14 9)  (302 217)  (302 217)  routing T_6_13.sp4_h_r_40 <X> T_6_13.lc_trk_g2_0
 (15 9)  (303 217)  (303 217)  routing T_6_13.sp4_h_r_40 <X> T_6_13.lc_trk_g2_0
 (16 9)  (304 217)  (304 217)  routing T_6_13.sp4_h_r_40 <X> T_6_13.lc_trk_g2_0
 (17 9)  (305 217)  (305 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (310 217)  (310 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (16 10)  (304 218)  (304 218)  routing T_6_13.sp4_v_b_37 <X> T_6_13.lc_trk_g2_5
 (17 10)  (305 218)  (305 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (306 218)  (306 218)  routing T_6_13.sp4_v_b_37 <X> T_6_13.lc_trk_g2_5
 (21 10)  (309 218)  (309 218)  routing T_6_13.sp4_v_t_18 <X> T_6_13.lc_trk_g2_7
 (22 10)  (310 218)  (310 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (311 218)  (311 218)  routing T_6_13.sp4_v_t_18 <X> T_6_13.lc_trk_g2_7
 (26 10)  (314 218)  (314 218)  routing T_6_13.lc_trk_g2_5 <X> T_6_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 218)  (315 218)  routing T_6_13.lc_trk_g1_1 <X> T_6_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 218)  (317 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 218)  (319 218)  routing T_6_13.lc_trk_g3_5 <X> T_6_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 218)  (320 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 218)  (321 218)  routing T_6_13.lc_trk_g3_5 <X> T_6_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 218)  (322 218)  routing T_6_13.lc_trk_g3_5 <X> T_6_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 218)  (324 218)  LC_5 Logic Functioning bit
 (38 10)  (326 218)  (326 218)  LC_5 Logic Functioning bit
 (41 10)  (329 218)  (329 218)  LC_5 Logic Functioning bit
 (43 10)  (331 218)  (331 218)  LC_5 Logic Functioning bit
 (18 11)  (306 219)  (306 219)  routing T_6_13.sp4_v_b_37 <X> T_6_13.lc_trk_g2_5
 (28 11)  (316 219)  (316 219)  routing T_6_13.lc_trk_g2_5 <X> T_6_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 219)  (317 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (40 11)  (328 219)  (328 219)  LC_5 Logic Functioning bit
 (42 11)  (330 219)  (330 219)  LC_5 Logic Functioning bit
 (15 12)  (303 220)  (303 220)  routing T_6_13.sp4_v_t_28 <X> T_6_13.lc_trk_g3_1
 (16 12)  (304 220)  (304 220)  routing T_6_13.sp4_v_t_28 <X> T_6_13.lc_trk_g3_1
 (17 12)  (305 220)  (305 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (32 12)  (320 220)  (320 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 220)  (322 220)  routing T_6_13.lc_trk_g1_0 <X> T_6_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 220)  (324 220)  LC_6 Logic Functioning bit
 (38 12)  (326 220)  (326 220)  LC_6 Logic Functioning bit
 (29 13)  (317 221)  (317 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (325 221)  (325 221)  LC_6 Logic Functioning bit
 (39 13)  (327 221)  (327 221)  LC_6 Logic Functioning bit
 (15 14)  (303 222)  (303 222)  routing T_6_13.sp4_v_t_32 <X> T_6_13.lc_trk_g3_5
 (16 14)  (304 222)  (304 222)  routing T_6_13.sp4_v_t_32 <X> T_6_13.lc_trk_g3_5
 (17 14)  (305 222)  (305 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (309 222)  (309 222)  routing T_6_13.wire_logic_cluster/lc_7/out <X> T_6_13.lc_trk_g3_7
 (22 14)  (310 222)  (310 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (314 222)  (314 222)  routing T_6_13.lc_trk_g2_7 <X> T_6_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 222)  (315 222)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 222)  (316 222)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 222)  (317 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 222)  (318 222)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 222)  (320 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 222)  (321 222)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 222)  (323 222)  routing T_6_13.lc_trk_g0_7 <X> T_6_13.input_2_7
 (38 14)  (326 222)  (326 222)  LC_7 Logic Functioning bit
 (45 14)  (333 222)  (333 222)  LC_7 Logic Functioning bit
 (51 14)  (339 222)  (339 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (314 223)  (314 223)  routing T_6_13.lc_trk_g2_7 <X> T_6_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 223)  (316 223)  routing T_6_13.lc_trk_g2_7 <X> T_6_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 223)  (317 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 223)  (318 223)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 223)  (319 223)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 223)  (320 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (323 223)  (323 223)  routing T_6_13.lc_trk_g0_7 <X> T_6_13.input_2_7
 (36 15)  (324 223)  (324 223)  LC_7 Logic Functioning bit
 (38 15)  (326 223)  (326 223)  LC_7 Logic Functioning bit
 (39 15)  (327 223)  (327 223)  LC_7 Logic Functioning bit
 (41 15)  (329 223)  (329 223)  LC_7 Logic Functioning bit
 (43 15)  (331 223)  (331 223)  LC_7 Logic Functioning bit


LogicTile_7_13

 (14 0)  (356 208)  (356 208)  routing T_7_13.sp4_v_b_0 <X> T_7_13.lc_trk_g0_0
 (17 0)  (359 208)  (359 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (360 208)  (360 208)  routing T_7_13.wire_logic_cluster/lc_1/out <X> T_7_13.lc_trk_g0_1
 (21 0)  (363 208)  (363 208)  routing T_7_13.wire_logic_cluster/lc_3/out <X> T_7_13.lc_trk_g0_3
 (22 0)  (364 208)  (364 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (16 1)  (358 209)  (358 209)  routing T_7_13.sp4_v_b_0 <X> T_7_13.lc_trk_g0_0
 (17 1)  (359 209)  (359 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (2 2)  (344 210)  (344 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (356 210)  (356 210)  routing T_7_13.sp4_h_l_9 <X> T_7_13.lc_trk_g0_4
 (15 2)  (357 210)  (357 210)  routing T_7_13.sp4_h_r_5 <X> T_7_13.lc_trk_g0_5
 (16 2)  (358 210)  (358 210)  routing T_7_13.sp4_h_r_5 <X> T_7_13.lc_trk_g0_5
 (17 2)  (359 210)  (359 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (363 210)  (363 210)  routing T_7_13.sp4_v_b_15 <X> T_7_13.lc_trk_g0_7
 (22 2)  (364 210)  (364 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (365 210)  (365 210)  routing T_7_13.sp4_v_b_15 <X> T_7_13.lc_trk_g0_7
 (28 2)  (370 210)  (370 210)  routing T_7_13.lc_trk_g2_2 <X> T_7_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 210)  (371 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 210)  (374 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 210)  (376 210)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 210)  (377 210)  routing T_7_13.lc_trk_g0_5 <X> T_7_13.input_2_1
 (37 2)  (379 210)  (379 210)  LC_1 Logic Functioning bit
 (41 2)  (383 210)  (383 210)  LC_1 Logic Functioning bit
 (43 2)  (385 210)  (385 210)  LC_1 Logic Functioning bit
 (45 2)  (387 210)  (387 210)  LC_1 Logic Functioning bit
 (2 3)  (344 211)  (344 211)  routing T_7_13.lc_trk_g0_0 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (14 3)  (356 211)  (356 211)  routing T_7_13.sp4_h_l_9 <X> T_7_13.lc_trk_g0_4
 (15 3)  (357 211)  (357 211)  routing T_7_13.sp4_h_l_9 <X> T_7_13.lc_trk_g0_4
 (16 3)  (358 211)  (358 211)  routing T_7_13.sp4_h_l_9 <X> T_7_13.lc_trk_g0_4
 (17 3)  (359 211)  (359 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (360 211)  (360 211)  routing T_7_13.sp4_h_r_5 <X> T_7_13.lc_trk_g0_5
 (21 3)  (363 211)  (363 211)  routing T_7_13.sp4_v_b_15 <X> T_7_13.lc_trk_g0_7
 (29 3)  (371 211)  (371 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 211)  (372 211)  routing T_7_13.lc_trk_g2_2 <X> T_7_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 211)  (373 211)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 211)  (374 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (37 3)  (379 211)  (379 211)  LC_1 Logic Functioning bit
 (40 3)  (382 211)  (382 211)  LC_1 Logic Functioning bit
 (42 3)  (384 211)  (384 211)  LC_1 Logic Functioning bit
 (16 4)  (358 212)  (358 212)  routing T_7_13.sp4_v_b_1 <X> T_7_13.lc_trk_g1_1
 (17 4)  (359 212)  (359 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (360 212)  (360 212)  routing T_7_13.sp4_v_b_1 <X> T_7_13.lc_trk_g1_1
 (22 4)  (364 212)  (364 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (29 4)  (371 212)  (371 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 212)  (373 212)  routing T_7_13.lc_trk_g1_4 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 212)  (374 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 212)  (376 212)  routing T_7_13.lc_trk_g1_4 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (379 212)  (379 212)  LC_2 Logic Functioning bit
 (38 4)  (380 212)  (380 212)  LC_2 Logic Functioning bit
 (39 4)  (381 212)  (381 212)  LC_2 Logic Functioning bit
 (41 4)  (383 212)  (383 212)  LC_2 Logic Functioning bit
 (45 4)  (387 212)  (387 212)  LC_2 Logic Functioning bit
 (46 4)  (388 212)  (388 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (21 5)  (363 213)  (363 213)  routing T_7_13.sp4_r_v_b_27 <X> T_7_13.lc_trk_g1_3
 (26 5)  (368 213)  (368 213)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 213)  (369 213)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 213)  (371 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (374 213)  (374 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (375 213)  (375 213)  routing T_7_13.lc_trk_g2_2 <X> T_7_13.input_2_2
 (35 5)  (377 213)  (377 213)  routing T_7_13.lc_trk_g2_2 <X> T_7_13.input_2_2
 (36 5)  (378 213)  (378 213)  LC_2 Logic Functioning bit
 (38 5)  (380 213)  (380 213)  LC_2 Logic Functioning bit
 (53 5)  (395 213)  (395 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (356 214)  (356 214)  routing T_7_13.sp4_h_l_9 <X> T_7_13.lc_trk_g1_4
 (28 6)  (370 214)  (370 214)  routing T_7_13.lc_trk_g2_2 <X> T_7_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 214)  (371 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 214)  (374 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 214)  (376 214)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (42 6)  (384 214)  (384 214)  LC_3 Logic Functioning bit
 (43 6)  (385 214)  (385 214)  LC_3 Logic Functioning bit
 (45 6)  (387 214)  (387 214)  LC_3 Logic Functioning bit
 (13 7)  (355 215)  (355 215)  routing T_7_13.sp4_v_b_0 <X> T_7_13.sp4_h_l_40
 (14 7)  (356 215)  (356 215)  routing T_7_13.sp4_h_l_9 <X> T_7_13.lc_trk_g1_4
 (15 7)  (357 215)  (357 215)  routing T_7_13.sp4_h_l_9 <X> T_7_13.lc_trk_g1_4
 (16 7)  (358 215)  (358 215)  routing T_7_13.sp4_h_l_9 <X> T_7_13.lc_trk_g1_4
 (17 7)  (359 215)  (359 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (368 215)  (368 215)  routing T_7_13.lc_trk_g2_3 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 215)  (370 215)  routing T_7_13.lc_trk_g2_3 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 215)  (371 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 215)  (372 215)  routing T_7_13.lc_trk_g2_2 <X> T_7_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 215)  (373 215)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 215)  (374 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (377 215)  (377 215)  routing T_7_13.lc_trk_g0_3 <X> T_7_13.input_2_3
 (37 7)  (379 215)  (379 215)  LC_3 Logic Functioning bit
 (39 7)  (381 215)  (381 215)  LC_3 Logic Functioning bit
 (42 7)  (384 215)  (384 215)  LC_3 Logic Functioning bit
 (43 7)  (385 215)  (385 215)  LC_3 Logic Functioning bit
 (48 7)  (390 215)  (390 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (393 215)  (393 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (358 216)  (358 216)  routing T_7_13.sp4_v_b_33 <X> T_7_13.lc_trk_g2_1
 (17 8)  (359 216)  (359 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (360 216)  (360 216)  routing T_7_13.sp4_v_b_33 <X> T_7_13.lc_trk_g2_1
 (22 8)  (364 216)  (364 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (365 216)  (365 216)  routing T_7_13.sp4_v_t_30 <X> T_7_13.lc_trk_g2_3
 (24 8)  (366 216)  (366 216)  routing T_7_13.sp4_v_t_30 <X> T_7_13.lc_trk_g2_3
 (28 8)  (370 216)  (370 216)  routing T_7_13.lc_trk_g2_1 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 216)  (371 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 216)  (373 216)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 216)  (374 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (377 216)  (377 216)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.input_2_4
 (37 8)  (379 216)  (379 216)  LC_4 Logic Functioning bit
 (41 8)  (383 216)  (383 216)  LC_4 Logic Functioning bit
 (42 8)  (384 216)  (384 216)  LC_4 Logic Functioning bit
 (43 8)  (385 216)  (385 216)  LC_4 Logic Functioning bit
 (45 8)  (387 216)  (387 216)  LC_4 Logic Functioning bit
 (14 9)  (356 217)  (356 217)  routing T_7_13.tnl_op_0 <X> T_7_13.lc_trk_g2_0
 (15 9)  (357 217)  (357 217)  routing T_7_13.tnl_op_0 <X> T_7_13.lc_trk_g2_0
 (17 9)  (359 217)  (359 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (360 217)  (360 217)  routing T_7_13.sp4_v_b_33 <X> T_7_13.lc_trk_g2_1
 (22 9)  (364 217)  (364 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (365 217)  (365 217)  routing T_7_13.sp4_h_l_15 <X> T_7_13.lc_trk_g2_2
 (24 9)  (366 217)  (366 217)  routing T_7_13.sp4_h_l_15 <X> T_7_13.lc_trk_g2_2
 (25 9)  (367 217)  (367 217)  routing T_7_13.sp4_h_l_15 <X> T_7_13.lc_trk_g2_2
 (26 9)  (368 217)  (368 217)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 217)  (369 217)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 217)  (370 217)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 217)  (371 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 217)  (373 217)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 217)  (374 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (375 217)  (375 217)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.input_2_4
 (37 9)  (379 217)  (379 217)  LC_4 Logic Functioning bit
 (42 9)  (384 217)  (384 217)  LC_4 Logic Functioning bit
 (46 9)  (388 217)  (388 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (356 218)  (356 218)  routing T_7_13.wire_logic_cluster/lc_4/out <X> T_7_13.lc_trk_g2_4
 (17 10)  (359 218)  (359 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 218)  (360 218)  routing T_7_13.wire_logic_cluster/lc_5/out <X> T_7_13.lc_trk_g2_5
 (25 10)  (367 218)  (367 218)  routing T_7_13.wire_logic_cluster/lc_6/out <X> T_7_13.lc_trk_g2_6
 (26 10)  (368 218)  (368 218)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 218)  (369 218)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 218)  (370 218)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 218)  (371 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 218)  (372 218)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 218)  (374 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 218)  (375 218)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 218)  (376 218)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 218)  (377 218)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.input_2_5
 (42 10)  (384 218)  (384 218)  LC_5 Logic Functioning bit
 (43 10)  (385 218)  (385 218)  LC_5 Logic Functioning bit
 (45 10)  (387 218)  (387 218)  LC_5 Logic Functioning bit
 (47 10)  (389 218)  (389 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (17 11)  (359 219)  (359 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (364 219)  (364 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (368 219)  (368 219)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 219)  (371 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 219)  (372 219)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 219)  (374 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (375 219)  (375 219)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.input_2_5
 (36 11)  (378 219)  (378 219)  LC_5 Logic Functioning bit
 (38 11)  (380 219)  (380 219)  LC_5 Logic Functioning bit
 (42 11)  (384 219)  (384 219)  LC_5 Logic Functioning bit
 (43 11)  (385 219)  (385 219)  LC_5 Logic Functioning bit
 (16 12)  (358 220)  (358 220)  routing T_7_13.sp4_v_b_33 <X> T_7_13.lc_trk_g3_1
 (17 12)  (359 220)  (359 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (360 220)  (360 220)  routing T_7_13.sp4_v_b_33 <X> T_7_13.lc_trk_g3_1
 (21 12)  (363 220)  (363 220)  routing T_7_13.sp4_v_t_22 <X> T_7_13.lc_trk_g3_3
 (22 12)  (364 220)  (364 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (365 220)  (365 220)  routing T_7_13.sp4_v_t_22 <X> T_7_13.lc_trk_g3_3
 (25 12)  (367 220)  (367 220)  routing T_7_13.sp4_h_r_42 <X> T_7_13.lc_trk_g3_2
 (26 12)  (368 220)  (368 220)  routing T_7_13.lc_trk_g0_4 <X> T_7_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 220)  (370 220)  routing T_7_13.lc_trk_g2_1 <X> T_7_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 220)  (371 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 220)  (373 220)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 220)  (374 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (377 220)  (377 220)  routing T_7_13.lc_trk_g2_6 <X> T_7_13.input_2_6
 (37 12)  (379 220)  (379 220)  LC_6 Logic Functioning bit
 (41 12)  (383 220)  (383 220)  LC_6 Logic Functioning bit
 (42 12)  (384 220)  (384 220)  LC_6 Logic Functioning bit
 (43 12)  (385 220)  (385 220)  LC_6 Logic Functioning bit
 (45 12)  (387 220)  (387 220)  LC_6 Logic Functioning bit
 (51 12)  (393 220)  (393 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (360 221)  (360 221)  routing T_7_13.sp4_v_b_33 <X> T_7_13.lc_trk_g3_1
 (21 13)  (363 221)  (363 221)  routing T_7_13.sp4_v_t_22 <X> T_7_13.lc_trk_g3_3
 (22 13)  (364 221)  (364 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (365 221)  (365 221)  routing T_7_13.sp4_h_r_42 <X> T_7_13.lc_trk_g3_2
 (24 13)  (366 221)  (366 221)  routing T_7_13.sp4_h_r_42 <X> T_7_13.lc_trk_g3_2
 (25 13)  (367 221)  (367 221)  routing T_7_13.sp4_h_r_42 <X> T_7_13.lc_trk_g3_2
 (29 13)  (371 221)  (371 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 221)  (373 221)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 221)  (374 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (375 221)  (375 221)  routing T_7_13.lc_trk_g2_6 <X> T_7_13.input_2_6
 (35 13)  (377 221)  (377 221)  routing T_7_13.lc_trk_g2_6 <X> T_7_13.input_2_6
 (37 13)  (379 221)  (379 221)  LC_6 Logic Functioning bit
 (42 13)  (384 221)  (384 221)  LC_6 Logic Functioning bit
 (4 14)  (346 222)  (346 222)  routing T_7_13.sp4_v_b_1 <X> T_7_13.sp4_v_t_44
 (6 14)  (348 222)  (348 222)  routing T_7_13.sp4_v_b_1 <X> T_7_13.sp4_v_t_44
 (14 14)  (356 222)  (356 222)  routing T_7_13.sp4_h_r_44 <X> T_7_13.lc_trk_g3_4
 (22 14)  (364 222)  (364 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (365 222)  (365 222)  routing T_7_13.sp4_v_b_47 <X> T_7_13.lc_trk_g3_7
 (24 14)  (366 222)  (366 222)  routing T_7_13.sp4_v_b_47 <X> T_7_13.lc_trk_g3_7
 (27 14)  (369 222)  (369 222)  routing T_7_13.lc_trk_g1_1 <X> T_7_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 222)  (371 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 222)  (374 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 222)  (375 222)  routing T_7_13.lc_trk_g2_0 <X> T_7_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 222)  (377 222)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.input_2_7
 (14 15)  (356 223)  (356 223)  routing T_7_13.sp4_h_r_44 <X> T_7_13.lc_trk_g3_4
 (15 15)  (357 223)  (357 223)  routing T_7_13.sp4_h_r_44 <X> T_7_13.lc_trk_g3_4
 (16 15)  (358 223)  (358 223)  routing T_7_13.sp4_h_r_44 <X> T_7_13.lc_trk_g3_4
 (17 15)  (359 223)  (359 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (368 223)  (368 223)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 223)  (369 223)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 223)  (370 223)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 223)  (371 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (374 223)  (374 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (375 223)  (375 223)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.input_2_7
 (34 15)  (376 223)  (376 223)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.input_2_7
 (37 15)  (379 223)  (379 223)  LC_7 Logic Functioning bit


RAM_Tile_8_13

 (15 0)  (411 208)  (411 208)  routing T_8_13.sp4_h_r_9 <X> T_8_13.lc_trk_g0_1
 (16 0)  (412 208)  (412 208)  routing T_8_13.sp4_h_r_9 <X> T_8_13.lc_trk_g0_1
 (17 0)  (413 208)  (413 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (414 208)  (414 208)  routing T_8_13.sp4_h_r_9 <X> T_8_13.lc_trk_g0_1
 (22 0)  (418 208)  (418 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (419 208)  (419 208)  routing T_8_13.sp12_h_l_16 <X> T_8_13.lc_trk_g0_3
 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 209)  (417 209)  routing T_8_13.sp12_h_l_16 <X> T_8_13.lc_trk_g0_3
 (27 1)  (423 209)  (423 209)  routing T_8_13.lc_trk_g1_1 <X> T_8_13.input0_0
 (29 1)  (425 209)  (425 209)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (396 210)  (396 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (1 2)  (397 210)  (397 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 3)  (422 211)  (422 211)  routing T_8_13.lc_trk_g0_3 <X> T_8_13.input0_1
 (29 3)  (425 211)  (425 211)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (14 4)  (410 212)  (410 212)  routing T_8_13.sp12_h_r_0 <X> T_8_13.lc_trk_g1_0
 (15 4)  (411 212)  (411 212)  routing T_8_13.sp12_h_r_1 <X> T_8_13.lc_trk_g1_1
 (17 4)  (413 212)  (413 212)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (414 212)  (414 212)  routing T_8_13.sp12_h_r_1 <X> T_8_13.lc_trk_g1_1
 (25 4)  (421 212)  (421 212)  routing T_8_13.sp12_h_l_1 <X> T_8_13.lc_trk_g1_2
 (27 4)  (423 212)  (423 212)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.wire_bram/ram/WDATA_13
 (28 4)  (424 212)  (424 212)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.wire_bram/ram/WDATA_13
 (29 4)  (425 212)  (425 212)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_13
 (38 4)  (434 212)  (434 212)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (14 5)  (410 213)  (410 213)  routing T_8_13.sp12_h_r_0 <X> T_8_13.lc_trk_g1_0
 (15 5)  (411 213)  (411 213)  routing T_8_13.sp12_h_r_0 <X> T_8_13.lc_trk_g1_0
 (17 5)  (413 213)  (413 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (414 213)  (414 213)  routing T_8_13.sp12_h_r_1 <X> T_8_13.lc_trk_g1_1
 (22 5)  (418 213)  (418 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_1 lc_trk_g1_2
 (24 5)  (420 213)  (420 213)  routing T_8_13.sp12_h_l_1 <X> T_8_13.lc_trk_g1_2
 (25 5)  (421 213)  (421 213)  routing T_8_13.sp12_h_l_1 <X> T_8_13.lc_trk_g1_2
 (26 5)  (422 213)  (422 213)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.input0_2
 (27 5)  (423 213)  (423 213)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.input0_2
 (28 5)  (424 213)  (424 213)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.input0_2
 (29 5)  (425 213)  (425 213)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (22 6)  (418 214)  (418 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (419 214)  (419 214)  routing T_8_13.sp12_h_l_12 <X> T_8_13.lc_trk_g1_7
 (25 6)  (421 214)  (421 214)  routing T_8_13.sp4_h_l_3 <X> T_8_13.lc_trk_g1_6
 (22 7)  (418 215)  (418 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (419 215)  (419 215)  routing T_8_13.sp4_h_l_3 <X> T_8_13.lc_trk_g1_6
 (24 7)  (420 215)  (420 215)  routing T_8_13.sp4_h_l_3 <X> T_8_13.lc_trk_g1_6
 (29 7)  (425 215)  (425 215)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (26 8)  (422 216)  (422 216)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input0_4
 (22 9)  (418 217)  (418 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (421 217)  (421 217)  routing T_8_13.sp4_r_v_b_34 <X> T_8_13.lc_trk_g2_2
 (26 9)  (422 217)  (422 217)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input0_4
 (27 9)  (423 217)  (423 217)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input0_4
 (28 9)  (424 217)  (424 217)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input0_4
 (29 9)  (425 217)  (425 217)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (16 10)  (412 218)  (412 218)  routing T_8_13.sp12_v_b_13 <X> T_8_13.lc_trk_g2_5
 (17 10)  (413 218)  (413 218)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_13 lc_trk_g2_5
 (26 10)  (422 218)  (422 218)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.input0_5
 (26 11)  (422 219)  (422 219)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.input0_5
 (27 11)  (423 219)  (423 219)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.input0_5
 (29 11)  (425 219)  (425 219)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (21 12)  (417 220)  (417 220)  routing T_8_13.sp4_h_l_22 <X> T_8_13.lc_trk_g3_3
 (22 12)  (418 220)  (418 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_22 lc_trk_g3_3
 (23 12)  (419 220)  (419 220)  routing T_8_13.sp4_h_l_22 <X> T_8_13.lc_trk_g3_3
 (24 12)  (420 220)  (420 220)  routing T_8_13.sp4_h_l_22 <X> T_8_13.lc_trk_g3_3
 (28 12)  (424 220)  (424 220)  routing T_8_13.lc_trk_g2_5 <X> T_8_13.wire_bram/ram/WDATA_9
 (29 12)  (425 220)  (425 220)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_9
 (30 12)  (426 220)  (426 220)  routing T_8_13.lc_trk_g2_5 <X> T_8_13.wire_bram/ram/WDATA_9
 (35 12)  (431 220)  (431 220)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.input2_6
 (37 12)  (433 220)  (433 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_9 sp12_h_l_3
 (15 13)  (411 221)  (411 221)  routing T_8_13.sp4_v_b_40 <X> T_8_13.lc_trk_g3_0
 (16 13)  (412 221)  (412 221)  routing T_8_13.sp4_v_b_40 <X> T_8_13.lc_trk_g3_0
 (17 13)  (413 221)  (413 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (26 13)  (422 221)  (422 221)  routing T_8_13.lc_trk_g2_2 <X> T_8_13.input0_6
 (28 13)  (424 221)  (424 221)  routing T_8_13.lc_trk_g2_2 <X> T_8_13.input0_6
 (29 13)  (425 221)  (425 221)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (428 221)  (428 221)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (430 221)  (430 221)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.input2_6
 (35 13)  (431 221)  (431 221)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.input2_6
 (0 14)  (396 222)  (396 222)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 222)  (413 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (418 222)  (418 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (396 223)  (396 223)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE
 (18 15)  (414 223)  (414 223)  routing T_8_13.sp4_r_v_b_45 <X> T_8_13.lc_trk_g3_5
 (21 15)  (417 223)  (417 223)  routing T_8_13.sp4_r_v_b_47 <X> T_8_13.lc_trk_g3_7
 (27 15)  (423 223)  (423 223)  routing T_8_13.lc_trk_g1_0 <X> T_8_13.input0_7
 (29 15)  (425 223)  (425 223)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (428 223)  (428 223)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_2 input2_7
 (34 15)  (430 223)  (430 223)  routing T_8_13.lc_trk_g1_2 <X> T_8_13.input2_7
 (35 15)  (431 223)  (431 223)  routing T_8_13.lc_trk_g1_2 <X> T_8_13.input2_7


LogicTile_9_13

 (21 0)  (459 208)  (459 208)  routing T_9_13.bnr_op_3 <X> T_9_13.lc_trk_g0_3
 (22 0)  (460 208)  (460 208)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (467 208)  (467 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 208)  (468 208)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 208)  (470 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 208)  (472 208)  routing T_9_13.lc_trk_g1_0 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 208)  (474 208)  LC_0 Logic Functioning bit
 (37 0)  (475 208)  (475 208)  LC_0 Logic Functioning bit
 (39 0)  (477 208)  (477 208)  LC_0 Logic Functioning bit
 (43 0)  (481 208)  (481 208)  LC_0 Logic Functioning bit
 (45 0)  (483 208)  (483 208)  LC_0 Logic Functioning bit
 (9 1)  (447 209)  (447 209)  routing T_9_13.sp4_v_t_36 <X> T_9_13.sp4_v_b_1
 (15 1)  (453 209)  (453 209)  routing T_9_13.sp4_v_t_5 <X> T_9_13.lc_trk_g0_0
 (16 1)  (454 209)  (454 209)  routing T_9_13.sp4_v_t_5 <X> T_9_13.lc_trk_g0_0
 (17 1)  (455 209)  (455 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (459 209)  (459 209)  routing T_9_13.bnr_op_3 <X> T_9_13.lc_trk_g0_3
 (26 1)  (464 209)  (464 209)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 209)  (466 209)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 209)  (467 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 209)  (468 209)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 209)  (470 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (471 209)  (471 209)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.input_2_0
 (34 1)  (472 209)  (472 209)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.input_2_0
 (37 1)  (475 209)  (475 209)  LC_0 Logic Functioning bit
 (39 1)  (477 209)  (477 209)  LC_0 Logic Functioning bit
 (2 2)  (440 210)  (440 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (22 2)  (460 210)  (460 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (462 210)  (462 210)  routing T_9_13.top_op_7 <X> T_9_13.lc_trk_g0_7
 (26 2)  (464 210)  (464 210)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 210)  (466 210)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 210)  (467 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 210)  (470 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 210)  (472 210)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 210)  (473 210)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.input_2_1
 (36 2)  (474 210)  (474 210)  LC_1 Logic Functioning bit
 (37 2)  (475 210)  (475 210)  LC_1 Logic Functioning bit
 (39 2)  (477 210)  (477 210)  LC_1 Logic Functioning bit
 (43 2)  (481 210)  (481 210)  LC_1 Logic Functioning bit
 (45 2)  (483 210)  (483 210)  LC_1 Logic Functioning bit
 (2 3)  (440 211)  (440 211)  routing T_9_13.lc_trk_g0_0 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (13 3)  (451 211)  (451 211)  routing T_9_13.sp4_v_b_9 <X> T_9_13.sp4_h_l_39
 (21 3)  (459 211)  (459 211)  routing T_9_13.top_op_7 <X> T_9_13.lc_trk_g0_7
 (26 3)  (464 211)  (464 211)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 211)  (467 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 211)  (468 211)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 211)  (470 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (471 211)  (471 211)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.input_2_1
 (34 3)  (472 211)  (472 211)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.input_2_1
 (36 3)  (474 211)  (474 211)  LC_1 Logic Functioning bit
 (38 3)  (476 211)  (476 211)  LC_1 Logic Functioning bit
 (14 4)  (452 212)  (452 212)  routing T_9_13.wire_logic_cluster/lc_0/out <X> T_9_13.lc_trk_g1_0
 (17 4)  (455 212)  (455 212)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (456 212)  (456 212)  routing T_9_13.wire_logic_cluster/lc_1/out <X> T_9_13.lc_trk_g1_1
 (21 4)  (459 212)  (459 212)  routing T_9_13.wire_logic_cluster/lc_3/out <X> T_9_13.lc_trk_g1_3
 (22 4)  (460 212)  (460 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (466 212)  (466 212)  routing T_9_13.lc_trk_g2_1 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 212)  (467 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 212)  (470 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 212)  (471 212)  routing T_9_13.lc_trk_g2_3 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (41 4)  (479 212)  (479 212)  LC_2 Logic Functioning bit
 (43 4)  (481 212)  (481 212)  LC_2 Logic Functioning bit
 (48 4)  (486 212)  (486 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (455 213)  (455 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (469 213)  (469 213)  routing T_9_13.lc_trk_g2_3 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (41 5)  (479 213)  (479 213)  LC_2 Logic Functioning bit
 (43 5)  (481 213)  (481 213)  LC_2 Logic Functioning bit
 (46 5)  (484 213)  (484 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (452 214)  (452 214)  routing T_9_13.wire_logic_cluster/lc_4/out <X> T_9_13.lc_trk_g1_4
 (21 6)  (459 214)  (459 214)  routing T_9_13.wire_logic_cluster/lc_7/out <X> T_9_13.lc_trk_g1_7
 (22 6)  (460 214)  (460 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 214)  (464 214)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 214)  (465 214)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 214)  (466 214)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 214)  (467 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 214)  (468 214)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 214)  (470 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 214)  (472 214)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 214)  (474 214)  LC_3 Logic Functioning bit
 (37 6)  (475 214)  (475 214)  LC_3 Logic Functioning bit
 (39 6)  (477 214)  (477 214)  LC_3 Logic Functioning bit
 (43 6)  (481 214)  (481 214)  LC_3 Logic Functioning bit
 (45 6)  (483 214)  (483 214)  LC_3 Logic Functioning bit
 (50 6)  (488 214)  (488 214)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (455 215)  (455 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (464 215)  (464 215)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 215)  (467 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 215)  (468 215)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 215)  (469 215)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 215)  (474 215)  LC_3 Logic Functioning bit
 (38 7)  (476 215)  (476 215)  LC_3 Logic Functioning bit
 (16 8)  (454 216)  (454 216)  routing T_9_13.sp12_v_t_6 <X> T_9_13.lc_trk_g2_1
 (17 8)  (455 216)  (455 216)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (21 8)  (459 216)  (459 216)  routing T_9_13.sp12_v_t_0 <X> T_9_13.lc_trk_g2_3
 (22 8)  (460 216)  (460 216)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (462 216)  (462 216)  routing T_9_13.sp12_v_t_0 <X> T_9_13.lc_trk_g2_3
 (25 8)  (463 216)  (463 216)  routing T_9_13.wire_logic_cluster/lc_2/out <X> T_9_13.lc_trk_g2_2
 (27 8)  (465 216)  (465 216)  routing T_9_13.lc_trk_g1_0 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 216)  (467 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 216)  (469 216)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 216)  (470 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 216)  (471 216)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 216)  (472 216)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 216)  (475 216)  LC_4 Logic Functioning bit
 (38 8)  (476 216)  (476 216)  LC_4 Logic Functioning bit
 (39 8)  (477 216)  (477 216)  LC_4 Logic Functioning bit
 (41 8)  (479 216)  (479 216)  LC_4 Logic Functioning bit
 (42 8)  (480 216)  (480 216)  LC_4 Logic Functioning bit
 (43 8)  (481 216)  (481 216)  LC_4 Logic Functioning bit
 (21 9)  (459 217)  (459 217)  routing T_9_13.sp12_v_t_0 <X> T_9_13.lc_trk_g2_3
 (22 9)  (460 217)  (460 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (465 217)  (465 217)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 217)  (467 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 217)  (470 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (471 217)  (471 217)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.input_2_4
 (34 9)  (472 217)  (472 217)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.input_2_4
 (36 9)  (474 217)  (474 217)  LC_4 Logic Functioning bit
 (37 9)  (475 217)  (475 217)  LC_4 Logic Functioning bit
 (38 9)  (476 217)  (476 217)  LC_4 Logic Functioning bit
 (40 9)  (478 217)  (478 217)  LC_4 Logic Functioning bit
 (41 9)  (479 217)  (479 217)  LC_4 Logic Functioning bit
 (42 9)  (480 217)  (480 217)  LC_4 Logic Functioning bit
 (22 10)  (460 218)  (460 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (461 218)  (461 218)  routing T_9_13.sp12_v_t_12 <X> T_9_13.lc_trk_g2_7
 (26 10)  (464 218)  (464 218)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 218)  (465 218)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 218)  (467 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 218)  (468 218)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 218)  (470 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 218)  (472 218)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 218)  (473 218)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.input_2_5
 (37 10)  (475 218)  (475 218)  LC_5 Logic Functioning bit
 (38 10)  (476 218)  (476 218)  LC_5 Logic Functioning bit
 (39 10)  (477 218)  (477 218)  LC_5 Logic Functioning bit
 (41 10)  (479 218)  (479 218)  LC_5 Logic Functioning bit
 (42 10)  (480 218)  (480 218)  LC_5 Logic Functioning bit
 (43 10)  (481 218)  (481 218)  LC_5 Logic Functioning bit
 (26 11)  (464 219)  (464 219)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 219)  (466 219)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 219)  (467 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 219)  (468 219)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 219)  (469 219)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 219)  (470 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (471 219)  (471 219)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.input_2_5
 (34 11)  (472 219)  (472 219)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.input_2_5
 (35 11)  (473 219)  (473 219)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.input_2_5
 (36 11)  (474 219)  (474 219)  LC_5 Logic Functioning bit
 (37 11)  (475 219)  (475 219)  LC_5 Logic Functioning bit
 (38 11)  (476 219)  (476 219)  LC_5 Logic Functioning bit
 (40 11)  (478 219)  (478 219)  LC_5 Logic Functioning bit
 (41 11)  (479 219)  (479 219)  LC_5 Logic Functioning bit
 (42 11)  (480 219)  (480 219)  LC_5 Logic Functioning bit
 (12 12)  (450 220)  (450 220)  routing T_9_13.sp4_v_b_5 <X> T_9_13.sp4_h_r_11
 (16 12)  (454 220)  (454 220)  routing T_9_13.sp4_v_t_12 <X> T_9_13.lc_trk_g3_1
 (17 12)  (455 220)  (455 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (456 220)  (456 220)  routing T_9_13.sp4_v_t_12 <X> T_9_13.lc_trk_g3_1
 (21 12)  (459 220)  (459 220)  routing T_9_13.rgt_op_3 <X> T_9_13.lc_trk_g3_3
 (22 12)  (460 220)  (460 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (462 220)  (462 220)  routing T_9_13.rgt_op_3 <X> T_9_13.lc_trk_g3_3
 (27 12)  (465 220)  (465 220)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 220)  (467 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 220)  (468 220)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 220)  (470 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 220)  (474 220)  LC_6 Logic Functioning bit
 (37 12)  (475 220)  (475 220)  LC_6 Logic Functioning bit
 (38 12)  (476 220)  (476 220)  LC_6 Logic Functioning bit
 (39 12)  (477 220)  (477 220)  LC_6 Logic Functioning bit
 (41 12)  (479 220)  (479 220)  LC_6 Logic Functioning bit
 (42 12)  (480 220)  (480 220)  LC_6 Logic Functioning bit
 (43 12)  (481 220)  (481 220)  LC_6 Logic Functioning bit
 (50 12)  (488 220)  (488 220)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (490 220)  (490 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (449 221)  (449 221)  routing T_9_13.sp4_v_b_5 <X> T_9_13.sp4_h_r_11
 (13 13)  (451 221)  (451 221)  routing T_9_13.sp4_v_b_5 <X> T_9_13.sp4_h_r_11
 (26 13)  (464 221)  (464 221)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 221)  (465 221)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 221)  (466 221)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 221)  (467 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 221)  (469 221)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 221)  (474 221)  LC_6 Logic Functioning bit
 (37 13)  (475 221)  (475 221)  LC_6 Logic Functioning bit
 (38 13)  (476 221)  (476 221)  LC_6 Logic Functioning bit
 (39 13)  (477 221)  (477 221)  LC_6 Logic Functioning bit
 (40 13)  (478 221)  (478 221)  LC_6 Logic Functioning bit
 (41 13)  (479 221)  (479 221)  LC_6 Logic Functioning bit
 (42 13)  (480 221)  (480 221)  LC_6 Logic Functioning bit
 (43 13)  (481 221)  (481 221)  LC_6 Logic Functioning bit
 (52 13)  (490 221)  (490 221)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (19 14)  (457 222)  (457 222)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (22 14)  (460 222)  (460 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (461 222)  (461 222)  routing T_9_13.sp12_v_t_12 <X> T_9_13.lc_trk_g3_7
 (26 14)  (464 222)  (464 222)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (466 222)  (466 222)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 222)  (467 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 222)  (469 222)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 222)  (470 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 222)  (472 222)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 222)  (473 222)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.input_2_7
 (36 14)  (474 222)  (474 222)  LC_7 Logic Functioning bit
 (37 14)  (475 222)  (475 222)  LC_7 Logic Functioning bit
 (39 14)  (477 222)  (477 222)  LC_7 Logic Functioning bit
 (43 14)  (481 222)  (481 222)  LC_7 Logic Functioning bit
 (45 14)  (483 222)  (483 222)  LC_7 Logic Functioning bit
 (15 15)  (453 223)  (453 223)  routing T_9_13.sp4_v_t_33 <X> T_9_13.lc_trk_g3_4
 (16 15)  (454 223)  (454 223)  routing T_9_13.sp4_v_t_33 <X> T_9_13.lc_trk_g3_4
 (17 15)  (455 223)  (455 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (460 223)  (460 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (464 223)  (464 223)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 223)  (467 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 223)  (468 223)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 223)  (469 223)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 223)  (470 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (471 223)  (471 223)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.input_2_7
 (34 15)  (472 223)  (472 223)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.input_2_7
 (35 15)  (473 223)  (473 223)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.input_2_7
 (36 15)  (474 223)  (474 223)  LC_7 Logic Functioning bit
 (38 15)  (476 223)  (476 223)  LC_7 Logic Functioning bit


LogicTile_10_13

 (5 0)  (497 208)  (497 208)  routing T_10_13.sp4_v_b_6 <X> T_10_13.sp4_h_r_0
 (14 0)  (506 208)  (506 208)  routing T_10_13.sp4_h_l_5 <X> T_10_13.lc_trk_g0_0
 (15 0)  (507 208)  (507 208)  routing T_10_13.sp4_h_l_4 <X> T_10_13.lc_trk_g0_1
 (16 0)  (508 208)  (508 208)  routing T_10_13.sp4_h_l_4 <X> T_10_13.lc_trk_g0_1
 (17 0)  (509 208)  (509 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (510 208)  (510 208)  routing T_10_13.sp4_h_l_4 <X> T_10_13.lc_trk_g0_1
 (22 0)  (514 208)  (514 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (516 208)  (516 208)  routing T_10_13.top_op_3 <X> T_10_13.lc_trk_g0_3
 (25 0)  (517 208)  (517 208)  routing T_10_13.wire_logic_cluster/lc_2/out <X> T_10_13.lc_trk_g0_2
 (27 0)  (519 208)  (519 208)  routing T_10_13.lc_trk_g1_2 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 208)  (521 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 208)  (523 208)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 208)  (524 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 208)  (526 208)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 208)  (528 208)  LC_0 Logic Functioning bit
 (37 0)  (529 208)  (529 208)  LC_0 Logic Functioning bit
 (38 0)  (530 208)  (530 208)  LC_0 Logic Functioning bit
 (42 0)  (534 208)  (534 208)  LC_0 Logic Functioning bit
 (45 0)  (537 208)  (537 208)  LC_0 Logic Functioning bit
 (48 0)  (540 208)  (540 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (545 208)  (545 208)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (496 209)  (496 209)  routing T_10_13.sp4_v_b_6 <X> T_10_13.sp4_h_r_0
 (6 1)  (498 209)  (498 209)  routing T_10_13.sp4_v_b_6 <X> T_10_13.sp4_h_r_0
 (14 1)  (506 209)  (506 209)  routing T_10_13.sp4_h_l_5 <X> T_10_13.lc_trk_g0_0
 (15 1)  (507 209)  (507 209)  routing T_10_13.sp4_h_l_5 <X> T_10_13.lc_trk_g0_0
 (16 1)  (508 209)  (508 209)  routing T_10_13.sp4_h_l_5 <X> T_10_13.lc_trk_g0_0
 (17 1)  (509 209)  (509 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (510 209)  (510 209)  routing T_10_13.sp4_h_l_4 <X> T_10_13.lc_trk_g0_1
 (21 1)  (513 209)  (513 209)  routing T_10_13.top_op_3 <X> T_10_13.lc_trk_g0_3
 (22 1)  (514 209)  (514 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (519 209)  (519 209)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 209)  (521 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 209)  (522 209)  routing T_10_13.lc_trk_g1_2 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 209)  (523 209)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 209)  (524 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (525 209)  (525 209)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.input_2_0
 (37 1)  (529 209)  (529 209)  LC_0 Logic Functioning bit
 (42 1)  (534 209)  (534 209)  LC_0 Logic Functioning bit
 (51 1)  (543 209)  (543 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 210)  (492 210)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (506 210)  (506 210)  routing T_10_13.wire_logic_cluster/lc_4/out <X> T_10_13.lc_trk_g0_4
 (25 2)  (517 210)  (517 210)  routing T_10_13.sp4_h_l_11 <X> T_10_13.lc_trk_g0_6
 (29 2)  (521 210)  (521 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 210)  (523 210)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 210)  (525 210)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 210)  (526 210)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 210)  (528 210)  LC_1 Logic Functioning bit
 (41 2)  (533 210)  (533 210)  LC_1 Logic Functioning bit
 (43 2)  (535 210)  (535 210)  LC_1 Logic Functioning bit
 (45 2)  (537 210)  (537 210)  LC_1 Logic Functioning bit
 (0 3)  (492 211)  (492 211)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 3)  (494 211)  (494 211)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (17 3)  (509 211)  (509 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (514 211)  (514 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (515 211)  (515 211)  routing T_10_13.sp4_h_l_11 <X> T_10_13.lc_trk_g0_6
 (24 3)  (516 211)  (516 211)  routing T_10_13.sp4_h_l_11 <X> T_10_13.lc_trk_g0_6
 (25 3)  (517 211)  (517 211)  routing T_10_13.sp4_h_l_11 <X> T_10_13.lc_trk_g0_6
 (28 3)  (520 211)  (520 211)  routing T_10_13.lc_trk_g2_1 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 211)  (521 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 211)  (523 211)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 211)  (524 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (528 211)  (528 211)  LC_1 Logic Functioning bit
 (40 3)  (532 211)  (532 211)  LC_1 Logic Functioning bit
 (42 3)  (534 211)  (534 211)  LC_1 Logic Functioning bit
 (15 4)  (507 212)  (507 212)  routing T_10_13.sp4_h_l_4 <X> T_10_13.lc_trk_g1_1
 (16 4)  (508 212)  (508 212)  routing T_10_13.sp4_h_l_4 <X> T_10_13.lc_trk_g1_1
 (17 4)  (509 212)  (509 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (510 212)  (510 212)  routing T_10_13.sp4_h_l_4 <X> T_10_13.lc_trk_g1_1
 (29 4)  (521 212)  (521 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 212)  (523 212)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 212)  (524 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 212)  (525 212)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 212)  (528 212)  LC_2 Logic Functioning bit
 (41 4)  (533 212)  (533 212)  LC_2 Logic Functioning bit
 (43 4)  (535 212)  (535 212)  LC_2 Logic Functioning bit
 (45 4)  (537 212)  (537 212)  LC_2 Logic Functioning bit
 (8 5)  (500 213)  (500 213)  routing T_10_13.sp4_v_t_36 <X> T_10_13.sp4_v_b_4
 (10 5)  (502 213)  (502 213)  routing T_10_13.sp4_v_t_36 <X> T_10_13.sp4_v_b_4
 (15 5)  (507 213)  (507 213)  routing T_10_13.bot_op_0 <X> T_10_13.lc_trk_g1_0
 (17 5)  (509 213)  (509 213)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (510 213)  (510 213)  routing T_10_13.sp4_h_l_4 <X> T_10_13.lc_trk_g1_1
 (22 5)  (514 213)  (514 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 213)  (516 213)  routing T_10_13.top_op_2 <X> T_10_13.lc_trk_g1_2
 (25 5)  (517 213)  (517 213)  routing T_10_13.top_op_2 <X> T_10_13.lc_trk_g1_2
 (26 5)  (518 213)  (518 213)  routing T_10_13.lc_trk_g0_2 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 213)  (521 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 213)  (522 213)  routing T_10_13.lc_trk_g0_3 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 213)  (523 213)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 213)  (524 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (526 213)  (526 213)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.input_2_2
 (36 5)  (528 213)  (528 213)  LC_2 Logic Functioning bit
 (40 5)  (532 213)  (532 213)  LC_2 Logic Functioning bit
 (42 5)  (534 213)  (534 213)  LC_2 Logic Functioning bit
 (21 6)  (513 214)  (513 214)  routing T_10_13.sp12_h_l_4 <X> T_10_13.lc_trk_g1_7
 (22 6)  (514 214)  (514 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (516 214)  (516 214)  routing T_10_13.sp12_h_l_4 <X> T_10_13.lc_trk_g1_7
 (25 6)  (517 214)  (517 214)  routing T_10_13.lft_op_6 <X> T_10_13.lc_trk_g1_6
 (29 6)  (521 214)  (521 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 214)  (524 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (530 214)  (530 214)  LC_3 Logic Functioning bit
 (39 6)  (531 214)  (531 214)  LC_3 Logic Functioning bit
 (42 6)  (534 214)  (534 214)  LC_3 Logic Functioning bit
 (43 6)  (535 214)  (535 214)  LC_3 Logic Functioning bit
 (21 7)  (513 215)  (513 215)  routing T_10_13.sp12_h_l_4 <X> T_10_13.lc_trk_g1_7
 (22 7)  (514 215)  (514 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (516 215)  (516 215)  routing T_10_13.lft_op_6 <X> T_10_13.lc_trk_g1_6
 (28 7)  (520 215)  (520 215)  routing T_10_13.lc_trk_g2_1 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 215)  (521 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 215)  (523 215)  routing T_10_13.lc_trk_g0_2 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 215)  (524 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 215)  (527 215)  routing T_10_13.lc_trk_g0_3 <X> T_10_13.input_2_3
 (36 7)  (528 215)  (528 215)  LC_3 Logic Functioning bit
 (37 7)  (529 215)  (529 215)  LC_3 Logic Functioning bit
 (38 7)  (530 215)  (530 215)  LC_3 Logic Functioning bit
 (39 7)  (531 215)  (531 215)  LC_3 Logic Functioning bit
 (40 7)  (532 215)  (532 215)  LC_3 Logic Functioning bit
 (41 7)  (533 215)  (533 215)  LC_3 Logic Functioning bit
 (42 7)  (534 215)  (534 215)  LC_3 Logic Functioning bit
 (43 7)  (535 215)  (535 215)  LC_3 Logic Functioning bit
 (14 8)  (506 216)  (506 216)  routing T_10_13.wire_logic_cluster/lc_0/out <X> T_10_13.lc_trk_g2_0
 (17 8)  (509 216)  (509 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 216)  (510 216)  routing T_10_13.wire_logic_cluster/lc_1/out <X> T_10_13.lc_trk_g2_1
 (22 8)  (514 216)  (514 216)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (515 216)  (515 216)  routing T_10_13.sp12_v_b_19 <X> T_10_13.lc_trk_g2_3
 (28 8)  (520 216)  (520 216)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 216)  (521 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 216)  (522 216)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 216)  (525 216)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 216)  (527 216)  routing T_10_13.lc_trk_g0_4 <X> T_10_13.input_2_4
 (36 8)  (528 216)  (528 216)  LC_4 Logic Functioning bit
 (37 8)  (529 216)  (529 216)  LC_4 Logic Functioning bit
 (38 8)  (530 216)  (530 216)  LC_4 Logic Functioning bit
 (42 8)  (534 216)  (534 216)  LC_4 Logic Functioning bit
 (45 8)  (537 216)  (537 216)  LC_4 Logic Functioning bit
 (17 9)  (509 217)  (509 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (513 217)  (513 217)  routing T_10_13.sp12_v_b_19 <X> T_10_13.lc_trk_g2_3
 (22 9)  (514 217)  (514 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (515 217)  (515 217)  routing T_10_13.sp4_v_b_42 <X> T_10_13.lc_trk_g2_2
 (24 9)  (516 217)  (516 217)  routing T_10_13.sp4_v_b_42 <X> T_10_13.lc_trk_g2_2
 (27 9)  (519 217)  (519 217)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 217)  (521 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 217)  (522 217)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 217)  (523 217)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 217)  (524 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (529 217)  (529 217)  LC_4 Logic Functioning bit
 (42 9)  (534 217)  (534 217)  LC_4 Logic Functioning bit
 (15 10)  (507 218)  (507 218)  routing T_10_13.sp4_h_r_45 <X> T_10_13.lc_trk_g2_5
 (16 10)  (508 218)  (508 218)  routing T_10_13.sp4_h_r_45 <X> T_10_13.lc_trk_g2_5
 (17 10)  (509 218)  (509 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (510 218)  (510 218)  routing T_10_13.sp4_h_r_45 <X> T_10_13.lc_trk_g2_5
 (22 10)  (514 218)  (514 218)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (516 218)  (516 218)  routing T_10_13.tnl_op_7 <X> T_10_13.lc_trk_g2_7
 (25 10)  (517 218)  (517 218)  routing T_10_13.wire_logic_cluster/lc_6/out <X> T_10_13.lc_trk_g2_6
 (29 10)  (521 218)  (521 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 218)  (522 218)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 218)  (524 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 218)  (525 218)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 218)  (529 218)  LC_5 Logic Functioning bit
 (39 10)  (531 218)  (531 218)  LC_5 Logic Functioning bit
 (18 11)  (510 219)  (510 219)  routing T_10_13.sp4_h_r_45 <X> T_10_13.lc_trk_g2_5
 (21 11)  (513 219)  (513 219)  routing T_10_13.tnl_op_7 <X> T_10_13.lc_trk_g2_7
 (22 11)  (514 219)  (514 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (519 219)  (519 219)  routing T_10_13.lc_trk_g1_0 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 219)  (521 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 219)  (522 219)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 219)  (523 219)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 219)  (528 219)  LC_5 Logic Functioning bit
 (38 11)  (530 219)  (530 219)  LC_5 Logic Functioning bit
 (40 11)  (532 219)  (532 219)  LC_5 Logic Functioning bit
 (42 11)  (534 219)  (534 219)  LC_5 Logic Functioning bit
 (15 12)  (507 220)  (507 220)  routing T_10_13.sp4_h_r_41 <X> T_10_13.lc_trk_g3_1
 (16 12)  (508 220)  (508 220)  routing T_10_13.sp4_h_r_41 <X> T_10_13.lc_trk_g3_1
 (17 12)  (509 220)  (509 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (510 220)  (510 220)  routing T_10_13.sp4_h_r_41 <X> T_10_13.lc_trk_g3_1
 (26 12)  (518 220)  (518 220)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 220)  (520 220)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 220)  (521 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 220)  (522 220)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 220)  (523 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 220)  (524 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 220)  (525 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 220)  (526 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 220)  (528 220)  LC_6 Logic Functioning bit
 (45 12)  (537 220)  (537 220)  LC_6 Logic Functioning bit
 (18 13)  (510 221)  (510 221)  routing T_10_13.sp4_h_r_41 <X> T_10_13.lc_trk_g3_1
 (26 13)  (518 221)  (518 221)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 221)  (520 221)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 221)  (521 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 221)  (522 221)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 221)  (523 221)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 221)  (524 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (526 221)  (526 221)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.input_2_6
 (36 13)  (528 221)  (528 221)  LC_6 Logic Functioning bit
 (37 13)  (529 221)  (529 221)  LC_6 Logic Functioning bit
 (39 13)  (531 221)  (531 221)  LC_6 Logic Functioning bit
 (40 13)  (532 221)  (532 221)  LC_6 Logic Functioning bit
 (42 13)  (534 221)  (534 221)  LC_6 Logic Functioning bit
 (12 14)  (504 222)  (504 222)  routing T_10_13.sp4_v_t_46 <X> T_10_13.sp4_h_l_46
 (22 14)  (514 222)  (514 222)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (516 222)  (516 222)  routing T_10_13.tnl_op_7 <X> T_10_13.lc_trk_g3_7
 (25 14)  (517 222)  (517 222)  routing T_10_13.sp4_v_b_38 <X> T_10_13.lc_trk_g3_6
 (26 14)  (518 222)  (518 222)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 222)  (521 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 222)  (523 222)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 222)  (524 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 222)  (526 222)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 222)  (528 222)  LC_7 Logic Functioning bit
 (38 14)  (530 222)  (530 222)  LC_7 Logic Functioning bit
 (41 14)  (533 222)  (533 222)  LC_7 Logic Functioning bit
 (43 14)  (535 222)  (535 222)  LC_7 Logic Functioning bit
 (52 14)  (544 222)  (544 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (503 223)  (503 223)  routing T_10_13.sp4_v_t_46 <X> T_10_13.sp4_h_l_46
 (21 15)  (513 223)  (513 223)  routing T_10_13.tnl_op_7 <X> T_10_13.lc_trk_g3_7
 (22 15)  (514 223)  (514 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (515 223)  (515 223)  routing T_10_13.sp4_v_b_38 <X> T_10_13.lc_trk_g3_6
 (25 15)  (517 223)  (517 223)  routing T_10_13.sp4_v_b_38 <X> T_10_13.lc_trk_g3_6
 (28 15)  (520 223)  (520 223)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 223)  (521 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 223)  (523 223)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 223)  (529 223)  LC_7 Logic Functioning bit
 (39 15)  (531 223)  (531 223)  LC_7 Logic Functioning bit
 (41 15)  (533 223)  (533 223)  LC_7 Logic Functioning bit
 (43 15)  (535 223)  (535 223)  LC_7 Logic Functioning bit


LogicTile_11_13

 (14 0)  (560 208)  (560 208)  routing T_11_13.sp4_h_l_5 <X> T_11_13.lc_trk_g0_0
 (17 0)  (563 208)  (563 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 208)  (564 208)  routing T_11_13.wire_logic_cluster/lc_1/out <X> T_11_13.lc_trk_g0_1
 (21 0)  (567 208)  (567 208)  routing T_11_13.wire_logic_cluster/lc_3/out <X> T_11_13.lc_trk_g0_3
 (22 0)  (568 208)  (568 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (572 208)  (572 208)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 208)  (573 208)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 208)  (579 208)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 208)  (580 208)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (41 0)  (587 208)  (587 208)  LC_0 Logic Functioning bit
 (43 0)  (589 208)  (589 208)  LC_0 Logic Functioning bit
 (45 0)  (591 208)  (591 208)  LC_0 Logic Functioning bit
 (53 0)  (599 208)  (599 208)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (560 209)  (560 209)  routing T_11_13.sp4_h_l_5 <X> T_11_13.lc_trk_g0_0
 (15 1)  (561 209)  (561 209)  routing T_11_13.sp4_h_l_5 <X> T_11_13.lc_trk_g0_0
 (16 1)  (562 209)  (562 209)  routing T_11_13.sp4_h_l_5 <X> T_11_13.lc_trk_g0_0
 (17 1)  (563 209)  (563 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (27 1)  (573 209)  (573 209)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 209)  (574 209)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 209)  (577 209)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 209)  (578 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 209)  (579 209)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.input_2_0
 (34 1)  (580 209)  (580 209)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.input_2_0
 (35 1)  (581 209)  (581 209)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.input_2_0
 (38 1)  (584 209)  (584 209)  LC_0 Logic Functioning bit
 (41 1)  (587 209)  (587 209)  LC_0 Logic Functioning bit
 (42 1)  (588 209)  (588 209)  LC_0 Logic Functioning bit
 (0 2)  (546 210)  (546 210)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (3 2)  (549 210)  (549 210)  routing T_11_13.sp12_v_t_23 <X> T_11_13.sp12_h_l_23
 (14 2)  (560 210)  (560 210)  routing T_11_13.wire_logic_cluster/lc_4/out <X> T_11_13.lc_trk_g0_4
 (22 2)  (568 210)  (568 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (570 210)  (570 210)  routing T_11_13.top_op_7 <X> T_11_13.lc_trk_g0_7
 (25 2)  (571 210)  (571 210)  routing T_11_13.sp4_h_l_11 <X> T_11_13.lc_trk_g0_6
 (26 2)  (572 210)  (572 210)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 210)  (577 210)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 210)  (579 210)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 210)  (583 210)  LC_1 Logic Functioning bit
 (42 2)  (588 210)  (588 210)  LC_1 Logic Functioning bit
 (45 2)  (591 210)  (591 210)  LC_1 Logic Functioning bit
 (2 3)  (548 211)  (548 211)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (9 3)  (555 211)  (555 211)  routing T_11_13.sp4_v_b_1 <X> T_11_13.sp4_v_t_36
 (17 3)  (563 211)  (563 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (567 211)  (567 211)  routing T_11_13.top_op_7 <X> T_11_13.lc_trk_g0_7
 (22 3)  (568 211)  (568 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 211)  (569 211)  routing T_11_13.sp4_h_l_11 <X> T_11_13.lc_trk_g0_6
 (24 3)  (570 211)  (570 211)  routing T_11_13.sp4_h_l_11 <X> T_11_13.lc_trk_g0_6
 (25 3)  (571 211)  (571 211)  routing T_11_13.sp4_h_l_11 <X> T_11_13.lc_trk_g0_6
 (26 3)  (572 211)  (572 211)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 211)  (574 211)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 211)  (578 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (582 211)  (582 211)  LC_1 Logic Functioning bit
 (37 3)  (583 211)  (583 211)  LC_1 Logic Functioning bit
 (39 3)  (585 211)  (585 211)  LC_1 Logic Functioning bit
 (43 3)  (589 211)  (589 211)  LC_1 Logic Functioning bit
 (53 3)  (599 211)  (599 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (560 212)  (560 212)  routing T_11_13.wire_logic_cluster/lc_0/out <X> T_11_13.lc_trk_g1_0
 (28 4)  (574 212)  (574 212)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 212)  (579 212)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 212)  (580 212)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (41 4)  (587 212)  (587 212)  LC_2 Logic Functioning bit
 (43 4)  (589 212)  (589 212)  LC_2 Logic Functioning bit
 (45 4)  (591 212)  (591 212)  LC_2 Logic Functioning bit
 (17 5)  (563 213)  (563 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (568 213)  (568 213)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 213)  (570 213)  routing T_11_13.bot_op_2 <X> T_11_13.lc_trk_g1_2
 (26 5)  (572 213)  (572 213)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 213)  (574 213)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 213)  (576 213)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 213)  (577 213)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 213)  (578 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (579 213)  (579 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.input_2_2
 (34 5)  (580 213)  (580 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.input_2_2
 (35 5)  (581 213)  (581 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.input_2_2
 (39 5)  (585 213)  (585 213)  LC_2 Logic Functioning bit
 (40 5)  (586 213)  (586 213)  LC_2 Logic Functioning bit
 (43 5)  (589 213)  (589 213)  LC_2 Logic Functioning bit
 (5 6)  (551 214)  (551 214)  routing T_11_13.sp4_v_t_38 <X> T_11_13.sp4_h_l_38
 (9 6)  (555 214)  (555 214)  routing T_11_13.sp4_v_b_4 <X> T_11_13.sp4_h_l_41
 (12 6)  (558 214)  (558 214)  routing T_11_13.sp4_v_t_40 <X> T_11_13.sp4_h_l_40
 (27 6)  (573 214)  (573 214)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 214)  (574 214)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 214)  (575 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 214)  (577 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 214)  (579 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 214)  (580 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 214)  (583 214)  LC_3 Logic Functioning bit
 (42 6)  (588 214)  (588 214)  LC_3 Logic Functioning bit
 (45 6)  (591 214)  (591 214)  LC_3 Logic Functioning bit
 (6 7)  (552 215)  (552 215)  routing T_11_13.sp4_v_t_38 <X> T_11_13.sp4_h_l_38
 (8 7)  (554 215)  (554 215)  routing T_11_13.sp4_v_b_1 <X> T_11_13.sp4_v_t_41
 (10 7)  (556 215)  (556 215)  routing T_11_13.sp4_v_b_1 <X> T_11_13.sp4_v_t_41
 (11 7)  (557 215)  (557 215)  routing T_11_13.sp4_v_t_40 <X> T_11_13.sp4_h_l_40
 (26 7)  (572 215)  (572 215)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 215)  (573 215)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 215)  (574 215)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 215)  (575 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 215)  (576 215)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 215)  (577 215)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 215)  (578 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 215)  (581 215)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.input_2_3
 (36 7)  (582 215)  (582 215)  LC_3 Logic Functioning bit
 (37 7)  (583 215)  (583 215)  LC_3 Logic Functioning bit
 (38 7)  (584 215)  (584 215)  LC_3 Logic Functioning bit
 (42 7)  (588 215)  (588 215)  LC_3 Logic Functioning bit
 (13 8)  (559 216)  (559 216)  routing T_11_13.sp4_v_t_45 <X> T_11_13.sp4_v_b_8
 (21 8)  (567 216)  (567 216)  routing T_11_13.sp4_v_t_14 <X> T_11_13.lc_trk_g2_3
 (22 8)  (568 216)  (568 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (569 216)  (569 216)  routing T_11_13.sp4_v_t_14 <X> T_11_13.lc_trk_g2_3
 (25 8)  (571 216)  (571 216)  routing T_11_13.wire_logic_cluster/lc_2/out <X> T_11_13.lc_trk_g2_2
 (26 8)  (572 216)  (572 216)  routing T_11_13.lc_trk_g0_4 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 216)  (573 216)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 216)  (574 216)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 216)  (579 216)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 216)  (580 216)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (41 8)  (587 216)  (587 216)  LC_4 Logic Functioning bit
 (43 8)  (589 216)  (589 216)  LC_4 Logic Functioning bit
 (45 8)  (591 216)  (591 216)  LC_4 Logic Functioning bit
 (14 9)  (560 217)  (560 217)  routing T_11_13.sp4_r_v_b_32 <X> T_11_13.lc_trk_g2_0
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (568 217)  (568 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 217)  (577 217)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 217)  (578 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (579 217)  (579 217)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.input_2_4
 (34 9)  (580 217)  (580 217)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.input_2_4
 (35 9)  (581 217)  (581 217)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.input_2_4
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (40 9)  (586 217)  (586 217)  LC_4 Logic Functioning bit
 (43 9)  (589 217)  (589 217)  LC_4 Logic Functioning bit
 (14 10)  (560 218)  (560 218)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g2_4
 (22 10)  (568 218)  (568 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 218)  (569 218)  routing T_11_13.sp4_h_r_31 <X> T_11_13.lc_trk_g2_7
 (24 10)  (570 218)  (570 218)  routing T_11_13.sp4_h_r_31 <X> T_11_13.lc_trk_g2_7
 (27 10)  (573 218)  (573 218)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 218)  (574 218)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 218)  (575 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 218)  (576 218)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 218)  (579 218)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 218)  (580 218)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 218)  (583 218)  LC_5 Logic Functioning bit
 (41 10)  (587 218)  (587 218)  LC_5 Logic Functioning bit
 (43 10)  (589 218)  (589 218)  LC_5 Logic Functioning bit
 (45 10)  (591 218)  (591 218)  LC_5 Logic Functioning bit
 (15 11)  (561 219)  (561 219)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (567 219)  (567 219)  routing T_11_13.sp4_h_r_31 <X> T_11_13.lc_trk_g2_7
 (26 11)  (572 219)  (572 219)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 219)  (573 219)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 219)  (574 219)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 219)  (575 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 219)  (577 219)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 219)  (578 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (580 219)  (580 219)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.input_2_5
 (35 11)  (581 219)  (581 219)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.input_2_5
 (36 11)  (582 219)  (582 219)  LC_5 Logic Functioning bit
 (41 11)  (587 219)  (587 219)  LC_5 Logic Functioning bit
 (43 11)  (589 219)  (589 219)  LC_5 Logic Functioning bit
 (14 12)  (560 220)  (560 220)  routing T_11_13.sp4_h_l_21 <X> T_11_13.lc_trk_g3_0
 (22 12)  (568 220)  (568 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (569 220)  (569 220)  routing T_11_13.sp12_v_b_11 <X> T_11_13.lc_trk_g3_3
 (26 12)  (572 220)  (572 220)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 220)  (573 220)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 220)  (574 220)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 220)  (576 220)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 220)  (579 220)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 220)  (580 220)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 220)  (582 220)  LC_6 Logic Functioning bit
 (37 12)  (583 220)  (583 220)  LC_6 Logic Functioning bit
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (39 12)  (585 220)  (585 220)  LC_6 Logic Functioning bit
 (40 12)  (586 220)  (586 220)  LC_6 Logic Functioning bit
 (43 12)  (589 220)  (589 220)  LC_6 Logic Functioning bit
 (15 13)  (561 221)  (561 221)  routing T_11_13.sp4_h_l_21 <X> T_11_13.lc_trk_g3_0
 (16 13)  (562 221)  (562 221)  routing T_11_13.sp4_h_l_21 <X> T_11_13.lc_trk_g3_0
 (17 13)  (563 221)  (563 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (568 221)  (568 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (572 221)  (572 221)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 221)  (575 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 221)  (577 221)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 221)  (578 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (582 221)  (582 221)  LC_6 Logic Functioning bit
 (37 13)  (583 221)  (583 221)  LC_6 Logic Functioning bit
 (38 13)  (584 221)  (584 221)  LC_6 Logic Functioning bit
 (39 13)  (585 221)  (585 221)  LC_6 Logic Functioning bit
 (42 13)  (588 221)  (588 221)  LC_6 Logic Functioning bit
 (43 13)  (589 221)  (589 221)  LC_6 Logic Functioning bit
 (14 14)  (560 222)  (560 222)  routing T_11_13.sp4_v_t_17 <X> T_11_13.lc_trk_g3_4
 (17 14)  (563 222)  (563 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 222)  (564 222)  routing T_11_13.wire_logic_cluster/lc_5/out <X> T_11_13.lc_trk_g3_5
 (21 14)  (567 222)  (567 222)  routing T_11_13.wire_logic_cluster/lc_7/out <X> T_11_13.lc_trk_g3_7
 (22 14)  (568 222)  (568 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (573 222)  (573 222)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 222)  (574 222)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 222)  (576 222)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 222)  (579 222)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 222)  (580 222)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 222)  (581 222)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.input_2_7
 (37 14)  (583 222)  (583 222)  LC_7 Logic Functioning bit
 (41 14)  (587 222)  (587 222)  LC_7 Logic Functioning bit
 (43 14)  (589 222)  (589 222)  LC_7 Logic Functioning bit
 (45 14)  (591 222)  (591 222)  LC_7 Logic Functioning bit
 (16 15)  (562 223)  (562 223)  routing T_11_13.sp4_v_t_17 <X> T_11_13.lc_trk_g3_4
 (17 15)  (563 223)  (563 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (26 15)  (572 223)  (572 223)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 223)  (573 223)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 223)  (574 223)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 223)  (575 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 223)  (576 223)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 223)  (577 223)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 223)  (578 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (581 223)  (581 223)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.input_2_7
 (36 15)  (582 223)  (582 223)  LC_7 Logic Functioning bit
 (41 15)  (587 223)  (587 223)  LC_7 Logic Functioning bit
 (43 15)  (589 223)  (589 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (14 0)  (614 208)  (614 208)  routing T_12_13.lft_op_0 <X> T_12_13.lc_trk_g0_0
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 208)  (628 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (635 208)  (635 208)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.input_2_0
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (39 0)  (639 208)  (639 208)  LC_0 Logic Functioning bit
 (41 0)  (641 208)  (641 208)  LC_0 Logic Functioning bit
 (42 0)  (642 208)  (642 208)  LC_0 Logic Functioning bit
 (44 0)  (644 208)  (644 208)  LC_0 Logic Functioning bit
 (45 0)  (645 208)  (645 208)  LC_0 Logic Functioning bit
 (15 1)  (615 209)  (615 209)  routing T_12_13.lft_op_0 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (633 209)  (633 209)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.input_2_0
 (35 1)  (635 209)  (635 209)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.input_2_0
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (41 1)  (641 209)  (641 209)  LC_0 Logic Functioning bit
 (42 1)  (642 209)  (642 209)  LC_0 Logic Functioning bit
 (49 1)  (649 209)  (649 209)  Carry_In_Mux bit 

 (0 2)  (600 210)  (600 210)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (614 210)  (614 210)  routing T_12_13.lft_op_4 <X> T_12_13.lc_trk_g0_4
 (15 2)  (615 210)  (615 210)  routing T_12_13.lft_op_5 <X> T_12_13.lc_trk_g0_5
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 210)  (618 210)  routing T_12_13.lft_op_5 <X> T_12_13.lc_trk_g0_5
 (21 2)  (621 210)  (621 210)  routing T_12_13.bnr_op_7 <X> T_12_13.lc_trk_g0_7
 (22 2)  (622 210)  (622 210)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (627 210)  (627 210)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 210)  (628 210)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (635 210)  (635 210)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.input_2_1
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (39 2)  (639 210)  (639 210)  LC_1 Logic Functioning bit
 (41 2)  (641 210)  (641 210)  LC_1 Logic Functioning bit
 (42 2)  (642 210)  (642 210)  LC_1 Logic Functioning bit
 (44 2)  (644 210)  (644 210)  LC_1 Logic Functioning bit
 (45 2)  (645 210)  (645 210)  LC_1 Logic Functioning bit
 (2 3)  (602 211)  (602 211)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (12 3)  (612 211)  (612 211)  routing T_12_13.sp4_h_l_39 <X> T_12_13.sp4_v_t_39
 (15 3)  (615 211)  (615 211)  routing T_12_13.lft_op_4 <X> T_12_13.lc_trk_g0_4
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (621 211)  (621 211)  routing T_12_13.bnr_op_7 <X> T_12_13.lc_trk_g0_7
 (32 3)  (632 211)  (632 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (635 211)  (635 211)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.input_2_1
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (41 3)  (641 211)  (641 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (0 4)  (600 212)  (600 212)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 4)  (601 212)  (601 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (621 212)  (621 212)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 212)  (625 212)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g1_2
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (635 212)  (635 212)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.input_2_2
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (39 4)  (639 212)  (639 212)  LC_2 Logic Functioning bit
 (41 4)  (641 212)  (641 212)  LC_2 Logic Functioning bit
 (42 4)  (642 212)  (642 212)  LC_2 Logic Functioning bit
 (44 4)  (644 212)  (644 212)  LC_2 Logic Functioning bit
 (45 4)  (645 212)  (645 212)  LC_2 Logic Functioning bit
 (0 5)  (600 213)  (600 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 5)  (601 213)  (601 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 213)  (630 213)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (39 5)  (639 213)  (639 213)  LC_2 Logic Functioning bit
 (41 5)  (641 213)  (641 213)  LC_2 Logic Functioning bit
 (42 5)  (642 213)  (642 213)  LC_2 Logic Functioning bit
 (14 6)  (614 214)  (614 214)  routing T_12_13.wire_logic_cluster/lc_4/out <X> T_12_13.lc_trk_g1_4
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 214)  (618 214)  routing T_12_13.wire_logic_cluster/lc_5/out <X> T_12_13.lc_trk_g1_5
 (25 6)  (625 214)  (625 214)  routing T_12_13.wire_logic_cluster/lc_6/out <X> T_12_13.lc_trk_g1_6
 (27 6)  (627 214)  (627 214)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (635 214)  (635 214)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.input_2_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (41 6)  (641 214)  (641 214)  LC_3 Logic Functioning bit
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (44 6)  (644 214)  (644 214)  LC_3 Logic Functioning bit
 (45 6)  (645 214)  (645 214)  LC_3 Logic Functioning bit
 (46 6)  (646 214)  (646 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (617 215)  (617 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 215)  (630 215)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 215)  (632 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (633 215)  (633 215)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.input_2_3
 (34 7)  (634 215)  (634 215)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.input_2_3
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (41 7)  (641 215)  (641 215)  LC_3 Logic Functioning bit
 (42 7)  (642 215)  (642 215)  LC_3 Logic Functioning bit
 (14 8)  (614 216)  (614 216)  routing T_12_13.sp4_v_t_21 <X> T_12_13.lc_trk_g2_0
 (25 8)  (625 216)  (625 216)  routing T_12_13.bnl_op_2 <X> T_12_13.lc_trk_g2_2
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 216)  (636 216)  LC_4 Logic Functioning bit
 (39 8)  (639 216)  (639 216)  LC_4 Logic Functioning bit
 (41 8)  (641 216)  (641 216)  LC_4 Logic Functioning bit
 (42 8)  (642 216)  (642 216)  LC_4 Logic Functioning bit
 (44 8)  (644 216)  (644 216)  LC_4 Logic Functioning bit
 (45 8)  (645 216)  (645 216)  LC_4 Logic Functioning bit
 (8 9)  (608 217)  (608 217)  routing T_12_13.sp4_h_r_7 <X> T_12_13.sp4_v_b_7
 (14 9)  (614 217)  (614 217)  routing T_12_13.sp4_v_t_21 <X> T_12_13.lc_trk_g2_0
 (16 9)  (616 217)  (616 217)  routing T_12_13.sp4_v_t_21 <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (625 217)  (625 217)  routing T_12_13.bnl_op_2 <X> T_12_13.lc_trk_g2_2
 (32 9)  (632 217)  (632 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (633 217)  (633 217)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.input_2_4
 (35 9)  (635 217)  (635 217)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.input_2_4
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (39 9)  (639 217)  (639 217)  LC_4 Logic Functioning bit
 (41 9)  (641 217)  (641 217)  LC_4 Logic Functioning bit
 (42 9)  (642 217)  (642 217)  LC_4 Logic Functioning bit
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (625 218)  (625 218)  routing T_12_13.bnl_op_6 <X> T_12_13.lc_trk_g2_6
 (27 10)  (627 218)  (627 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 218)  (630 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (635 218)  (635 218)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.input_2_5
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (39 10)  (639 218)  (639 218)  LC_5 Logic Functioning bit
 (41 10)  (641 218)  (641 218)  LC_5 Logic Functioning bit
 (42 10)  (642 218)  (642 218)  LC_5 Logic Functioning bit
 (44 10)  (644 218)  (644 218)  LC_5 Logic Functioning bit
 (45 10)  (645 218)  (645 218)  LC_5 Logic Functioning bit
 (14 11)  (614 219)  (614 219)  routing T_12_13.sp4_h_l_17 <X> T_12_13.lc_trk_g2_4
 (15 11)  (615 219)  (615 219)  routing T_12_13.sp4_h_l_17 <X> T_12_13.lc_trk_g2_4
 (16 11)  (616 219)  (616 219)  routing T_12_13.sp4_h_l_17 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (622 219)  (622 219)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (625 219)  (625 219)  routing T_12_13.bnl_op_6 <X> T_12_13.lc_trk_g2_6
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 219)  (636 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (41 11)  (641 219)  (641 219)  LC_5 Logic Functioning bit
 (42 11)  (642 219)  (642 219)  LC_5 Logic Functioning bit
 (14 12)  (614 220)  (614 220)  routing T_12_13.wire_logic_cluster/lc_0/out <X> T_12_13.lc_trk_g3_0
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 220)  (618 220)  routing T_12_13.wire_logic_cluster/lc_1/out <X> T_12_13.lc_trk_g3_1
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 220)  (623 220)  routing T_12_13.sp4_h_r_27 <X> T_12_13.lc_trk_g3_3
 (24 12)  (624 220)  (624 220)  routing T_12_13.sp4_h_r_27 <X> T_12_13.lc_trk_g3_3
 (27 12)  (627 220)  (627 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (39 12)  (639 220)  (639 220)  LC_6 Logic Functioning bit
 (41 12)  (641 220)  (641 220)  LC_6 Logic Functioning bit
 (42 12)  (642 220)  (642 220)  LC_6 Logic Functioning bit
 (44 12)  (644 220)  (644 220)  LC_6 Logic Functioning bit
 (45 12)  (645 220)  (645 220)  LC_6 Logic Functioning bit
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (621 221)  (621 221)  routing T_12_13.sp4_h_r_27 <X> T_12_13.lc_trk_g3_3
 (30 13)  (630 221)  (630 221)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 221)  (632 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (39 13)  (639 221)  (639 221)  LC_6 Logic Functioning bit
 (41 13)  (641 221)  (641 221)  LC_6 Logic Functioning bit
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit
 (0 14)  (600 222)  (600 222)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (605 222)  (605 222)  routing T_12_13.sp4_v_t_44 <X> T_12_13.sp4_h_l_44
 (14 14)  (614 222)  (614 222)  routing T_12_13.bnl_op_4 <X> T_12_13.lc_trk_g3_4
 (21 14)  (621 222)  (621 222)  routing T_12_13.wire_logic_cluster/lc_7/out <X> T_12_13.lc_trk_g3_7
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 222)  (627 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 222)  (628 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 222)  (630 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (635 222)  (635 222)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_7
 (36 14)  (636 222)  (636 222)  LC_7 Logic Functioning bit
 (39 14)  (639 222)  (639 222)  LC_7 Logic Functioning bit
 (41 14)  (641 222)  (641 222)  LC_7 Logic Functioning bit
 (42 14)  (642 222)  (642 222)  LC_7 Logic Functioning bit
 (44 14)  (644 222)  (644 222)  LC_7 Logic Functioning bit
 (45 14)  (645 222)  (645 222)  LC_7 Logic Functioning bit
 (51 14)  (651 222)  (651 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (601 223)  (601 223)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (6 15)  (606 223)  (606 223)  routing T_12_13.sp4_v_t_44 <X> T_12_13.sp4_h_l_44
 (14 15)  (614 223)  (614 223)  routing T_12_13.bnl_op_4 <X> T_12_13.lc_trk_g3_4
 (17 15)  (617 223)  (617 223)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (30 15)  (630 223)  (630 223)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 223)  (632 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (633 223)  (633 223)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_7
 (36 15)  (636 223)  (636 223)  LC_7 Logic Functioning bit
 (39 15)  (639 223)  (639 223)  LC_7 Logic Functioning bit
 (41 15)  (641 223)  (641 223)  LC_7 Logic Functioning bit
 (42 15)  (642 223)  (642 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (14 0)  (668 208)  (668 208)  routing T_13_13.sp4_v_b_8 <X> T_13_13.lc_trk_g0_0
 (25 0)  (679 208)  (679 208)  routing T_13_13.wire_logic_cluster/lc_2/out <X> T_13_13.lc_trk_g0_2
 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 208)  (684 208)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 208)  (688 208)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 208)  (689 208)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.input_2_0
 (37 0)  (691 208)  (691 208)  LC_0 Logic Functioning bit
 (39 0)  (693 208)  (693 208)  LC_0 Logic Functioning bit
 (45 0)  (699 208)  (699 208)  LC_0 Logic Functioning bit
 (14 1)  (668 209)  (668 209)  routing T_13_13.sp4_v_b_8 <X> T_13_13.lc_trk_g0_0
 (16 1)  (670 209)  (670 209)  routing T_13_13.sp4_v_b_8 <X> T_13_13.lc_trk_g0_0
 (17 1)  (671 209)  (671 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (680 209)  (680 209)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 209)  (681 209)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 209)  (682 209)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 209)  (687 209)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.input_2_0
 (35 1)  (689 209)  (689 209)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.input_2_0
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (37 1)  (691 209)  (691 209)  LC_0 Logic Functioning bit
 (38 1)  (692 209)  (692 209)  LC_0 Logic Functioning bit
 (42 1)  (696 209)  (696 209)  LC_0 Logic Functioning bit
 (53 1)  (707 209)  (707 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 210)  (654 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (3 2)  (657 210)  (657 210)  routing T_13_13.sp12_v_t_23 <X> T_13_13.sp12_h_l_23
 (4 2)  (658 210)  (658 210)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_t_37
 (15 2)  (669 210)  (669 210)  routing T_13_13.lft_op_5 <X> T_13_13.lc_trk_g0_5
 (17 2)  (671 210)  (671 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 210)  (672 210)  routing T_13_13.lft_op_5 <X> T_13_13.lc_trk_g0_5
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 210)  (685 210)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 210)  (689 210)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.input_2_1
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (46 2)  (700 210)  (700 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (654 211)  (654 211)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 3)  (656 211)  (656 211)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (5 3)  (659 211)  (659 211)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_t_37
 (26 3)  (680 211)  (680 211)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 211)  (682 211)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 211)  (686 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (687 211)  (687 211)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.input_2_1
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (51 3)  (705 211)  (705 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (706 211)  (706 211)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (668 212)  (668 212)  routing T_13_13.wire_logic_cluster/lc_0/out <X> T_13_13.lc_trk_g1_0
 (28 4)  (682 212)  (682 212)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 212)  (684 212)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 212)  (685 212)  routing T_13_13.lc_trk_g0_5 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (691 212)  (691 212)  LC_2 Logic Functioning bit
 (42 4)  (696 212)  (696 212)  LC_2 Logic Functioning bit
 (45 4)  (699 212)  (699 212)  LC_2 Logic Functioning bit
 (17 5)  (671 213)  (671 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (680 213)  (680 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 213)  (681 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 213)  (682 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 213)  (686 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 213)  (689 213)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.input_2_2
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (37 5)  (691 213)  (691 213)  LC_2 Logic Functioning bit
 (39 5)  (693 213)  (693 213)  LC_2 Logic Functioning bit
 (43 5)  (697 213)  (697 213)  LC_2 Logic Functioning bit
 (48 5)  (702 213)  (702 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 6)  (666 214)  (666 214)  routing T_13_13.sp4_v_t_46 <X> T_13_13.sp4_h_l_40
 (15 6)  (669 214)  (669 214)  routing T_13_13.sp4_v_b_21 <X> T_13_13.lc_trk_g1_5
 (16 6)  (670 214)  (670 214)  routing T_13_13.sp4_v_b_21 <X> T_13_13.lc_trk_g1_5
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (11 7)  (665 215)  (665 215)  routing T_13_13.sp4_v_t_46 <X> T_13_13.sp4_h_l_40
 (13 7)  (667 215)  (667 215)  routing T_13_13.sp4_v_t_46 <X> T_13_13.sp4_h_l_40
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (8 10)  (662 218)  (662 218)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_l_42
 (9 10)  (663 218)  (663 218)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_l_42
 (10 10)  (664 218)  (664 218)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_l_42
 (16 10)  (670 218)  (670 218)  routing T_13_13.sp4_v_t_16 <X> T_13_13.lc_trk_g2_5
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (672 218)  (672 218)  routing T_13_13.sp4_v_t_16 <X> T_13_13.lc_trk_g2_5
 (21 10)  (675 218)  (675 218)  routing T_13_13.wire_logic_cluster/lc_7/out <X> T_13_13.lc_trk_g2_7
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 218)  (680 218)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 218)  (681 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 218)  (682 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 218)  (685 218)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 218)  (687 218)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 218)  (688 218)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 218)  (691 218)  LC_5 Logic Functioning bit
 (39 10)  (693 218)  (693 218)  LC_5 Logic Functioning bit
 (45 10)  (699 218)  (699 218)  LC_5 Logic Functioning bit
 (51 10)  (705 218)  (705 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (13 11)  (667 219)  (667 219)  routing T_13_13.sp4_v_b_3 <X> T_13_13.sp4_h_l_45
 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (678 219)  (678 219)  routing T_13_13.tnl_op_6 <X> T_13_13.lc_trk_g2_6
 (25 11)  (679 219)  (679 219)  routing T_13_13.tnl_op_6 <X> T_13_13.lc_trk_g2_6
 (28 11)  (682 219)  (682 219)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 219)  (686 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 219)  (687 219)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.input_2_5
 (34 11)  (688 219)  (688 219)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.input_2_5
 (36 11)  (690 219)  (690 219)  LC_5 Logic Functioning bit
 (37 11)  (691 219)  (691 219)  LC_5 Logic Functioning bit
 (39 11)  (693 219)  (693 219)  LC_5 Logic Functioning bit
 (43 11)  (697 219)  (697 219)  LC_5 Logic Functioning bit
 (15 12)  (669 220)  (669 220)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g3_1
 (16 12)  (670 220)  (670 220)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g3_1
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (677 220)  (677 220)  routing T_13_13.sp12_v_b_19 <X> T_13_13.lc_trk_g3_3
 (14 13)  (668 221)  (668 221)  routing T_13_13.tnl_op_0 <X> T_13_13.lc_trk_g3_0
 (15 13)  (669 221)  (669 221)  routing T_13_13.tnl_op_0 <X> T_13_13.lc_trk_g3_0
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (672 221)  (672 221)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g3_1
 (21 13)  (675 221)  (675 221)  routing T_13_13.sp12_v_b_19 <X> T_13_13.lc_trk_g3_3
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 222)  (672 222)  routing T_13_13.wire_logic_cluster/lc_5/out <X> T_13_13.lc_trk_g3_5
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 222)  (677 222)  routing T_13_13.sp4_v_b_47 <X> T_13_13.lc_trk_g3_7
 (24 14)  (678 222)  (678 222)  routing T_13_13.sp4_v_b_47 <X> T_13_13.lc_trk_g3_7
 (26 14)  (680 222)  (680 222)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 222)  (681 222)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 222)  (682 222)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 222)  (685 222)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 222)  (687 222)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 222)  (688 222)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 222)  (689 222)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.input_2_7
 (37 14)  (691 222)  (691 222)  LC_7 Logic Functioning bit
 (42 14)  (696 222)  (696 222)  LC_7 Logic Functioning bit
 (45 14)  (699 222)  (699 222)  LC_7 Logic Functioning bit
 (46 14)  (700 222)  (700 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (28 15)  (682 223)  (682 223)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 223)  (684 223)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 223)  (685 223)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 223)  (686 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 223)  (687 223)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.input_2_7
 (35 15)  (689 223)  (689 223)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.input_2_7
 (36 15)  (690 223)  (690 223)  LC_7 Logic Functioning bit
 (37 15)  (691 223)  (691 223)  LC_7 Logic Functioning bit
 (38 15)  (692 223)  (692 223)  LC_7 Logic Functioning bit
 (42 15)  (696 223)  (696 223)  LC_7 Logic Functioning bit


LogicTile_14_13

 (0 0)  (708 208)  (708 208)  Negative Clock bit

 (12 0)  (720 208)  (720 208)  routing T_14_13.sp4_v_b_8 <X> T_14_13.sp4_h_r_2
 (27 0)  (735 208)  (735 208)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 208)  (741 208)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (41 0)  (749 208)  (749 208)  LC_0 Logic Functioning bit
 (43 0)  (751 208)  (751 208)  LC_0 Logic Functioning bit
 (45 0)  (753 208)  (753 208)  LC_0 Logic Functioning bit
 (47 0)  (755 208)  (755 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (11 1)  (719 209)  (719 209)  routing T_14_13.sp4_v_b_8 <X> T_14_13.sp4_h_r_2
 (13 1)  (721 209)  (721 209)  routing T_14_13.sp4_v_b_8 <X> T_14_13.sp4_h_r_2
 (28 1)  (736 209)  (736 209)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 209)  (745 209)  LC_0 Logic Functioning bit
 (39 1)  (747 209)  (747 209)  LC_0 Logic Functioning bit
 (41 1)  (749 209)  (749 209)  LC_0 Logic Functioning bit
 (43 1)  (751 209)  (751 209)  LC_0 Logic Functioning bit
 (45 1)  (753 209)  (753 209)  LC_0 Logic Functioning bit
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (708 211)  (708 211)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 3)  (710 211)  (710 211)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (5 4)  (713 212)  (713 212)  routing T_14_13.sp4_h_l_37 <X> T_14_13.sp4_h_r_3
 (11 4)  (719 212)  (719 212)  routing T_14_13.sp4_h_r_0 <X> T_14_13.sp4_v_b_5
 (15 4)  (723 212)  (723 212)  routing T_14_13.sp4_v_b_17 <X> T_14_13.lc_trk_g1_1
 (16 4)  (724 212)  (724 212)  routing T_14_13.sp4_v_b_17 <X> T_14_13.lc_trk_g1_1
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (4 5)  (712 213)  (712 213)  routing T_14_13.sp4_h_l_37 <X> T_14_13.sp4_h_r_3
 (14 5)  (722 213)  (722 213)  routing T_14_13.top_op_0 <X> T_14_13.lc_trk_g1_0
 (15 5)  (723 213)  (723 213)  routing T_14_13.top_op_0 <X> T_14_13.lc_trk_g1_0
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (5 6)  (713 214)  (713 214)  routing T_14_13.sp4_v_b_3 <X> T_14_13.sp4_h_l_38
 (8 6)  (716 214)  (716 214)  routing T_14_13.sp4_v_t_47 <X> T_14_13.sp4_h_l_41
 (9 6)  (717 214)  (717 214)  routing T_14_13.sp4_v_t_47 <X> T_14_13.sp4_h_l_41
 (10 6)  (718 214)  (718 214)  routing T_14_13.sp4_v_t_47 <X> T_14_13.sp4_h_l_41
 (11 6)  (719 214)  (719 214)  routing T_14_13.sp4_h_r_11 <X> T_14_13.sp4_v_t_40
 (13 6)  (721 214)  (721 214)  routing T_14_13.sp4_h_r_11 <X> T_14_13.sp4_v_t_40
 (16 6)  (724 214)  (724 214)  routing T_14_13.sp4_v_b_5 <X> T_14_13.lc_trk_g1_5
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.sp4_v_b_5 <X> T_14_13.lc_trk_g1_5
 (12 7)  (720 215)  (720 215)  routing T_14_13.sp4_h_r_11 <X> T_14_13.sp4_v_t_40
 (13 7)  (721 215)  (721 215)  routing T_14_13.sp4_v_b_0 <X> T_14_13.sp4_h_l_40
 (10 9)  (718 217)  (718 217)  routing T_14_13.sp4_h_r_2 <X> T_14_13.sp4_v_b_7
 (14 9)  (722 217)  (722 217)  routing T_14_13.tnl_op_0 <X> T_14_13.lc_trk_g2_0
 (15 9)  (723 217)  (723 217)  routing T_14_13.tnl_op_0 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (8 11)  (716 219)  (716 219)  routing T_14_13.sp4_h_r_7 <X> T_14_13.sp4_v_t_42
 (9 11)  (717 219)  (717 219)  routing T_14_13.sp4_h_r_7 <X> T_14_13.sp4_v_t_42
 (11 11)  (719 219)  (719 219)  routing T_14_13.sp4_h_r_0 <X> T_14_13.sp4_h_l_45
 (12 11)  (720 219)  (720 219)  routing T_14_13.sp4_h_l_45 <X> T_14_13.sp4_v_t_45
 (13 11)  (721 219)  (721 219)  routing T_14_13.sp4_h_r_0 <X> T_14_13.sp4_h_l_45
 (9 13)  (717 221)  (717 221)  routing T_14_13.sp4_v_t_47 <X> T_14_13.sp4_v_b_10
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 221)  (731 221)  routing T_14_13.sp4_v_b_42 <X> T_14_13.lc_trk_g3_2
 (24 13)  (732 221)  (732 221)  routing T_14_13.sp4_v_b_42 <X> T_14_13.lc_trk_g3_2
 (1 14)  (709 222)  (709 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (719 222)  (719 222)  routing T_14_13.sp4_h_r_5 <X> T_14_13.sp4_v_t_46
 (12 14)  (720 222)  (720 222)  routing T_14_13.sp4_v_b_11 <X> T_14_13.sp4_h_l_46
 (13 14)  (721 222)  (721 222)  routing T_14_13.sp4_h_r_5 <X> T_14_13.sp4_v_t_46
 (0 15)  (708 223)  (708 223)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 223)  (709 223)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (12 15)  (720 223)  (720 223)  routing T_14_13.sp4_h_r_5 <X> T_14_13.sp4_v_t_46


LogicTile_15_13

 (5 0)  (767 208)  (767 208)  routing T_15_13.sp4_v_t_37 <X> T_15_13.sp4_h_r_0
 (21 0)  (783 208)  (783 208)  routing T_15_13.sp4_h_r_19 <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (785 208)  (785 208)  routing T_15_13.sp4_h_r_19 <X> T_15_13.lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.sp4_h_r_19 <X> T_15_13.lc_trk_g0_3
 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 208)  (790 208)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 208)  (792 208)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (37 0)  (799 208)  (799 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (43 0)  (805 208)  (805 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (46 0)  (808 208)  (808 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (776 209)  (776 209)  routing T_15_13.sp4_h_r_0 <X> T_15_13.lc_trk_g0_0
 (15 1)  (777 209)  (777 209)  routing T_15_13.sp4_h_r_0 <X> T_15_13.lc_trk_g0_0
 (16 1)  (778 209)  (778 209)  routing T_15_13.sp4_h_r_0 <X> T_15_13.lc_trk_g0_0
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (783 209)  (783 209)  routing T_15_13.sp4_h_r_19 <X> T_15_13.lc_trk_g0_3
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 209)  (793 209)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 209)  (798 209)  LC_0 Logic Functioning bit
 (38 1)  (800 209)  (800 209)  LC_0 Logic Functioning bit
 (45 1)  (807 209)  (807 209)  LC_0 Logic Functioning bit
 (51 1)  (813 209)  (813 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (8 2)  (770 210)  (770 210)  routing T_15_13.sp4_h_r_5 <X> T_15_13.sp4_h_l_36
 (10 2)  (772 210)  (772 210)  routing T_15_13.sp4_h_r_5 <X> T_15_13.sp4_h_l_36
 (0 3)  (762 211)  (762 211)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 3)  (764 211)  (764 211)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (10 3)  (772 211)  (772 211)  routing T_15_13.sp4_h_l_45 <X> T_15_13.sp4_v_t_36
 (16 4)  (778 212)  (778 212)  routing T_15_13.sp4_v_b_9 <X> T_15_13.lc_trk_g1_1
 (17 4)  (779 212)  (779 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (780 212)  (780 212)  routing T_15_13.sp4_v_b_9 <X> T_15_13.lc_trk_g1_1
 (12 5)  (774 213)  (774 213)  routing T_15_13.sp4_h_r_5 <X> T_15_13.sp4_v_b_5
 (18 5)  (780 213)  (780 213)  routing T_15_13.sp4_v_b_9 <X> T_15_13.lc_trk_g1_1
 (10 7)  (772 215)  (772 215)  routing T_15_13.sp4_h_l_46 <X> T_15_13.sp4_v_t_41
 (6 9)  (768 217)  (768 217)  routing T_15_13.sp4_h_l_43 <X> T_15_13.sp4_h_r_6
 (11 11)  (773 219)  (773 219)  routing T_15_13.sp4_h_r_0 <X> T_15_13.sp4_h_l_45
 (13 11)  (775 219)  (775 219)  routing T_15_13.sp4_h_r_0 <X> T_15_13.sp4_h_l_45
 (3 12)  (765 220)  (765 220)  routing T_15_13.sp12_v_t_22 <X> T_15_13.sp12_h_r_1
 (0 14)  (762 222)  (762 222)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (773 222)  (773 222)  routing T_15_13.sp4_h_r_5 <X> T_15_13.sp4_v_t_46
 (13 14)  (775 222)  (775 222)  routing T_15_13.sp4_h_r_5 <X> T_15_13.sp4_v_t_46
 (15 14)  (777 222)  (777 222)  routing T_15_13.sp4_v_t_32 <X> T_15_13.lc_trk_g3_5
 (16 14)  (778 222)  (778 222)  routing T_15_13.sp4_v_t_32 <X> T_15_13.lc_trk_g3_5
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (762 223)  (762 223)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 223)  (763 223)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (12 15)  (774 223)  (774 223)  routing T_15_13.sp4_h_r_5 <X> T_15_13.sp4_v_t_46
 (14 15)  (776 223)  (776 223)  routing T_15_13.sp4_r_v_b_44 <X> T_15_13.lc_trk_g3_4
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_16_13

 (5 0)  (821 208)  (821 208)  routing T_16_13.sp4_v_b_6 <X> T_16_13.sp4_h_r_0
 (22 0)  (838 208)  (838 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (839 208)  (839 208)  routing T_16_13.sp4_v_b_19 <X> T_16_13.lc_trk_g0_3
 (24 0)  (840 208)  (840 208)  routing T_16_13.sp4_v_b_19 <X> T_16_13.lc_trk_g0_3
 (4 1)  (820 209)  (820 209)  routing T_16_13.sp4_v_b_6 <X> T_16_13.sp4_h_r_0
 (6 1)  (822 209)  (822 209)  routing T_16_13.sp4_v_b_6 <X> T_16_13.sp4_h_r_0
 (15 4)  (831 212)  (831 212)  routing T_16_13.sp4_h_r_1 <X> T_16_13.lc_trk_g1_1
 (16 4)  (832 212)  (832 212)  routing T_16_13.sp4_h_r_1 <X> T_16_13.lc_trk_g1_1
 (17 4)  (833 212)  (833 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 212)  (839 212)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g1_3
 (24 4)  (840 212)  (840 212)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g1_3
 (9 5)  (825 213)  (825 213)  routing T_16_13.sp4_v_t_45 <X> T_16_13.sp4_v_b_4
 (10 5)  (826 213)  (826 213)  routing T_16_13.sp4_v_t_45 <X> T_16_13.sp4_v_b_4
 (18 5)  (834 213)  (834 213)  routing T_16_13.sp4_h_r_1 <X> T_16_13.lc_trk_g1_1
 (21 5)  (837 213)  (837 213)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g1_3
 (15 6)  (831 214)  (831 214)  routing T_16_13.sp4_h_r_5 <X> T_16_13.lc_trk_g1_5
 (16 6)  (832 214)  (832 214)  routing T_16_13.sp4_h_r_5 <X> T_16_13.lc_trk_g1_5
 (17 6)  (833 214)  (833 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (834 215)  (834 215)  routing T_16_13.sp4_h_r_5 <X> T_16_13.lc_trk_g1_5
 (22 7)  (838 215)  (838 215)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (839 215)  (839 215)  routing T_16_13.sp12_h_r_14 <X> T_16_13.lc_trk_g1_6
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 216)  (847 216)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 216)  (850 216)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 216)  (851 216)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.input_2_4
 (36 8)  (852 216)  (852 216)  LC_4 Logic Functioning bit
 (38 8)  (854 216)  (854 216)  LC_4 Logic Functioning bit
 (41 8)  (857 216)  (857 216)  LC_4 Logic Functioning bit
 (43 8)  (859 216)  (859 216)  LC_4 Logic Functioning bit
 (51 8)  (867 216)  (867 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (868 216)  (868 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (843 217)  (843 217)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 217)  (845 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 217)  (846 217)  routing T_16_13.lc_trk_g0_3 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 217)  (847 217)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 217)  (848 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (850 217)  (850 217)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.input_2_4
 (36 9)  (852 217)  (852 217)  LC_4 Logic Functioning bit
 (41 9)  (857 217)  (857 217)  LC_4 Logic Functioning bit
 (43 9)  (859 217)  (859 217)  LC_4 Logic Functioning bit
 (53 9)  (869 217)  (869 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (820 218)  (820 218)  routing T_16_13.sp4_h_r_6 <X> T_16_13.sp4_v_t_43
 (27 10)  (843 218)  (843 218)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 218)  (847 218)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 218)  (849 218)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 218)  (850 218)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 218)  (853 218)  LC_5 Logic Functioning bit
 (39 10)  (855 218)  (855 218)  LC_5 Logic Functioning bit
 (5 11)  (821 219)  (821 219)  routing T_16_13.sp4_h_r_6 <X> T_16_13.sp4_v_t_43
 (30 11)  (846 219)  (846 219)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 219)  (847 219)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 219)  (853 219)  LC_5 Logic Functioning bit
 (39 11)  (855 219)  (855 219)  LC_5 Logic Functioning bit
 (51 11)  (867 219)  (867 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (2 12)  (818 220)  (818 220)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (3 12)  (819 220)  (819 220)  routing T_16_13.sp12_v_t_22 <X> T_16_13.sp12_h_r_1
 (4 14)  (820 222)  (820 222)  routing T_16_13.sp4_h_r_3 <X> T_16_13.sp4_v_t_44
 (6 14)  (822 222)  (822 222)  routing T_16_13.sp4_h_r_3 <X> T_16_13.sp4_v_t_44
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (839 222)  (839 222)  routing T_16_13.sp4_h_r_31 <X> T_16_13.lc_trk_g3_7
 (24 14)  (840 222)  (840 222)  routing T_16_13.sp4_h_r_31 <X> T_16_13.lc_trk_g3_7
 (5 15)  (821 223)  (821 223)  routing T_16_13.sp4_h_r_3 <X> T_16_13.sp4_v_t_44
 (21 15)  (837 223)  (837 223)  routing T_16_13.sp4_h_r_31 <X> T_16_13.lc_trk_g3_7


LogicTile_17_13

 (0 0)  (874 208)  (874 208)  Negative Clock bit

 (26 0)  (900 208)  (900 208)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 208)  (904 208)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 208)  (907 208)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 208)  (910 208)  LC_0 Logic Functioning bit
 (38 0)  (912 208)  (912 208)  LC_0 Logic Functioning bit
 (45 0)  (919 208)  (919 208)  LC_0 Logic Functioning bit
 (28 1)  (902 209)  (902 209)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 209)  (904 209)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 209)  (905 209)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 209)  (910 209)  LC_0 Logic Functioning bit
 (37 1)  (911 209)  (911 209)  LC_0 Logic Functioning bit
 (38 1)  (912 209)  (912 209)  LC_0 Logic Functioning bit
 (39 1)  (913 209)  (913 209)  LC_0 Logic Functioning bit
 (41 1)  (915 209)  (915 209)  LC_0 Logic Functioning bit
 (43 1)  (917 209)  (917 209)  LC_0 Logic Functioning bit
 (45 1)  (919 209)  (919 209)  LC_0 Logic Functioning bit
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (880 210)  (880 210)  routing T_17_13.sp4_v_b_9 <X> T_17_13.sp4_v_t_37
 (11 2)  (885 210)  (885 210)  routing T_17_13.sp4_v_b_6 <X> T_17_13.sp4_v_t_39
 (13 2)  (887 210)  (887 210)  routing T_17_13.sp4_v_b_6 <X> T_17_13.sp4_v_t_39
 (22 2)  (896 210)  (896 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (897 210)  (897 210)  routing T_17_13.sp12_h_l_12 <X> T_17_13.lc_trk_g0_7
 (4 3)  (878 211)  (878 211)  routing T_17_13.sp4_h_r_4 <X> T_17_13.sp4_h_l_37
 (5 3)  (879 211)  (879 211)  routing T_17_13.sp4_v_b_9 <X> T_17_13.sp4_v_t_37
 (6 3)  (880 211)  (880 211)  routing T_17_13.sp4_h_r_4 <X> T_17_13.sp4_h_l_37
 (12 4)  (886 212)  (886 212)  routing T_17_13.sp4_v_b_5 <X> T_17_13.sp4_h_r_5
 (11 5)  (885 213)  (885 213)  routing T_17_13.sp4_v_b_5 <X> T_17_13.sp4_h_r_5
 (8 7)  (882 215)  (882 215)  routing T_17_13.sp4_h_r_4 <X> T_17_13.sp4_v_t_41
 (9 7)  (883 215)  (883 215)  routing T_17_13.sp4_h_r_4 <X> T_17_13.sp4_v_t_41
 (22 8)  (896 216)  (896 216)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (897 216)  (897 216)  routing T_17_13.sp12_v_b_11 <X> T_17_13.lc_trk_g2_3
 (14 11)  (888 219)  (888 219)  routing T_17_13.sp4_r_v_b_36 <X> T_17_13.lc_trk_g2_4
 (17 11)  (891 219)  (891 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (874 222)  (874 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (878 222)  (878 222)  routing T_17_13.sp4_h_r_3 <X> T_17_13.sp4_v_t_44
 (6 14)  (880 222)  (880 222)  routing T_17_13.sp4_h_r_3 <X> T_17_13.sp4_v_t_44
 (13 14)  (887 222)  (887 222)  routing T_17_13.sp4_h_r_11 <X> T_17_13.sp4_v_t_46
 (15 14)  (889 222)  (889 222)  routing T_17_13.sp4_h_l_24 <X> T_17_13.lc_trk_g3_5
 (16 14)  (890 222)  (890 222)  routing T_17_13.sp4_h_l_24 <X> T_17_13.lc_trk_g3_5
 (17 14)  (891 222)  (891 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (892 222)  (892 222)  routing T_17_13.sp4_h_l_24 <X> T_17_13.lc_trk_g3_5
 (0 15)  (874 223)  (874 223)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 223)  (875 223)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (5 15)  (879 223)  (879 223)  routing T_17_13.sp4_h_r_3 <X> T_17_13.sp4_v_t_44
 (9 15)  (883 223)  (883 223)  routing T_17_13.sp4_v_b_10 <X> T_17_13.sp4_v_t_47
 (12 15)  (886 223)  (886 223)  routing T_17_13.sp4_h_r_11 <X> T_17_13.sp4_v_t_46


LogicTile_18_13

 (27 0)  (955 208)  (955 208)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 208)  (956 208)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 208)  (964 208)  LC_0 Logic Functioning bit
 (39 0)  (967 208)  (967 208)  LC_0 Logic Functioning bit
 (41 0)  (969 208)  (969 208)  LC_0 Logic Functioning bit
 (42 0)  (970 208)  (970 208)  LC_0 Logic Functioning bit
 (44 0)  (972 208)  (972 208)  LC_0 Logic Functioning bit
 (45 0)  (973 208)  (973 208)  LC_0 Logic Functioning bit
 (10 1)  (938 209)  (938 209)  routing T_18_13.sp4_h_r_8 <X> T_18_13.sp4_v_b_1
 (36 1)  (964 209)  (964 209)  LC_0 Logic Functioning bit
 (39 1)  (967 209)  (967 209)  LC_0 Logic Functioning bit
 (41 1)  (969 209)  (969 209)  LC_0 Logic Functioning bit
 (42 1)  (970 209)  (970 209)  LC_0 Logic Functioning bit
 (49 1)  (977 209)  (977 209)  Carry_In_Mux bit 

 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (933 210)  (933 210)  routing T_18_13.sp4_v_t_43 <X> T_18_13.sp4_h_l_37
 (27 2)  (955 210)  (955 210)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 210)  (956 210)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 210)  (964 210)  LC_1 Logic Functioning bit
 (39 2)  (967 210)  (967 210)  LC_1 Logic Functioning bit
 (41 2)  (969 210)  (969 210)  LC_1 Logic Functioning bit
 (42 2)  (970 210)  (970 210)  LC_1 Logic Functioning bit
 (44 2)  (972 210)  (972 210)  LC_1 Logic Functioning bit
 (45 2)  (973 210)  (973 210)  LC_1 Logic Functioning bit
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (4 3)  (932 211)  (932 211)  routing T_18_13.sp4_v_t_43 <X> T_18_13.sp4_h_l_37
 (6 3)  (934 211)  (934 211)  routing T_18_13.sp4_v_t_43 <X> T_18_13.sp4_h_l_37
 (36 3)  (964 211)  (964 211)  LC_1 Logic Functioning bit
 (39 3)  (967 211)  (967 211)  LC_1 Logic Functioning bit
 (41 3)  (969 211)  (969 211)  LC_1 Logic Functioning bit
 (42 3)  (970 211)  (970 211)  LC_1 Logic Functioning bit
 (52 3)  (980 211)  (980 211)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (13 4)  (941 212)  (941 212)  routing T_18_13.sp4_v_t_40 <X> T_18_13.sp4_v_b_5
 (21 4)  (949 212)  (949 212)  routing T_18_13.wire_logic_cluster/lc_3/out <X> T_18_13.lc_trk_g1_3
 (22 4)  (950 212)  (950 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g1_4 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 212)  (958 212)  routing T_18_13.lc_trk_g1_4 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (39 4)  (967 212)  (967 212)  LC_2 Logic Functioning bit
 (41 4)  (969 212)  (969 212)  LC_2 Logic Functioning bit
 (42 4)  (970 212)  (970 212)  LC_2 Logic Functioning bit
 (44 4)  (972 212)  (972 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (46 4)  (974 212)  (974 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (36 5)  (964 213)  (964 213)  LC_2 Logic Functioning bit
 (39 5)  (967 213)  (967 213)  LC_2 Logic Functioning bit
 (41 5)  (969 213)  (969 213)  LC_2 Logic Functioning bit
 (42 5)  (970 213)  (970 213)  LC_2 Logic Functioning bit
 (14 6)  (942 214)  (942 214)  routing T_18_13.sp4_h_l_9 <X> T_18_13.lc_trk_g1_4
 (17 6)  (945 214)  (945 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 214)  (946 214)  routing T_18_13.wire_logic_cluster/lc_5/out <X> T_18_13.lc_trk_g1_5
 (27 6)  (955 214)  (955 214)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 214)  (964 214)  LC_3 Logic Functioning bit
 (39 6)  (967 214)  (967 214)  LC_3 Logic Functioning bit
 (41 6)  (969 214)  (969 214)  LC_3 Logic Functioning bit
 (42 6)  (970 214)  (970 214)  LC_3 Logic Functioning bit
 (44 6)  (972 214)  (972 214)  LC_3 Logic Functioning bit
 (45 6)  (973 214)  (973 214)  LC_3 Logic Functioning bit
 (5 7)  (933 215)  (933 215)  routing T_18_13.sp4_h_l_38 <X> T_18_13.sp4_v_t_38
 (14 7)  (942 215)  (942 215)  routing T_18_13.sp4_h_l_9 <X> T_18_13.lc_trk_g1_4
 (15 7)  (943 215)  (943 215)  routing T_18_13.sp4_h_l_9 <X> T_18_13.lc_trk_g1_4
 (16 7)  (944 215)  (944 215)  routing T_18_13.sp4_h_l_9 <X> T_18_13.lc_trk_g1_4
 (17 7)  (945 215)  (945 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (30 7)  (958 215)  (958 215)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 215)  (964 215)  LC_3 Logic Functioning bit
 (39 7)  (967 215)  (967 215)  LC_3 Logic Functioning bit
 (41 7)  (969 215)  (969 215)  LC_3 Logic Functioning bit
 (42 7)  (970 215)  (970 215)  LC_3 Logic Functioning bit
 (27 8)  (955 216)  (955 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 216)  (956 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 216)  (958 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (39 8)  (967 216)  (967 216)  LC_4 Logic Functioning bit
 (41 8)  (969 216)  (969 216)  LC_4 Logic Functioning bit
 (42 8)  (970 216)  (970 216)  LC_4 Logic Functioning bit
 (44 8)  (972 216)  (972 216)  LC_4 Logic Functioning bit
 (45 8)  (973 216)  (973 216)  LC_4 Logic Functioning bit
 (36 9)  (964 217)  (964 217)  LC_4 Logic Functioning bit
 (39 9)  (967 217)  (967 217)  LC_4 Logic Functioning bit
 (41 9)  (969 217)  (969 217)  LC_4 Logic Functioning bit
 (42 9)  (970 217)  (970 217)  LC_4 Logic Functioning bit
 (5 10)  (933 218)  (933 218)  routing T_18_13.sp4_h_r_3 <X> T_18_13.sp4_h_l_43
 (8 10)  (936 218)  (936 218)  routing T_18_13.sp4_h_r_11 <X> T_18_13.sp4_h_l_42
 (10 10)  (938 218)  (938 218)  routing T_18_13.sp4_h_r_11 <X> T_18_13.sp4_h_l_42
 (13 10)  (941 218)  (941 218)  routing T_18_13.sp4_h_r_8 <X> T_18_13.sp4_v_t_45
 (27 10)  (955 218)  (955 218)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 218)  (958 218)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 218)  (964 218)  LC_5 Logic Functioning bit
 (39 10)  (967 218)  (967 218)  LC_5 Logic Functioning bit
 (41 10)  (969 218)  (969 218)  LC_5 Logic Functioning bit
 (42 10)  (970 218)  (970 218)  LC_5 Logic Functioning bit
 (44 10)  (972 218)  (972 218)  LC_5 Logic Functioning bit
 (45 10)  (973 218)  (973 218)  LC_5 Logic Functioning bit
 (4 11)  (932 219)  (932 219)  routing T_18_13.sp4_h_r_3 <X> T_18_13.sp4_h_l_43
 (8 11)  (936 219)  (936 219)  routing T_18_13.sp4_h_r_7 <X> T_18_13.sp4_v_t_42
 (9 11)  (937 219)  (937 219)  routing T_18_13.sp4_h_r_7 <X> T_18_13.sp4_v_t_42
 (12 11)  (940 219)  (940 219)  routing T_18_13.sp4_h_r_8 <X> T_18_13.sp4_v_t_45
 (15 11)  (943 219)  (943 219)  routing T_18_13.sp4_v_t_33 <X> T_18_13.lc_trk_g2_4
 (16 11)  (944 219)  (944 219)  routing T_18_13.sp4_v_t_33 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (36 11)  (964 219)  (964 219)  LC_5 Logic Functioning bit
 (39 11)  (967 219)  (967 219)  LC_5 Logic Functioning bit
 (41 11)  (969 219)  (969 219)  LC_5 Logic Functioning bit
 (42 11)  (970 219)  (970 219)  LC_5 Logic Functioning bit
 (14 12)  (942 220)  (942 220)  routing T_18_13.wire_logic_cluster/lc_0/out <X> T_18_13.lc_trk_g3_0
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 220)  (946 220)  routing T_18_13.wire_logic_cluster/lc_1/out <X> T_18_13.lc_trk_g3_1
 (27 12)  (955 220)  (955 220)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 220)  (956 220)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 220)  (958 220)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (39 12)  (967 220)  (967 220)  LC_6 Logic Functioning bit
 (41 12)  (969 220)  (969 220)  LC_6 Logic Functioning bit
 (42 12)  (970 220)  (970 220)  LC_6 Logic Functioning bit
 (45 12)  (973 220)  (973 220)  LC_6 Logic Functioning bit
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (958 221)  (958 221)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 221)  (964 221)  LC_6 Logic Functioning bit
 (39 13)  (967 221)  (967 221)  LC_6 Logic Functioning bit
 (41 13)  (969 221)  (969 221)  LC_6 Logic Functioning bit
 (42 13)  (970 221)  (970 221)  LC_6 Logic Functioning bit
 (0 14)  (928 222)  (928 222)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (941 222)  (941 222)  routing T_18_13.sp4_h_r_11 <X> T_18_13.sp4_v_t_46
 (14 14)  (942 222)  (942 222)  routing T_18_13.wire_logic_cluster/lc_4/out <X> T_18_13.lc_trk_g3_4
 (25 14)  (953 222)  (953 222)  routing T_18_13.wire_logic_cluster/lc_6/out <X> T_18_13.lc_trk_g3_6
 (1 15)  (929 223)  (929 223)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (11 15)  (939 223)  (939 223)  routing T_18_13.sp4_h_r_3 <X> T_18_13.sp4_h_l_46
 (12 15)  (940 223)  (940 223)  routing T_18_13.sp4_h_r_11 <X> T_18_13.sp4_v_t_46
 (13 15)  (941 223)  (941 223)  routing T_18_13.sp4_h_r_3 <X> T_18_13.sp4_h_l_46
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (950 223)  (950 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_19_13

 (12 0)  (994 208)  (994 208)  routing T_19_13.sp4_v_b_8 <X> T_19_13.sp4_h_r_2
 (11 1)  (993 209)  (993 209)  routing T_19_13.sp4_v_b_8 <X> T_19_13.sp4_h_r_2
 (13 1)  (995 209)  (995 209)  routing T_19_13.sp4_v_b_8 <X> T_19_13.sp4_h_r_2
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (985 210)  (985 210)  routing T_19_13.sp12_v_t_23 <X> T_19_13.sp12_h_l_23
 (17 2)  (999 210)  (999 210)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (1000 210)  (1000 210)  routing T_19_13.bnr_op_5 <X> T_19_13.lc_trk_g0_5
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (18 3)  (1000 211)  (1000 211)  routing T_19_13.bnr_op_5 <X> T_19_13.lc_trk_g0_5
 (2 4)  (984 212)  (984 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (27 4)  (1009 212)  (1009 212)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 212)  (1010 212)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 212)  (1011 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 212)  (1016 212)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 212)  (1019 212)  LC_2 Logic Functioning bit
 (39 4)  (1021 212)  (1021 212)  LC_2 Logic Functioning bit
 (41 4)  (1023 212)  (1023 212)  LC_2 Logic Functioning bit
 (43 4)  (1025 212)  (1025 212)  LC_2 Logic Functioning bit
 (45 4)  (1027 212)  (1027 212)  LC_2 Logic Functioning bit
 (51 4)  (1033 212)  (1033 212)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (19 5)  (1001 213)  (1001 213)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (1004 213)  (1004 213)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1006 213)  (1006 213)  routing T_19_13.bot_op_2 <X> T_19_13.lc_trk_g1_2
 (30 5)  (1012 213)  (1012 213)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 213)  (1013 213)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 213)  (1019 213)  LC_2 Logic Functioning bit
 (39 5)  (1021 213)  (1021 213)  LC_2 Logic Functioning bit
 (41 5)  (1023 213)  (1023 213)  LC_2 Logic Functioning bit
 (43 5)  (1025 213)  (1025 213)  LC_2 Logic Functioning bit
 (26 6)  (1008 214)  (1008 214)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 214)  (1009 214)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 214)  (1010 214)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 214)  (1011 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 214)  (1015 214)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (37 6)  (1019 214)  (1019 214)  LC_3 Logic Functioning bit
 (38 6)  (1020 214)  (1020 214)  LC_3 Logic Functioning bit
 (39 6)  (1021 214)  (1021 214)  LC_3 Logic Functioning bit
 (41 6)  (1023 214)  (1023 214)  LC_3 Logic Functioning bit
 (43 6)  (1025 214)  (1025 214)  LC_3 Logic Functioning bit
 (13 7)  (995 215)  (995 215)  routing T_19_13.sp4_v_b_0 <X> T_19_13.sp4_h_l_40
 (22 7)  (1004 215)  (1004 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1005 215)  (1005 215)  routing T_19_13.sp4_v_b_22 <X> T_19_13.lc_trk_g1_6
 (24 7)  (1006 215)  (1006 215)  routing T_19_13.sp4_v_b_22 <X> T_19_13.lc_trk_g1_6
 (28 7)  (1010 215)  (1010 215)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 215)  (1011 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 215)  (1013 215)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 215)  (1018 215)  LC_3 Logic Functioning bit
 (37 7)  (1019 215)  (1019 215)  LC_3 Logic Functioning bit
 (38 7)  (1020 215)  (1020 215)  LC_3 Logic Functioning bit
 (39 7)  (1021 215)  (1021 215)  LC_3 Logic Functioning bit
 (40 7)  (1022 215)  (1022 215)  LC_3 Logic Functioning bit
 (41 7)  (1023 215)  (1023 215)  LC_3 Logic Functioning bit
 (42 7)  (1024 215)  (1024 215)  LC_3 Logic Functioning bit
 (43 7)  (1025 215)  (1025 215)  LC_3 Logic Functioning bit
 (51 7)  (1033 215)  (1033 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (996 216)  (996 216)  routing T_19_13.sp4_h_r_40 <X> T_19_13.lc_trk_g2_0
 (31 8)  (1013 216)  (1013 216)  routing T_19_13.lc_trk_g0_5 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (40 8)  (1022 216)  (1022 216)  LC_4 Logic Functioning bit
 (41 8)  (1023 216)  (1023 216)  LC_4 Logic Functioning bit
 (42 8)  (1024 216)  (1024 216)  LC_4 Logic Functioning bit
 (43 8)  (1025 216)  (1025 216)  LC_4 Logic Functioning bit
 (46 8)  (1028 216)  (1028 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (1033 216)  (1033 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (996 217)  (996 217)  routing T_19_13.sp4_h_r_40 <X> T_19_13.lc_trk_g2_0
 (15 9)  (997 217)  (997 217)  routing T_19_13.sp4_h_r_40 <X> T_19_13.lc_trk_g2_0
 (16 9)  (998 217)  (998 217)  routing T_19_13.sp4_h_r_40 <X> T_19_13.lc_trk_g2_0
 (17 9)  (999 217)  (999 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1004 217)  (1004 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1007 217)  (1007 217)  routing T_19_13.sp4_r_v_b_34 <X> T_19_13.lc_trk_g2_2
 (40 9)  (1022 217)  (1022 217)  LC_4 Logic Functioning bit
 (41 9)  (1023 217)  (1023 217)  LC_4 Logic Functioning bit
 (42 9)  (1024 217)  (1024 217)  LC_4 Logic Functioning bit
 (43 9)  (1025 217)  (1025 217)  LC_4 Logic Functioning bit
 (48 9)  (1030 217)  (1030 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (3 10)  (985 218)  (985 218)  routing T_19_13.sp12_v_t_22 <X> T_19_13.sp12_h_l_22
 (17 10)  (999 218)  (999 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (1008 218)  (1008 218)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 218)  (1010 218)  routing T_19_13.lc_trk_g2_0 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 218)  (1011 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 218)  (1013 218)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 218)  (1015 218)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 218)  (1018 218)  LC_5 Logic Functioning bit
 (38 10)  (1020 218)  (1020 218)  LC_5 Logic Functioning bit
 (40 10)  (1022 218)  (1022 218)  LC_5 Logic Functioning bit
 (41 10)  (1023 218)  (1023 218)  LC_5 Logic Functioning bit
 (42 10)  (1024 218)  (1024 218)  LC_5 Logic Functioning bit
 (43 10)  (1025 218)  (1025 218)  LC_5 Logic Functioning bit
 (51 10)  (1033 218)  (1033 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (987 219)  (987 219)  routing T_19_13.sp4_h_l_43 <X> T_19_13.sp4_v_t_43
 (22 11)  (1004 219)  (1004 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1007 219)  (1007 219)  routing T_19_13.sp4_r_v_b_38 <X> T_19_13.lc_trk_g2_6
 (26 11)  (1008 219)  (1008 219)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 219)  (1009 219)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 219)  (1011 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 219)  (1013 219)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 219)  (1018 219)  LC_5 Logic Functioning bit
 (38 11)  (1020 219)  (1020 219)  LC_5 Logic Functioning bit
 (40 11)  (1022 219)  (1022 219)  LC_5 Logic Functioning bit
 (42 11)  (1024 219)  (1024 219)  LC_5 Logic Functioning bit
 (11 12)  (993 220)  (993 220)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_v_b_11
 (13 12)  (995 220)  (995 220)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_v_b_11
 (16 12)  (998 220)  (998 220)  routing T_19_13.sp4_v_t_12 <X> T_19_13.lc_trk_g3_1
 (17 12)  (999 220)  (999 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1000 220)  (1000 220)  routing T_19_13.sp4_v_t_12 <X> T_19_13.lc_trk_g3_1
 (25 12)  (1007 220)  (1007 220)  routing T_19_13.wire_logic_cluster/lc_2/out <X> T_19_13.lc_trk_g3_2
 (22 13)  (1004 221)  (1004 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (12 15)  (994 223)  (994 223)  routing T_19_13.sp4_h_l_46 <X> T_19_13.sp4_v_t_46


LogicTile_20_13

 (17 0)  (1053 208)  (1053 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1054 208)  (1054 208)  routing T_20_13.wire_logic_cluster/lc_1/out <X> T_20_13.lc_trk_g0_1
 (6 1)  (1042 209)  (1042 209)  routing T_20_13.sp4_h_l_37 <X> T_20_13.sp4_h_r_0
 (3 2)  (1039 210)  (1039 210)  routing T_20_13.sp12_v_t_23 <X> T_20_13.sp12_h_l_23
 (8 2)  (1044 210)  (1044 210)  routing T_20_13.sp4_h_r_5 <X> T_20_13.sp4_h_l_36
 (10 2)  (1046 210)  (1046 210)  routing T_20_13.sp4_h_r_5 <X> T_20_13.sp4_h_l_36
 (25 2)  (1061 210)  (1061 210)  routing T_20_13.sp4_v_t_3 <X> T_20_13.lc_trk_g0_6
 (27 2)  (1063 210)  (1063 210)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 210)  (1064 210)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 210)  (1065 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 210)  (1068 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 210)  (1070 210)  routing T_20_13.lc_trk_g1_3 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 210)  (1072 210)  LC_1 Logic Functioning bit
 (38 2)  (1074 210)  (1074 210)  LC_1 Logic Functioning bit
 (48 2)  (1084 210)  (1084 210)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (1087 210)  (1087 210)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (1058 211)  (1058 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1059 211)  (1059 211)  routing T_20_13.sp4_v_t_3 <X> T_20_13.lc_trk_g0_6
 (25 3)  (1061 211)  (1061 211)  routing T_20_13.sp4_v_t_3 <X> T_20_13.lc_trk_g0_6
 (29 3)  (1065 211)  (1065 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 211)  (1066 211)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 211)  (1067 211)  routing T_20_13.lc_trk_g1_3 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 211)  (1072 211)  LC_1 Logic Functioning bit
 (37 3)  (1073 211)  (1073 211)  LC_1 Logic Functioning bit
 (38 3)  (1074 211)  (1074 211)  LC_1 Logic Functioning bit
 (39 3)  (1075 211)  (1075 211)  LC_1 Logic Functioning bit
 (40 3)  (1076 211)  (1076 211)  LC_1 Logic Functioning bit
 (42 3)  (1078 211)  (1078 211)  LC_1 Logic Functioning bit
 (22 4)  (1058 212)  (1058 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (8 5)  (1044 213)  (1044 213)  routing T_20_13.sp4_v_t_36 <X> T_20_13.sp4_v_b_4
 (10 5)  (1046 213)  (1046 213)  routing T_20_13.sp4_v_t_36 <X> T_20_13.sp4_v_b_4
 (5 6)  (1041 214)  (1041 214)  routing T_20_13.sp4_v_t_38 <X> T_20_13.sp4_h_l_38
 (12 6)  (1048 214)  (1048 214)  routing T_20_13.sp4_h_r_2 <X> T_20_13.sp4_h_l_40
 (16 6)  (1052 214)  (1052 214)  routing T_20_13.sp4_v_b_13 <X> T_20_13.lc_trk_g1_5
 (17 6)  (1053 214)  (1053 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1054 214)  (1054 214)  routing T_20_13.sp4_v_b_13 <X> T_20_13.lc_trk_g1_5
 (6 7)  (1042 215)  (1042 215)  routing T_20_13.sp4_v_t_38 <X> T_20_13.sp4_h_l_38
 (8 7)  (1044 215)  (1044 215)  routing T_20_13.sp4_h_r_4 <X> T_20_13.sp4_v_t_41
 (9 7)  (1045 215)  (1045 215)  routing T_20_13.sp4_h_r_4 <X> T_20_13.sp4_v_t_41
 (13 7)  (1049 215)  (1049 215)  routing T_20_13.sp4_h_r_2 <X> T_20_13.sp4_h_l_40
 (18 7)  (1054 215)  (1054 215)  routing T_20_13.sp4_v_b_13 <X> T_20_13.lc_trk_g1_5
 (3 10)  (1039 218)  (1039 218)  routing T_20_13.sp12_v_t_22 <X> T_20_13.sp12_h_l_22
 (16 10)  (1052 218)  (1052 218)  routing T_20_13.sp4_v_b_37 <X> T_20_13.lc_trk_g2_5
 (17 10)  (1053 218)  (1053 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1054 218)  (1054 218)  routing T_20_13.sp4_v_b_37 <X> T_20_13.lc_trk_g2_5
 (22 10)  (1058 218)  (1058 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1059 218)  (1059 218)  routing T_20_13.sp4_v_b_47 <X> T_20_13.lc_trk_g2_7
 (24 10)  (1060 218)  (1060 218)  routing T_20_13.sp4_v_b_47 <X> T_20_13.lc_trk_g2_7
 (4 11)  (1040 219)  (1040 219)  routing T_20_13.sp4_h_r_10 <X> T_20_13.sp4_h_l_43
 (6 11)  (1042 219)  (1042 219)  routing T_20_13.sp4_h_r_10 <X> T_20_13.sp4_h_l_43
 (18 11)  (1054 219)  (1054 219)  routing T_20_13.sp4_v_b_37 <X> T_20_13.lc_trk_g2_5
 (17 12)  (1053 220)  (1053 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (1057 220)  (1057 220)  routing T_20_13.sp4_h_r_35 <X> T_20_13.lc_trk_g3_3
 (22 12)  (1058 220)  (1058 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1059 220)  (1059 220)  routing T_20_13.sp4_h_r_35 <X> T_20_13.lc_trk_g3_3
 (24 12)  (1060 220)  (1060 220)  routing T_20_13.sp4_h_r_35 <X> T_20_13.lc_trk_g3_3
 (31 12)  (1067 220)  (1067 220)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 220)  (1068 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 220)  (1069 220)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (41 12)  (1077 220)  (1077 220)  LC_6 Logic Functioning bit
 (43 12)  (1079 220)  (1079 220)  LC_6 Logic Functioning bit
 (18 13)  (1054 221)  (1054 221)  routing T_20_13.sp4_r_v_b_41 <X> T_20_13.lc_trk_g3_1
 (27 13)  (1063 221)  (1063 221)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 221)  (1064 221)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 221)  (1065 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (40 13)  (1076 221)  (1076 221)  LC_6 Logic Functioning bit
 (42 13)  (1078 221)  (1078 221)  LC_6 Logic Functioning bit
 (26 14)  (1062 222)  (1062 222)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 222)  (1065 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 222)  (1066 222)  routing T_20_13.lc_trk_g0_6 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 222)  (1067 222)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 222)  (1068 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 222)  (1070 222)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 222)  (1072 222)  LC_7 Logic Functioning bit
 (38 14)  (1074 222)  (1074 222)  LC_7 Logic Functioning bit
 (41 14)  (1077 222)  (1077 222)  LC_7 Logic Functioning bit
 (43 14)  (1079 222)  (1079 222)  LC_7 Logic Functioning bit
 (50 14)  (1086 222)  (1086 222)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1087 222)  (1087 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (1062 223)  (1062 223)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 223)  (1064 223)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 223)  (1065 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 223)  (1066 223)  routing T_20_13.lc_trk_g0_6 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 223)  (1072 223)  LC_7 Logic Functioning bit
 (47 15)  (1083 223)  (1083 223)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (53 15)  (1089 223)  (1089 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_21_13

 (11 0)  (1101 208)  (1101 208)  routing T_21_13.sp4_v_t_43 <X> T_21_13.sp4_v_b_2
 (13 0)  (1103 208)  (1103 208)  routing T_21_13.sp4_v_t_43 <X> T_21_13.sp4_v_b_2
 (26 0)  (1116 208)  (1116 208)  routing T_21_13.lc_trk_g0_4 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 208)  (1117 208)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 208)  (1118 208)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 208)  (1119 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 208)  (1122 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 208)  (1126 208)  LC_0 Logic Functioning bit
 (41 0)  (1131 208)  (1131 208)  LC_0 Logic Functioning bit
 (44 0)  (1134 208)  (1134 208)  LC_0 Logic Functioning bit
 (45 0)  (1135 208)  (1135 208)  LC_0 Logic Functioning bit
 (48 0)  (1138 208)  (1138 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (6 1)  (1096 209)  (1096 209)  routing T_21_13.sp4_h_l_37 <X> T_21_13.sp4_h_r_0
 (29 1)  (1119 209)  (1119 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (39 1)  (1129 209)  (1129 209)  LC_0 Logic Functioning bit
 (42 1)  (1132 209)  (1132 209)  LC_0 Logic Functioning bit
 (45 1)  (1135 209)  (1135 209)  LC_0 Logic Functioning bit
 (49 1)  (1139 209)  (1139 209)  Carry_In_Mux bit 

 (0 2)  (1090 210)  (1090 210)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 210)  (1104 210)  routing T_21_13.sp4_v_t_1 <X> T_21_13.lc_trk_g0_4
 (26 2)  (1116 210)  (1116 210)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 210)  (1117 210)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 210)  (1118 210)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 210)  (1119 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 210)  (1122 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 210)  (1126 210)  LC_1 Logic Functioning bit
 (41 2)  (1131 210)  (1131 210)  LC_1 Logic Functioning bit
 (44 2)  (1134 210)  (1134 210)  LC_1 Logic Functioning bit
 (45 2)  (1135 210)  (1135 210)  LC_1 Logic Functioning bit
 (0 3)  (1090 211)  (1090 211)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (8 3)  (1098 211)  (1098 211)  routing T_21_13.sp4_v_b_10 <X> T_21_13.sp4_v_t_36
 (10 3)  (1100 211)  (1100 211)  routing T_21_13.sp4_v_b_10 <X> T_21_13.sp4_v_t_36
 (14 3)  (1104 211)  (1104 211)  routing T_21_13.sp4_v_t_1 <X> T_21_13.lc_trk_g0_4
 (16 3)  (1106 211)  (1106 211)  routing T_21_13.sp4_v_t_1 <X> T_21_13.lc_trk_g0_4
 (17 3)  (1107 211)  (1107 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (1117 211)  (1117 211)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 211)  (1118 211)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 211)  (1119 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (39 3)  (1129 211)  (1129 211)  LC_1 Logic Functioning bit
 (42 3)  (1132 211)  (1132 211)  LC_1 Logic Functioning bit
 (45 3)  (1135 211)  (1135 211)  LC_1 Logic Functioning bit
 (0 4)  (1090 212)  (1090 212)  routing T_21_13.lc_trk_g2_2 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 212)  (1091 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1111 212)  (1111 212)  routing T_21_13.wire_logic_cluster/lc_3/out <X> T_21_13.lc_trk_g1_3
 (22 4)  (1112 212)  (1112 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 212)  (1115 212)  routing T_21_13.wire_logic_cluster/lc_2/out <X> T_21_13.lc_trk_g1_2
 (26 4)  (1116 212)  (1116 212)  routing T_21_13.lc_trk_g0_4 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 212)  (1117 212)  routing T_21_13.lc_trk_g1_2 <X> T_21_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 212)  (1119 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 212)  (1122 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 212)  (1126 212)  LC_2 Logic Functioning bit
 (41 4)  (1131 212)  (1131 212)  LC_2 Logic Functioning bit
 (44 4)  (1134 212)  (1134 212)  LC_2 Logic Functioning bit
 (45 4)  (1135 212)  (1135 212)  LC_2 Logic Functioning bit
 (48 4)  (1138 212)  (1138 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (1091 213)  (1091 213)  routing T_21_13.lc_trk_g2_2 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (11 5)  (1101 213)  (1101 213)  routing T_21_13.sp4_h_l_40 <X> T_21_13.sp4_h_r_5
 (22 5)  (1112 213)  (1112 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (1119 213)  (1119 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 213)  (1120 213)  routing T_21_13.lc_trk_g1_2 <X> T_21_13.wire_logic_cluster/lc_2/in_1
 (39 5)  (1129 213)  (1129 213)  LC_2 Logic Functioning bit
 (42 5)  (1132 213)  (1132 213)  LC_2 Logic Functioning bit
 (45 5)  (1135 213)  (1135 213)  LC_2 Logic Functioning bit
 (10 6)  (1100 214)  (1100 214)  routing T_21_13.sp4_v_b_11 <X> T_21_13.sp4_h_l_41
 (14 6)  (1104 214)  (1104 214)  routing T_21_13.wire_logic_cluster/lc_4/out <X> T_21_13.lc_trk_g1_4
 (17 6)  (1107 214)  (1107 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 214)  (1108 214)  routing T_21_13.wire_logic_cluster/lc_5/out <X> T_21_13.lc_trk_g1_5
 (25 6)  (1115 214)  (1115 214)  routing T_21_13.wire_logic_cluster/lc_6/out <X> T_21_13.lc_trk_g1_6
 (26 6)  (1116 214)  (1116 214)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 214)  (1117 214)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 214)  (1119 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 214)  (1122 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 214)  (1126 214)  LC_3 Logic Functioning bit
 (41 6)  (1131 214)  (1131 214)  LC_3 Logic Functioning bit
 (44 6)  (1134 214)  (1134 214)  LC_3 Logic Functioning bit
 (45 6)  (1135 214)  (1135 214)  LC_3 Logic Functioning bit
 (4 7)  (1094 215)  (1094 215)  routing T_21_13.sp4_v_b_10 <X> T_21_13.sp4_h_l_38
 (8 7)  (1098 215)  (1098 215)  routing T_21_13.sp4_h_l_41 <X> T_21_13.sp4_v_t_41
 (17 7)  (1107 215)  (1107 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1112 215)  (1112 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (1117 215)  (1117 215)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 215)  (1118 215)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 215)  (1119 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 215)  (1120 215)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (39 7)  (1129 215)  (1129 215)  LC_3 Logic Functioning bit
 (42 7)  (1132 215)  (1132 215)  LC_3 Logic Functioning bit
 (45 7)  (1135 215)  (1135 215)  LC_3 Logic Functioning bit
 (26 8)  (1116 216)  (1116 216)  routing T_21_13.lc_trk_g0_4 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 216)  (1117 216)  routing T_21_13.lc_trk_g1_4 <X> T_21_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 216)  (1119 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 216)  (1120 216)  routing T_21_13.lc_trk_g1_4 <X> T_21_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 216)  (1122 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 216)  (1126 216)  LC_4 Logic Functioning bit
 (41 8)  (1131 216)  (1131 216)  LC_4 Logic Functioning bit
 (44 8)  (1134 216)  (1134 216)  LC_4 Logic Functioning bit
 (45 8)  (1135 216)  (1135 216)  LC_4 Logic Functioning bit
 (22 9)  (1112 217)  (1112 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1113 217)  (1113 217)  routing T_21_13.sp4_h_l_15 <X> T_21_13.lc_trk_g2_2
 (24 9)  (1114 217)  (1114 217)  routing T_21_13.sp4_h_l_15 <X> T_21_13.lc_trk_g2_2
 (25 9)  (1115 217)  (1115 217)  routing T_21_13.sp4_h_l_15 <X> T_21_13.lc_trk_g2_2
 (29 9)  (1119 217)  (1119 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (39 9)  (1129 217)  (1129 217)  LC_4 Logic Functioning bit
 (42 9)  (1132 217)  (1132 217)  LC_4 Logic Functioning bit
 (45 9)  (1135 217)  (1135 217)  LC_4 Logic Functioning bit
 (3 10)  (1093 218)  (1093 218)  routing T_21_13.sp12_v_t_22 <X> T_21_13.sp12_h_l_22
 (4 10)  (1094 218)  (1094 218)  routing T_21_13.sp4_h_r_0 <X> T_21_13.sp4_v_t_43
 (6 10)  (1096 218)  (1096 218)  routing T_21_13.sp4_h_r_0 <X> T_21_13.sp4_v_t_43
 (26 10)  (1116 218)  (1116 218)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 218)  (1117 218)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 218)  (1119 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 218)  (1120 218)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 218)  (1122 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 218)  (1126 218)  LC_5 Logic Functioning bit
 (41 10)  (1131 218)  (1131 218)  LC_5 Logic Functioning bit
 (44 10)  (1134 218)  (1134 218)  LC_5 Logic Functioning bit
 (45 10)  (1135 218)  (1135 218)  LC_5 Logic Functioning bit
 (5 11)  (1095 219)  (1095 219)  routing T_21_13.sp4_h_r_0 <X> T_21_13.sp4_v_t_43
 (14 11)  (1104 219)  (1104 219)  routing T_21_13.sp4_r_v_b_36 <X> T_21_13.lc_trk_g2_4
 (17 11)  (1107 219)  (1107 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (1117 219)  (1117 219)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 219)  (1118 219)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 219)  (1119 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (39 11)  (1129 219)  (1129 219)  LC_5 Logic Functioning bit
 (42 11)  (1132 219)  (1132 219)  LC_5 Logic Functioning bit
 (45 11)  (1135 219)  (1135 219)  LC_5 Logic Functioning bit
 (4 12)  (1094 220)  (1094 220)  routing T_21_13.sp4_h_l_44 <X> T_21_13.sp4_v_b_9
 (14 12)  (1104 220)  (1104 220)  routing T_21_13.wire_logic_cluster/lc_0/out <X> T_21_13.lc_trk_g3_0
 (17 12)  (1107 220)  (1107 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 220)  (1108 220)  routing T_21_13.wire_logic_cluster/lc_1/out <X> T_21_13.lc_trk_g3_1
 (26 12)  (1116 220)  (1116 220)  routing T_21_13.lc_trk_g0_4 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 220)  (1117 220)  routing T_21_13.lc_trk_g1_6 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 220)  (1119 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 220)  (1120 220)  routing T_21_13.lc_trk_g1_6 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 220)  (1122 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 220)  (1126 220)  LC_6 Logic Functioning bit
 (41 12)  (1131 220)  (1131 220)  LC_6 Logic Functioning bit
 (44 12)  (1134 220)  (1134 220)  LC_6 Logic Functioning bit
 (45 12)  (1135 220)  (1135 220)  LC_6 Logic Functioning bit
 (5 13)  (1095 221)  (1095 221)  routing T_21_13.sp4_h_l_44 <X> T_21_13.sp4_v_b_9
 (17 13)  (1107 221)  (1107 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (29 13)  (1119 221)  (1119 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 221)  (1120 221)  routing T_21_13.lc_trk_g1_6 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (39 13)  (1129 221)  (1129 221)  LC_6 Logic Functioning bit
 (42 13)  (1132 221)  (1132 221)  LC_6 Logic Functioning bit
 (45 13)  (1135 221)  (1135 221)  LC_6 Logic Functioning bit
 (0 14)  (1090 222)  (1090 222)  routing T_21_13.lc_trk_g2_4 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 222)  (1091 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 222)  (1104 222)  routing T_21_13.bnl_op_4 <X> T_21_13.lc_trk_g3_4
 (21 14)  (1111 222)  (1111 222)  routing T_21_13.wire_logic_cluster/lc_7/out <X> T_21_13.lc_trk_g3_7
 (22 14)  (1112 222)  (1112 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (1116 222)  (1116 222)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 222)  (1117 222)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 222)  (1118 222)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 222)  (1119 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 222)  (1120 222)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 222)  (1122 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 222)  (1126 222)  LC_7 Logic Functioning bit
 (41 14)  (1131 222)  (1131 222)  LC_7 Logic Functioning bit
 (44 14)  (1134 222)  (1134 222)  LC_7 Logic Functioning bit
 (45 14)  (1135 222)  (1135 222)  LC_7 Logic Functioning bit
 (1 15)  (1091 223)  (1091 223)  routing T_21_13.lc_trk_g2_4 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (14 15)  (1104 223)  (1104 223)  routing T_21_13.bnl_op_4 <X> T_21_13.lc_trk_g3_4
 (17 15)  (1107 223)  (1107 223)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (1117 223)  (1117 223)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 223)  (1118 223)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 223)  (1119 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 223)  (1120 223)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (39 15)  (1129 223)  (1129 223)  LC_7 Logic Functioning bit
 (42 15)  (1132 223)  (1132 223)  LC_7 Logic Functioning bit
 (45 15)  (1135 223)  (1135 223)  LC_7 Logic Functioning bit


LogicTile_22_13

 (27 0)  (1171 208)  (1171 208)  routing T_22_13.lc_trk_g3_0 <X> T_22_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 208)  (1172 208)  routing T_22_13.lc_trk_g3_0 <X> T_22_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 208)  (1173 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 208)  (1176 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 208)  (1178 208)  routing T_22_13.lc_trk_g1_0 <X> T_22_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 208)  (1180 208)  LC_0 Logic Functioning bit
 (37 0)  (1181 208)  (1181 208)  LC_0 Logic Functioning bit
 (38 0)  (1182 208)  (1182 208)  LC_0 Logic Functioning bit
 (39 0)  (1183 208)  (1183 208)  LC_0 Logic Functioning bit
 (41 0)  (1185 208)  (1185 208)  LC_0 Logic Functioning bit
 (43 0)  (1187 208)  (1187 208)  LC_0 Logic Functioning bit
 (45 0)  (1189 208)  (1189 208)  LC_0 Logic Functioning bit
 (26 1)  (1170 209)  (1170 209)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 209)  (1171 209)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 209)  (1173 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (1180 209)  (1180 209)  LC_0 Logic Functioning bit
 (38 1)  (1182 209)  (1182 209)  LC_0 Logic Functioning bit
 (45 1)  (1189 209)  (1189 209)  LC_0 Logic Functioning bit
 (46 1)  (1190 209)  (1190 209)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (2 2)  (1146 210)  (1146 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 211)  (1144 211)  routing T_22_13.lc_trk_g1_1 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (2 3)  (1146 211)  (1146 211)  routing T_22_13.lc_trk_g1_1 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (8 3)  (1152 211)  (1152 211)  routing T_22_13.sp4_h_r_1 <X> T_22_13.sp4_v_t_36
 (9 3)  (1153 211)  (1153 211)  routing T_22_13.sp4_h_r_1 <X> T_22_13.sp4_v_t_36
 (14 4)  (1158 212)  (1158 212)  routing T_22_13.sp4_h_l_5 <X> T_22_13.lc_trk_g1_0
 (15 4)  (1159 212)  (1159 212)  routing T_22_13.sp4_v_b_17 <X> T_22_13.lc_trk_g1_1
 (16 4)  (1160 212)  (1160 212)  routing T_22_13.sp4_v_b_17 <X> T_22_13.lc_trk_g1_1
 (17 4)  (1161 212)  (1161 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (1166 212)  (1166 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (14 5)  (1158 213)  (1158 213)  routing T_22_13.sp4_h_l_5 <X> T_22_13.lc_trk_g1_0
 (15 5)  (1159 213)  (1159 213)  routing T_22_13.sp4_h_l_5 <X> T_22_13.lc_trk_g1_0
 (16 5)  (1160 213)  (1160 213)  routing T_22_13.sp4_h_l_5 <X> T_22_13.lc_trk_g1_0
 (17 5)  (1161 213)  (1161 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (1165 213)  (1165 213)  routing T_22_13.sp4_r_v_b_27 <X> T_22_13.lc_trk_g1_3
 (5 6)  (1149 214)  (1149 214)  routing T_22_13.sp4_h_r_0 <X> T_22_13.sp4_h_l_38
 (3 7)  (1147 215)  (1147 215)  routing T_22_13.sp12_h_l_23 <X> T_22_13.sp12_v_t_23
 (4 7)  (1148 215)  (1148 215)  routing T_22_13.sp4_h_r_0 <X> T_22_13.sp4_h_l_38
 (11 11)  (1155 219)  (1155 219)  routing T_22_13.sp4_h_r_8 <X> T_22_13.sp4_h_l_45
 (17 11)  (1161 219)  (1161 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (14 13)  (1158 221)  (1158 221)  routing T_22_13.sp4_h_r_24 <X> T_22_13.lc_trk_g3_0
 (15 13)  (1159 221)  (1159 221)  routing T_22_13.sp4_h_r_24 <X> T_22_13.lc_trk_g3_0
 (16 13)  (1160 221)  (1160 221)  routing T_22_13.sp4_h_r_24 <X> T_22_13.lc_trk_g3_0
 (17 13)  (1161 221)  (1161 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (1144 222)  (1144 222)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 222)  (1145 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1156 222)  (1156 222)  routing T_22_13.sp4_h_r_8 <X> T_22_13.sp4_h_l_46
 (1 15)  (1145 223)  (1145 223)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_7/s_r
 (13 15)  (1157 223)  (1157 223)  routing T_22_13.sp4_h_r_8 <X> T_22_13.sp4_h_l_46


LogicTile_23_13

 (0 0)  (1198 208)  (1198 208)  Negative Clock bit

 (27 0)  (1225 208)  (1225 208)  routing T_23_13.lc_trk_g3_0 <X> T_23_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 208)  (1226 208)  routing T_23_13.lc_trk_g3_0 <X> T_23_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 208)  (1227 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 208)  (1230 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 208)  (1234 208)  LC_0 Logic Functioning bit
 (39 0)  (1237 208)  (1237 208)  LC_0 Logic Functioning bit
 (41 0)  (1239 208)  (1239 208)  LC_0 Logic Functioning bit
 (42 0)  (1240 208)  (1240 208)  LC_0 Logic Functioning bit
 (44 0)  (1242 208)  (1242 208)  LC_0 Logic Functioning bit
 (45 0)  (1243 208)  (1243 208)  LC_0 Logic Functioning bit
 (36 1)  (1234 209)  (1234 209)  LC_0 Logic Functioning bit
 (39 1)  (1237 209)  (1237 209)  LC_0 Logic Functioning bit
 (41 1)  (1239 209)  (1239 209)  LC_0 Logic Functioning bit
 (42 1)  (1240 209)  (1240 209)  LC_0 Logic Functioning bit
 (50 1)  (1248 209)  (1248 209)  Carry_In_Mux bit 

 (0 2)  (1198 210)  (1198 210)  routing T_23_13.glb_netwk_3 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 210)  (1200 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1225 210)  (1225 210)  routing T_23_13.lc_trk_g3_1 <X> T_23_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 210)  (1226 210)  routing T_23_13.lc_trk_g3_1 <X> T_23_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 210)  (1227 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 210)  (1230 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 210)  (1234 210)  LC_1 Logic Functioning bit
 (39 2)  (1237 210)  (1237 210)  LC_1 Logic Functioning bit
 (41 2)  (1239 210)  (1239 210)  LC_1 Logic Functioning bit
 (42 2)  (1240 210)  (1240 210)  LC_1 Logic Functioning bit
 (44 2)  (1242 210)  (1242 210)  LC_1 Logic Functioning bit
 (45 2)  (1243 210)  (1243 210)  LC_1 Logic Functioning bit
 (0 3)  (1198 211)  (1198 211)  routing T_23_13.glb_netwk_3 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (36 3)  (1234 211)  (1234 211)  LC_1 Logic Functioning bit
 (39 3)  (1237 211)  (1237 211)  LC_1 Logic Functioning bit
 (41 3)  (1239 211)  (1239 211)  LC_1 Logic Functioning bit
 (42 3)  (1240 211)  (1240 211)  LC_1 Logic Functioning bit
 (51 3)  (1249 211)  (1249 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (1219 212)  (1219 212)  routing T_23_13.wire_logic_cluster/lc_3/out <X> T_23_13.lc_trk_g1_3
 (22 4)  (1220 212)  (1220 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1223 212)  (1223 212)  routing T_23_13.wire_logic_cluster/lc_2/out <X> T_23_13.lc_trk_g1_2
 (27 4)  (1225 212)  (1225 212)  routing T_23_13.lc_trk_g1_2 <X> T_23_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 212)  (1227 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 212)  (1230 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 212)  (1234 212)  LC_2 Logic Functioning bit
 (39 4)  (1237 212)  (1237 212)  LC_2 Logic Functioning bit
 (41 4)  (1239 212)  (1239 212)  LC_2 Logic Functioning bit
 (42 4)  (1240 212)  (1240 212)  LC_2 Logic Functioning bit
 (44 4)  (1242 212)  (1242 212)  LC_2 Logic Functioning bit
 (45 4)  (1243 212)  (1243 212)  LC_2 Logic Functioning bit
 (14 5)  (1212 213)  (1212 213)  routing T_23_13.top_op_0 <X> T_23_13.lc_trk_g1_0
 (15 5)  (1213 213)  (1213 213)  routing T_23_13.top_op_0 <X> T_23_13.lc_trk_g1_0
 (17 5)  (1215 213)  (1215 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (1220 213)  (1220 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1228 213)  (1228 213)  routing T_23_13.lc_trk_g1_2 <X> T_23_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (1234 213)  (1234 213)  LC_2 Logic Functioning bit
 (39 5)  (1237 213)  (1237 213)  LC_2 Logic Functioning bit
 (41 5)  (1239 213)  (1239 213)  LC_2 Logic Functioning bit
 (42 5)  (1240 213)  (1240 213)  LC_2 Logic Functioning bit
 (17 6)  (1215 214)  (1215 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1216 214)  (1216 214)  routing T_23_13.wire_logic_cluster/lc_5/out <X> T_23_13.lc_trk_g1_5
 (21 6)  (1219 214)  (1219 214)  routing T_23_13.wire_logic_cluster/lc_7/out <X> T_23_13.lc_trk_g1_7
 (22 6)  (1220 214)  (1220 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1225 214)  (1225 214)  routing T_23_13.lc_trk_g1_3 <X> T_23_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 214)  (1227 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 214)  (1230 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 214)  (1234 214)  LC_3 Logic Functioning bit
 (39 6)  (1237 214)  (1237 214)  LC_3 Logic Functioning bit
 (41 6)  (1239 214)  (1239 214)  LC_3 Logic Functioning bit
 (42 6)  (1240 214)  (1240 214)  LC_3 Logic Functioning bit
 (44 6)  (1242 214)  (1242 214)  LC_3 Logic Functioning bit
 (45 6)  (1243 214)  (1243 214)  LC_3 Logic Functioning bit
 (9 7)  (1207 215)  (1207 215)  routing T_23_13.sp4_v_b_8 <X> T_23_13.sp4_v_t_41
 (10 7)  (1208 215)  (1208 215)  routing T_23_13.sp4_v_b_8 <X> T_23_13.sp4_v_t_41
 (30 7)  (1228 215)  (1228 215)  routing T_23_13.lc_trk_g1_3 <X> T_23_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (1234 215)  (1234 215)  LC_3 Logic Functioning bit
 (39 7)  (1237 215)  (1237 215)  LC_3 Logic Functioning bit
 (41 7)  (1239 215)  (1239 215)  LC_3 Logic Functioning bit
 (42 7)  (1240 215)  (1240 215)  LC_3 Logic Functioning bit
 (27 8)  (1225 216)  (1225 216)  routing T_23_13.lc_trk_g3_4 <X> T_23_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 216)  (1226 216)  routing T_23_13.lc_trk_g3_4 <X> T_23_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 216)  (1227 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 216)  (1228 216)  routing T_23_13.lc_trk_g3_4 <X> T_23_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 216)  (1230 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 216)  (1234 216)  LC_4 Logic Functioning bit
 (39 8)  (1237 216)  (1237 216)  LC_4 Logic Functioning bit
 (41 8)  (1239 216)  (1239 216)  LC_4 Logic Functioning bit
 (42 8)  (1240 216)  (1240 216)  LC_4 Logic Functioning bit
 (44 8)  (1242 216)  (1242 216)  LC_4 Logic Functioning bit
 (45 8)  (1243 216)  (1243 216)  LC_4 Logic Functioning bit
 (36 9)  (1234 217)  (1234 217)  LC_4 Logic Functioning bit
 (39 9)  (1237 217)  (1237 217)  LC_4 Logic Functioning bit
 (41 9)  (1239 217)  (1239 217)  LC_4 Logic Functioning bit
 (42 9)  (1240 217)  (1240 217)  LC_4 Logic Functioning bit
 (4 10)  (1202 218)  (1202 218)  routing T_23_13.sp4_v_b_10 <X> T_23_13.sp4_v_t_43
 (6 10)  (1204 218)  (1204 218)  routing T_23_13.sp4_v_b_10 <X> T_23_13.sp4_v_t_43
 (27 10)  (1225 218)  (1225 218)  routing T_23_13.lc_trk_g1_5 <X> T_23_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 218)  (1227 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 218)  (1228 218)  routing T_23_13.lc_trk_g1_5 <X> T_23_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 218)  (1230 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 218)  (1234 218)  LC_5 Logic Functioning bit
 (39 10)  (1237 218)  (1237 218)  LC_5 Logic Functioning bit
 (41 10)  (1239 218)  (1239 218)  LC_5 Logic Functioning bit
 (42 10)  (1240 218)  (1240 218)  LC_5 Logic Functioning bit
 (44 10)  (1242 218)  (1242 218)  LC_5 Logic Functioning bit
 (45 10)  (1243 218)  (1243 218)  LC_5 Logic Functioning bit
 (36 11)  (1234 219)  (1234 219)  LC_5 Logic Functioning bit
 (39 11)  (1237 219)  (1237 219)  LC_5 Logic Functioning bit
 (41 11)  (1239 219)  (1239 219)  LC_5 Logic Functioning bit
 (42 11)  (1240 219)  (1240 219)  LC_5 Logic Functioning bit
 (14 12)  (1212 220)  (1212 220)  routing T_23_13.wire_logic_cluster/lc_0/out <X> T_23_13.lc_trk_g3_0
 (17 12)  (1215 220)  (1215 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 220)  (1216 220)  routing T_23_13.wire_logic_cluster/lc_1/out <X> T_23_13.lc_trk_g3_1
 (27 12)  (1225 220)  (1225 220)  routing T_23_13.lc_trk_g1_0 <X> T_23_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 220)  (1227 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 220)  (1230 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 220)  (1234 220)  LC_6 Logic Functioning bit
 (39 12)  (1237 220)  (1237 220)  LC_6 Logic Functioning bit
 (41 12)  (1239 220)  (1239 220)  LC_6 Logic Functioning bit
 (42 12)  (1240 220)  (1240 220)  LC_6 Logic Functioning bit
 (44 12)  (1242 220)  (1242 220)  LC_6 Logic Functioning bit
 (45 12)  (1243 220)  (1243 220)  LC_6 Logic Functioning bit
 (17 13)  (1215 221)  (1215 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (36 13)  (1234 221)  (1234 221)  LC_6 Logic Functioning bit
 (39 13)  (1237 221)  (1237 221)  LC_6 Logic Functioning bit
 (41 13)  (1239 221)  (1239 221)  LC_6 Logic Functioning bit
 (42 13)  (1240 221)  (1240 221)  LC_6 Logic Functioning bit
 (14 14)  (1212 222)  (1212 222)  routing T_23_13.wire_logic_cluster/lc_4/out <X> T_23_13.lc_trk_g3_4
 (27 14)  (1225 222)  (1225 222)  routing T_23_13.lc_trk_g1_7 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 222)  (1227 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 222)  (1228 222)  routing T_23_13.lc_trk_g1_7 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 222)  (1230 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 222)  (1234 222)  LC_7 Logic Functioning bit
 (39 14)  (1237 222)  (1237 222)  LC_7 Logic Functioning bit
 (41 14)  (1239 222)  (1239 222)  LC_7 Logic Functioning bit
 (42 14)  (1240 222)  (1240 222)  LC_7 Logic Functioning bit
 (45 14)  (1243 222)  (1243 222)  LC_7 Logic Functioning bit
 (17 15)  (1215 223)  (1215 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1228 223)  (1228 223)  routing T_23_13.lc_trk_g1_7 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (1234 223)  (1234 223)  LC_7 Logic Functioning bit
 (39 15)  (1237 223)  (1237 223)  LC_7 Logic Functioning bit
 (41 15)  (1239 223)  (1239 223)  LC_7 Logic Functioning bit
 (42 15)  (1240 223)  (1240 223)  LC_7 Logic Functioning bit
 (51 15)  (1249 223)  (1249 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_24_13

 (29 0)  (1281 208)  (1281 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 208)  (1282 208)  routing T_24_13.lc_trk_g0_7 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 208)  (1283 208)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 208)  (1284 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 208)  (1285 208)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 208)  (1286 208)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (1289 208)  (1289 208)  LC_0 Logic Functioning bit
 (39 0)  (1291 208)  (1291 208)  LC_0 Logic Functioning bit
 (40 0)  (1292 208)  (1292 208)  LC_0 Logic Functioning bit
 (42 0)  (1294 208)  (1294 208)  LC_0 Logic Functioning bit
 (45 0)  (1297 208)  (1297 208)  LC_0 Logic Functioning bit
 (48 0)  (1300 208)  (1300 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (1278 209)  (1278 209)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 209)  (1280 209)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 209)  (1281 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 209)  (1282 209)  routing T_24_13.lc_trk_g0_7 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (1288 209)  (1288 209)  LC_0 Logic Functioning bit
 (37 1)  (1289 209)  (1289 209)  LC_0 Logic Functioning bit
 (38 1)  (1290 209)  (1290 209)  LC_0 Logic Functioning bit
 (39 1)  (1291 209)  (1291 209)  LC_0 Logic Functioning bit
 (41 1)  (1293 209)  (1293 209)  LC_0 Logic Functioning bit
 (43 1)  (1295 209)  (1295 209)  LC_0 Logic Functioning bit
 (47 1)  (1299 209)  (1299 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (1300 209)  (1300 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1252 210)  (1252 210)  routing T_24_13.glb_netwk_6 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 210)  (1253 210)  routing T_24_13.glb_netwk_6 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 210)  (1254 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (1264 210)  (1264 210)  routing T_24_13.sp4_v_t_39 <X> T_24_13.sp4_h_l_39
 (22 2)  (1274 210)  (1274 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1275 210)  (1275 210)  routing T_24_13.sp4_v_b_23 <X> T_24_13.lc_trk_g0_7
 (24 2)  (1276 210)  (1276 210)  routing T_24_13.sp4_v_b_23 <X> T_24_13.lc_trk_g0_7
 (11 3)  (1263 211)  (1263 211)  routing T_24_13.sp4_v_t_39 <X> T_24_13.sp4_h_l_39
 (0 4)  (1252 212)  (1252 212)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 212)  (1253 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1252 213)  (1252 213)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 213)  (1253 213)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_7/cen
 (9 6)  (1261 214)  (1261 214)  routing T_24_13.sp4_h_r_1 <X> T_24_13.sp4_h_l_41
 (10 6)  (1262 214)  (1262 214)  routing T_24_13.sp4_h_r_1 <X> T_24_13.sp4_h_l_41
 (12 6)  (1264 214)  (1264 214)  routing T_24_13.sp4_v_t_46 <X> T_24_13.sp4_h_l_40
 (11 7)  (1263 215)  (1263 215)  routing T_24_13.sp4_v_t_46 <X> T_24_13.sp4_h_l_40
 (13 7)  (1265 215)  (1265 215)  routing T_24_13.sp4_v_t_46 <X> T_24_13.sp4_h_l_40
 (25 8)  (1277 216)  (1277 216)  routing T_24_13.sp4_v_t_23 <X> T_24_13.lc_trk_g2_2
 (22 9)  (1274 217)  (1274 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1275 217)  (1275 217)  routing T_24_13.sp4_v_t_23 <X> T_24_13.lc_trk_g2_2
 (25 9)  (1277 217)  (1277 217)  routing T_24_13.sp4_v_t_23 <X> T_24_13.lc_trk_g2_2
 (21 12)  (1273 220)  (1273 220)  routing T_24_13.sp4_h_r_43 <X> T_24_13.lc_trk_g3_3
 (22 12)  (1274 220)  (1274 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1275 220)  (1275 220)  routing T_24_13.sp4_h_r_43 <X> T_24_13.lc_trk_g3_3
 (24 12)  (1276 220)  (1276 220)  routing T_24_13.sp4_h_r_43 <X> T_24_13.lc_trk_g3_3
 (21 13)  (1273 221)  (1273 221)  routing T_24_13.sp4_h_r_43 <X> T_24_13.lc_trk_g3_3
 (8 14)  (1260 222)  (1260 222)  routing T_24_13.sp4_v_t_41 <X> T_24_13.sp4_h_l_47
 (9 14)  (1261 222)  (1261 222)  routing T_24_13.sp4_v_t_41 <X> T_24_13.sp4_h_l_47
 (10 14)  (1262 222)  (1262 222)  routing T_24_13.sp4_v_t_41 <X> T_24_13.sp4_h_l_47
 (14 14)  (1266 222)  (1266 222)  routing T_24_13.sp4_v_b_36 <X> T_24_13.lc_trk_g3_4
 (14 15)  (1266 223)  (1266 223)  routing T_24_13.sp4_v_b_36 <X> T_24_13.lc_trk_g3_4
 (16 15)  (1268 223)  (1268 223)  routing T_24_13.sp4_v_b_36 <X> T_24_13.lc_trk_g3_4
 (17 15)  (1269 223)  (1269 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


RAM_Tile_25_13

 (6 0)  (1312 208)  (1312 208)  routing T_25_13.sp4_v_t_44 <X> T_25_13.sp4_v_b_0
 (5 1)  (1311 209)  (1311 209)  routing T_25_13.sp4_v_t_44 <X> T_25_13.sp4_v_b_0
 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 2)  (1322 210)  (1322 210)  routing T_25_13.sp12_h_r_21 <X> T_25_13.lc_trk_g0_5
 (17 2)  (1323 210)  (1323 210)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_21 lc_trk_g0_5
 (3 3)  (1309 211)  (1309 211)  routing T_25_13.sp12_v_b_0 <X> T_25_13.sp12_h_l_23
 (18 3)  (1324 211)  (1324 211)  routing T_25_13.sp12_h_r_21 <X> T_25_13.lc_trk_g0_5
 (27 4)  (1333 212)  (1333 212)  routing T_25_13.lc_trk_g1_2 <X> T_25_13.wire_bram/ram/WDATA_13
 (29 4)  (1335 212)  (1335 212)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_2 wire_bram/ram/WDATA_13
 (39 4)  (1345 212)  (1345 212)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_13 sp12_v_b_4
 (22 5)  (1328 213)  (1328 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1329 213)  (1329 213)  routing T_25_13.sp12_h_l_17 <X> T_25_13.lc_trk_g1_2
 (25 5)  (1331 213)  (1331 213)  routing T_25_13.sp12_h_l_17 <X> T_25_13.lc_trk_g1_2
 (30 5)  (1336 213)  (1336 213)  routing T_25_13.lc_trk_g1_2 <X> T_25_13.wire_bram/ram/WDATA_13
 (5 10)  (1311 218)  (1311 218)  routing T_25_13.sp4_v_t_43 <X> T_25_13.sp4_h_l_43
 (6 11)  (1312 219)  (1312 219)  routing T_25_13.sp4_v_t_43 <X> T_25_13.sp4_h_l_43
 (14 11)  (1320 219)  (1320 219)  routing T_25_13.sp4_r_v_b_36 <X> T_25_13.lc_trk_g2_4
 (17 11)  (1323 219)  (1323 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (29 12)  (1335 220)  (1335 220)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_5 wire_bram/ram/WDATA_9
 (30 12)  (1336 220)  (1336 220)  routing T_25_13.lc_trk_g0_5 <X> T_25_13.wire_bram/ram/WDATA_9
 (36 13)  (1342 221)  (1342 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_9 sp4_h_l_1
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE


LogicTile_26_13

 (10 2)  (1358 210)  (1358 210)  routing T_26_13.sp4_v_b_8 <X> T_26_13.sp4_h_l_36


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 194)  (12 194)  routing T_0_12.span4_horz_27 <X> T_0_12.lc_trk_g0_3
 (6 2)  (11 194)  (11 194)  routing T_0_12.span4_horz_27 <X> T_0_12.lc_trk_g0_3
 (7 2)  (10 194)  (10 194)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (8 3)  (9 195)  (9 195)  routing T_0_12.span4_horz_27 <X> T_0_12.lc_trk_g0_3
 (13 3)  (4 195)  (4 195)  routing T_0_12.span4_horz_7 <X> T_0_12.span4_vert_b_1
 (14 3)  (3 195)  (3 195)  routing T_0_12.span4_horz_7 <X> T_0_12.span4_vert_b_1
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (12 4)  (5 196)  (5 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g0_3 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 204)  (12 204)  routing T_0_12.span4_vert_b_13 <X> T_0_12.lc_trk_g1_5
 (7 12)  (10 204)  (10 204)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 204)  (9 204)  routing T_0_12.span4_vert_b_13 <X> T_0_12.lc_trk_g1_5
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (16 14)  (1 206)  (1 206)  IOB_1 IO Functioning bit


LogicTile_2_12

 (6 7)  (78 199)  (78 199)  routing T_2_12.sp4_h_r_3 <X> T_2_12.sp4_h_l_38
 (12 12)  (84 204)  (84 204)  routing T_2_12.sp4_v_b_5 <X> T_2_12.sp4_h_r_11
 (11 13)  (83 205)  (83 205)  routing T_2_12.sp4_v_b_5 <X> T_2_12.sp4_h_r_11
 (13 13)  (85 205)  (85 205)  routing T_2_12.sp4_v_b_5 <X> T_2_12.sp4_h_r_11


LogicTile_4_12

 (8 10)  (188 202)  (188 202)  routing T_4_12.sp4_h_r_11 <X> T_4_12.sp4_h_l_42
 (10 10)  (190 202)  (190 202)  routing T_4_12.sp4_h_r_11 <X> T_4_12.sp4_h_l_42


LogicTile_5_12

 (0 2)  (234 194)  (234 194)  routing T_5_12.lc_trk_g2_0 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (2 2)  (236 194)  (236 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (236 195)  (236 195)  routing T_5_12.lc_trk_g2_0 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (15 3)  (249 195)  (249 195)  routing T_5_12.bot_op_4 <X> T_5_12.lc_trk_g0_4
 (17 3)  (251 195)  (251 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (0 4)  (234 196)  (234 196)  routing T_5_12.lc_trk_g3_3 <X> T_5_12.wire_logic_cluster/lc_7/cen
 (1 4)  (235 196)  (235 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (245 196)  (245 196)  routing T_5_12.sp4_h_r_0 <X> T_5_12.sp4_v_b_5
 (17 4)  (251 196)  (251 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (255 196)  (255 196)  routing T_5_12.sp4_h_r_11 <X> T_5_12.lc_trk_g1_3
 (22 4)  (256 196)  (256 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (257 196)  (257 196)  routing T_5_12.sp4_h_r_11 <X> T_5_12.lc_trk_g1_3
 (24 4)  (258 196)  (258 196)  routing T_5_12.sp4_h_r_11 <X> T_5_12.lc_trk_g1_3
 (0 5)  (234 197)  (234 197)  routing T_5_12.lc_trk_g3_3 <X> T_5_12.wire_logic_cluster/lc_7/cen
 (1 5)  (235 197)  (235 197)  routing T_5_12.lc_trk_g3_3 <X> T_5_12.wire_logic_cluster/lc_7/cen
 (18 5)  (252 197)  (252 197)  routing T_5_12.sp4_r_v_b_25 <X> T_5_12.lc_trk_g1_1
 (27 6)  (261 198)  (261 198)  routing T_5_12.lc_trk_g1_1 <X> T_5_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 198)  (263 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 198)  (266 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 198)  (268 198)  routing T_5_12.lc_trk_g1_3 <X> T_5_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (269 198)  (269 198)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.input_2_3
 (36 6)  (270 198)  (270 198)  LC_3 Logic Functioning bit
 (41 6)  (275 198)  (275 198)  LC_3 Logic Functioning bit
 (43 6)  (277 198)  (277 198)  LC_3 Logic Functioning bit
 (45 6)  (279 198)  (279 198)  LC_3 Logic Functioning bit
 (46 6)  (280 198)  (280 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (260 199)  (260 199)  routing T_5_12.lc_trk_g3_2 <X> T_5_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 199)  (261 199)  routing T_5_12.lc_trk_g3_2 <X> T_5_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 199)  (262 199)  routing T_5_12.lc_trk_g3_2 <X> T_5_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 199)  (263 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 199)  (265 199)  routing T_5_12.lc_trk_g1_3 <X> T_5_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 199)  (266 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (267 199)  (267 199)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.input_2_3
 (34 7)  (268 199)  (268 199)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.input_2_3
 (35 7)  (269 199)  (269 199)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.input_2_3
 (36 7)  (270 199)  (270 199)  LC_3 Logic Functioning bit
 (37 7)  (271 199)  (271 199)  LC_3 Logic Functioning bit
 (39 7)  (273 199)  (273 199)  LC_3 Logic Functioning bit
 (40 7)  (274 199)  (274 199)  LC_3 Logic Functioning bit
 (42 7)  (276 199)  (276 199)  LC_3 Logic Functioning bit
 (14 8)  (248 200)  (248 200)  routing T_5_12.sp4_v_b_24 <X> T_5_12.lc_trk_g2_0
 (16 9)  (250 201)  (250 201)  routing T_5_12.sp4_v_b_24 <X> T_5_12.lc_trk_g2_0
 (17 9)  (251 201)  (251 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 12)  (255 204)  (255 204)  routing T_5_12.rgt_op_3 <X> T_5_12.lc_trk_g3_3
 (22 12)  (256 204)  (256 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (258 204)  (258 204)  routing T_5_12.rgt_op_3 <X> T_5_12.lc_trk_g3_3
 (25 12)  (259 204)  (259 204)  routing T_5_12.sp4_v_t_23 <X> T_5_12.lc_trk_g3_2
 (22 13)  (256 205)  (256 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (257 205)  (257 205)  routing T_5_12.sp4_v_t_23 <X> T_5_12.lc_trk_g3_2
 (25 13)  (259 205)  (259 205)  routing T_5_12.sp4_v_t_23 <X> T_5_12.lc_trk_g3_2
 (1 14)  (235 206)  (235 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (235 207)  (235 207)  routing T_5_12.lc_trk_g0_4 <X> T_5_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (256 207)  (256 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (259 207)  (259 207)  routing T_5_12.sp4_r_v_b_46 <X> T_5_12.lc_trk_g3_6


LogicTile_6_12

 (9 0)  (297 192)  (297 192)  routing T_6_12.sp4_v_t_36 <X> T_6_12.sp4_h_r_1
 (17 0)  (305 192)  (305 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (306 192)  (306 192)  routing T_6_12.wire_logic_cluster/lc_1/out <X> T_6_12.lc_trk_g0_1
 (26 0)  (314 192)  (314 192)  routing T_6_12.lc_trk_g2_4 <X> T_6_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 192)  (315 192)  routing T_6_12.lc_trk_g3_0 <X> T_6_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 192)  (316 192)  routing T_6_12.lc_trk_g3_0 <X> T_6_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 192)  (317 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 192)  (320 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 192)  (322 192)  routing T_6_12.lc_trk_g1_0 <X> T_6_12.wire_logic_cluster/lc_0/in_3
 (38 0)  (326 192)  (326 192)  LC_0 Logic Functioning bit
 (39 0)  (327 192)  (327 192)  LC_0 Logic Functioning bit
 (45 0)  (333 192)  (333 192)  LC_0 Logic Functioning bit
 (28 1)  (316 193)  (316 193)  routing T_6_12.lc_trk_g2_4 <X> T_6_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 193)  (317 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 193)  (320 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (322 193)  (322 193)  routing T_6_12.lc_trk_g1_1 <X> T_6_12.input_2_0
 (38 1)  (326 193)  (326 193)  LC_0 Logic Functioning bit
 (39 1)  (327 193)  (327 193)  LC_0 Logic Functioning bit
 (43 1)  (331 193)  (331 193)  LC_0 Logic Functioning bit
 (0 2)  (288 194)  (288 194)  routing T_6_12.glb_netwk_6 <X> T_6_12.wire_logic_cluster/lc_7/clk
 (1 2)  (289 194)  (289 194)  routing T_6_12.glb_netwk_6 <X> T_6_12.wire_logic_cluster/lc_7/clk
 (2 2)  (290 194)  (290 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (303 194)  (303 194)  routing T_6_12.sp4_h_r_13 <X> T_6_12.lc_trk_g0_5
 (16 2)  (304 194)  (304 194)  routing T_6_12.sp4_h_r_13 <X> T_6_12.lc_trk_g0_5
 (17 2)  (305 194)  (305 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (306 194)  (306 194)  routing T_6_12.sp4_h_r_13 <X> T_6_12.lc_trk_g0_5
 (25 2)  (313 194)  (313 194)  routing T_6_12.sp4_h_l_11 <X> T_6_12.lc_trk_g0_6
 (27 2)  (315 194)  (315 194)  routing T_6_12.lc_trk_g1_1 <X> T_6_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 194)  (317 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 194)  (319 194)  routing T_6_12.lc_trk_g2_4 <X> T_6_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 194)  (320 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 194)  (321 194)  routing T_6_12.lc_trk_g2_4 <X> T_6_12.wire_logic_cluster/lc_1/in_3
 (40 2)  (328 194)  (328 194)  LC_1 Logic Functioning bit
 (41 2)  (329 194)  (329 194)  LC_1 Logic Functioning bit
 (42 2)  (330 194)  (330 194)  LC_1 Logic Functioning bit
 (43 2)  (331 194)  (331 194)  LC_1 Logic Functioning bit
 (45 2)  (333 194)  (333 194)  LC_1 Logic Functioning bit
 (22 3)  (310 195)  (310 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (311 195)  (311 195)  routing T_6_12.sp4_h_l_11 <X> T_6_12.lc_trk_g0_6
 (24 3)  (312 195)  (312 195)  routing T_6_12.sp4_h_l_11 <X> T_6_12.lc_trk_g0_6
 (25 3)  (313 195)  (313 195)  routing T_6_12.sp4_h_l_11 <X> T_6_12.lc_trk_g0_6
 (27 3)  (315 195)  (315 195)  routing T_6_12.lc_trk_g3_0 <X> T_6_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 195)  (316 195)  routing T_6_12.lc_trk_g3_0 <X> T_6_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 195)  (317 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 195)  (320 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (325 195)  (325 195)  LC_1 Logic Functioning bit
 (42 3)  (330 195)  (330 195)  LC_1 Logic Functioning bit
 (43 3)  (331 195)  (331 195)  LC_1 Logic Functioning bit
 (47 3)  (335 195)  (335 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (302 196)  (302 196)  routing T_6_12.wire_logic_cluster/lc_0/out <X> T_6_12.lc_trk_g1_0
 (17 4)  (305 196)  (305 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (17 5)  (305 197)  (305 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 6)  (305 198)  (305 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 198)  (306 198)  routing T_6_12.wire_logic_cluster/lc_5/out <X> T_6_12.lc_trk_g1_5
 (22 6)  (310 198)  (310 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (314 198)  (314 198)  routing T_6_12.lc_trk_g0_5 <X> T_6_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (316 198)  (316 198)  routing T_6_12.lc_trk_g2_2 <X> T_6_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 198)  (317 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 198)  (319 198)  routing T_6_12.lc_trk_g0_6 <X> T_6_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 198)  (320 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 198)  (324 198)  LC_3 Logic Functioning bit
 (37 6)  (325 198)  (325 198)  LC_3 Logic Functioning bit
 (42 6)  (330 198)  (330 198)  LC_3 Logic Functioning bit
 (43 6)  (331 198)  (331 198)  LC_3 Logic Functioning bit
 (6 7)  (294 199)  (294 199)  routing T_6_12.sp4_h_r_3 <X> T_6_12.sp4_h_l_38
 (10 7)  (298 199)  (298 199)  routing T_6_12.sp4_h_l_46 <X> T_6_12.sp4_v_t_41
 (29 7)  (317 199)  (317 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 199)  (318 199)  routing T_6_12.lc_trk_g2_2 <X> T_6_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 199)  (319 199)  routing T_6_12.lc_trk_g0_6 <X> T_6_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 199)  (320 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (321 199)  (321 199)  routing T_6_12.lc_trk_g2_1 <X> T_6_12.input_2_3
 (36 7)  (324 199)  (324 199)  LC_3 Logic Functioning bit
 (37 7)  (325 199)  (325 199)  LC_3 Logic Functioning bit
 (41 7)  (329 199)  (329 199)  LC_3 Logic Functioning bit
 (16 8)  (304 200)  (304 200)  routing T_6_12.sp4_v_t_12 <X> T_6_12.lc_trk_g2_1
 (17 8)  (305 200)  (305 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (306 200)  (306 200)  routing T_6_12.sp4_v_t_12 <X> T_6_12.lc_trk_g2_1
 (22 8)  (310 200)  (310 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (311 200)  (311 200)  routing T_6_12.sp12_v_b_11 <X> T_6_12.lc_trk_g2_3
 (25 8)  (313 200)  (313 200)  routing T_6_12.sp4_v_b_26 <X> T_6_12.lc_trk_g2_2
 (22 9)  (310 201)  (310 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (311 201)  (311 201)  routing T_6_12.sp4_v_b_26 <X> T_6_12.lc_trk_g2_2
 (15 10)  (303 202)  (303 202)  routing T_6_12.sp4_h_l_16 <X> T_6_12.lc_trk_g2_5
 (16 10)  (304 202)  (304 202)  routing T_6_12.sp4_h_l_16 <X> T_6_12.lc_trk_g2_5
 (17 10)  (305 202)  (305 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (314 202)  (314 202)  routing T_6_12.lc_trk_g2_5 <X> T_6_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 202)  (315 202)  routing T_6_12.lc_trk_g1_7 <X> T_6_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 202)  (317 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 202)  (318 202)  routing T_6_12.lc_trk_g1_7 <X> T_6_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 202)  (319 202)  routing T_6_12.lc_trk_g1_5 <X> T_6_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 202)  (320 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 202)  (322 202)  routing T_6_12.lc_trk_g1_5 <X> T_6_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (325 202)  (325 202)  LC_5 Logic Functioning bit
 (39 10)  (327 202)  (327 202)  LC_5 Logic Functioning bit
 (45 10)  (333 202)  (333 202)  LC_5 Logic Functioning bit
 (47 10)  (335 202)  (335 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (17 11)  (305 203)  (305 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (306 203)  (306 203)  routing T_6_12.sp4_h_l_16 <X> T_6_12.lc_trk_g2_5
 (28 11)  (316 203)  (316 203)  routing T_6_12.lc_trk_g2_5 <X> T_6_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 203)  (317 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 203)  (318 203)  routing T_6_12.lc_trk_g1_7 <X> T_6_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 203)  (320 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (321 203)  (321 203)  routing T_6_12.lc_trk_g2_3 <X> T_6_12.input_2_5
 (35 11)  (323 203)  (323 203)  routing T_6_12.lc_trk_g2_3 <X> T_6_12.input_2_5
 (36 11)  (324 203)  (324 203)  LC_5 Logic Functioning bit
 (37 11)  (325 203)  (325 203)  LC_5 Logic Functioning bit
 (39 11)  (327 203)  (327 203)  LC_5 Logic Functioning bit
 (43 11)  (331 203)  (331 203)  LC_5 Logic Functioning bit
 (46 11)  (334 203)  (334 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (300 204)  (300 204)  routing T_6_12.sp4_v_t_46 <X> T_6_12.sp4_h_r_11
 (14 12)  (302 204)  (302 204)  routing T_6_12.sp4_v_b_24 <X> T_6_12.lc_trk_g3_0
 (16 13)  (304 205)  (304 205)  routing T_6_12.sp4_v_b_24 <X> T_6_12.lc_trk_g3_0
 (17 13)  (305 205)  (305 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0


LogicTile_7_12

 (14 0)  (356 192)  (356 192)  routing T_7_12.wire_logic_cluster/lc_0/out <X> T_7_12.lc_trk_g0_0
 (15 0)  (357 192)  (357 192)  routing T_7_12.top_op_1 <X> T_7_12.lc_trk_g0_1
 (17 0)  (359 192)  (359 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (364 192)  (364 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (368 192)  (368 192)  routing T_7_12.lc_trk_g3_7 <X> T_7_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 192)  (369 192)  routing T_7_12.lc_trk_g1_0 <X> T_7_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 192)  (371 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 192)  (373 192)  routing T_7_12.lc_trk_g0_5 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 192)  (374 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (42 0)  (384 192)  (384 192)  LC_0 Logic Functioning bit
 (43 0)  (385 192)  (385 192)  LC_0 Logic Functioning bit
 (45 0)  (387 192)  (387 192)  LC_0 Logic Functioning bit
 (9 1)  (351 193)  (351 193)  routing T_7_12.sp4_v_t_36 <X> T_7_12.sp4_v_b_1
 (17 1)  (359 193)  (359 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (360 193)  (360 193)  routing T_7_12.top_op_1 <X> T_7_12.lc_trk_g0_1
 (26 1)  (368 193)  (368 193)  routing T_7_12.lc_trk_g3_7 <X> T_7_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 193)  (369 193)  routing T_7_12.lc_trk_g3_7 <X> T_7_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 193)  (370 193)  routing T_7_12.lc_trk_g3_7 <X> T_7_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 193)  (371 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 193)  (374 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (379 193)  (379 193)  LC_0 Logic Functioning bit
 (39 1)  (381 193)  (381 193)  LC_0 Logic Functioning bit
 (42 1)  (384 193)  (384 193)  LC_0 Logic Functioning bit
 (43 1)  (385 193)  (385 193)  LC_0 Logic Functioning bit
 (2 2)  (344 194)  (344 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (13 2)  (355 194)  (355 194)  routing T_7_12.sp4_v_b_2 <X> T_7_12.sp4_v_t_39
 (15 2)  (357 194)  (357 194)  routing T_7_12.sp4_h_r_21 <X> T_7_12.lc_trk_g0_5
 (16 2)  (358 194)  (358 194)  routing T_7_12.sp4_h_r_21 <X> T_7_12.lc_trk_g0_5
 (17 2)  (359 194)  (359 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (360 194)  (360 194)  routing T_7_12.sp4_h_r_21 <X> T_7_12.lc_trk_g0_5
 (29 2)  (371 194)  (371 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 194)  (374 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 194)  (376 194)  routing T_7_12.lc_trk_g1_3 <X> T_7_12.wire_logic_cluster/lc_1/in_3
 (38 2)  (380 194)  (380 194)  LC_1 Logic Functioning bit
 (41 2)  (383 194)  (383 194)  LC_1 Logic Functioning bit
 (43 2)  (385 194)  (385 194)  LC_1 Logic Functioning bit
 (45 2)  (387 194)  (387 194)  LC_1 Logic Functioning bit
 (46 2)  (388 194)  (388 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (342 195)  (342 195)  routing T_7_12.lc_trk_g1_1 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (2 3)  (344 195)  (344 195)  routing T_7_12.lc_trk_g1_1 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (18 3)  (360 195)  (360 195)  routing T_7_12.sp4_h_r_21 <X> T_7_12.lc_trk_g0_5
 (28 3)  (370 195)  (370 195)  routing T_7_12.lc_trk_g2_1 <X> T_7_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 195)  (371 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 195)  (373 195)  routing T_7_12.lc_trk_g1_3 <X> T_7_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 195)  (374 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (375 195)  (375 195)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.input_2_1
 (34 3)  (376 195)  (376 195)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.input_2_1
 (35 3)  (377 195)  (377 195)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.input_2_1
 (38 3)  (380 195)  (380 195)  LC_1 Logic Functioning bit
 (40 3)  (382 195)  (382 195)  LC_1 Logic Functioning bit
 (42 3)  (384 195)  (384 195)  LC_1 Logic Functioning bit
 (15 4)  (357 196)  (357 196)  routing T_7_12.sp4_v_b_17 <X> T_7_12.lc_trk_g1_1
 (16 4)  (358 196)  (358 196)  routing T_7_12.sp4_v_b_17 <X> T_7_12.lc_trk_g1_1
 (17 4)  (359 196)  (359 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (363 196)  (363 196)  routing T_7_12.sp4_h_r_19 <X> T_7_12.lc_trk_g1_3
 (22 4)  (364 196)  (364 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (365 196)  (365 196)  routing T_7_12.sp4_h_r_19 <X> T_7_12.lc_trk_g1_3
 (24 4)  (366 196)  (366 196)  routing T_7_12.sp4_h_r_19 <X> T_7_12.lc_trk_g1_3
 (13 5)  (355 197)  (355 197)  routing T_7_12.sp4_v_t_37 <X> T_7_12.sp4_h_r_5
 (16 5)  (358 197)  (358 197)  routing T_7_12.sp12_h_r_8 <X> T_7_12.lc_trk_g1_0
 (17 5)  (359 197)  (359 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (363 197)  (363 197)  routing T_7_12.sp4_h_r_19 <X> T_7_12.lc_trk_g1_3
 (27 6)  (369 198)  (369 198)  routing T_7_12.lc_trk_g1_3 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 198)  (371 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 198)  (374 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 198)  (375 198)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (379 198)  (379 198)  LC_3 Logic Functioning bit
 (41 6)  (383 198)  (383 198)  LC_3 Logic Functioning bit
 (42 6)  (384 198)  (384 198)  LC_3 Logic Functioning bit
 (43 6)  (385 198)  (385 198)  LC_3 Logic Functioning bit
 (45 6)  (387 198)  (387 198)  LC_3 Logic Functioning bit
 (51 6)  (393 198)  (393 198)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (29 7)  (371 199)  (371 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 199)  (372 199)  routing T_7_12.lc_trk_g1_3 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 199)  (373 199)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 199)  (374 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (375 199)  (375 199)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.input_2_3
 (35 7)  (377 199)  (377 199)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.input_2_3
 (37 7)  (379 199)  (379 199)  LC_3 Logic Functioning bit
 (42 7)  (384 199)  (384 199)  LC_3 Logic Functioning bit
 (12 8)  (354 200)  (354 200)  routing T_7_12.sp4_v_t_45 <X> T_7_12.sp4_h_r_8
 (17 8)  (359 200)  (359 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 200)  (360 200)  routing T_7_12.wire_logic_cluster/lc_1/out <X> T_7_12.lc_trk_g2_1
 (21 8)  (363 200)  (363 200)  routing T_7_12.wire_logic_cluster/lc_3/out <X> T_7_12.lc_trk_g2_3
 (22 8)  (364 200)  (364 200)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (367 200)  (367 200)  routing T_7_12.sp4_v_b_26 <X> T_7_12.lc_trk_g2_2
 (29 8)  (371 200)  (371 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 200)  (374 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 200)  (375 200)  routing T_7_12.lc_trk_g3_0 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 200)  (376 200)  routing T_7_12.lc_trk_g3_0 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 200)  (378 200)  LC_4 Logic Functioning bit
 (37 8)  (379 200)  (379 200)  LC_4 Logic Functioning bit
 (38 8)  (380 200)  (380 200)  LC_4 Logic Functioning bit
 (39 8)  (381 200)  (381 200)  LC_4 Logic Functioning bit
 (41 8)  (383 200)  (383 200)  LC_4 Logic Functioning bit
 (43 8)  (385 200)  (385 200)  LC_4 Logic Functioning bit
 (22 9)  (364 201)  (364 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (365 201)  (365 201)  routing T_7_12.sp4_v_b_26 <X> T_7_12.lc_trk_g2_2
 (30 9)  (372 201)  (372 201)  routing T_7_12.lc_trk_g0_3 <X> T_7_12.wire_logic_cluster/lc_4/in_1
 (36 9)  (378 201)  (378 201)  LC_4 Logic Functioning bit
 (37 9)  (379 201)  (379 201)  LC_4 Logic Functioning bit
 (38 9)  (380 201)  (380 201)  LC_4 Logic Functioning bit
 (39 9)  (381 201)  (381 201)  LC_4 Logic Functioning bit
 (41 9)  (383 201)  (383 201)  LC_4 Logic Functioning bit
 (43 9)  (385 201)  (385 201)  LC_4 Logic Functioning bit
 (51 9)  (393 201)  (393 201)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (346 202)  (346 202)  routing T_7_12.sp4_h_r_0 <X> T_7_12.sp4_v_t_43
 (6 10)  (348 202)  (348 202)  routing T_7_12.sp4_h_r_0 <X> T_7_12.sp4_v_t_43
 (25 10)  (367 202)  (367 202)  routing T_7_12.wire_logic_cluster/lc_6/out <X> T_7_12.lc_trk_g2_6
 (5 11)  (347 203)  (347 203)  routing T_7_12.sp4_h_r_0 <X> T_7_12.sp4_v_t_43
 (22 11)  (364 203)  (364 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (21 12)  (363 204)  (363 204)  routing T_7_12.sp4_v_t_22 <X> T_7_12.lc_trk_g3_3
 (22 12)  (364 204)  (364 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (365 204)  (365 204)  routing T_7_12.sp4_v_t_22 <X> T_7_12.lc_trk_g3_3
 (25 12)  (367 204)  (367 204)  routing T_7_12.sp4_v_b_26 <X> T_7_12.lc_trk_g3_2
 (26 12)  (368 204)  (368 204)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 204)  (371 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 204)  (372 204)  routing T_7_12.lc_trk_g0_5 <X> T_7_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 204)  (374 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 204)  (376 204)  routing T_7_12.lc_trk_g1_0 <X> T_7_12.wire_logic_cluster/lc_6/in_3
 (43 12)  (385 204)  (385 204)  LC_6 Logic Functioning bit
 (45 12)  (387 204)  (387 204)  LC_6 Logic Functioning bit
 (47 12)  (389 204)  (389 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (356 205)  (356 205)  routing T_7_12.sp4_h_r_24 <X> T_7_12.lc_trk_g3_0
 (15 13)  (357 205)  (357 205)  routing T_7_12.sp4_h_r_24 <X> T_7_12.lc_trk_g3_0
 (16 13)  (358 205)  (358 205)  routing T_7_12.sp4_h_r_24 <X> T_7_12.lc_trk_g3_0
 (17 13)  (359 205)  (359 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (363 205)  (363 205)  routing T_7_12.sp4_v_t_22 <X> T_7_12.lc_trk_g3_3
 (22 13)  (364 205)  (364 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (365 205)  (365 205)  routing T_7_12.sp4_v_b_26 <X> T_7_12.lc_trk_g3_2
 (26 13)  (368 205)  (368 205)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 205)  (370 205)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 205)  (371 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (374 205)  (374 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (375 205)  (375 205)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.input_2_6
 (34 13)  (376 205)  (376 205)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.input_2_6
 (35 13)  (377 205)  (377 205)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.input_2_6
 (37 13)  (379 205)  (379 205)  LC_6 Logic Functioning bit
 (39 13)  (381 205)  (381 205)  LC_6 Logic Functioning bit
 (40 13)  (382 205)  (382 205)  LC_6 Logic Functioning bit
 (42 13)  (384 205)  (384 205)  LC_6 Logic Functioning bit
 (43 13)  (385 205)  (385 205)  LC_6 Logic Functioning bit
 (22 14)  (364 206)  (364 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (363 207)  (363 207)  routing T_7_12.sp4_r_v_b_47 <X> T_7_12.lc_trk_g3_7


RAM_Tile_8_12

 (0 0)  (396 192)  (396 192)  Negative Clock bit

 (7 0)  (403 192)  (403 192)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (1 2)  (397 194)  (397 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 194)  (403 194)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 194)  (411 194)  routing T_8_12.sp4_h_l_8 <X> T_8_12.lc_trk_g0_5
 (16 2)  (412 194)  (412 194)  routing T_8_12.sp4_h_l_8 <X> T_8_12.lc_trk_g0_5
 (17 2)  (413 194)  (413 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_l_8 lc_trk_g0_5
 (18 2)  (414 194)  (414 194)  routing T_8_12.sp4_h_l_8 <X> T_8_12.lc_trk_g0_5
 (18 3)  (414 195)  (414 195)  routing T_8_12.sp4_h_l_8 <X> T_8_12.lc_trk_g0_5
 (29 4)  (425 196)  (425 196)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_5
 (30 4)  (426 196)  (426 196)  routing T_8_12.lc_trk_g0_5 <X> T_8_12.wire_bram/ram/WDATA_5
 (41 4)  (437 196)  (437 196)  Enable bit of Mux _out_links/OutMuxb_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_37
 (7 5)  (403 197)  (403 197)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (4 6)  (400 198)  (400 198)  routing T_8_12.sp4_h_r_9 <X> T_8_12.sp4_v_t_38
 (6 6)  (402 198)  (402 198)  routing T_8_12.sp4_h_r_9 <X> T_8_12.sp4_v_t_38
 (5 7)  (401 199)  (401 199)  routing T_8_12.sp4_h_r_9 <X> T_8_12.sp4_v_t_38
 (7 7)  (403 199)  (403 199)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (11 7)  (407 199)  (407 199)  routing T_8_12.sp4_h_r_5 <X> T_8_12.sp4_h_l_40
 (15 8)  (411 200)  (411 200)  routing T_8_12.sp4_h_r_25 <X> T_8_12.lc_trk_g2_1
 (16 8)  (412 200)  (412 200)  routing T_8_12.sp4_h_r_25 <X> T_8_12.lc_trk_g2_1
 (17 8)  (413 200)  (413 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (414 201)  (414 201)  routing T_8_12.sp4_h_r_25 <X> T_8_12.lc_trk_g2_1
 (17 11)  (413 203)  (413 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 12)  (424 204)  (424 204)  routing T_8_12.lc_trk_g2_1 <X> T_8_12.wire_bram/ram/WDATA_1
 (29 12)  (425 204)  (425 204)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_1
 (37 12)  (433 204)  (433 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (8 13)  (404 205)  (404 205)  routing T_8_12.sp4_h_l_47 <X> T_8_12.sp4_v_b_10
 (9 13)  (405 205)  (405 205)  routing T_8_12.sp4_h_l_47 <X> T_8_12.sp4_v_b_10
 (0 14)  (396 206)  (396 206)  routing T_8_12.lc_trk_g2_4 <X> T_8_12.wire_bram/ram/WE
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g2_4 <X> T_8_12.wire_bram/ram/WE


LogicTile_9_12

 (17 0)  (455 192)  (455 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 192)  (456 192)  routing T_9_12.wire_logic_cluster/lc_1/out <X> T_9_12.lc_trk_g0_1
 (25 0)  (463 192)  (463 192)  routing T_9_12.wire_logic_cluster/lc_2/out <X> T_9_12.lc_trk_g0_2
 (26 0)  (464 192)  (464 192)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 192)  (465 192)  routing T_9_12.lc_trk_g1_0 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 192)  (467 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 192)  (469 192)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 192)  (470 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 192)  (471 192)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 192)  (472 192)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 192)  (475 192)  LC_0 Logic Functioning bit
 (41 0)  (479 192)  (479 192)  LC_0 Logic Functioning bit
 (42 0)  (480 192)  (480 192)  LC_0 Logic Functioning bit
 (43 0)  (481 192)  (481 192)  LC_0 Logic Functioning bit
 (45 0)  (483 192)  (483 192)  LC_0 Logic Functioning bit
 (16 1)  (454 193)  (454 193)  routing T_9_12.sp12_h_r_8 <X> T_9_12.lc_trk_g0_0
 (17 1)  (455 193)  (455 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (460 193)  (460 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (464 193)  (464 193)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 193)  (467 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 193)  (469 193)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 193)  (470 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (471 193)  (471 193)  routing T_9_12.lc_trk_g2_0 <X> T_9_12.input_2_0
 (36 1)  (474 193)  (474 193)  LC_0 Logic Functioning bit
 (43 1)  (481 193)  (481 193)  LC_0 Logic Functioning bit
 (53 1)  (491 193)  (491 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (438 194)  (438 194)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (2 2)  (440 194)  (440 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (443 194)  (443 194)  routing T_9_12.sp4_v_b_0 <X> T_9_12.sp4_h_l_37
 (14 2)  (452 194)  (452 194)  routing T_9_12.wire_logic_cluster/lc_4/out <X> T_9_12.lc_trk_g0_4
 (25 2)  (463 194)  (463 194)  routing T_9_12.bnr_op_6 <X> T_9_12.lc_trk_g0_6
 (26 2)  (464 194)  (464 194)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 194)  (465 194)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 194)  (466 194)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 194)  (467 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 194)  (468 194)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 194)  (469 194)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 194)  (470 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (42 2)  (480 194)  (480 194)  LC_1 Logic Functioning bit
 (43 2)  (481 194)  (481 194)  LC_1 Logic Functioning bit
 (45 2)  (483 194)  (483 194)  LC_1 Logic Functioning bit
 (46 2)  (484 194)  (484 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (438 195)  (438 195)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (2 3)  (440 195)  (440 195)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (17 3)  (455 195)  (455 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (460 195)  (460 195)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (463 195)  (463 195)  routing T_9_12.bnr_op_6 <X> T_9_12.lc_trk_g0_6
 (26 3)  (464 195)  (464 195)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 195)  (465 195)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 195)  (466 195)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 195)  (467 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 195)  (469 195)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 195)  (470 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (474 195)  (474 195)  LC_1 Logic Functioning bit
 (38 3)  (476 195)  (476 195)  LC_1 Logic Functioning bit
 (42 3)  (480 195)  (480 195)  LC_1 Logic Functioning bit
 (43 3)  (481 195)  (481 195)  LC_1 Logic Functioning bit
 (21 4)  (459 196)  (459 196)  routing T_9_12.wire_logic_cluster/lc_3/out <X> T_9_12.lc_trk_g1_3
 (22 4)  (460 196)  (460 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (464 196)  (464 196)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 196)  (465 196)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 196)  (466 196)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 196)  (467 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 196)  (468 196)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 196)  (469 196)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 196)  (470 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 196)  (471 196)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 196)  (472 196)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 196)  (474 196)  LC_2 Logic Functioning bit
 (37 4)  (475 196)  (475 196)  LC_2 Logic Functioning bit
 (38 4)  (476 196)  (476 196)  LC_2 Logic Functioning bit
 (39 4)  (477 196)  (477 196)  LC_2 Logic Functioning bit
 (40 4)  (478 196)  (478 196)  LC_2 Logic Functioning bit
 (41 4)  (479 196)  (479 196)  LC_2 Logic Functioning bit
 (42 4)  (480 196)  (480 196)  LC_2 Logic Functioning bit
 (43 4)  (481 196)  (481 196)  LC_2 Logic Functioning bit
 (46 4)  (484 196)  (484 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (485 196)  (485 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (16 5)  (454 197)  (454 197)  routing T_9_12.sp12_h_r_8 <X> T_9_12.lc_trk_g1_0
 (17 5)  (455 197)  (455 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (460 197)  (460 197)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (462 197)  (462 197)  routing T_9_12.bot_op_2 <X> T_9_12.lc_trk_g1_2
 (26 5)  (464 197)  (464 197)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 197)  (465 197)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 197)  (466 197)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 197)  (467 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 197)  (468 197)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 197)  (474 197)  LC_2 Logic Functioning bit
 (38 5)  (476 197)  (476 197)  LC_2 Logic Functioning bit
 (40 5)  (478 197)  (478 197)  LC_2 Logic Functioning bit
 (41 5)  (479 197)  (479 197)  LC_2 Logic Functioning bit
 (42 5)  (480 197)  (480 197)  LC_2 Logic Functioning bit
 (43 5)  (481 197)  (481 197)  LC_2 Logic Functioning bit
 (48 5)  (486 197)  (486 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (491 197)  (491 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 6)  (463 198)  (463 198)  routing T_9_12.wire_logic_cluster/lc_6/out <X> T_9_12.lc_trk_g1_6
 (29 6)  (467 198)  (467 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 198)  (470 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 198)  (472 198)  routing T_9_12.lc_trk_g1_3 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 198)  (475 198)  LC_3 Logic Functioning bit
 (38 6)  (476 198)  (476 198)  LC_3 Logic Functioning bit
 (39 6)  (477 198)  (477 198)  LC_3 Logic Functioning bit
 (41 6)  (479 198)  (479 198)  LC_3 Logic Functioning bit
 (45 6)  (483 198)  (483 198)  LC_3 Logic Functioning bit
 (50 6)  (488 198)  (488 198)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (446 199)  (446 199)  routing T_9_12.sp4_h_r_10 <X> T_9_12.sp4_v_t_41
 (9 7)  (447 199)  (447 199)  routing T_9_12.sp4_h_r_10 <X> T_9_12.sp4_v_t_41
 (10 7)  (448 199)  (448 199)  routing T_9_12.sp4_h_r_10 <X> T_9_12.sp4_v_t_41
 (22 7)  (460 199)  (460 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (464 199)  (464 199)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 199)  (465 199)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 199)  (467 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 199)  (469 199)  routing T_9_12.lc_trk_g1_3 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 199)  (474 199)  LC_3 Logic Functioning bit
 (38 7)  (476 199)  (476 199)  LC_3 Logic Functioning bit
 (14 8)  (452 200)  (452 200)  routing T_9_12.wire_logic_cluster/lc_0/out <X> T_9_12.lc_trk_g2_0
 (26 8)  (464 200)  (464 200)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 200)  (465 200)  routing T_9_12.lc_trk_g3_2 <X> T_9_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 200)  (466 200)  routing T_9_12.lc_trk_g3_2 <X> T_9_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 200)  (467 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 200)  (470 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 200)  (472 200)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 200)  (473 200)  routing T_9_12.lc_trk_g0_4 <X> T_9_12.input_2_4
 (42 8)  (480 200)  (480 200)  LC_4 Logic Functioning bit
 (43 8)  (481 200)  (481 200)  LC_4 Logic Functioning bit
 (45 8)  (483 200)  (483 200)  LC_4 Logic Functioning bit
 (46 8)  (484 200)  (484 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (12 9)  (450 201)  (450 201)  routing T_9_12.sp4_h_r_8 <X> T_9_12.sp4_v_b_8
 (17 9)  (455 201)  (455 201)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (464 201)  (464 201)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 201)  (466 201)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 201)  (467 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 201)  (468 201)  routing T_9_12.lc_trk_g3_2 <X> T_9_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 201)  (469 201)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 201)  (470 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (475 201)  (475 201)  LC_4 Logic Functioning bit
 (39 9)  (477 201)  (477 201)  LC_4 Logic Functioning bit
 (42 9)  (480 201)  (480 201)  LC_4 Logic Functioning bit
 (43 9)  (481 201)  (481 201)  LC_4 Logic Functioning bit
 (13 10)  (451 202)  (451 202)  routing T_9_12.sp4_h_r_8 <X> T_9_12.sp4_v_t_45
 (17 10)  (455 202)  (455 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 202)  (456 202)  routing T_9_12.wire_logic_cluster/lc_5/out <X> T_9_12.lc_trk_g2_5
 (21 10)  (459 202)  (459 202)  routing T_9_12.wire_logic_cluster/lc_7/out <X> T_9_12.lc_trk_g2_7
 (22 10)  (460 202)  (460 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (463 202)  (463 202)  routing T_9_12.sp4_h_r_46 <X> T_9_12.lc_trk_g2_6
 (26 10)  (464 202)  (464 202)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 202)  (466 202)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 202)  (467 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 202)  (468 202)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 202)  (469 202)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 202)  (470 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (473 202)  (473 202)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.input_2_5
 (42 10)  (480 202)  (480 202)  LC_5 Logic Functioning bit
 (43 10)  (481 202)  (481 202)  LC_5 Logic Functioning bit
 (45 10)  (483 202)  (483 202)  LC_5 Logic Functioning bit
 (12 11)  (450 203)  (450 203)  routing T_9_12.sp4_h_r_8 <X> T_9_12.sp4_v_t_45
 (22 11)  (460 203)  (460 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (461 203)  (461 203)  routing T_9_12.sp4_h_r_46 <X> T_9_12.lc_trk_g2_6
 (24 11)  (462 203)  (462 203)  routing T_9_12.sp4_h_r_46 <X> T_9_12.lc_trk_g2_6
 (25 11)  (463 203)  (463 203)  routing T_9_12.sp4_h_r_46 <X> T_9_12.lc_trk_g2_6
 (26 11)  (464 203)  (464 203)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 203)  (465 203)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 203)  (466 203)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 203)  (467 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 203)  (468 203)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 203)  (469 203)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 203)  (470 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (471 203)  (471 203)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.input_2_5
 (36 11)  (474 203)  (474 203)  LC_5 Logic Functioning bit
 (38 11)  (476 203)  (476 203)  LC_5 Logic Functioning bit
 (42 11)  (480 203)  (480 203)  LC_5 Logic Functioning bit
 (43 11)  (481 203)  (481 203)  LC_5 Logic Functioning bit
 (46 11)  (484 203)  (484 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (16 12)  (454 204)  (454 204)  routing T_9_12.sp4_v_b_33 <X> T_9_12.lc_trk_g3_1
 (17 12)  (455 204)  (455 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (456 204)  (456 204)  routing T_9_12.sp4_v_b_33 <X> T_9_12.lc_trk_g3_1
 (25 12)  (463 204)  (463 204)  routing T_9_12.wire_logic_cluster/lc_2/out <X> T_9_12.lc_trk_g3_2
 (27 12)  (465 204)  (465 204)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 204)  (467 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 204)  (469 204)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 204)  (470 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 204)  (472 204)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (475 204)  (475 204)  LC_6 Logic Functioning bit
 (38 12)  (476 204)  (476 204)  LC_6 Logic Functioning bit
 (39 12)  (477 204)  (477 204)  LC_6 Logic Functioning bit
 (41 12)  (479 204)  (479 204)  LC_6 Logic Functioning bit
 (45 12)  (483 204)  (483 204)  LC_6 Logic Functioning bit
 (46 12)  (484 204)  (484 204)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (18 13)  (456 205)  (456 205)  routing T_9_12.sp4_v_b_33 <X> T_9_12.lc_trk_g3_1
 (22 13)  (460 205)  (460 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (464 205)  (464 205)  routing T_9_12.lc_trk_g1_3 <X> T_9_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 205)  (465 205)  routing T_9_12.lc_trk_g1_3 <X> T_9_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 205)  (467 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 205)  (468 205)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 205)  (469 205)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 205)  (470 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (473 205)  (473 205)  routing T_9_12.lc_trk_g0_2 <X> T_9_12.input_2_6
 (37 13)  (475 205)  (475 205)  LC_6 Logic Functioning bit
 (39 13)  (477 205)  (477 205)  LC_6 Logic Functioning bit
 (3 14)  (441 206)  (441 206)  routing T_9_12.sp12_h_r_1 <X> T_9_12.sp12_v_t_22
 (14 14)  (452 206)  (452 206)  routing T_9_12.sp12_v_t_3 <X> T_9_12.lc_trk_g3_4
 (15 14)  (453 206)  (453 206)  routing T_9_12.sp4_h_l_16 <X> T_9_12.lc_trk_g3_5
 (16 14)  (454 206)  (454 206)  routing T_9_12.sp4_h_l_16 <X> T_9_12.lc_trk_g3_5
 (17 14)  (455 206)  (455 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (460 206)  (460 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (463 206)  (463 206)  routing T_9_12.sp12_v_b_6 <X> T_9_12.lc_trk_g3_6
 (26 14)  (464 206)  (464 206)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (467 206)  (467 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 206)  (468 206)  routing T_9_12.lc_trk_g0_4 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 206)  (469 206)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 206)  (470 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (473 206)  (473 206)  routing T_9_12.lc_trk_g2_7 <X> T_9_12.input_2_7
 (42 14)  (480 206)  (480 206)  LC_7 Logic Functioning bit
 (43 14)  (481 206)  (481 206)  LC_7 Logic Functioning bit
 (45 14)  (483 206)  (483 206)  LC_7 Logic Functioning bit
 (3 15)  (441 207)  (441 207)  routing T_9_12.sp12_h_r_1 <X> T_9_12.sp12_v_t_22
 (13 15)  (451 207)  (451 207)  routing T_9_12.sp4_v_b_6 <X> T_9_12.sp4_h_l_46
 (14 15)  (452 207)  (452 207)  routing T_9_12.sp12_v_t_3 <X> T_9_12.lc_trk_g3_4
 (15 15)  (453 207)  (453 207)  routing T_9_12.sp12_v_t_3 <X> T_9_12.lc_trk_g3_4
 (17 15)  (455 207)  (455 207)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (456 207)  (456 207)  routing T_9_12.sp4_h_l_16 <X> T_9_12.lc_trk_g3_5
 (22 15)  (460 207)  (460 207)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (462 207)  (462 207)  routing T_9_12.sp12_v_b_6 <X> T_9_12.lc_trk_g3_6
 (25 15)  (463 207)  (463 207)  routing T_9_12.sp12_v_b_6 <X> T_9_12.lc_trk_g3_6
 (26 15)  (464 207)  (464 207)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 207)  (465 207)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 207)  (466 207)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 207)  (467 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 207)  (469 207)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 207)  (470 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (471 207)  (471 207)  routing T_9_12.lc_trk_g2_7 <X> T_9_12.input_2_7
 (35 15)  (473 207)  (473 207)  routing T_9_12.lc_trk_g2_7 <X> T_9_12.input_2_7
 (36 15)  (474 207)  (474 207)  LC_7 Logic Functioning bit
 (38 15)  (476 207)  (476 207)  LC_7 Logic Functioning bit
 (42 15)  (480 207)  (480 207)  LC_7 Logic Functioning bit
 (43 15)  (481 207)  (481 207)  LC_7 Logic Functioning bit
 (53 15)  (491 207)  (491 207)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_12

 (15 0)  (507 192)  (507 192)  routing T_10_12.sp4_v_b_17 <X> T_10_12.lc_trk_g0_1
 (16 0)  (508 192)  (508 192)  routing T_10_12.sp4_v_b_17 <X> T_10_12.lc_trk_g0_1
 (17 0)  (509 192)  (509 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (29 0)  (521 192)  (521 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 192)  (522 192)  routing T_10_12.lc_trk_g0_5 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 192)  (523 192)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 192)  (525 192)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 192)  (527 192)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.input_2_0
 (36 0)  (528 192)  (528 192)  LC_0 Logic Functioning bit
 (38 0)  (530 192)  (530 192)  LC_0 Logic Functioning bit
 (41 0)  (533 192)  (533 192)  LC_0 Logic Functioning bit
 (42 0)  (534 192)  (534 192)  LC_0 Logic Functioning bit
 (43 0)  (535 192)  (535 192)  LC_0 Logic Functioning bit
 (45 0)  (537 192)  (537 192)  LC_0 Logic Functioning bit
 (48 0)  (540 192)  (540 192)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (514 193)  (514 193)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (516 193)  (516 193)  routing T_10_12.bot_op_2 <X> T_10_12.lc_trk_g0_2
 (26 1)  (518 193)  (518 193)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 193)  (520 193)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 193)  (521 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 193)  (523 193)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 193)  (524 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (526 193)  (526 193)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.input_2_0
 (35 1)  (527 193)  (527 193)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.input_2_0
 (37 1)  (529 193)  (529 193)  LC_0 Logic Functioning bit
 (38 1)  (530 193)  (530 193)  LC_0 Logic Functioning bit
 (41 1)  (533 193)  (533 193)  LC_0 Logic Functioning bit
 (42 1)  (534 193)  (534 193)  LC_0 Logic Functioning bit
 (43 1)  (535 193)  (535 193)  LC_0 Logic Functioning bit
 (51 1)  (543 193)  (543 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (545 193)  (545 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (492 194)  (492 194)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (4 2)  (496 194)  (496 194)  routing T_10_12.sp4_h_r_6 <X> T_10_12.sp4_v_t_37
 (6 2)  (498 194)  (498 194)  routing T_10_12.sp4_h_r_6 <X> T_10_12.sp4_v_t_37
 (15 2)  (507 194)  (507 194)  routing T_10_12.top_op_5 <X> T_10_12.lc_trk_g0_5
 (17 2)  (509 194)  (509 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (492 195)  (492 195)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 3)  (494 195)  (494 195)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (5 3)  (497 195)  (497 195)  routing T_10_12.sp4_h_r_6 <X> T_10_12.sp4_v_t_37
 (18 3)  (510 195)  (510 195)  routing T_10_12.top_op_5 <X> T_10_12.lc_trk_g0_5
 (22 3)  (514 195)  (514 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (516 195)  (516 195)  routing T_10_12.top_op_6 <X> T_10_12.lc_trk_g0_6
 (25 3)  (517 195)  (517 195)  routing T_10_12.top_op_6 <X> T_10_12.lc_trk_g0_6
 (1 4)  (493 196)  (493 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (513 196)  (513 196)  routing T_10_12.sp4_h_r_11 <X> T_10_12.lc_trk_g1_3
 (22 4)  (514 196)  (514 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (515 196)  (515 196)  routing T_10_12.sp4_h_r_11 <X> T_10_12.lc_trk_g1_3
 (24 4)  (516 196)  (516 196)  routing T_10_12.sp4_h_r_11 <X> T_10_12.lc_trk_g1_3
 (1 5)  (493 197)  (493 197)  routing T_10_12.lc_trk_g0_2 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (4 5)  (496 197)  (496 197)  routing T_10_12.sp4_h_l_42 <X> T_10_12.sp4_h_r_3
 (6 5)  (498 197)  (498 197)  routing T_10_12.sp4_h_l_42 <X> T_10_12.sp4_h_r_3
 (22 5)  (514 197)  (514 197)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (515 197)  (515 197)  routing T_10_12.sp12_h_r_10 <X> T_10_12.lc_trk_g1_2
 (6 6)  (498 198)  (498 198)  routing T_10_12.sp4_h_l_47 <X> T_10_12.sp4_v_t_38
 (22 6)  (514 198)  (514 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (518 198)  (518 198)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 198)  (521 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 198)  (522 198)  routing T_10_12.lc_trk_g0_6 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 198)  (523 198)  routing T_10_12.lc_trk_g2_4 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 198)  (524 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 198)  (525 198)  routing T_10_12.lc_trk_g2_4 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 198)  (529 198)  LC_3 Logic Functioning bit
 (38 6)  (530 198)  (530 198)  LC_3 Logic Functioning bit
 (39 6)  (531 198)  (531 198)  LC_3 Logic Functioning bit
 (41 6)  (533 198)  (533 198)  LC_3 Logic Functioning bit
 (42 6)  (534 198)  (534 198)  LC_3 Logic Functioning bit
 (43 6)  (535 198)  (535 198)  LC_3 Logic Functioning bit
 (4 7)  (496 199)  (496 199)  routing T_10_12.sp4_h_r_7 <X> T_10_12.sp4_h_l_38
 (6 7)  (498 199)  (498 199)  routing T_10_12.sp4_h_r_7 <X> T_10_12.sp4_h_l_38
 (14 7)  (506 199)  (506 199)  routing T_10_12.top_op_4 <X> T_10_12.lc_trk_g1_4
 (15 7)  (507 199)  (507 199)  routing T_10_12.top_op_4 <X> T_10_12.lc_trk_g1_4
 (17 7)  (509 199)  (509 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (513 199)  (513 199)  routing T_10_12.sp4_r_v_b_31 <X> T_10_12.lc_trk_g1_7
 (27 7)  (519 199)  (519 199)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 199)  (521 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 199)  (522 199)  routing T_10_12.lc_trk_g0_6 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 199)  (524 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (526 199)  (526 199)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.input_2_3
 (35 7)  (527 199)  (527 199)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.input_2_3
 (36 7)  (528 199)  (528 199)  LC_3 Logic Functioning bit
 (37 7)  (529 199)  (529 199)  LC_3 Logic Functioning bit
 (38 7)  (530 199)  (530 199)  LC_3 Logic Functioning bit
 (40 7)  (532 199)  (532 199)  LC_3 Logic Functioning bit
 (41 7)  (533 199)  (533 199)  LC_3 Logic Functioning bit
 (42 7)  (534 199)  (534 199)  LC_3 Logic Functioning bit
 (4 9)  (496 201)  (496 201)  routing T_10_12.sp4_h_l_47 <X> T_10_12.sp4_h_r_6
 (6 9)  (498 201)  (498 201)  routing T_10_12.sp4_h_l_47 <X> T_10_12.sp4_h_r_6
 (22 9)  (514 201)  (514 201)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (516 201)  (516 201)  routing T_10_12.tnl_op_2 <X> T_10_12.lc_trk_g2_2
 (25 9)  (517 201)  (517 201)  routing T_10_12.tnl_op_2 <X> T_10_12.lc_trk_g2_2
 (12 10)  (504 202)  (504 202)  routing T_10_12.sp4_v_b_8 <X> T_10_12.sp4_h_l_45
 (21 10)  (513 202)  (513 202)  routing T_10_12.bnl_op_7 <X> T_10_12.lc_trk_g2_7
 (22 10)  (514 202)  (514 202)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (519 202)  (519 202)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 202)  (521 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 202)  (523 202)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 202)  (524 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 202)  (525 202)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 202)  (526 202)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 202)  (527 202)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.input_2_5
 (36 10)  (528 202)  (528 202)  LC_5 Logic Functioning bit
 (38 10)  (530 202)  (530 202)  LC_5 Logic Functioning bit
 (43 10)  (535 202)  (535 202)  LC_5 Logic Functioning bit
 (47 10)  (539 202)  (539 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (4 11)  (496 203)  (496 203)  routing T_10_12.sp4_v_b_1 <X> T_10_12.sp4_h_l_43
 (9 11)  (501 203)  (501 203)  routing T_10_12.sp4_v_b_7 <X> T_10_12.sp4_v_t_42
 (14 11)  (506 203)  (506 203)  routing T_10_12.sp12_v_b_20 <X> T_10_12.lc_trk_g2_4
 (16 11)  (508 203)  (508 203)  routing T_10_12.sp12_v_b_20 <X> T_10_12.lc_trk_g2_4
 (17 11)  (509 203)  (509 203)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (513 203)  (513 203)  routing T_10_12.bnl_op_7 <X> T_10_12.lc_trk_g2_7
 (29 11)  (521 203)  (521 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 203)  (522 203)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 203)  (524 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (525 203)  (525 203)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.input_2_5
 (34 11)  (526 203)  (526 203)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.input_2_5
 (35 11)  (527 203)  (527 203)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.input_2_5
 (36 11)  (528 203)  (528 203)  LC_5 Logic Functioning bit
 (38 11)  (530 203)  (530 203)  LC_5 Logic Functioning bit
 (40 11)  (532 203)  (532 203)  LC_5 Logic Functioning bit
 (42 11)  (534 203)  (534 203)  LC_5 Logic Functioning bit
 (43 11)  (535 203)  (535 203)  LC_5 Logic Functioning bit
 (17 12)  (509 204)  (509 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (11 14)  (503 206)  (503 206)  routing T_10_12.sp4_v_b_8 <X> T_10_12.sp4_v_t_46
 (17 14)  (509 206)  (509 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (517 206)  (517 206)  routing T_10_12.sp12_v_b_6 <X> T_10_12.lc_trk_g3_6
 (12 15)  (504 207)  (504 207)  routing T_10_12.sp4_v_b_8 <X> T_10_12.sp4_v_t_46
 (22 15)  (514 207)  (514 207)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (516 207)  (516 207)  routing T_10_12.sp12_v_b_6 <X> T_10_12.lc_trk_g3_6
 (25 15)  (517 207)  (517 207)  routing T_10_12.sp12_v_b_6 <X> T_10_12.lc_trk_g3_6


LogicTile_11_12

 (10 0)  (556 192)  (556 192)  routing T_11_12.sp4_v_t_45 <X> T_11_12.sp4_h_r_1
 (25 0)  (571 192)  (571 192)  routing T_11_12.wire_logic_cluster/lc_2/out <X> T_11_12.lc_trk_g0_2
 (36 0)  (582 192)  (582 192)  LC_0 Logic Functioning bit
 (37 0)  (583 192)  (583 192)  LC_0 Logic Functioning bit
 (38 0)  (584 192)  (584 192)  LC_0 Logic Functioning bit
 (39 0)  (585 192)  (585 192)  LC_0 Logic Functioning bit
 (40 0)  (586 192)  (586 192)  LC_0 Logic Functioning bit
 (41 0)  (587 192)  (587 192)  LC_0 Logic Functioning bit
 (42 0)  (588 192)  (588 192)  LC_0 Logic Functioning bit
 (43 0)  (589 192)  (589 192)  LC_0 Logic Functioning bit
 (46 0)  (592 192)  (592 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (593 192)  (593 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (594 192)  (594 192)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (563 193)  (563 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (568 193)  (568 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (582 193)  (582 193)  LC_0 Logic Functioning bit
 (37 1)  (583 193)  (583 193)  LC_0 Logic Functioning bit
 (38 1)  (584 193)  (584 193)  LC_0 Logic Functioning bit
 (39 1)  (585 193)  (585 193)  LC_0 Logic Functioning bit
 (40 1)  (586 193)  (586 193)  LC_0 Logic Functioning bit
 (41 1)  (587 193)  (587 193)  LC_0 Logic Functioning bit
 (42 1)  (588 193)  (588 193)  LC_0 Logic Functioning bit
 (43 1)  (589 193)  (589 193)  LC_0 Logic Functioning bit
 (47 1)  (593 193)  (593 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (560 194)  (560 194)  routing T_11_12.bnr_op_4 <X> T_11_12.lc_trk_g0_4
 (16 2)  (562 194)  (562 194)  routing T_11_12.sp4_v_b_13 <X> T_11_12.lc_trk_g0_5
 (17 2)  (563 194)  (563 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (564 194)  (564 194)  routing T_11_12.sp4_v_b_13 <X> T_11_12.lc_trk_g0_5
 (22 2)  (568 194)  (568 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (572 194)  (572 194)  routing T_11_12.lc_trk_g0_5 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 194)  (573 194)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 194)  (574 194)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 194)  (575 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 194)  (577 194)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 194)  (581 194)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.input_2_1
 (38 2)  (584 194)  (584 194)  LC_1 Logic Functioning bit
 (41 2)  (587 194)  (587 194)  LC_1 Logic Functioning bit
 (43 2)  (589 194)  (589 194)  LC_1 Logic Functioning bit
 (45 2)  (591 194)  (591 194)  LC_1 Logic Functioning bit
 (46 2)  (592 194)  (592 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (548 195)  (548 195)  routing T_11_12.lc_trk_g0_0 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (14 3)  (560 195)  (560 195)  routing T_11_12.bnr_op_4 <X> T_11_12.lc_trk_g0_4
 (17 3)  (563 195)  (563 195)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (564 195)  (564 195)  routing T_11_12.sp4_v_b_13 <X> T_11_12.lc_trk_g0_5
 (21 3)  (567 195)  (567 195)  routing T_11_12.sp4_r_v_b_31 <X> T_11_12.lc_trk_g0_7
 (22 3)  (568 195)  (568 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (571 195)  (571 195)  routing T_11_12.sp4_r_v_b_30 <X> T_11_12.lc_trk_g0_6
 (29 3)  (575 195)  (575 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 195)  (577 195)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 195)  (578 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (580 195)  (580 195)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.input_2_1
 (35 3)  (581 195)  (581 195)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.input_2_1
 (38 3)  (584 195)  (584 195)  LC_1 Logic Functioning bit
 (41 3)  (587 195)  (587 195)  LC_1 Logic Functioning bit
 (42 3)  (588 195)  (588 195)  LC_1 Logic Functioning bit
 (14 4)  (560 196)  (560 196)  routing T_11_12.sp4_v_b_8 <X> T_11_12.lc_trk_g1_0
 (21 4)  (567 196)  (567 196)  routing T_11_12.wire_logic_cluster/lc_3/out <X> T_11_12.lc_trk_g1_3
 (22 4)  (568 196)  (568 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (572 196)  (572 196)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 196)  (573 196)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 196)  (575 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 196)  (577 196)  routing T_11_12.lc_trk_g0_7 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (583 196)  (583 196)  LC_2 Logic Functioning bit
 (41 4)  (587 196)  (587 196)  LC_2 Logic Functioning bit
 (42 4)  (588 196)  (588 196)  LC_2 Logic Functioning bit
 (43 4)  (589 196)  (589 196)  LC_2 Logic Functioning bit
 (45 4)  (591 196)  (591 196)  LC_2 Logic Functioning bit
 (14 5)  (560 197)  (560 197)  routing T_11_12.sp4_v_b_8 <X> T_11_12.lc_trk_g1_0
 (16 5)  (562 197)  (562 197)  routing T_11_12.sp4_v_b_8 <X> T_11_12.lc_trk_g1_0
 (17 5)  (563 197)  (563 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (28 5)  (574 197)  (574 197)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 197)  (575 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 197)  (577 197)  routing T_11_12.lc_trk_g0_7 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 197)  (578 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 197)  (581 197)  routing T_11_12.lc_trk_g0_2 <X> T_11_12.input_2_2
 (37 5)  (583 197)  (583 197)  LC_2 Logic Functioning bit
 (42 5)  (588 197)  (588 197)  LC_2 Logic Functioning bit
 (17 6)  (563 198)  (563 198)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (564 198)  (564 198)  routing T_11_12.bnr_op_5 <X> T_11_12.lc_trk_g1_5
 (22 6)  (568 198)  (568 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (572 198)  (572 198)  routing T_11_12.lc_trk_g0_7 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 198)  (573 198)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 198)  (575 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 198)  (577 198)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (583 198)  (583 198)  LC_3 Logic Functioning bit
 (38 6)  (584 198)  (584 198)  LC_3 Logic Functioning bit
 (41 6)  (587 198)  (587 198)  LC_3 Logic Functioning bit
 (45 6)  (591 198)  (591 198)  LC_3 Logic Functioning bit
 (8 7)  (554 199)  (554 199)  routing T_11_12.sp4_h_l_41 <X> T_11_12.sp4_v_t_41
 (14 7)  (560 199)  (560 199)  routing T_11_12.top_op_4 <X> T_11_12.lc_trk_g1_4
 (15 7)  (561 199)  (561 199)  routing T_11_12.top_op_4 <X> T_11_12.lc_trk_g1_4
 (17 7)  (563 199)  (563 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (564 199)  (564 199)  routing T_11_12.bnr_op_5 <X> T_11_12.lc_trk_g1_5
 (21 7)  (567 199)  (567 199)  routing T_11_12.sp4_r_v_b_31 <X> T_11_12.lc_trk_g1_7
 (22 7)  (568 199)  (568 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 199)  (570 199)  routing T_11_12.top_op_6 <X> T_11_12.lc_trk_g1_6
 (25 7)  (571 199)  (571 199)  routing T_11_12.top_op_6 <X> T_11_12.lc_trk_g1_6
 (26 7)  (572 199)  (572 199)  routing T_11_12.lc_trk_g0_7 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 199)  (575 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 199)  (576 199)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 199)  (578 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (580 199)  (580 199)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.input_2_3
 (36 7)  (582 199)  (582 199)  LC_3 Logic Functioning bit
 (38 7)  (584 199)  (584 199)  LC_3 Logic Functioning bit
 (41 7)  (587 199)  (587 199)  LC_3 Logic Functioning bit
 (12 8)  (558 200)  (558 200)  routing T_11_12.sp4_v_b_8 <X> T_11_12.sp4_h_r_8
 (26 8)  (572 200)  (572 200)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 200)  (573 200)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 200)  (575 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 200)  (576 200)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 200)  (578 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 200)  (580 200)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 200)  (581 200)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.input_2_4
 (38 8)  (584 200)  (584 200)  LC_4 Logic Functioning bit
 (41 8)  (587 200)  (587 200)  LC_4 Logic Functioning bit
 (43 8)  (589 200)  (589 200)  LC_4 Logic Functioning bit
 (45 8)  (591 200)  (591 200)  LC_4 Logic Functioning bit
 (11 9)  (557 201)  (557 201)  routing T_11_12.sp4_v_b_8 <X> T_11_12.sp4_h_r_8
 (28 9)  (574 201)  (574 201)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 201)  (575 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 201)  (578 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (580 201)  (580 201)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.input_2_4
 (35 9)  (581 201)  (581 201)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.input_2_4
 (38 9)  (584 201)  (584 201)  LC_4 Logic Functioning bit
 (40 9)  (586 201)  (586 201)  LC_4 Logic Functioning bit
 (42 9)  (588 201)  (588 201)  LC_4 Logic Functioning bit
 (14 10)  (560 202)  (560 202)  routing T_11_12.wire_logic_cluster/lc_4/out <X> T_11_12.lc_trk_g2_4
 (21 10)  (567 202)  (567 202)  routing T_11_12.wire_logic_cluster/lc_7/out <X> T_11_12.lc_trk_g2_7
 (22 10)  (568 202)  (568 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (573 202)  (573 202)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 202)  (575 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 202)  (576 202)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 202)  (577 202)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 202)  (579 202)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 202)  (580 202)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 202)  (581 202)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.input_2_5
 (37 10)  (583 202)  (583 202)  LC_5 Logic Functioning bit
 (39 10)  (585 202)  (585 202)  LC_5 Logic Functioning bit
 (45 10)  (591 202)  (591 202)  LC_5 Logic Functioning bit
 (17 11)  (563 203)  (563 203)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (27 11)  (573 203)  (573 203)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 203)  (575 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 203)  (576 203)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 203)  (578 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (579 203)  (579 203)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.input_2_5
 (35 11)  (581 203)  (581 203)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.input_2_5
 (36 11)  (582 203)  (582 203)  LC_5 Logic Functioning bit
 (37 11)  (583 203)  (583 203)  LC_5 Logic Functioning bit
 (38 11)  (584 203)  (584 203)  LC_5 Logic Functioning bit
 (42 11)  (588 203)  (588 203)  LC_5 Logic Functioning bit
 (46 11)  (592 203)  (592 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (13 12)  (559 204)  (559 204)  routing T_11_12.sp4_v_t_46 <X> T_11_12.sp4_v_b_11
 (17 12)  (563 204)  (563 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 204)  (564 204)  routing T_11_12.wire_logic_cluster/lc_1/out <X> T_11_12.lc_trk_g3_1
 (27 12)  (573 204)  (573 204)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 204)  (574 204)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 204)  (575 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 204)  (576 204)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 204)  (578 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 204)  (580 204)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 204)  (581 204)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.input_2_6
 (38 12)  (584 204)  (584 204)  LC_6 Logic Functioning bit
 (41 12)  (587 204)  (587 204)  LC_6 Logic Functioning bit
 (43 12)  (589 204)  (589 204)  LC_6 Logic Functioning bit
 (45 12)  (591 204)  (591 204)  LC_6 Logic Functioning bit
 (26 13)  (572 205)  (572 205)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 205)  (573 205)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 205)  (575 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 205)  (576 205)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 205)  (578 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (580 205)  (580 205)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.input_2_6
 (35 13)  (581 205)  (581 205)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.input_2_6
 (39 13)  (585 205)  (585 205)  LC_6 Logic Functioning bit
 (41 13)  (587 205)  (587 205)  LC_6 Logic Functioning bit
 (43 13)  (589 205)  (589 205)  LC_6 Logic Functioning bit
 (46 13)  (592 205)  (592 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (6 14)  (552 206)  (552 206)  routing T_11_12.sp4_v_b_6 <X> T_11_12.sp4_v_t_44
 (17 14)  (563 206)  (563 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 206)  (564 206)  routing T_11_12.wire_logic_cluster/lc_5/out <X> T_11_12.lc_trk_g3_5
 (25 14)  (571 206)  (571 206)  routing T_11_12.wire_logic_cluster/lc_6/out <X> T_11_12.lc_trk_g3_6
 (27 14)  (573 206)  (573 206)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 206)  (575 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 206)  (576 206)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 206)  (577 206)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 206)  (578 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 206)  (580 206)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 206)  (581 206)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.input_2_7
 (37 14)  (583 206)  (583 206)  LC_7 Logic Functioning bit
 (42 14)  (588 206)  (588 206)  LC_7 Logic Functioning bit
 (45 14)  (591 206)  (591 206)  LC_7 Logic Functioning bit
 (5 15)  (551 207)  (551 207)  routing T_11_12.sp4_v_b_6 <X> T_11_12.sp4_v_t_44
 (22 15)  (568 207)  (568 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (573 207)  (573 207)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 207)  (575 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 207)  (576 207)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 207)  (578 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 207)  (579 207)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.input_2_7
 (35 15)  (581 207)  (581 207)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.input_2_7
 (36 15)  (582 207)  (582 207)  LC_7 Logic Functioning bit
 (37 15)  (583 207)  (583 207)  LC_7 Logic Functioning bit
 (39 15)  (585 207)  (585 207)  LC_7 Logic Functioning bit
 (43 15)  (589 207)  (589 207)  LC_7 Logic Functioning bit


LogicTile_12_12

 (15 0)  (615 192)  (615 192)  routing T_12_12.bot_op_1 <X> T_12_12.lc_trk_g0_1
 (17 0)  (617 192)  (617 192)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (621 192)  (621 192)  routing T_12_12.lft_op_3 <X> T_12_12.lc_trk_g0_3
 (22 0)  (622 192)  (622 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 192)  (624 192)  routing T_12_12.lft_op_3 <X> T_12_12.lc_trk_g0_3
 (27 0)  (627 192)  (627 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 192)  (628 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (635 192)  (635 192)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.input_2_0
 (36 0)  (636 192)  (636 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (41 0)  (641 192)  (641 192)  LC_0 Logic Functioning bit
 (42 0)  (642 192)  (642 192)  LC_0 Logic Functioning bit
 (44 0)  (644 192)  (644 192)  LC_0 Logic Functioning bit
 (45 0)  (645 192)  (645 192)  LC_0 Logic Functioning bit
 (15 1)  (615 193)  (615 193)  routing T_12_12.bot_op_0 <X> T_12_12.lc_trk_g0_0
 (17 1)  (617 193)  (617 193)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (622 193)  (622 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 193)  (623 193)  routing T_12_12.sp4_v_b_18 <X> T_12_12.lc_trk_g0_2
 (24 1)  (624 193)  (624 193)  routing T_12_12.sp4_v_b_18 <X> T_12_12.lc_trk_g0_2
 (32 1)  (632 193)  (632 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 193)  (634 193)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.input_2_0
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (39 1)  (639 193)  (639 193)  LC_0 Logic Functioning bit
 (41 1)  (641 193)  (641 193)  LC_0 Logic Functioning bit
 (42 1)  (642 193)  (642 193)  LC_0 Logic Functioning bit
 (0 2)  (600 194)  (600 194)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (21 2)  (621 194)  (621 194)  routing T_12_12.lft_op_7 <X> T_12_12.lc_trk_g0_7
 (22 2)  (622 194)  (622 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 194)  (624 194)  routing T_12_12.lft_op_7 <X> T_12_12.lc_trk_g0_7
 (27 2)  (627 194)  (627 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 194)  (628 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (635 194)  (635 194)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.input_2_1
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (44 2)  (644 194)  (644 194)  LC_1 Logic Functioning bit
 (45 2)  (645 194)  (645 194)  LC_1 Logic Functioning bit
 (2 3)  (602 195)  (602 195)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (15 3)  (615 195)  (615 195)  routing T_12_12.bot_op_4 <X> T_12_12.lc_trk_g0_4
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (32 3)  (632 195)  (632 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (635 195)  (635 195)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.input_2_1
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (41 3)  (641 195)  (641 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (1 4)  (601 196)  (601 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (621 196)  (621 196)  routing T_12_12.wire_logic_cluster/lc_3/out <X> T_12_12.lc_trk_g1_3
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 196)  (625 196)  routing T_12_12.wire_logic_cluster/lc_2/out <X> T_12_12.lc_trk_g1_2
 (27 4)  (627 196)  (627 196)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (635 196)  (635 196)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_2
 (36 4)  (636 196)  (636 196)  LC_2 Logic Functioning bit
 (39 4)  (639 196)  (639 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (42 4)  (642 196)  (642 196)  LC_2 Logic Functioning bit
 (44 4)  (644 196)  (644 196)  LC_2 Logic Functioning bit
 (45 4)  (645 196)  (645 196)  LC_2 Logic Functioning bit
 (1 5)  (601 197)  (601 197)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (22 5)  (622 197)  (622 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 197)  (630 197)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 197)  (632 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (634 197)  (634 197)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_2
 (35 5)  (635 197)  (635 197)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_2
 (36 5)  (636 197)  (636 197)  LC_2 Logic Functioning bit
 (39 5)  (639 197)  (639 197)  LC_2 Logic Functioning bit
 (41 5)  (641 197)  (641 197)  LC_2 Logic Functioning bit
 (42 5)  (642 197)  (642 197)  LC_2 Logic Functioning bit
 (15 6)  (615 198)  (615 198)  routing T_12_12.bot_op_5 <X> T_12_12.lc_trk_g1_5
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (621 198)  (621 198)  routing T_12_12.sp4_h_l_10 <X> T_12_12.lc_trk_g1_7
 (22 6)  (622 198)  (622 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (623 198)  (623 198)  routing T_12_12.sp4_h_l_10 <X> T_12_12.lc_trk_g1_7
 (24 6)  (624 198)  (624 198)  routing T_12_12.sp4_h_l_10 <X> T_12_12.lc_trk_g1_7
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (635 198)  (635 198)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.input_2_3
 (36 6)  (636 198)  (636 198)  LC_3 Logic Functioning bit
 (39 6)  (639 198)  (639 198)  LC_3 Logic Functioning bit
 (41 6)  (641 198)  (641 198)  LC_3 Logic Functioning bit
 (42 6)  (642 198)  (642 198)  LC_3 Logic Functioning bit
 (44 6)  (644 198)  (644 198)  LC_3 Logic Functioning bit
 (45 6)  (645 198)  (645 198)  LC_3 Logic Functioning bit
 (11 7)  (611 199)  (611 199)  routing T_12_12.sp4_h_r_9 <X> T_12_12.sp4_h_l_40
 (13 7)  (613 199)  (613 199)  routing T_12_12.sp4_h_r_9 <X> T_12_12.sp4_h_l_40
 (21 7)  (621 199)  (621 199)  routing T_12_12.sp4_h_l_10 <X> T_12_12.lc_trk_g1_7
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 199)  (624 199)  routing T_12_12.bot_op_6 <X> T_12_12.lc_trk_g1_6
 (30 7)  (630 199)  (630 199)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 199)  (632 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (634 199)  (634 199)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.input_2_3
 (35 7)  (635 199)  (635 199)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.input_2_3
 (36 7)  (636 199)  (636 199)  LC_3 Logic Functioning bit
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (41 7)  (641 199)  (641 199)  LC_3 Logic Functioning bit
 (42 7)  (642 199)  (642 199)  LC_3 Logic Functioning bit
 (14 8)  (614 200)  (614 200)  routing T_12_12.sp4_v_b_24 <X> T_12_12.lc_trk_g2_0
 (27 8)  (627 200)  (627 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 200)  (630 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (39 8)  (639 200)  (639 200)  LC_4 Logic Functioning bit
 (41 8)  (641 200)  (641 200)  LC_4 Logic Functioning bit
 (42 8)  (642 200)  (642 200)  LC_4 Logic Functioning bit
 (44 8)  (644 200)  (644 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (16 9)  (616 201)  (616 201)  routing T_12_12.sp4_v_b_24 <X> T_12_12.lc_trk_g2_0
 (17 9)  (617 201)  (617 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 201)  (623 201)  routing T_12_12.sp4_v_b_42 <X> T_12_12.lc_trk_g2_2
 (24 9)  (624 201)  (624 201)  routing T_12_12.sp4_v_b_42 <X> T_12_12.lc_trk_g2_2
 (32 9)  (632 201)  (632 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (39 9)  (639 201)  (639 201)  LC_4 Logic Functioning bit
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (42 9)  (642 201)  (642 201)  LC_4 Logic Functioning bit
 (28 10)  (628 202)  (628 202)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 202)  (636 202)  LC_5 Logic Functioning bit
 (39 10)  (639 202)  (639 202)  LC_5 Logic Functioning bit
 (41 10)  (641 202)  (641 202)  LC_5 Logic Functioning bit
 (42 10)  (642 202)  (642 202)  LC_5 Logic Functioning bit
 (44 10)  (644 202)  (644 202)  LC_5 Logic Functioning bit
 (45 10)  (645 202)  (645 202)  LC_5 Logic Functioning bit
 (51 10)  (651 202)  (651 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (608 203)  (608 203)  routing T_12_12.sp4_h_l_42 <X> T_12_12.sp4_v_t_42
 (30 11)  (630 203)  (630 203)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 203)  (632 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (636 203)  (636 203)  LC_5 Logic Functioning bit
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (41 11)  (641 203)  (641 203)  LC_5 Logic Functioning bit
 (42 11)  (642 203)  (642 203)  LC_5 Logic Functioning bit
 (14 12)  (614 204)  (614 204)  routing T_12_12.wire_logic_cluster/lc_0/out <X> T_12_12.lc_trk_g3_0
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 204)  (618 204)  routing T_12_12.wire_logic_cluster/lc_1/out <X> T_12_12.lc_trk_g3_1
 (27 12)  (627 204)  (627 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 204)  (628 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 204)  (630 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (635 204)  (635 204)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.input_2_6
 (36 12)  (636 204)  (636 204)  LC_6 Logic Functioning bit
 (39 12)  (639 204)  (639 204)  LC_6 Logic Functioning bit
 (41 12)  (641 204)  (641 204)  LC_6 Logic Functioning bit
 (42 12)  (642 204)  (642 204)  LC_6 Logic Functioning bit
 (44 12)  (644 204)  (644 204)  LC_6 Logic Functioning bit
 (45 12)  (645 204)  (645 204)  LC_6 Logic Functioning bit
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 205)  (632 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (636 205)  (636 205)  LC_6 Logic Functioning bit
 (39 13)  (639 205)  (639 205)  LC_6 Logic Functioning bit
 (41 13)  (641 205)  (641 205)  LC_6 Logic Functioning bit
 (42 13)  (642 205)  (642 205)  LC_6 Logic Functioning bit
 (0 14)  (600 206)  (600 206)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 206)  (601 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 206)  (614 206)  routing T_12_12.wire_logic_cluster/lc_4/out <X> T_12_12.lc_trk_g3_4
 (15 14)  (615 206)  (615 206)  routing T_12_12.sp4_h_l_24 <X> T_12_12.lc_trk_g3_5
 (16 14)  (616 206)  (616 206)  routing T_12_12.sp4_h_l_24 <X> T_12_12.lc_trk_g3_5
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (618 206)  (618 206)  routing T_12_12.sp4_h_l_24 <X> T_12_12.lc_trk_g3_5
 (21 14)  (621 206)  (621 206)  routing T_12_12.wire_logic_cluster/lc_7/out <X> T_12_12.lc_trk_g3_7
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (625 206)  (625 206)  routing T_12_12.wire_logic_cluster/lc_6/out <X> T_12_12.lc_trk_g3_6
 (27 14)  (627 206)  (627 206)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 206)  (628 206)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 206)  (630 206)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (39 14)  (639 206)  (639 206)  LC_7 Logic Functioning bit
 (41 14)  (641 206)  (641 206)  LC_7 Logic Functioning bit
 (42 14)  (642 206)  (642 206)  LC_7 Logic Functioning bit
 (44 14)  (644 206)  (644 206)  LC_7 Logic Functioning bit
 (45 14)  (645 206)  (645 206)  LC_7 Logic Functioning bit
 (0 15)  (600 207)  (600 207)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 207)  (601 207)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (630 207)  (630 207)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 207)  (632 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (635 207)  (635 207)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.input_2_7
 (36 15)  (636 207)  (636 207)  LC_7 Logic Functioning bit
 (39 15)  (639 207)  (639 207)  LC_7 Logic Functioning bit
 (41 15)  (641 207)  (641 207)  LC_7 Logic Functioning bit
 (42 15)  (642 207)  (642 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (21 0)  (675 192)  (675 192)  routing T_13_12.wire_logic_cluster/lc_3/out <X> T_13_12.lc_trk_g0_3
 (22 0)  (676 192)  (676 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (654 194)  (654 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (659 194)  (659 194)  routing T_13_12.sp4_v_t_43 <X> T_13_12.sp4_h_l_37
 (0 3)  (654 195)  (654 195)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 3)  (656 195)  (656 195)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (4 3)  (658 195)  (658 195)  routing T_13_12.sp4_v_t_43 <X> T_13_12.sp4_h_l_37
 (6 3)  (660 195)  (660 195)  routing T_13_12.sp4_v_t_43 <X> T_13_12.sp4_h_l_37
 (26 6)  (680 198)  (680 198)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 198)  (681 198)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 198)  (682 198)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 198)  (684 198)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 198)  (685 198)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 198)  (687 198)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 198)  (691 198)  LC_3 Logic Functioning bit
 (42 6)  (696 198)  (696 198)  LC_3 Logic Functioning bit
 (45 6)  (699 198)  (699 198)  LC_3 Logic Functioning bit
 (46 6)  (700 198)  (700 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (682 199)  (682 199)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 199)  (685 199)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 199)  (686 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 199)  (689 199)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.input_2_3
 (36 7)  (690 199)  (690 199)  LC_3 Logic Functioning bit
 (37 7)  (691 199)  (691 199)  LC_3 Logic Functioning bit
 (38 7)  (692 199)  (692 199)  LC_3 Logic Functioning bit
 (42 7)  (696 199)  (696 199)  LC_3 Logic Functioning bit
 (4 8)  (658 200)  (658 200)  routing T_13_12.sp4_v_t_43 <X> T_13_12.sp4_v_b_6
 (14 8)  (668 200)  (668 200)  routing T_13_12.sp4_v_t_21 <X> T_13_12.lc_trk_g2_0
 (9 9)  (663 201)  (663 201)  routing T_13_12.sp4_v_t_46 <X> T_13_12.sp4_v_b_7
 (10 9)  (664 201)  (664 201)  routing T_13_12.sp4_v_t_46 <X> T_13_12.sp4_v_b_7
 (14 9)  (668 201)  (668 201)  routing T_13_12.sp4_v_t_21 <X> T_13_12.lc_trk_g2_0
 (16 9)  (670 201)  (670 201)  routing T_13_12.sp4_v_t_21 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (14 10)  (668 202)  (668 202)  routing T_13_12.sp4_h_r_36 <X> T_13_12.lc_trk_g2_4
 (17 10)  (671 202)  (671 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (675 202)  (675 202)  routing T_13_12.wire_logic_cluster/lc_7/out <X> T_13_12.lc_trk_g2_7
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (15 11)  (669 203)  (669 203)  routing T_13_12.sp4_h_r_36 <X> T_13_12.lc_trk_g2_4
 (16 11)  (670 203)  (670 203)  routing T_13_12.sp4_h_r_36 <X> T_13_12.lc_trk_g2_4
 (17 11)  (671 203)  (671 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (678 203)  (678 203)  routing T_13_12.tnl_op_6 <X> T_13_12.lc_trk_g2_6
 (25 11)  (679 203)  (679 203)  routing T_13_12.tnl_op_6 <X> T_13_12.lc_trk_g2_6
 (13 12)  (667 204)  (667 204)  routing T_13_12.sp4_v_t_46 <X> T_13_12.sp4_v_b_11
 (14 12)  (668 204)  (668 204)  routing T_13_12.sp4_h_l_21 <X> T_13_12.lc_trk_g3_0
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (15 13)  (669 205)  (669 205)  routing T_13_12.sp4_h_l_21 <X> T_13_12.lc_trk_g3_0
 (16 13)  (670 205)  (670 205)  routing T_13_12.sp4_h_l_21 <X> T_13_12.lc_trk_g3_0
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (672 205)  (672 205)  routing T_13_12.sp4_r_v_b_41 <X> T_13_12.lc_trk_g3_1
 (16 14)  (670 206)  (670 206)  routing T_13_12.sp4_v_b_37 <X> T_13_12.lc_trk_g3_5
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 206)  (672 206)  routing T_13_12.sp4_v_b_37 <X> T_13_12.lc_trk_g3_5
 (26 14)  (680 206)  (680 206)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 206)  (682 206)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 206)  (687 206)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (38 14)  (692 206)  (692 206)  LC_7 Logic Functioning bit
 (41 14)  (695 206)  (695 206)  LC_7 Logic Functioning bit
 (43 14)  (697 206)  (697 206)  LC_7 Logic Functioning bit
 (45 14)  (699 206)  (699 206)  LC_7 Logic Functioning bit
 (18 15)  (672 207)  (672 207)  routing T_13_12.sp4_v_b_37 <X> T_13_12.lc_trk_g3_5
 (26 15)  (680 207)  (680 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 207)  (682 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 207)  (686 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (687 207)  (687 207)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.input_2_7
 (34 15)  (688 207)  (688 207)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.input_2_7
 (39 15)  (693 207)  (693 207)  LC_7 Logic Functioning bit
 (40 15)  (694 207)  (694 207)  LC_7 Logic Functioning bit
 (43 15)  (697 207)  (697 207)  LC_7 Logic Functioning bit
 (48 15)  (702 207)  (702 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_12

 (15 0)  (723 192)  (723 192)  routing T_14_12.sp4_h_r_9 <X> T_14_12.lc_trk_g0_1
 (16 0)  (724 192)  (724 192)  routing T_14_12.sp4_h_r_9 <X> T_14_12.lc_trk_g0_1
 (17 0)  (725 192)  (725 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (726 192)  (726 192)  routing T_14_12.sp4_h_r_9 <X> T_14_12.lc_trk_g0_1
 (22 1)  (730 193)  (730 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 193)  (731 193)  routing T_14_12.sp4_v_b_18 <X> T_14_12.lc_trk_g0_2
 (24 1)  (732 193)  (732 193)  routing T_14_12.sp4_v_b_18 <X> T_14_12.lc_trk_g0_2
 (0 2)  (708 194)  (708 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (22 2)  (730 194)  (730 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 194)  (731 194)  routing T_14_12.sp4_h_r_7 <X> T_14_12.lc_trk_g0_7
 (24 2)  (732 194)  (732 194)  routing T_14_12.sp4_h_r_7 <X> T_14_12.lc_trk_g0_7
 (26 2)  (734 194)  (734 194)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 194)  (736 194)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 194)  (738 194)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 194)  (739 194)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 194)  (741 194)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 194)  (742 194)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (43 2)  (751 194)  (751 194)  LC_1 Logic Functioning bit
 (0 3)  (708 195)  (708 195)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 3)  (710 195)  (710 195)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (21 3)  (729 195)  (729 195)  routing T_14_12.sp4_h_r_7 <X> T_14_12.lc_trk_g0_7
 (22 3)  (730 195)  (730 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (731 195)  (731 195)  routing T_14_12.sp4_v_b_22 <X> T_14_12.lc_trk_g0_6
 (24 3)  (732 195)  (732 195)  routing T_14_12.sp4_v_b_22 <X> T_14_12.lc_trk_g0_6
 (26 3)  (734 195)  (734 195)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 195)  (735 195)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 195)  (736 195)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 195)  (739 195)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (37 3)  (745 195)  (745 195)  LC_1 Logic Functioning bit
 (38 3)  (746 195)  (746 195)  LC_1 Logic Functioning bit
 (39 3)  (747 195)  (747 195)  LC_1 Logic Functioning bit
 (40 3)  (748 195)  (748 195)  LC_1 Logic Functioning bit
 (41 3)  (749 195)  (749 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (43 3)  (751 195)  (751 195)  LC_1 Logic Functioning bit
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (723 196)  (723 196)  routing T_14_12.sp4_h_r_9 <X> T_14_12.lc_trk_g1_1
 (16 4)  (724 196)  (724 196)  routing T_14_12.sp4_h_r_9 <X> T_14_12.lc_trk_g1_1
 (17 4)  (725 196)  (725 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (726 196)  (726 196)  routing T_14_12.sp4_h_r_9 <X> T_14_12.lc_trk_g1_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 196)  (738 196)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 196)  (741 196)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 196)  (742 196)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (37 4)  (745 196)  (745 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (41 4)  (749 196)  (749 196)  LC_2 Logic Functioning bit
 (42 4)  (750 196)  (750 196)  LC_2 Logic Functioning bit
 (43 4)  (751 196)  (751 196)  LC_2 Logic Functioning bit
 (50 4)  (758 196)  (758 196)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (11 5)  (719 197)  (719 197)  routing T_14_12.sp4_h_l_40 <X> T_14_12.sp4_h_r_5
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 197)  (744 197)  LC_2 Logic Functioning bit
 (37 5)  (745 197)  (745 197)  LC_2 Logic Functioning bit
 (38 5)  (746 197)  (746 197)  LC_2 Logic Functioning bit
 (39 5)  (747 197)  (747 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (42 5)  (750 197)  (750 197)  LC_2 Logic Functioning bit
 (43 5)  (751 197)  (751 197)  LC_2 Logic Functioning bit
 (16 6)  (724 198)  (724 198)  routing T_14_12.sp4_v_b_5 <X> T_14_12.lc_trk_g1_5
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 198)  (726 198)  routing T_14_12.sp4_v_b_5 <X> T_14_12.lc_trk_g1_5
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (731 198)  (731 198)  routing T_14_12.sp4_h_r_7 <X> T_14_12.lc_trk_g1_7
 (24 6)  (732 198)  (732 198)  routing T_14_12.sp4_h_r_7 <X> T_14_12.lc_trk_g1_7
 (27 6)  (735 198)  (735 198)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 198)  (738 198)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 198)  (741 198)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 198)  (742 198)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (37 6)  (745 198)  (745 198)  LC_3 Logic Functioning bit
 (38 6)  (746 198)  (746 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (43 6)  (751 198)  (751 198)  LC_3 Logic Functioning bit
 (21 7)  (729 199)  (729 199)  routing T_14_12.sp4_h_r_7 <X> T_14_12.lc_trk_g1_7
 (27 7)  (735 199)  (735 199)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 199)  (736 199)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 199)  (738 199)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 199)  (739 199)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 199)  (740 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (744 199)  (744 199)  LC_3 Logic Functioning bit
 (37 7)  (745 199)  (745 199)  LC_3 Logic Functioning bit
 (38 7)  (746 199)  (746 199)  LC_3 Logic Functioning bit
 (39 7)  (747 199)  (747 199)  LC_3 Logic Functioning bit
 (5 8)  (713 200)  (713 200)  routing T_14_12.sp4_h_l_38 <X> T_14_12.sp4_h_r_6
 (14 8)  (722 200)  (722 200)  routing T_14_12.bnl_op_0 <X> T_14_12.lc_trk_g2_0
 (17 8)  (725 200)  (725 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 200)  (726 200)  routing T_14_12.wire_logic_cluster/lc_1/out <X> T_14_12.lc_trk_g2_1
 (27 8)  (735 200)  (735 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 200)  (736 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 200)  (738 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 200)  (741 200)  routing T_14_12.lc_trk_g2_1 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (43 8)  (751 200)  (751 200)  LC_4 Logic Functioning bit
 (50 8)  (758 200)  (758 200)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (712 201)  (712 201)  routing T_14_12.sp4_h_l_38 <X> T_14_12.sp4_h_r_6
 (14 9)  (722 201)  (722 201)  routing T_14_12.bnl_op_0 <X> T_14_12.lc_trk_g2_0
 (17 9)  (725 201)  (725 201)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (28 9)  (736 201)  (736 201)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 201)  (745 201)  LC_4 Logic Functioning bit
 (39 9)  (747 201)  (747 201)  LC_4 Logic Functioning bit
 (14 10)  (722 202)  (722 202)  routing T_14_12.sp4_h_r_36 <X> T_14_12.lc_trk_g2_4
 (21 10)  (729 202)  (729 202)  routing T_14_12.wire_logic_cluster/lc_7/out <X> T_14_12.lc_trk_g2_7
 (22 10)  (730 202)  (730 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (8 11)  (716 203)  (716 203)  routing T_14_12.sp4_h_r_1 <X> T_14_12.sp4_v_t_42
 (9 11)  (717 203)  (717 203)  routing T_14_12.sp4_h_r_1 <X> T_14_12.sp4_v_t_42
 (10 11)  (718 203)  (718 203)  routing T_14_12.sp4_h_r_1 <X> T_14_12.sp4_v_t_42
 (15 11)  (723 203)  (723 203)  routing T_14_12.sp4_h_r_36 <X> T_14_12.lc_trk_g2_4
 (16 11)  (724 203)  (724 203)  routing T_14_12.sp4_h_r_36 <X> T_14_12.lc_trk_g2_4
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (14 12)  (722 204)  (722 204)  routing T_14_12.rgt_op_0 <X> T_14_12.lc_trk_g3_0
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (729 204)  (729 204)  routing T_14_12.rgt_op_3 <X> T_14_12.lc_trk_g3_3
 (22 12)  (730 204)  (730 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 204)  (732 204)  routing T_14_12.rgt_op_3 <X> T_14_12.lc_trk_g3_3
 (25 12)  (733 204)  (733 204)  routing T_14_12.wire_logic_cluster/lc_2/out <X> T_14_12.lc_trk_g3_2
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 204)  (741 204)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 204)  (742 204)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (37 12)  (745 204)  (745 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (40 12)  (748 204)  (748 204)  LC_6 Logic Functioning bit
 (42 12)  (750 204)  (750 204)  LC_6 Logic Functioning bit
 (43 12)  (751 204)  (751 204)  LC_6 Logic Functioning bit
 (5 13)  (713 205)  (713 205)  routing T_14_12.sp4_h_r_9 <X> T_14_12.sp4_v_b_9
 (15 13)  (723 205)  (723 205)  routing T_14_12.rgt_op_0 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (726 205)  (726 205)  routing T_14_12.sp4_r_v_b_41 <X> T_14_12.lc_trk_g3_1
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 205)  (734 205)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 205)  (735 205)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 205)  (740 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (742 205)  (742 205)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.input_2_6
 (36 13)  (744 205)  (744 205)  LC_6 Logic Functioning bit
 (37 13)  (745 205)  (745 205)  LC_6 Logic Functioning bit
 (38 13)  (746 205)  (746 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (40 13)  (748 205)  (748 205)  LC_6 Logic Functioning bit
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (42 13)  (750 205)  (750 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (720 206)  (720 206)  routing T_14_12.sp4_h_r_8 <X> T_14_12.sp4_h_l_46
 (14 14)  (722 206)  (722 206)  routing T_14_12.rgt_op_4 <X> T_14_12.lc_trk_g3_4
 (15 14)  (723 206)  (723 206)  routing T_14_12.rgt_op_5 <X> T_14_12.lc_trk_g3_5
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 206)  (726 206)  routing T_14_12.rgt_op_5 <X> T_14_12.lc_trk_g3_5
 (21 14)  (729 206)  (729 206)  routing T_14_12.rgt_op_7 <X> T_14_12.lc_trk_g3_7
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 206)  (732 206)  routing T_14_12.rgt_op_7 <X> T_14_12.lc_trk_g3_7
 (25 14)  (733 206)  (733 206)  routing T_14_12.rgt_op_6 <X> T_14_12.lc_trk_g3_6
 (26 14)  (734 206)  (734 206)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 206)  (736 206)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 206)  (738 206)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 206)  (739 206)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (41 14)  (749 206)  (749 206)  LC_7 Logic Functioning bit
 (43 14)  (751 206)  (751 206)  LC_7 Logic Functioning bit
 (45 14)  (753 206)  (753 206)  LC_7 Logic Functioning bit
 (50 14)  (758 206)  (758 206)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (708 207)  (708 207)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 207)  (709 207)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (13 15)  (721 207)  (721 207)  routing T_14_12.sp4_h_r_8 <X> T_14_12.sp4_h_l_46
 (15 15)  (723 207)  (723 207)  routing T_14_12.rgt_op_4 <X> T_14_12.lc_trk_g3_4
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (730 207)  (730 207)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 207)  (732 207)  routing T_14_12.rgt_op_6 <X> T_14_12.lc_trk_g3_6
 (26 15)  (734 207)  (734 207)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 207)  (736 207)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 207)  (739 207)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 207)  (745 207)  LC_7 Logic Functioning bit
 (38 15)  (746 207)  (746 207)  LC_7 Logic Functioning bit
 (41 15)  (749 207)  (749 207)  LC_7 Logic Functioning bit
 (43 15)  (751 207)  (751 207)  LC_7 Logic Functioning bit
 (51 15)  (759 207)  (759 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_12

 (25 0)  (787 192)  (787 192)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g0_2
 (27 0)  (789 192)  (789 192)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 192)  (790 192)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (41 0)  (803 192)  (803 192)  LC_0 Logic Functioning bit
 (42 0)  (804 192)  (804 192)  LC_0 Logic Functioning bit
 (44 0)  (806 192)  (806 192)  LC_0 Logic Functioning bit
 (45 0)  (807 192)  (807 192)  LC_0 Logic Functioning bit
 (48 0)  (810 192)  (810 192)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (9 1)  (771 193)  (771 193)  routing T_15_12.sp4_v_t_36 <X> T_15_12.sp4_v_b_1
 (15 1)  (777 193)  (777 193)  routing T_15_12.sp4_v_t_5 <X> T_15_12.lc_trk_g0_0
 (16 1)  (778 193)  (778 193)  routing T_15_12.sp4_v_t_5 <X> T_15_12.lc_trk_g0_0
 (17 1)  (779 193)  (779 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 193)  (785 193)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g0_2
 (25 1)  (787 193)  (787 193)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g0_2
 (36 1)  (798 193)  (798 193)  LC_0 Logic Functioning bit
 (39 1)  (801 193)  (801 193)  LC_0 Logic Functioning bit
 (41 1)  (803 193)  (803 193)  LC_0 Logic Functioning bit
 (42 1)  (804 193)  (804 193)  LC_0 Logic Functioning bit
 (50 1)  (812 193)  (812 193)  Carry_In_Mux bit 

 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (39 2)  (801 194)  (801 194)  LC_1 Logic Functioning bit
 (41 2)  (803 194)  (803 194)  LC_1 Logic Functioning bit
 (42 2)  (804 194)  (804 194)  LC_1 Logic Functioning bit
 (44 2)  (806 194)  (806 194)  LC_1 Logic Functioning bit
 (45 2)  (807 194)  (807 194)  LC_1 Logic Functioning bit
 (46 2)  (808 194)  (808 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (764 195)  (764 195)  routing T_15_12.lc_trk_g0_0 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (30 3)  (792 195)  (792 195)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 195)  (798 195)  LC_1 Logic Functioning bit
 (39 3)  (801 195)  (801 195)  LC_1 Logic Functioning bit
 (41 3)  (803 195)  (803 195)  LC_1 Logic Functioning bit
 (42 3)  (804 195)  (804 195)  LC_1 Logic Functioning bit
 (0 4)  (762 196)  (762 196)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (783 196)  (783 196)  routing T_15_12.wire_logic_cluster/lc_3/out <X> T_15_12.lc_trk_g1_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 196)  (787 196)  routing T_15_12.wire_logic_cluster/lc_2/out <X> T_15_12.lc_trk_g1_2
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (41 4)  (803 196)  (803 196)  LC_2 Logic Functioning bit
 (42 4)  (804 196)  (804 196)  LC_2 Logic Functioning bit
 (44 4)  (806 196)  (806 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (46 4)  (808 196)  (808 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (762 197)  (762 197)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (8 5)  (770 197)  (770 197)  routing T_15_12.sp4_v_t_36 <X> T_15_12.sp4_v_b_4
 (10 5)  (772 197)  (772 197)  routing T_15_12.sp4_v_t_36 <X> T_15_12.sp4_v_b_4
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 197)  (792 197)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (39 5)  (801 197)  (801 197)  LC_2 Logic Functioning bit
 (41 5)  (803 197)  (803 197)  LC_2 Logic Functioning bit
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (17 6)  (779 198)  (779 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 198)  (780 198)  routing T_15_12.wire_logic_cluster/lc_5/out <X> T_15_12.lc_trk_g1_5
 (21 6)  (783 198)  (783 198)  routing T_15_12.wire_logic_cluster/lc_7/out <X> T_15_12.lc_trk_g1_7
 (22 6)  (784 198)  (784 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 198)  (787 198)  routing T_15_12.wire_logic_cluster/lc_6/out <X> T_15_12.lc_trk_g1_6
 (27 6)  (789 198)  (789 198)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 198)  (798 198)  LC_3 Logic Functioning bit
 (39 6)  (801 198)  (801 198)  LC_3 Logic Functioning bit
 (41 6)  (803 198)  (803 198)  LC_3 Logic Functioning bit
 (42 6)  (804 198)  (804 198)  LC_3 Logic Functioning bit
 (44 6)  (806 198)  (806 198)  LC_3 Logic Functioning bit
 (45 6)  (807 198)  (807 198)  LC_3 Logic Functioning bit
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 199)  (792 199)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 199)  (798 199)  LC_3 Logic Functioning bit
 (39 7)  (801 199)  (801 199)  LC_3 Logic Functioning bit
 (41 7)  (803 199)  (803 199)  LC_3 Logic Functioning bit
 (42 7)  (804 199)  (804 199)  LC_3 Logic Functioning bit
 (48 7)  (810 199)  (810 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (789 200)  (789 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 200)  (790 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 200)  (792 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 200)  (798 200)  LC_4 Logic Functioning bit
 (39 8)  (801 200)  (801 200)  LC_4 Logic Functioning bit
 (41 8)  (803 200)  (803 200)  LC_4 Logic Functioning bit
 (42 8)  (804 200)  (804 200)  LC_4 Logic Functioning bit
 (44 8)  (806 200)  (806 200)  LC_4 Logic Functioning bit
 (45 8)  (807 200)  (807 200)  LC_4 Logic Functioning bit
 (36 9)  (798 201)  (798 201)  LC_4 Logic Functioning bit
 (39 9)  (801 201)  (801 201)  LC_4 Logic Functioning bit
 (41 9)  (803 201)  (803 201)  LC_4 Logic Functioning bit
 (42 9)  (804 201)  (804 201)  LC_4 Logic Functioning bit
 (48 9)  (810 201)  (810 201)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (789 202)  (789 202)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 202)  (792 202)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (39 10)  (801 202)  (801 202)  LC_5 Logic Functioning bit
 (41 10)  (803 202)  (803 202)  LC_5 Logic Functioning bit
 (42 10)  (804 202)  (804 202)  LC_5 Logic Functioning bit
 (44 10)  (806 202)  (806 202)  LC_5 Logic Functioning bit
 (45 10)  (807 202)  (807 202)  LC_5 Logic Functioning bit
 (36 11)  (798 203)  (798 203)  LC_5 Logic Functioning bit
 (39 11)  (801 203)  (801 203)  LC_5 Logic Functioning bit
 (41 11)  (803 203)  (803 203)  LC_5 Logic Functioning bit
 (42 11)  (804 203)  (804 203)  LC_5 Logic Functioning bit
 (14 12)  (776 204)  (776 204)  routing T_15_12.wire_logic_cluster/lc_0/out <X> T_15_12.lc_trk_g3_0
 (22 12)  (784 204)  (784 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (785 204)  (785 204)  routing T_15_12.sp12_v_b_11 <X> T_15_12.lc_trk_g3_3
 (27 12)  (789 204)  (789 204)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 204)  (792 204)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (41 12)  (803 204)  (803 204)  LC_6 Logic Functioning bit
 (42 12)  (804 204)  (804 204)  LC_6 Logic Functioning bit
 (44 12)  (806 204)  (806 204)  LC_6 Logic Functioning bit
 (45 12)  (807 204)  (807 204)  LC_6 Logic Functioning bit
 (17 13)  (779 205)  (779 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 205)  (792 205)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 205)  (798 205)  LC_6 Logic Functioning bit
 (39 13)  (801 205)  (801 205)  LC_6 Logic Functioning bit
 (41 13)  (803 205)  (803 205)  LC_6 Logic Functioning bit
 (42 13)  (804 205)  (804 205)  LC_6 Logic Functioning bit
 (0 14)  (762 206)  (762 206)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (768 206)  (768 206)  routing T_15_12.sp4_v_b_6 <X> T_15_12.sp4_v_t_44
 (14 14)  (776 206)  (776 206)  routing T_15_12.wire_logic_cluster/lc_4/out <X> T_15_12.lc_trk_g3_4
 (16 14)  (778 206)  (778 206)  routing T_15_12.sp12_v_b_21 <X> T_15_12.lc_trk_g3_5
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (27 14)  (789 206)  (789 206)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 206)  (792 206)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 206)  (798 206)  LC_7 Logic Functioning bit
 (39 14)  (801 206)  (801 206)  LC_7 Logic Functioning bit
 (41 14)  (803 206)  (803 206)  LC_7 Logic Functioning bit
 (42 14)  (804 206)  (804 206)  LC_7 Logic Functioning bit
 (45 14)  (807 206)  (807 206)  LC_7 Logic Functioning bit
 (0 15)  (762 207)  (762 207)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 207)  (763 207)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (5 15)  (767 207)  (767 207)  routing T_15_12.sp4_v_b_6 <X> T_15_12.sp4_v_t_44
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (780 207)  (780 207)  routing T_15_12.sp12_v_b_21 <X> T_15_12.lc_trk_g3_5
 (30 15)  (792 207)  (792 207)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 207)  (798 207)  LC_7 Logic Functioning bit
 (39 15)  (801 207)  (801 207)  LC_7 Logic Functioning bit
 (41 15)  (803 207)  (803 207)  LC_7 Logic Functioning bit
 (42 15)  (804 207)  (804 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (26 0)  (842 192)  (842 192)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 192)  (843 192)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 192)  (844 192)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 192)  (846 192)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 192)  (849 192)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 192)  (851 192)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.input_2_0
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (37 0)  (853 192)  (853 192)  LC_0 Logic Functioning bit
 (39 0)  (855 192)  (855 192)  LC_0 Logic Functioning bit
 (41 0)  (857 192)  (857 192)  LC_0 Logic Functioning bit
 (43 0)  (859 192)  (859 192)  LC_0 Logic Functioning bit
 (26 1)  (842 193)  (842 193)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 193)  (846 193)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 193)  (847 193)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 193)  (849 193)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.input_2_0
 (35 1)  (851 193)  (851 193)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.input_2_0
 (36 1)  (852 193)  (852 193)  LC_0 Logic Functioning bit
 (37 1)  (853 193)  (853 193)  LC_0 Logic Functioning bit
 (39 1)  (855 193)  (855 193)  LC_0 Logic Functioning bit
 (47 1)  (863 193)  (863 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (842 194)  (842 194)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 194)  (846 194)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 194)  (849 194)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 194)  (850 194)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 194)  (851 194)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.input_2_1
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (39 2)  (855 194)  (855 194)  LC_1 Logic Functioning bit
 (52 2)  (868 194)  (868 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (838 195)  (838 195)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (839 195)  (839 195)  routing T_16_12.sp12_h_l_21 <X> T_16_12.lc_trk_g0_6
 (25 3)  (841 195)  (841 195)  routing T_16_12.sp12_h_l_21 <X> T_16_12.lc_trk_g0_6
 (26 3)  (842 195)  (842 195)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 195)  (843 195)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 195)  (847 195)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 195)  (848 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (850 195)  (850 195)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.input_2_1
 (37 3)  (853 195)  (853 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (53 3)  (869 195)  (869 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (831 196)  (831 196)  routing T_16_12.sp4_v_b_17 <X> T_16_12.lc_trk_g1_1
 (16 4)  (832 196)  (832 196)  routing T_16_12.sp4_v_b_17 <X> T_16_12.lc_trk_g1_1
 (17 4)  (833 196)  (833 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (843 196)  (843 196)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 196)  (846 196)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 196)  (849 196)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 196)  (850 196)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (45 4)  (861 196)  (861 196)  LC_2 Logic Functioning bit
 (50 4)  (866 196)  (866 196)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (868 196)  (868 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (843 197)  (843 197)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 197)  (847 197)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (38 5)  (854 197)  (854 197)  LC_2 Logic Functioning bit
 (39 5)  (855 197)  (855 197)  LC_2 Logic Functioning bit
 (42 5)  (858 197)  (858 197)  LC_2 Logic Functioning bit
 (14 6)  (830 198)  (830 198)  routing T_16_12.sp4_h_l_9 <X> T_16_12.lc_trk_g1_4
 (16 6)  (832 198)  (832 198)  routing T_16_12.sp12_h_l_18 <X> T_16_12.lc_trk_g1_5
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (19 6)  (835 198)  (835 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (31 6)  (847 198)  (847 198)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 198)  (849 198)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 198)  (850 198)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (41 6)  (857 198)  (857 198)  LC_3 Logic Functioning bit
 (43 6)  (859 198)  (859 198)  LC_3 Logic Functioning bit
 (14 7)  (830 199)  (830 199)  routing T_16_12.sp4_h_l_9 <X> T_16_12.lc_trk_g1_4
 (15 7)  (831 199)  (831 199)  routing T_16_12.sp4_h_l_9 <X> T_16_12.lc_trk_g1_4
 (16 7)  (832 199)  (832 199)  routing T_16_12.sp4_h_l_9 <X> T_16_12.lc_trk_g1_4
 (17 7)  (833 199)  (833 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (834 199)  (834 199)  routing T_16_12.sp12_h_l_18 <X> T_16_12.lc_trk_g1_5
 (22 7)  (838 199)  (838 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (839 199)  (839 199)  routing T_16_12.sp4_h_r_6 <X> T_16_12.lc_trk_g1_6
 (24 7)  (840 199)  (840 199)  routing T_16_12.sp4_h_r_6 <X> T_16_12.lc_trk_g1_6
 (25 7)  (841 199)  (841 199)  routing T_16_12.sp4_h_r_6 <X> T_16_12.lc_trk_g1_6
 (28 7)  (844 199)  (844 199)  routing T_16_12.lc_trk_g2_1 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (40 7)  (856 199)  (856 199)  LC_3 Logic Functioning bit
 (42 7)  (858 199)  (858 199)  LC_3 Logic Functioning bit
 (48 7)  (864 199)  (864 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (824 200)  (824 200)  routing T_16_12.sp4_h_l_46 <X> T_16_12.sp4_h_r_7
 (10 8)  (826 200)  (826 200)  routing T_16_12.sp4_h_l_46 <X> T_16_12.sp4_h_r_7
 (16 8)  (832 200)  (832 200)  routing T_16_12.sp4_v_t_12 <X> T_16_12.lc_trk_g2_1
 (17 8)  (833 200)  (833 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (834 200)  (834 200)  routing T_16_12.sp4_v_t_12 <X> T_16_12.lc_trk_g2_1
 (21 8)  (837 200)  (837 200)  routing T_16_12.sp4_v_t_14 <X> T_16_12.lc_trk_g2_3
 (22 8)  (838 200)  (838 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (839 200)  (839 200)  routing T_16_12.sp4_v_t_14 <X> T_16_12.lc_trk_g2_3
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (8 11)  (824 203)  (824 203)  routing T_16_12.sp4_h_r_7 <X> T_16_12.sp4_v_t_42
 (9 11)  (825 203)  (825 203)  routing T_16_12.sp4_h_r_7 <X> T_16_12.sp4_v_t_42
 (18 11)  (834 203)  (834 203)  routing T_16_12.sp4_r_v_b_37 <X> T_16_12.lc_trk_g2_5
 (22 11)  (838 203)  (838 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 203)  (839 203)  routing T_16_12.sp4_h_r_30 <X> T_16_12.lc_trk_g2_6
 (24 11)  (840 203)  (840 203)  routing T_16_12.sp4_h_r_30 <X> T_16_12.lc_trk_g2_6
 (25 11)  (841 203)  (841 203)  routing T_16_12.sp4_h_r_30 <X> T_16_12.lc_trk_g2_6
 (2 12)  (818 204)  (818 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (15 12)  (831 204)  (831 204)  routing T_16_12.sp4_h_r_25 <X> T_16_12.lc_trk_g3_1
 (16 12)  (832 204)  (832 204)  routing T_16_12.sp4_h_r_25 <X> T_16_12.lc_trk_g3_1
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (837 204)  (837 204)  routing T_16_12.sp4_v_t_22 <X> T_16_12.lc_trk_g3_3
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 204)  (839 204)  routing T_16_12.sp4_v_t_22 <X> T_16_12.lc_trk_g3_3
 (25 12)  (841 204)  (841 204)  routing T_16_12.wire_logic_cluster/lc_2/out <X> T_16_12.lc_trk_g3_2
 (27 12)  (843 204)  (843 204)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 204)  (844 204)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 204)  (847 204)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 204)  (849 204)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 204)  (852 204)  LC_6 Logic Functioning bit
 (38 12)  (854 204)  (854 204)  LC_6 Logic Functioning bit
 (52 12)  (868 204)  (868 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (831 205)  (831 205)  routing T_16_12.tnr_op_0 <X> T_16_12.lc_trk_g3_0
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (834 205)  (834 205)  routing T_16_12.sp4_h_r_25 <X> T_16_12.lc_trk_g3_1
 (21 13)  (837 205)  (837 205)  routing T_16_12.sp4_v_t_22 <X> T_16_12.lc_trk_g3_3
 (22 13)  (838 205)  (838 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (843 205)  (843 205)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 205)  (844 205)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 205)  (845 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 205)  (852 205)  LC_6 Logic Functioning bit
 (37 13)  (853 205)  (853 205)  LC_6 Logic Functioning bit
 (38 13)  (854 205)  (854 205)  LC_6 Logic Functioning bit
 (39 13)  (855 205)  (855 205)  LC_6 Logic Functioning bit
 (41 13)  (857 205)  (857 205)  LC_6 Logic Functioning bit
 (43 13)  (859 205)  (859 205)  LC_6 Logic Functioning bit
 (5 14)  (821 206)  (821 206)  routing T_16_12.sp4_h_r_6 <X> T_16_12.sp4_h_l_44
 (11 14)  (827 206)  (827 206)  routing T_16_12.sp4_h_r_5 <X> T_16_12.sp4_v_t_46
 (13 14)  (829 206)  (829 206)  routing T_16_12.sp4_h_r_5 <X> T_16_12.sp4_v_t_46
 (15 14)  (831 206)  (831 206)  routing T_16_12.sp4_v_t_32 <X> T_16_12.lc_trk_g3_5
 (16 14)  (832 206)  (832 206)  routing T_16_12.sp4_v_t_32 <X> T_16_12.lc_trk_g3_5
 (17 14)  (833 206)  (833 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (841 206)  (841 206)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g3_6
 (4 15)  (820 207)  (820 207)  routing T_16_12.sp4_h_r_6 <X> T_16_12.sp4_h_l_44
 (12 15)  (828 207)  (828 207)  routing T_16_12.sp4_h_r_5 <X> T_16_12.sp4_v_t_46
 (22 15)  (838 207)  (838 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (839 207)  (839 207)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g3_6
 (25 15)  (841 207)  (841 207)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g3_6


LogicTile_17_12

 (27 0)  (901 192)  (901 192)  routing T_17_12.lc_trk_g1_0 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 192)  (906 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 192)  (907 192)  routing T_17_12.lc_trk_g2_3 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 192)  (910 192)  LC_0 Logic Functioning bit
 (37 0)  (911 192)  (911 192)  LC_0 Logic Functioning bit
 (38 0)  (912 192)  (912 192)  LC_0 Logic Functioning bit
 (39 0)  (913 192)  (913 192)  LC_0 Logic Functioning bit
 (41 0)  (915 192)  (915 192)  LC_0 Logic Functioning bit
 (43 0)  (917 192)  (917 192)  LC_0 Logic Functioning bit
 (45 0)  (919 192)  (919 192)  LC_0 Logic Functioning bit
 (46 0)  (920 192)  (920 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (888 193)  (888 193)  routing T_17_12.sp4_r_v_b_35 <X> T_17_12.lc_trk_g0_0
 (17 1)  (891 193)  (891 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (27 1)  (901 193)  (901 193)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 193)  (902 193)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 193)  (903 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 193)  (905 193)  routing T_17_12.lc_trk_g2_3 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 193)  (910 193)  LC_0 Logic Functioning bit
 (38 1)  (912 193)  (912 193)  LC_0 Logic Functioning bit
 (45 1)  (919 193)  (919 193)  LC_0 Logic Functioning bit
 (48 1)  (922 193)  (922 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (876 195)  (876 195)  routing T_17_12.lc_trk_g0_0 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (11 4)  (885 196)  (885 196)  routing T_17_12.sp4_v_t_39 <X> T_17_12.sp4_v_b_5
 (14 4)  (888 196)  (888 196)  routing T_17_12.sp4_v_b_8 <X> T_17_12.lc_trk_g1_0
 (12 5)  (886 197)  (886 197)  routing T_17_12.sp4_v_t_39 <X> T_17_12.sp4_v_b_5
 (14 5)  (888 197)  (888 197)  routing T_17_12.sp4_v_b_8 <X> T_17_12.lc_trk_g1_0
 (16 5)  (890 197)  (890 197)  routing T_17_12.sp4_v_b_8 <X> T_17_12.lc_trk_g1_0
 (17 5)  (891 197)  (891 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (6 6)  (880 198)  (880 198)  routing T_17_12.sp4_v_b_0 <X> T_17_12.sp4_v_t_38
 (16 6)  (890 198)  (890 198)  routing T_17_12.sp4_v_b_5 <X> T_17_12.lc_trk_g1_5
 (17 6)  (891 198)  (891 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (892 198)  (892 198)  routing T_17_12.sp4_v_b_5 <X> T_17_12.lc_trk_g1_5
 (5 7)  (879 199)  (879 199)  routing T_17_12.sp4_v_b_0 <X> T_17_12.sp4_v_t_38
 (22 8)  (896 200)  (896 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (897 200)  (897 200)  routing T_17_12.sp12_v_b_11 <X> T_17_12.lc_trk_g2_3
 (2 12)  (876 204)  (876 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (885 206)  (885 206)  routing T_17_12.sp4_v_b_8 <X> T_17_12.sp4_v_t_46
 (0 15)  (874 207)  (874 207)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 207)  (875 207)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (12 15)  (886 207)  (886 207)  routing T_17_12.sp4_v_b_8 <X> T_17_12.sp4_v_t_46


LogicTile_18_12

 (27 0)  (955 192)  (955 192)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 192)  (956 192)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 192)  (964 192)  LC_0 Logic Functioning bit
 (39 0)  (967 192)  (967 192)  LC_0 Logic Functioning bit
 (41 0)  (969 192)  (969 192)  LC_0 Logic Functioning bit
 (42 0)  (970 192)  (970 192)  LC_0 Logic Functioning bit
 (44 0)  (972 192)  (972 192)  LC_0 Logic Functioning bit
 (45 0)  (973 192)  (973 192)  LC_0 Logic Functioning bit
 (36 1)  (964 193)  (964 193)  LC_0 Logic Functioning bit
 (39 1)  (967 193)  (967 193)  LC_0 Logic Functioning bit
 (41 1)  (969 193)  (969 193)  LC_0 Logic Functioning bit
 (42 1)  (970 193)  (970 193)  LC_0 Logic Functioning bit
 (49 1)  (977 193)  (977 193)  Carry_In_Mux bit 

 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (936 194)  (936 194)  routing T_18_12.sp4_v_t_36 <X> T_18_12.sp4_h_l_36
 (9 2)  (937 194)  (937 194)  routing T_18_12.sp4_v_t_36 <X> T_18_12.sp4_h_l_36
 (27 2)  (955 194)  (955 194)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 194)  (956 194)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 194)  (964 194)  LC_1 Logic Functioning bit
 (39 2)  (967 194)  (967 194)  LC_1 Logic Functioning bit
 (41 2)  (969 194)  (969 194)  LC_1 Logic Functioning bit
 (42 2)  (970 194)  (970 194)  LC_1 Logic Functioning bit
 (44 2)  (972 194)  (972 194)  LC_1 Logic Functioning bit
 (45 2)  (973 194)  (973 194)  LC_1 Logic Functioning bit
 (0 3)  (928 195)  (928 195)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (36 3)  (964 195)  (964 195)  LC_1 Logic Functioning bit
 (39 3)  (967 195)  (967 195)  LC_1 Logic Functioning bit
 (41 3)  (969 195)  (969 195)  LC_1 Logic Functioning bit
 (42 3)  (970 195)  (970 195)  LC_1 Logic Functioning bit
 (21 4)  (949 196)  (949 196)  routing T_18_12.wire_logic_cluster/lc_3/out <X> T_18_12.lc_trk_g1_3
 (22 4)  (950 196)  (950 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 196)  (953 196)  routing T_18_12.wire_logic_cluster/lc_2/out <X> T_18_12.lc_trk_g1_2
 (27 4)  (955 196)  (955 196)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 196)  (964 196)  LC_2 Logic Functioning bit
 (39 4)  (967 196)  (967 196)  LC_2 Logic Functioning bit
 (41 4)  (969 196)  (969 196)  LC_2 Logic Functioning bit
 (42 4)  (970 196)  (970 196)  LC_2 Logic Functioning bit
 (44 4)  (972 196)  (972 196)  LC_2 Logic Functioning bit
 (45 4)  (973 196)  (973 196)  LC_2 Logic Functioning bit
 (11 5)  (939 197)  (939 197)  routing T_18_12.sp4_h_l_40 <X> T_18_12.sp4_h_r_5
 (22 5)  (950 197)  (950 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 197)  (958 197)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 197)  (964 197)  LC_2 Logic Functioning bit
 (39 5)  (967 197)  (967 197)  LC_2 Logic Functioning bit
 (41 5)  (969 197)  (969 197)  LC_2 Logic Functioning bit
 (42 5)  (970 197)  (970 197)  LC_2 Logic Functioning bit
 (17 6)  (945 198)  (945 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 198)  (946 198)  routing T_18_12.wire_logic_cluster/lc_5/out <X> T_18_12.lc_trk_g1_5
 (25 6)  (953 198)  (953 198)  routing T_18_12.wire_logic_cluster/lc_6/out <X> T_18_12.lc_trk_g1_6
 (27 6)  (955 198)  (955 198)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (41 6)  (969 198)  (969 198)  LC_3 Logic Functioning bit
 (42 6)  (970 198)  (970 198)  LC_3 Logic Functioning bit
 (44 6)  (972 198)  (972 198)  LC_3 Logic Functioning bit
 (45 6)  (973 198)  (973 198)  LC_3 Logic Functioning bit
 (22 7)  (950 199)  (950 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 199)  (958 199)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 199)  (964 199)  LC_3 Logic Functioning bit
 (39 7)  (967 199)  (967 199)  LC_3 Logic Functioning bit
 (41 7)  (969 199)  (969 199)  LC_3 Logic Functioning bit
 (42 7)  (970 199)  (970 199)  LC_3 Logic Functioning bit
 (51 7)  (979 199)  (979 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (955 200)  (955 200)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 200)  (956 200)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 200)  (957 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 200)  (958 200)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 200)  (960 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 200)  (964 200)  LC_4 Logic Functioning bit
 (39 8)  (967 200)  (967 200)  LC_4 Logic Functioning bit
 (41 8)  (969 200)  (969 200)  LC_4 Logic Functioning bit
 (42 8)  (970 200)  (970 200)  LC_4 Logic Functioning bit
 (44 8)  (972 200)  (972 200)  LC_4 Logic Functioning bit
 (45 8)  (973 200)  (973 200)  LC_4 Logic Functioning bit
 (53 8)  (981 200)  (981 200)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (36 9)  (964 201)  (964 201)  LC_4 Logic Functioning bit
 (39 9)  (967 201)  (967 201)  LC_4 Logic Functioning bit
 (41 9)  (969 201)  (969 201)  LC_4 Logic Functioning bit
 (42 9)  (970 201)  (970 201)  LC_4 Logic Functioning bit
 (3 10)  (931 202)  (931 202)  routing T_18_12.sp12_v_t_22 <X> T_18_12.sp12_h_l_22
 (27 10)  (955 202)  (955 202)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 202)  (958 202)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 202)  (964 202)  LC_5 Logic Functioning bit
 (39 10)  (967 202)  (967 202)  LC_5 Logic Functioning bit
 (41 10)  (969 202)  (969 202)  LC_5 Logic Functioning bit
 (42 10)  (970 202)  (970 202)  LC_5 Logic Functioning bit
 (44 10)  (972 202)  (972 202)  LC_5 Logic Functioning bit
 (45 10)  (973 202)  (973 202)  LC_5 Logic Functioning bit
 (36 11)  (964 203)  (964 203)  LC_5 Logic Functioning bit
 (39 11)  (967 203)  (967 203)  LC_5 Logic Functioning bit
 (41 11)  (969 203)  (969 203)  LC_5 Logic Functioning bit
 (42 11)  (970 203)  (970 203)  LC_5 Logic Functioning bit
 (11 12)  (939 204)  (939 204)  routing T_18_12.sp4_h_l_40 <X> T_18_12.sp4_v_b_11
 (13 12)  (941 204)  (941 204)  routing T_18_12.sp4_h_l_40 <X> T_18_12.sp4_v_b_11
 (14 12)  (942 204)  (942 204)  routing T_18_12.wire_logic_cluster/lc_0/out <X> T_18_12.lc_trk_g3_0
 (17 12)  (945 204)  (945 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 204)  (946 204)  routing T_18_12.wire_logic_cluster/lc_1/out <X> T_18_12.lc_trk_g3_1
 (27 12)  (955 204)  (955 204)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 204)  (957 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 204)  (958 204)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 204)  (960 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 204)  (964 204)  LC_6 Logic Functioning bit
 (39 12)  (967 204)  (967 204)  LC_6 Logic Functioning bit
 (41 12)  (969 204)  (969 204)  LC_6 Logic Functioning bit
 (42 12)  (970 204)  (970 204)  LC_6 Logic Functioning bit
 (44 12)  (972 204)  (972 204)  LC_6 Logic Functioning bit
 (45 12)  (973 204)  (973 204)  LC_6 Logic Functioning bit
 (5 13)  (933 205)  (933 205)  routing T_18_12.sp4_h_r_9 <X> T_18_12.sp4_v_b_9
 (12 13)  (940 205)  (940 205)  routing T_18_12.sp4_h_l_40 <X> T_18_12.sp4_v_b_11
 (17 13)  (945 205)  (945 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (958 205)  (958 205)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 205)  (964 205)  LC_6 Logic Functioning bit
 (39 13)  (967 205)  (967 205)  LC_6 Logic Functioning bit
 (41 13)  (969 205)  (969 205)  LC_6 Logic Functioning bit
 (42 13)  (970 205)  (970 205)  LC_6 Logic Functioning bit
 (0 14)  (928 206)  (928 206)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (932 206)  (932 206)  routing T_18_12.sp4_h_r_9 <X> T_18_12.sp4_v_t_44
 (14 14)  (942 206)  (942 206)  routing T_18_12.wire_logic_cluster/lc_4/out <X> T_18_12.lc_trk_g3_4
 (15 14)  (943 206)  (943 206)  routing T_18_12.sp4_h_l_24 <X> T_18_12.lc_trk_g3_5
 (16 14)  (944 206)  (944 206)  routing T_18_12.sp4_h_l_24 <X> T_18_12.lc_trk_g3_5
 (17 14)  (945 206)  (945 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (946 206)  (946 206)  routing T_18_12.sp4_h_l_24 <X> T_18_12.lc_trk_g3_5
 (21 14)  (949 206)  (949 206)  routing T_18_12.wire_logic_cluster/lc_7/out <X> T_18_12.lc_trk_g3_7
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (955 206)  (955 206)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 206)  (956 206)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 206)  (957 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 206)  (958 206)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 206)  (960 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 206)  (964 206)  LC_7 Logic Functioning bit
 (39 14)  (967 206)  (967 206)  LC_7 Logic Functioning bit
 (41 14)  (969 206)  (969 206)  LC_7 Logic Functioning bit
 (42 14)  (970 206)  (970 206)  LC_7 Logic Functioning bit
 (44 14)  (972 206)  (972 206)  LC_7 Logic Functioning bit
 (45 14)  (973 206)  (973 206)  LC_7 Logic Functioning bit
 (0 15)  (928 207)  (928 207)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 207)  (929 207)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (5 15)  (933 207)  (933 207)  routing T_18_12.sp4_h_r_9 <X> T_18_12.sp4_v_t_44
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (958 207)  (958 207)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 207)  (964 207)  LC_7 Logic Functioning bit
 (39 15)  (967 207)  (967 207)  LC_7 Logic Functioning bit
 (41 15)  (969 207)  (969 207)  LC_7 Logic Functioning bit
 (42 15)  (970 207)  (970 207)  LC_7 Logic Functioning bit


LogicTile_19_12

 (21 0)  (1003 192)  (1003 192)  routing T_19_12.bnr_op_3 <X> T_19_12.lc_trk_g0_3
 (22 0)  (1004 192)  (1004 192)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (1007 192)  (1007 192)  routing T_19_12.lft_op_2 <X> T_19_12.lc_trk_g0_2
 (26 0)  (1008 192)  (1008 192)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 192)  (1009 192)  routing T_19_12.lc_trk_g1_0 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 192)  (1013 192)  routing T_19_12.lc_trk_g2_5 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 192)  (1014 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 192)  (1015 192)  routing T_19_12.lc_trk_g2_5 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 192)  (1018 192)  LC_0 Logic Functioning bit
 (37 0)  (1019 192)  (1019 192)  LC_0 Logic Functioning bit
 (38 0)  (1020 192)  (1020 192)  LC_0 Logic Functioning bit
 (39 0)  (1021 192)  (1021 192)  LC_0 Logic Functioning bit
 (41 0)  (1023 192)  (1023 192)  LC_0 Logic Functioning bit
 (42 0)  (1024 192)  (1024 192)  LC_0 Logic Functioning bit
 (43 0)  (1025 192)  (1025 192)  LC_0 Logic Functioning bit
 (21 1)  (1003 193)  (1003 193)  routing T_19_12.bnr_op_3 <X> T_19_12.lc_trk_g0_3
 (22 1)  (1004 193)  (1004 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1006 193)  (1006 193)  routing T_19_12.lft_op_2 <X> T_19_12.lc_trk_g0_2
 (26 1)  (1008 193)  (1008 193)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 193)  (1009 193)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 193)  (1011 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 193)  (1014 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1015 193)  (1015 193)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.input_2_0
 (34 1)  (1016 193)  (1016 193)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.input_2_0
 (36 1)  (1018 193)  (1018 193)  LC_0 Logic Functioning bit
 (37 1)  (1019 193)  (1019 193)  LC_0 Logic Functioning bit
 (38 1)  (1020 193)  (1020 193)  LC_0 Logic Functioning bit
 (39 1)  (1021 193)  (1021 193)  LC_0 Logic Functioning bit
 (40 1)  (1022 193)  (1022 193)  LC_0 Logic Functioning bit
 (41 1)  (1023 193)  (1023 193)  LC_0 Logic Functioning bit
 (42 1)  (1024 193)  (1024 193)  LC_0 Logic Functioning bit
 (43 1)  (1025 193)  (1025 193)  LC_0 Logic Functioning bit
 (13 2)  (995 194)  (995 194)  routing T_19_12.sp4_h_r_2 <X> T_19_12.sp4_v_t_39
 (14 2)  (996 194)  (996 194)  routing T_19_12.wire_logic_cluster/lc_4/out <X> T_19_12.lc_trk_g0_4
 (15 2)  (997 194)  (997 194)  routing T_19_12.lft_op_5 <X> T_19_12.lc_trk_g0_5
 (17 2)  (999 194)  (999 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 194)  (1000 194)  routing T_19_12.lft_op_5 <X> T_19_12.lc_trk_g0_5
 (25 2)  (1007 194)  (1007 194)  routing T_19_12.sp4_v_t_3 <X> T_19_12.lc_trk_g0_6
 (27 2)  (1009 194)  (1009 194)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 194)  (1010 194)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 194)  (1011 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 194)  (1012 194)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 194)  (1013 194)  routing T_19_12.lc_trk_g0_4 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 194)  (1014 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 194)  (1018 194)  LC_1 Logic Functioning bit
 (37 2)  (1019 194)  (1019 194)  LC_1 Logic Functioning bit
 (38 2)  (1020 194)  (1020 194)  LC_1 Logic Functioning bit
 (39 2)  (1021 194)  (1021 194)  LC_1 Logic Functioning bit
 (41 2)  (1023 194)  (1023 194)  LC_1 Logic Functioning bit
 (42 2)  (1024 194)  (1024 194)  LC_1 Logic Functioning bit
 (43 2)  (1025 194)  (1025 194)  LC_1 Logic Functioning bit
 (50 2)  (1032 194)  (1032 194)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (986 195)  (986 195)  routing T_19_12.sp4_h_r_4 <X> T_19_12.sp4_h_l_37
 (6 3)  (988 195)  (988 195)  routing T_19_12.sp4_h_r_4 <X> T_19_12.sp4_h_l_37
 (8 3)  (990 195)  (990 195)  routing T_19_12.sp4_h_r_1 <X> T_19_12.sp4_v_t_36
 (9 3)  (991 195)  (991 195)  routing T_19_12.sp4_h_r_1 <X> T_19_12.sp4_v_t_36
 (12 3)  (994 195)  (994 195)  routing T_19_12.sp4_h_r_2 <X> T_19_12.sp4_v_t_39
 (17 3)  (999 195)  (999 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1004 195)  (1004 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 195)  (1005 195)  routing T_19_12.sp4_v_t_3 <X> T_19_12.lc_trk_g0_6
 (25 3)  (1007 195)  (1007 195)  routing T_19_12.sp4_v_t_3 <X> T_19_12.lc_trk_g0_6
 (26 3)  (1008 195)  (1008 195)  routing T_19_12.lc_trk_g0_3 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 195)  (1011 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 195)  (1018 195)  LC_1 Logic Functioning bit
 (37 3)  (1019 195)  (1019 195)  LC_1 Logic Functioning bit
 (38 3)  (1020 195)  (1020 195)  LC_1 Logic Functioning bit
 (39 3)  (1021 195)  (1021 195)  LC_1 Logic Functioning bit
 (40 3)  (1022 195)  (1022 195)  LC_1 Logic Functioning bit
 (41 3)  (1023 195)  (1023 195)  LC_1 Logic Functioning bit
 (42 3)  (1024 195)  (1024 195)  LC_1 Logic Functioning bit
 (43 3)  (1025 195)  (1025 195)  LC_1 Logic Functioning bit
 (14 4)  (996 196)  (996 196)  routing T_19_12.lft_op_0 <X> T_19_12.lc_trk_g1_0
 (15 4)  (997 196)  (997 196)  routing T_19_12.lft_op_1 <X> T_19_12.lc_trk_g1_1
 (17 4)  (999 196)  (999 196)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1000 196)  (1000 196)  routing T_19_12.lft_op_1 <X> T_19_12.lc_trk_g1_1
 (21 4)  (1003 196)  (1003 196)  routing T_19_12.wire_logic_cluster/lc_3/out <X> T_19_12.lc_trk_g1_3
 (22 4)  (1004 196)  (1004 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1009 196)  (1009 196)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 196)  (1010 196)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 196)  (1011 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 196)  (1012 196)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 196)  (1014 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 196)  (1015 196)  routing T_19_12.lc_trk_g2_1 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (38 4)  (1020 196)  (1020 196)  LC_2 Logic Functioning bit
 (46 4)  (1028 196)  (1028 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1032 196)  (1032 196)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (985 197)  (985 197)  routing T_19_12.sp12_h_l_23 <X> T_19_12.sp12_h_r_0
 (15 5)  (997 197)  (997 197)  routing T_19_12.lft_op_0 <X> T_19_12.lc_trk_g1_0
 (17 5)  (999 197)  (999 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (1008 197)  (1008 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 197)  (1009 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 197)  (1011 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (46 5)  (1028 197)  (1028 197)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (1003 198)  (1003 198)  routing T_19_12.lft_op_7 <X> T_19_12.lc_trk_g1_7
 (22 6)  (1004 198)  (1004 198)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1006 198)  (1006 198)  routing T_19_12.lft_op_7 <X> T_19_12.lc_trk_g1_7
 (25 6)  (1007 198)  (1007 198)  routing T_19_12.lft_op_6 <X> T_19_12.lc_trk_g1_6
 (27 6)  (1009 198)  (1009 198)  routing T_19_12.lc_trk_g1_1 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 198)  (1011 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 198)  (1013 198)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 198)  (1014 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 198)  (1018 198)  LC_3 Logic Functioning bit
 (38 6)  (1020 198)  (1020 198)  LC_3 Logic Functioning bit
 (3 7)  (985 199)  (985 199)  routing T_19_12.sp12_h_l_23 <X> T_19_12.sp12_v_t_23
 (22 7)  (1004 199)  (1004 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1006 199)  (1006 199)  routing T_19_12.lft_op_6 <X> T_19_12.lc_trk_g1_6
 (31 7)  (1013 199)  (1013 199)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 199)  (1018 199)  LC_3 Logic Functioning bit
 (38 7)  (1020 199)  (1020 199)  LC_3 Logic Functioning bit
 (15 8)  (997 200)  (997 200)  routing T_19_12.sp4_v_t_28 <X> T_19_12.lc_trk_g2_1
 (16 8)  (998 200)  (998 200)  routing T_19_12.sp4_v_t_28 <X> T_19_12.lc_trk_g2_1
 (17 8)  (999 200)  (999 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (1003 200)  (1003 200)  routing T_19_12.bnl_op_3 <X> T_19_12.lc_trk_g2_3
 (22 8)  (1004 200)  (1004 200)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (1007 200)  (1007 200)  routing T_19_12.bnl_op_2 <X> T_19_12.lc_trk_g2_2
 (26 8)  (1008 200)  (1008 200)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 200)  (1009 200)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 200)  (1011 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 200)  (1012 200)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 200)  (1015 200)  routing T_19_12.lc_trk_g2_3 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 200)  (1018 200)  LC_4 Logic Functioning bit
 (37 8)  (1019 200)  (1019 200)  LC_4 Logic Functioning bit
 (38 8)  (1020 200)  (1020 200)  LC_4 Logic Functioning bit
 (39 8)  (1021 200)  (1021 200)  LC_4 Logic Functioning bit
 (41 8)  (1023 200)  (1023 200)  LC_4 Logic Functioning bit
 (42 8)  (1024 200)  (1024 200)  LC_4 Logic Functioning bit
 (43 8)  (1025 200)  (1025 200)  LC_4 Logic Functioning bit
 (21 9)  (1003 201)  (1003 201)  routing T_19_12.bnl_op_3 <X> T_19_12.lc_trk_g2_3
 (22 9)  (1004 201)  (1004 201)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1007 201)  (1007 201)  routing T_19_12.bnl_op_2 <X> T_19_12.lc_trk_g2_2
 (26 9)  (1008 201)  (1008 201)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 201)  (1010 201)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 201)  (1011 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 201)  (1012 201)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 201)  (1013 201)  routing T_19_12.lc_trk_g2_3 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 201)  (1014 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1017 201)  (1017 201)  routing T_19_12.lc_trk_g0_2 <X> T_19_12.input_2_4
 (36 9)  (1018 201)  (1018 201)  LC_4 Logic Functioning bit
 (37 9)  (1019 201)  (1019 201)  LC_4 Logic Functioning bit
 (38 9)  (1020 201)  (1020 201)  LC_4 Logic Functioning bit
 (39 9)  (1021 201)  (1021 201)  LC_4 Logic Functioning bit
 (40 9)  (1022 201)  (1022 201)  LC_4 Logic Functioning bit
 (41 9)  (1023 201)  (1023 201)  LC_4 Logic Functioning bit
 (42 9)  (1024 201)  (1024 201)  LC_4 Logic Functioning bit
 (43 9)  (1025 201)  (1025 201)  LC_4 Logic Functioning bit
 (17 10)  (999 202)  (999 202)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1000 202)  (1000 202)  routing T_19_12.bnl_op_5 <X> T_19_12.lc_trk_g2_5
 (25 10)  (1007 202)  (1007 202)  routing T_19_12.bnl_op_6 <X> T_19_12.lc_trk_g2_6
 (27 10)  (1009 202)  (1009 202)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 202)  (1010 202)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 202)  (1011 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 202)  (1012 202)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 202)  (1015 202)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 202)  (1017 202)  routing T_19_12.lc_trk_g0_5 <X> T_19_12.input_2_5
 (36 10)  (1018 202)  (1018 202)  LC_5 Logic Functioning bit
 (37 10)  (1019 202)  (1019 202)  LC_5 Logic Functioning bit
 (38 10)  (1020 202)  (1020 202)  LC_5 Logic Functioning bit
 (39 10)  (1021 202)  (1021 202)  LC_5 Logic Functioning bit
 (41 10)  (1023 202)  (1023 202)  LC_5 Logic Functioning bit
 (42 10)  (1024 202)  (1024 202)  LC_5 Logic Functioning bit
 (43 10)  (1025 202)  (1025 202)  LC_5 Logic Functioning bit
 (18 11)  (1000 203)  (1000 203)  routing T_19_12.bnl_op_5 <X> T_19_12.lc_trk_g2_5
 (22 11)  (1004 203)  (1004 203)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1007 203)  (1007 203)  routing T_19_12.bnl_op_6 <X> T_19_12.lc_trk_g2_6
 (27 11)  (1009 203)  (1009 203)  routing T_19_12.lc_trk_g3_0 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 203)  (1010 203)  routing T_19_12.lc_trk_g3_0 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 203)  (1011 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 203)  (1012 203)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 203)  (1013 203)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 203)  (1014 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1018 203)  (1018 203)  LC_5 Logic Functioning bit
 (37 11)  (1019 203)  (1019 203)  LC_5 Logic Functioning bit
 (38 11)  (1020 203)  (1020 203)  LC_5 Logic Functioning bit
 (39 11)  (1021 203)  (1021 203)  LC_5 Logic Functioning bit
 (40 11)  (1022 203)  (1022 203)  LC_5 Logic Functioning bit
 (41 11)  (1023 203)  (1023 203)  LC_5 Logic Functioning bit
 (42 11)  (1024 203)  (1024 203)  LC_5 Logic Functioning bit
 (43 11)  (1025 203)  (1025 203)  LC_5 Logic Functioning bit
 (10 12)  (992 204)  (992 204)  routing T_19_12.sp4_v_t_40 <X> T_19_12.sp4_h_r_10
 (17 12)  (999 204)  (999 204)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1000 204)  (1000 204)  routing T_19_12.bnl_op_1 <X> T_19_12.lc_trk_g3_1
 (14 13)  (996 205)  (996 205)  routing T_19_12.tnl_op_0 <X> T_19_12.lc_trk_g3_0
 (15 13)  (997 205)  (997 205)  routing T_19_12.tnl_op_0 <X> T_19_12.lc_trk_g3_0
 (17 13)  (999 205)  (999 205)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (1000 205)  (1000 205)  routing T_19_12.bnl_op_1 <X> T_19_12.lc_trk_g3_1
 (3 14)  (985 206)  (985 206)  routing T_19_12.sp12_h_r_1 <X> T_19_12.sp12_v_t_22
 (5 14)  (987 206)  (987 206)  routing T_19_12.sp4_v_t_38 <X> T_19_12.sp4_h_l_44
 (17 14)  (999 206)  (999 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1000 206)  (1000 206)  routing T_19_12.wire_logic_cluster/lc_5/out <X> T_19_12.lc_trk_g3_5
 (21 14)  (1003 206)  (1003 206)  routing T_19_12.bnl_op_7 <X> T_19_12.lc_trk_g3_7
 (22 14)  (1004 206)  (1004 206)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (3 15)  (985 207)  (985 207)  routing T_19_12.sp12_h_r_1 <X> T_19_12.sp12_v_t_22
 (4 15)  (986 207)  (986 207)  routing T_19_12.sp4_v_t_38 <X> T_19_12.sp4_h_l_44
 (6 15)  (988 207)  (988 207)  routing T_19_12.sp4_v_t_38 <X> T_19_12.sp4_h_l_44
 (12 15)  (994 207)  (994 207)  routing T_19_12.sp4_h_l_46 <X> T_19_12.sp4_v_t_46
 (14 15)  (996 207)  (996 207)  routing T_19_12.tnl_op_4 <X> T_19_12.lc_trk_g3_4
 (15 15)  (997 207)  (997 207)  routing T_19_12.tnl_op_4 <X> T_19_12.lc_trk_g3_4
 (17 15)  (999 207)  (999 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (1003 207)  (1003 207)  routing T_19_12.bnl_op_7 <X> T_19_12.lc_trk_g3_7


LogicTile_20_12

 (15 0)  (1051 192)  (1051 192)  routing T_20_12.sp4_h_r_1 <X> T_20_12.lc_trk_g0_1
 (16 0)  (1052 192)  (1052 192)  routing T_20_12.sp4_h_r_1 <X> T_20_12.lc_trk_g0_1
 (17 0)  (1053 192)  (1053 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (1061 192)  (1061 192)  routing T_20_12.bnr_op_2 <X> T_20_12.lc_trk_g0_2
 (27 0)  (1063 192)  (1063 192)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 192)  (1064 192)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 192)  (1065 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 192)  (1066 192)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 192)  (1069 192)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 192)  (1071 192)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.input_2_0
 (36 0)  (1072 192)  (1072 192)  LC_0 Logic Functioning bit
 (37 0)  (1073 192)  (1073 192)  LC_0 Logic Functioning bit
 (38 0)  (1074 192)  (1074 192)  LC_0 Logic Functioning bit
 (39 0)  (1075 192)  (1075 192)  LC_0 Logic Functioning bit
 (41 0)  (1077 192)  (1077 192)  LC_0 Logic Functioning bit
 (42 0)  (1078 192)  (1078 192)  LC_0 Logic Functioning bit
 (43 0)  (1079 192)  (1079 192)  LC_0 Logic Functioning bit
 (18 1)  (1054 193)  (1054 193)  routing T_20_12.sp4_h_r_1 <X> T_20_12.lc_trk_g0_1
 (22 1)  (1058 193)  (1058 193)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1061 193)  (1061 193)  routing T_20_12.bnr_op_2 <X> T_20_12.lc_trk_g0_2
 (26 1)  (1062 193)  (1062 193)  routing T_20_12.lc_trk_g0_2 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 193)  (1065 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 193)  (1068 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1070 193)  (1070 193)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.input_2_0
 (35 1)  (1071 193)  (1071 193)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.input_2_0
 (36 1)  (1072 193)  (1072 193)  LC_0 Logic Functioning bit
 (37 1)  (1073 193)  (1073 193)  LC_0 Logic Functioning bit
 (38 1)  (1074 193)  (1074 193)  LC_0 Logic Functioning bit
 (39 1)  (1075 193)  (1075 193)  LC_0 Logic Functioning bit
 (40 1)  (1076 193)  (1076 193)  LC_0 Logic Functioning bit
 (41 1)  (1077 193)  (1077 193)  LC_0 Logic Functioning bit
 (42 1)  (1078 193)  (1078 193)  LC_0 Logic Functioning bit
 (43 1)  (1079 193)  (1079 193)  LC_0 Logic Functioning bit
 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_3 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (1062 194)  (1062 194)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 194)  (1063 194)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 194)  (1064 194)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 194)  (1065 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 194)  (1066 194)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 194)  (1067 194)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 194)  (1068 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 194)  (1069 194)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 194)  (1070 194)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 194)  (1072 194)  LC_1 Logic Functioning bit
 (0 3)  (1036 195)  (1036 195)  routing T_20_12.glb_netwk_3 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (26 3)  (1062 195)  (1062 195)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 195)  (1063 195)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 195)  (1064 195)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 195)  (1065 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 195)  (1066 195)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 195)  (1068 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1069 195)  (1069 195)  routing T_20_12.lc_trk_g2_3 <X> T_20_12.input_2_1
 (35 3)  (1071 195)  (1071 195)  routing T_20_12.lc_trk_g2_3 <X> T_20_12.input_2_1
 (15 4)  (1051 196)  (1051 196)  routing T_20_12.bot_op_1 <X> T_20_12.lc_trk_g1_1
 (17 4)  (1053 196)  (1053 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (1065 196)  (1065 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 196)  (1068 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 196)  (1069 196)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 196)  (1070 196)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 196)  (1072 196)  LC_2 Logic Functioning bit
 (50 4)  (1086 196)  (1086 196)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (1051 197)  (1051 197)  routing T_20_12.bot_op_0 <X> T_20_12.lc_trk_g1_0
 (17 5)  (1053 197)  (1053 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (1058 197)  (1058 197)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1060 197)  (1060 197)  routing T_20_12.bot_op_2 <X> T_20_12.lc_trk_g1_2
 (26 5)  (1062 197)  (1062 197)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 197)  (1063 197)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 197)  (1064 197)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 197)  (1065 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (17 6)  (1053 198)  (1053 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 198)  (1054 198)  routing T_20_12.wire_logic_cluster/lc_5/out <X> T_20_12.lc_trk_g1_5
 (22 6)  (1058 198)  (1058 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (1062 198)  (1062 198)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 198)  (1063 198)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 198)  (1064 198)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 198)  (1065 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 198)  (1068 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 198)  (1069 198)  routing T_20_12.lc_trk_g2_0 <X> T_20_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 198)  (1072 198)  LC_3 Logic Functioning bit
 (37 6)  (1073 198)  (1073 198)  LC_3 Logic Functioning bit
 (38 6)  (1074 198)  (1074 198)  LC_3 Logic Functioning bit
 (39 6)  (1075 198)  (1075 198)  LC_3 Logic Functioning bit
 (40 6)  (1076 198)  (1076 198)  LC_3 Logic Functioning bit
 (41 6)  (1077 198)  (1077 198)  LC_3 Logic Functioning bit
 (43 6)  (1079 198)  (1079 198)  LC_3 Logic Functioning bit
 (50 6)  (1086 198)  (1086 198)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (1044 199)  (1044 199)  routing T_20_12.sp4_h_r_4 <X> T_20_12.sp4_v_t_41
 (9 7)  (1045 199)  (1045 199)  routing T_20_12.sp4_h_r_4 <X> T_20_12.sp4_v_t_41
 (21 7)  (1057 199)  (1057 199)  routing T_20_12.sp4_r_v_b_31 <X> T_20_12.lc_trk_g1_7
 (28 7)  (1064 199)  (1064 199)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 199)  (1065 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 199)  (1072 199)  LC_3 Logic Functioning bit
 (37 7)  (1073 199)  (1073 199)  LC_3 Logic Functioning bit
 (38 7)  (1074 199)  (1074 199)  LC_3 Logic Functioning bit
 (39 7)  (1075 199)  (1075 199)  LC_3 Logic Functioning bit
 (40 7)  (1076 199)  (1076 199)  LC_3 Logic Functioning bit
 (41 7)  (1077 199)  (1077 199)  LC_3 Logic Functioning bit
 (42 7)  (1078 199)  (1078 199)  LC_3 Logic Functioning bit
 (43 7)  (1079 199)  (1079 199)  LC_3 Logic Functioning bit
 (14 8)  (1050 200)  (1050 200)  routing T_20_12.wire_logic_cluster/lc_0/out <X> T_20_12.lc_trk_g2_0
 (15 8)  (1051 200)  (1051 200)  routing T_20_12.tnr_op_1 <X> T_20_12.lc_trk_g2_1
 (17 8)  (1053 200)  (1053 200)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (1058 200)  (1058 200)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1060 200)  (1060 200)  routing T_20_12.tnr_op_3 <X> T_20_12.lc_trk_g2_3
 (27 8)  (1063 200)  (1063 200)  routing T_20_12.lc_trk_g1_2 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 200)  (1065 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 200)  (1070 200)  routing T_20_12.lc_trk_g1_0 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 200)  (1072 200)  LC_4 Logic Functioning bit
 (37 8)  (1073 200)  (1073 200)  LC_4 Logic Functioning bit
 (38 8)  (1074 200)  (1074 200)  LC_4 Logic Functioning bit
 (39 8)  (1075 200)  (1075 200)  LC_4 Logic Functioning bit
 (41 8)  (1077 200)  (1077 200)  LC_4 Logic Functioning bit
 (42 8)  (1078 200)  (1078 200)  LC_4 Logic Functioning bit
 (43 8)  (1079 200)  (1079 200)  LC_4 Logic Functioning bit
 (50 8)  (1086 200)  (1086 200)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (1089 200)  (1089 200)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (17 9)  (1053 201)  (1053 201)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (27 9)  (1063 201)  (1063 201)  routing T_20_12.lc_trk_g1_1 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 201)  (1065 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 201)  (1066 201)  routing T_20_12.lc_trk_g1_2 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (36 9)  (1072 201)  (1072 201)  LC_4 Logic Functioning bit
 (37 9)  (1073 201)  (1073 201)  LC_4 Logic Functioning bit
 (38 9)  (1074 201)  (1074 201)  LC_4 Logic Functioning bit
 (39 9)  (1075 201)  (1075 201)  LC_4 Logic Functioning bit
 (40 9)  (1076 201)  (1076 201)  LC_4 Logic Functioning bit
 (41 9)  (1077 201)  (1077 201)  LC_4 Logic Functioning bit
 (42 9)  (1078 201)  (1078 201)  LC_4 Logic Functioning bit
 (43 9)  (1079 201)  (1079 201)  LC_4 Logic Functioning bit
 (52 9)  (1088 201)  (1088 201)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (1089 201)  (1089 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (1051 202)  (1051 202)  routing T_20_12.rgt_op_5 <X> T_20_12.lc_trk_g2_5
 (17 10)  (1053 202)  (1053 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1054 202)  (1054 202)  routing T_20_12.rgt_op_5 <X> T_20_12.lc_trk_g2_5
 (31 10)  (1067 202)  (1067 202)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 202)  (1068 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 202)  (1070 202)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 202)  (1072 202)  LC_5 Logic Functioning bit
 (37 10)  (1073 202)  (1073 202)  LC_5 Logic Functioning bit
 (38 10)  (1074 202)  (1074 202)  LC_5 Logic Functioning bit
 (39 10)  (1075 202)  (1075 202)  LC_5 Logic Functioning bit
 (40 10)  (1076 202)  (1076 202)  LC_5 Logic Functioning bit
 (41 10)  (1077 202)  (1077 202)  LC_5 Logic Functioning bit
 (45 10)  (1081 202)  (1081 202)  LC_5 Logic Functioning bit
 (47 10)  (1083 202)  (1083 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (1086 202)  (1086 202)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1040 203)  (1040 203)  routing T_20_12.sp4_h_r_10 <X> T_20_12.sp4_h_l_43
 (6 11)  (1042 203)  (1042 203)  routing T_20_12.sp4_h_r_10 <X> T_20_12.sp4_h_l_43
 (14 11)  (1050 203)  (1050 203)  routing T_20_12.sp4_r_v_b_36 <X> T_20_12.lc_trk_g2_4
 (17 11)  (1053 203)  (1053 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (36 11)  (1072 203)  (1072 203)  LC_5 Logic Functioning bit
 (37 11)  (1073 203)  (1073 203)  LC_5 Logic Functioning bit
 (38 11)  (1074 203)  (1074 203)  LC_5 Logic Functioning bit
 (39 11)  (1075 203)  (1075 203)  LC_5 Logic Functioning bit
 (40 11)  (1076 203)  (1076 203)  LC_5 Logic Functioning bit
 (41 11)  (1077 203)  (1077 203)  LC_5 Logic Functioning bit
 (45 11)  (1081 203)  (1081 203)  LC_5 Logic Functioning bit
 (13 12)  (1049 204)  (1049 204)  routing T_20_12.sp4_h_l_46 <X> T_20_12.sp4_v_b_11
 (15 12)  (1051 204)  (1051 204)  routing T_20_12.rgt_op_1 <X> T_20_12.lc_trk_g3_1
 (17 12)  (1053 204)  (1053 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1054 204)  (1054 204)  routing T_20_12.rgt_op_1 <X> T_20_12.lc_trk_g3_1
 (21 12)  (1057 204)  (1057 204)  routing T_20_12.rgt_op_3 <X> T_20_12.lc_trk_g3_3
 (22 12)  (1058 204)  (1058 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1060 204)  (1060 204)  routing T_20_12.rgt_op_3 <X> T_20_12.lc_trk_g3_3
 (12 13)  (1048 205)  (1048 205)  routing T_20_12.sp4_h_l_46 <X> T_20_12.sp4_v_b_11
 (14 13)  (1050 205)  (1050 205)  routing T_20_12.sp4_r_v_b_40 <X> T_20_12.lc_trk_g3_0
 (17 13)  (1053 205)  (1053 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1036 206)  (1036 206)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 206)  (1037 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1051 206)  (1051 206)  routing T_20_12.tnr_op_5 <X> T_20_12.lc_trk_g3_5
 (17 14)  (1053 206)  (1053 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (1058 206)  (1058 206)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1060 206)  (1060 206)  routing T_20_12.tnr_op_7 <X> T_20_12.lc_trk_g3_7
 (1 15)  (1037 207)  (1037 207)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (8 15)  (1044 207)  (1044 207)  routing T_20_12.sp4_h_r_10 <X> T_20_12.sp4_v_t_47
 (9 15)  (1045 207)  (1045 207)  routing T_20_12.sp4_h_r_10 <X> T_20_12.sp4_v_t_47
 (15 15)  (1051 207)  (1051 207)  routing T_20_12.tnr_op_4 <X> T_20_12.lc_trk_g3_4
 (17 15)  (1053 207)  (1053 207)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (1058 207)  (1058 207)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1060 207)  (1060 207)  routing T_20_12.tnr_op_6 <X> T_20_12.lc_trk_g3_6


LogicTile_21_12

 (26 0)  (1116 192)  (1116 192)  routing T_21_12.lc_trk_g0_4 <X> T_21_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 192)  (1117 192)  routing T_21_12.lc_trk_g3_0 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 192)  (1118 192)  routing T_21_12.lc_trk_g3_0 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 192)  (1119 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 192)  (1122 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 192)  (1126 192)  LC_0 Logic Functioning bit
 (41 0)  (1131 192)  (1131 192)  LC_0 Logic Functioning bit
 (44 0)  (1134 192)  (1134 192)  LC_0 Logic Functioning bit
 (45 0)  (1135 192)  (1135 192)  LC_0 Logic Functioning bit
 (29 1)  (1119 193)  (1119 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (39 1)  (1129 193)  (1129 193)  LC_0 Logic Functioning bit
 (42 1)  (1132 193)  (1132 193)  LC_0 Logic Functioning bit
 (45 1)  (1135 193)  (1135 193)  LC_0 Logic Functioning bit
 (49 1)  (1139 193)  (1139 193)  Carry_In_Mux bit 

 (51 1)  (1141 193)  (1141 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1090 194)  (1090 194)  routing T_21_12.glb_netwk_3 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 194)  (1092 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 194)  (1104 194)  routing T_21_12.lft_op_4 <X> T_21_12.lc_trk_g0_4
 (27 2)  (1117 194)  (1117 194)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 194)  (1118 194)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 194)  (1119 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 194)  (1122 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 194)  (1126 194)  LC_1 Logic Functioning bit
 (41 2)  (1131 194)  (1131 194)  LC_1 Logic Functioning bit
 (44 2)  (1134 194)  (1134 194)  LC_1 Logic Functioning bit
 (45 2)  (1135 194)  (1135 194)  LC_1 Logic Functioning bit
 (0 3)  (1090 195)  (1090 195)  routing T_21_12.glb_netwk_3 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (15 3)  (1105 195)  (1105 195)  routing T_21_12.lft_op_4 <X> T_21_12.lc_trk_g0_4
 (17 3)  (1107 195)  (1107 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (28 3)  (1118 195)  (1118 195)  routing T_21_12.lc_trk_g2_1 <X> T_21_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 195)  (1119 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (39 3)  (1129 195)  (1129 195)  LC_1 Logic Functioning bit
 (42 3)  (1132 195)  (1132 195)  LC_1 Logic Functioning bit
 (45 3)  (1135 195)  (1135 195)  LC_1 Logic Functioning bit
 (0 4)  (1090 196)  (1090 196)  routing T_21_12.lc_trk_g2_2 <X> T_21_12.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 196)  (1091 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1111 196)  (1111 196)  routing T_21_12.wire_logic_cluster/lc_3/out <X> T_21_12.lc_trk_g1_3
 (22 4)  (1112 196)  (1112 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 196)  (1115 196)  routing T_21_12.wire_logic_cluster/lc_2/out <X> T_21_12.lc_trk_g1_2
 (26 4)  (1116 196)  (1116 196)  routing T_21_12.lc_trk_g0_4 <X> T_21_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 196)  (1117 196)  routing T_21_12.lc_trk_g1_2 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 196)  (1119 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 196)  (1122 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 196)  (1126 196)  LC_2 Logic Functioning bit
 (41 4)  (1131 196)  (1131 196)  LC_2 Logic Functioning bit
 (44 4)  (1134 196)  (1134 196)  LC_2 Logic Functioning bit
 (45 4)  (1135 196)  (1135 196)  LC_2 Logic Functioning bit
 (1 5)  (1091 197)  (1091 197)  routing T_21_12.lc_trk_g2_2 <X> T_21_12.wire_logic_cluster/lc_7/cen
 (22 5)  (1112 197)  (1112 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (1119 197)  (1119 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 197)  (1120 197)  routing T_21_12.lc_trk_g1_2 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (39 5)  (1129 197)  (1129 197)  LC_2 Logic Functioning bit
 (42 5)  (1132 197)  (1132 197)  LC_2 Logic Functioning bit
 (45 5)  (1135 197)  (1135 197)  LC_2 Logic Functioning bit
 (14 6)  (1104 198)  (1104 198)  routing T_21_12.sp4_h_l_1 <X> T_21_12.lc_trk_g1_4
 (17 6)  (1107 198)  (1107 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 198)  (1108 198)  routing T_21_12.wire_logic_cluster/lc_5/out <X> T_21_12.lc_trk_g1_5
 (27 6)  (1117 198)  (1117 198)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 198)  (1119 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 198)  (1122 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 198)  (1126 198)  LC_3 Logic Functioning bit
 (41 6)  (1131 198)  (1131 198)  LC_3 Logic Functioning bit
 (44 6)  (1134 198)  (1134 198)  LC_3 Logic Functioning bit
 (45 6)  (1135 198)  (1135 198)  LC_3 Logic Functioning bit
 (15 7)  (1105 199)  (1105 199)  routing T_21_12.sp4_h_l_1 <X> T_21_12.lc_trk_g1_4
 (16 7)  (1106 199)  (1106 199)  routing T_21_12.sp4_h_l_1 <X> T_21_12.lc_trk_g1_4
 (17 7)  (1107 199)  (1107 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (1118 199)  (1118 199)  routing T_21_12.lc_trk_g2_1 <X> T_21_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 199)  (1119 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 199)  (1120 199)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_3/in_1
 (39 7)  (1129 199)  (1129 199)  LC_3 Logic Functioning bit
 (42 7)  (1132 199)  (1132 199)  LC_3 Logic Functioning bit
 (45 7)  (1135 199)  (1135 199)  LC_3 Logic Functioning bit
 (15 8)  (1105 200)  (1105 200)  routing T_21_12.sp4_v_t_28 <X> T_21_12.lc_trk_g2_1
 (16 8)  (1106 200)  (1106 200)  routing T_21_12.sp4_v_t_28 <X> T_21_12.lc_trk_g2_1
 (17 8)  (1107 200)  (1107 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (1115 200)  (1115 200)  routing T_21_12.sp4_h_r_34 <X> T_21_12.lc_trk_g2_2
 (26 8)  (1116 200)  (1116 200)  routing T_21_12.lc_trk_g0_4 <X> T_21_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 200)  (1117 200)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 200)  (1118 200)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 200)  (1119 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 200)  (1120 200)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 200)  (1122 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 200)  (1126 200)  LC_4 Logic Functioning bit
 (41 8)  (1131 200)  (1131 200)  LC_4 Logic Functioning bit
 (44 8)  (1134 200)  (1134 200)  LC_4 Logic Functioning bit
 (45 8)  (1135 200)  (1135 200)  LC_4 Logic Functioning bit
 (22 9)  (1112 201)  (1112 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1113 201)  (1113 201)  routing T_21_12.sp4_h_r_34 <X> T_21_12.lc_trk_g2_2
 (24 9)  (1114 201)  (1114 201)  routing T_21_12.sp4_h_r_34 <X> T_21_12.lc_trk_g2_2
 (29 9)  (1119 201)  (1119 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (39 9)  (1129 201)  (1129 201)  LC_4 Logic Functioning bit
 (42 9)  (1132 201)  (1132 201)  LC_4 Logic Functioning bit
 (45 9)  (1135 201)  (1135 201)  LC_4 Logic Functioning bit
 (14 10)  (1104 202)  (1104 202)  routing T_21_12.sp4_v_b_36 <X> T_21_12.lc_trk_g2_4
 (27 10)  (1117 202)  (1117 202)  routing T_21_12.lc_trk_g1_5 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 202)  (1119 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 202)  (1120 202)  routing T_21_12.lc_trk_g1_5 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 202)  (1122 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 202)  (1126 202)  LC_5 Logic Functioning bit
 (41 10)  (1131 202)  (1131 202)  LC_5 Logic Functioning bit
 (44 10)  (1134 202)  (1134 202)  LC_5 Logic Functioning bit
 (45 10)  (1135 202)  (1135 202)  LC_5 Logic Functioning bit
 (14 11)  (1104 203)  (1104 203)  routing T_21_12.sp4_v_b_36 <X> T_21_12.lc_trk_g2_4
 (16 11)  (1106 203)  (1106 203)  routing T_21_12.sp4_v_b_36 <X> T_21_12.lc_trk_g2_4
 (17 11)  (1107 203)  (1107 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (28 11)  (1118 203)  (1118 203)  routing T_21_12.lc_trk_g2_1 <X> T_21_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 203)  (1119 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (39 11)  (1129 203)  (1129 203)  LC_5 Logic Functioning bit
 (42 11)  (1132 203)  (1132 203)  LC_5 Logic Functioning bit
 (45 11)  (1135 203)  (1135 203)  LC_5 Logic Functioning bit
 (14 12)  (1104 204)  (1104 204)  routing T_21_12.wire_logic_cluster/lc_0/out <X> T_21_12.lc_trk_g3_0
 (17 12)  (1107 204)  (1107 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 204)  (1108 204)  routing T_21_12.wire_logic_cluster/lc_1/out <X> T_21_12.lc_trk_g3_1
 (26 12)  (1116 204)  (1116 204)  routing T_21_12.lc_trk_g0_4 <X> T_21_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 204)  (1117 204)  routing T_21_12.lc_trk_g1_4 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 204)  (1119 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 204)  (1120 204)  routing T_21_12.lc_trk_g1_4 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 204)  (1122 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 204)  (1126 204)  LC_6 Logic Functioning bit
 (41 12)  (1131 204)  (1131 204)  LC_6 Logic Functioning bit
 (44 12)  (1134 204)  (1134 204)  LC_6 Logic Functioning bit
 (45 12)  (1135 204)  (1135 204)  LC_6 Logic Functioning bit
 (17 13)  (1107 205)  (1107 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (29 13)  (1119 205)  (1119 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (39 13)  (1129 205)  (1129 205)  LC_6 Logic Functioning bit
 (42 13)  (1132 205)  (1132 205)  LC_6 Logic Functioning bit
 (45 13)  (1135 205)  (1135 205)  LC_6 Logic Functioning bit
 (46 13)  (1136 205)  (1136 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (1090 206)  (1090 206)  routing T_21_12.lc_trk_g2_4 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 206)  (1091 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 206)  (1104 206)  routing T_21_12.wire_logic_cluster/lc_4/out <X> T_21_12.lc_trk_g3_4
 (21 14)  (1111 206)  (1111 206)  routing T_21_12.wire_logic_cluster/lc_7/out <X> T_21_12.lc_trk_g3_7
 (22 14)  (1112 206)  (1112 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1117 206)  (1117 206)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 206)  (1118 206)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 206)  (1119 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 206)  (1120 206)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 206)  (1122 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 206)  (1126 206)  LC_7 Logic Functioning bit
 (41 14)  (1131 206)  (1131 206)  LC_7 Logic Functioning bit
 (44 14)  (1134 206)  (1134 206)  LC_7 Logic Functioning bit
 (45 14)  (1135 206)  (1135 206)  LC_7 Logic Functioning bit
 (1 15)  (1091 207)  (1091 207)  routing T_21_12.lc_trk_g2_4 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (1107 207)  (1107 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (1118 207)  (1118 207)  routing T_21_12.lc_trk_g2_1 <X> T_21_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 207)  (1119 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 207)  (1120 207)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (39 15)  (1129 207)  (1129 207)  LC_7 Logic Functioning bit
 (42 15)  (1132 207)  (1132 207)  LC_7 Logic Functioning bit
 (45 15)  (1135 207)  (1135 207)  LC_7 Logic Functioning bit


LogicTile_22_12

 (8 0)  (1152 192)  (1152 192)  routing T_22_12.sp4_h_l_40 <X> T_22_12.sp4_h_r_1
 (10 0)  (1154 192)  (1154 192)  routing T_22_12.sp4_h_l_40 <X> T_22_12.sp4_h_r_1
 (9 1)  (1153 193)  (1153 193)  routing T_22_12.sp4_v_t_36 <X> T_22_12.sp4_v_b_1
 (13 2)  (1157 194)  (1157 194)  routing T_22_12.sp4_v_b_2 <X> T_22_12.sp4_v_t_39


LogicTile_23_12

 (0 0)  (1198 192)  (1198 192)  Negative Clock bit

 (21 0)  (1219 192)  (1219 192)  routing T_23_12.wire_logic_cluster/lc_3/out <X> T_23_12.lc_trk_g0_3
 (22 0)  (1220 192)  (1220 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1225 192)  (1225 192)  routing T_23_12.lc_trk_g3_0 <X> T_23_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 192)  (1226 192)  routing T_23_12.lc_trk_g3_0 <X> T_23_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 192)  (1227 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 192)  (1230 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 192)  (1234 192)  LC_0 Logic Functioning bit
 (39 0)  (1237 192)  (1237 192)  LC_0 Logic Functioning bit
 (41 0)  (1239 192)  (1239 192)  LC_0 Logic Functioning bit
 (42 0)  (1240 192)  (1240 192)  LC_0 Logic Functioning bit
 (44 0)  (1242 192)  (1242 192)  LC_0 Logic Functioning bit
 (45 0)  (1243 192)  (1243 192)  LC_0 Logic Functioning bit
 (16 1)  (1214 193)  (1214 193)  routing T_23_12.sp12_h_r_8 <X> T_23_12.lc_trk_g0_0
 (17 1)  (1215 193)  (1215 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (32 1)  (1230 193)  (1230 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1234 193)  (1234 193)  LC_0 Logic Functioning bit
 (39 1)  (1237 193)  (1237 193)  LC_0 Logic Functioning bit
 (41 1)  (1239 193)  (1239 193)  LC_0 Logic Functioning bit
 (42 1)  (1240 193)  (1240 193)  LC_0 Logic Functioning bit
 (49 1)  (1247 193)  (1247 193)  Carry_In_Mux bit 

 (0 2)  (1198 194)  (1198 194)  routing T_23_12.glb_netwk_3 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 194)  (1200 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (1206 194)  (1206 194)  routing T_23_12.sp4_v_t_42 <X> T_23_12.sp4_h_l_36
 (9 2)  (1207 194)  (1207 194)  routing T_23_12.sp4_v_t_42 <X> T_23_12.sp4_h_l_36
 (10 2)  (1208 194)  (1208 194)  routing T_23_12.sp4_v_t_42 <X> T_23_12.sp4_h_l_36
 (12 2)  (1210 194)  (1210 194)  routing T_23_12.sp4_v_t_45 <X> T_23_12.sp4_h_l_39
 (17 2)  (1215 194)  (1215 194)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1216 194)  (1216 194)  routing T_23_12.wire_logic_cluster/lc_5/out <X> T_23_12.lc_trk_g0_5
 (29 2)  (1227 194)  (1227 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 194)  (1230 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 194)  (1234 194)  LC_1 Logic Functioning bit
 (39 2)  (1237 194)  (1237 194)  LC_1 Logic Functioning bit
 (41 2)  (1239 194)  (1239 194)  LC_1 Logic Functioning bit
 (42 2)  (1240 194)  (1240 194)  LC_1 Logic Functioning bit
 (44 2)  (1242 194)  (1242 194)  LC_1 Logic Functioning bit
 (45 2)  (1243 194)  (1243 194)  LC_1 Logic Functioning bit
 (0 3)  (1198 195)  (1198 195)  routing T_23_12.glb_netwk_3 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (11 3)  (1209 195)  (1209 195)  routing T_23_12.sp4_v_t_45 <X> T_23_12.sp4_h_l_39
 (13 3)  (1211 195)  (1211 195)  routing T_23_12.sp4_v_t_45 <X> T_23_12.sp4_h_l_39
 (32 3)  (1230 195)  (1230 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1231 195)  (1231 195)  routing T_23_12.lc_trk_g2_1 <X> T_23_12.input_2_1
 (36 3)  (1234 195)  (1234 195)  LC_1 Logic Functioning bit
 (39 3)  (1237 195)  (1237 195)  LC_1 Logic Functioning bit
 (41 3)  (1239 195)  (1239 195)  LC_1 Logic Functioning bit
 (42 3)  (1240 195)  (1240 195)  LC_1 Logic Functioning bit
 (1 4)  (1199 196)  (1199 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1219 196)  (1219 196)  routing T_23_12.sp12_h_r_3 <X> T_23_12.lc_trk_g1_3
 (22 4)  (1220 196)  (1220 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1222 196)  (1222 196)  routing T_23_12.sp12_h_r_3 <X> T_23_12.lc_trk_g1_3
 (25 4)  (1223 196)  (1223 196)  routing T_23_12.wire_logic_cluster/lc_2/out <X> T_23_12.lc_trk_g1_2
 (27 4)  (1225 196)  (1225 196)  routing T_23_12.lc_trk_g1_2 <X> T_23_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 196)  (1227 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 196)  (1230 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 196)  (1234 196)  LC_2 Logic Functioning bit
 (39 4)  (1237 196)  (1237 196)  LC_2 Logic Functioning bit
 (41 4)  (1239 196)  (1239 196)  LC_2 Logic Functioning bit
 (42 4)  (1240 196)  (1240 196)  LC_2 Logic Functioning bit
 (44 4)  (1242 196)  (1242 196)  LC_2 Logic Functioning bit
 (45 4)  (1243 196)  (1243 196)  LC_2 Logic Functioning bit
 (0 5)  (1198 197)  (1198 197)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 197)  (1199 197)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_7/cen
 (21 5)  (1219 197)  (1219 197)  routing T_23_12.sp12_h_r_3 <X> T_23_12.lc_trk_g1_3
 (22 5)  (1220 197)  (1220 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1228 197)  (1228 197)  routing T_23_12.lc_trk_g1_2 <X> T_23_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 197)  (1230 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1234 197)  (1234 197)  LC_2 Logic Functioning bit
 (39 5)  (1237 197)  (1237 197)  LC_2 Logic Functioning bit
 (41 5)  (1239 197)  (1239 197)  LC_2 Logic Functioning bit
 (42 5)  (1240 197)  (1240 197)  LC_2 Logic Functioning bit
 (25 6)  (1223 198)  (1223 198)  routing T_23_12.wire_logic_cluster/lc_6/out <X> T_23_12.lc_trk_g1_6
 (29 6)  (1227 198)  (1227 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 198)  (1230 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 198)  (1234 198)  LC_3 Logic Functioning bit
 (39 6)  (1237 198)  (1237 198)  LC_3 Logic Functioning bit
 (41 6)  (1239 198)  (1239 198)  LC_3 Logic Functioning bit
 (42 6)  (1240 198)  (1240 198)  LC_3 Logic Functioning bit
 (44 6)  (1242 198)  (1242 198)  LC_3 Logic Functioning bit
 (45 6)  (1243 198)  (1243 198)  LC_3 Logic Functioning bit
 (22 7)  (1220 199)  (1220 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (32 7)  (1230 199)  (1230 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1233 199)  (1233 199)  routing T_23_12.lc_trk_g0_3 <X> T_23_12.input_2_3
 (36 7)  (1234 199)  (1234 199)  LC_3 Logic Functioning bit
 (39 7)  (1237 199)  (1237 199)  LC_3 Logic Functioning bit
 (41 7)  (1239 199)  (1239 199)  LC_3 Logic Functioning bit
 (42 7)  (1240 199)  (1240 199)  LC_3 Logic Functioning bit
 (17 8)  (1215 200)  (1215 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 200)  (1216 200)  routing T_23_12.wire_logic_cluster/lc_1/out <X> T_23_12.lc_trk_g2_1
 (27 8)  (1225 200)  (1225 200)  routing T_23_12.lc_trk_g3_4 <X> T_23_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 200)  (1226 200)  routing T_23_12.lc_trk_g3_4 <X> T_23_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 200)  (1227 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 200)  (1228 200)  routing T_23_12.lc_trk_g3_4 <X> T_23_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 200)  (1230 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 200)  (1234 200)  LC_4 Logic Functioning bit
 (39 8)  (1237 200)  (1237 200)  LC_4 Logic Functioning bit
 (41 8)  (1239 200)  (1239 200)  LC_4 Logic Functioning bit
 (42 8)  (1240 200)  (1240 200)  LC_4 Logic Functioning bit
 (44 8)  (1242 200)  (1242 200)  LC_4 Logic Functioning bit
 (45 8)  (1243 200)  (1243 200)  LC_4 Logic Functioning bit
 (32 9)  (1230 201)  (1230 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (1234 201)  (1234 201)  LC_4 Logic Functioning bit
 (39 9)  (1237 201)  (1237 201)  LC_4 Logic Functioning bit
 (41 9)  (1239 201)  (1239 201)  LC_4 Logic Functioning bit
 (42 9)  (1240 201)  (1240 201)  LC_4 Logic Functioning bit
 (46 9)  (1244 201)  (1244 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (1212 202)  (1212 202)  routing T_23_12.sp4_h_r_44 <X> T_23_12.lc_trk_g2_4
 (21 10)  (1219 202)  (1219 202)  routing T_23_12.wire_logic_cluster/lc_7/out <X> T_23_12.lc_trk_g2_7
 (22 10)  (1220 202)  (1220 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (1227 202)  (1227 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 202)  (1230 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 202)  (1233 202)  routing T_23_12.lc_trk_g0_5 <X> T_23_12.input_2_5
 (36 10)  (1234 202)  (1234 202)  LC_5 Logic Functioning bit
 (39 10)  (1237 202)  (1237 202)  LC_5 Logic Functioning bit
 (41 10)  (1239 202)  (1239 202)  LC_5 Logic Functioning bit
 (42 10)  (1240 202)  (1240 202)  LC_5 Logic Functioning bit
 (44 10)  (1242 202)  (1242 202)  LC_5 Logic Functioning bit
 (45 10)  (1243 202)  (1243 202)  LC_5 Logic Functioning bit
 (14 11)  (1212 203)  (1212 203)  routing T_23_12.sp4_h_r_44 <X> T_23_12.lc_trk_g2_4
 (15 11)  (1213 203)  (1213 203)  routing T_23_12.sp4_h_r_44 <X> T_23_12.lc_trk_g2_4
 (16 11)  (1214 203)  (1214 203)  routing T_23_12.sp4_h_r_44 <X> T_23_12.lc_trk_g2_4
 (17 11)  (1215 203)  (1215 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (32 11)  (1230 203)  (1230 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1234 203)  (1234 203)  LC_5 Logic Functioning bit
 (39 11)  (1237 203)  (1237 203)  LC_5 Logic Functioning bit
 (41 11)  (1239 203)  (1239 203)  LC_5 Logic Functioning bit
 (42 11)  (1240 203)  (1240 203)  LC_5 Logic Functioning bit
 (46 11)  (1244 203)  (1244 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (1212 204)  (1212 204)  routing T_23_12.wire_logic_cluster/lc_0/out <X> T_23_12.lc_trk_g3_0
 (27 12)  (1225 204)  (1225 204)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 204)  (1227 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 204)  (1228 204)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 204)  (1230 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 204)  (1234 204)  LC_6 Logic Functioning bit
 (39 12)  (1237 204)  (1237 204)  LC_6 Logic Functioning bit
 (41 12)  (1239 204)  (1239 204)  LC_6 Logic Functioning bit
 (42 12)  (1240 204)  (1240 204)  LC_6 Logic Functioning bit
 (44 12)  (1242 204)  (1242 204)  LC_6 Logic Functioning bit
 (45 12)  (1243 204)  (1243 204)  LC_6 Logic Functioning bit
 (17 13)  (1215 205)  (1215 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1228 205)  (1228 205)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (1230 205)  (1230 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (1234 205)  (1234 205)  LC_6 Logic Functioning bit
 (39 13)  (1237 205)  (1237 205)  LC_6 Logic Functioning bit
 (41 13)  (1239 205)  (1239 205)  LC_6 Logic Functioning bit
 (42 13)  (1240 205)  (1240 205)  LC_6 Logic Functioning bit
 (0 14)  (1198 206)  (1198 206)  routing T_23_12.lc_trk_g2_4 <X> T_23_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 206)  (1199 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1212 206)  (1212 206)  routing T_23_12.wire_logic_cluster/lc_4/out <X> T_23_12.lc_trk_g3_4
 (26 14)  (1224 206)  (1224 206)  routing T_23_12.lc_trk_g2_7 <X> T_23_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (1227 206)  (1227 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 206)  (1230 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 206)  (1234 206)  LC_7 Logic Functioning bit
 (37 14)  (1235 206)  (1235 206)  LC_7 Logic Functioning bit
 (38 14)  (1236 206)  (1236 206)  LC_7 Logic Functioning bit
 (39 14)  (1237 206)  (1237 206)  LC_7 Logic Functioning bit
 (45 14)  (1243 206)  (1243 206)  LC_7 Logic Functioning bit
 (1 15)  (1199 207)  (1199 207)  routing T_23_12.lc_trk_g2_4 <X> T_23_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (1215 207)  (1215 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (1224 207)  (1224 207)  routing T_23_12.lc_trk_g2_7 <X> T_23_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 207)  (1226 207)  routing T_23_12.lc_trk_g2_7 <X> T_23_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 207)  (1227 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (1238 207)  (1238 207)  LC_7 Logic Functioning bit
 (41 15)  (1239 207)  (1239 207)  LC_7 Logic Functioning bit
 (42 15)  (1240 207)  (1240 207)  LC_7 Logic Functioning bit
 (43 15)  (1241 207)  (1241 207)  LC_7 Logic Functioning bit


LogicTile_24_12

 (6 0)  (1258 192)  (1258 192)  routing T_24_12.sp4_h_r_7 <X> T_24_12.sp4_v_b_0
 (15 0)  (1267 192)  (1267 192)  routing T_24_12.bot_op_1 <X> T_24_12.lc_trk_g0_1
 (17 0)  (1269 192)  (1269 192)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (1273 192)  (1273 192)  routing T_24_12.wire_logic_cluster/lc_3/out <X> T_24_12.lc_trk_g0_3
 (22 0)  (1274 192)  (1274 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1277 192)  (1277 192)  routing T_24_12.wire_logic_cluster/lc_2/out <X> T_24_12.lc_trk_g0_2
 (26 0)  (1278 192)  (1278 192)  routing T_24_12.lc_trk_g2_6 <X> T_24_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (1280 192)  (1280 192)  routing T_24_12.lc_trk_g2_1 <X> T_24_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 192)  (1281 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 192)  (1284 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 192)  (1285 192)  routing T_24_12.lc_trk_g3_0 <X> T_24_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 192)  (1286 192)  routing T_24_12.lc_trk_g3_0 <X> T_24_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 192)  (1287 192)  routing T_24_12.lc_trk_g2_4 <X> T_24_12.input_2_0
 (36 0)  (1288 192)  (1288 192)  LC_0 Logic Functioning bit
 (37 0)  (1289 192)  (1289 192)  LC_0 Logic Functioning bit
 (38 0)  (1290 192)  (1290 192)  LC_0 Logic Functioning bit
 (39 0)  (1291 192)  (1291 192)  LC_0 Logic Functioning bit
 (40 0)  (1292 192)  (1292 192)  LC_0 Logic Functioning bit
 (41 0)  (1293 192)  (1293 192)  LC_0 Logic Functioning bit
 (42 0)  (1294 192)  (1294 192)  LC_0 Logic Functioning bit
 (43 0)  (1295 192)  (1295 192)  LC_0 Logic Functioning bit
 (22 1)  (1274 193)  (1274 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1278 193)  (1278 193)  routing T_24_12.lc_trk_g2_6 <X> T_24_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 193)  (1280 193)  routing T_24_12.lc_trk_g2_6 <X> T_24_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 193)  (1281 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1284 193)  (1284 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1285 193)  (1285 193)  routing T_24_12.lc_trk_g2_4 <X> T_24_12.input_2_0
 (36 1)  (1288 193)  (1288 193)  LC_0 Logic Functioning bit
 (37 1)  (1289 193)  (1289 193)  LC_0 Logic Functioning bit
 (38 1)  (1290 193)  (1290 193)  LC_0 Logic Functioning bit
 (39 1)  (1291 193)  (1291 193)  LC_0 Logic Functioning bit
 (40 1)  (1292 193)  (1292 193)  LC_0 Logic Functioning bit
 (42 1)  (1294 193)  (1294 193)  LC_0 Logic Functioning bit
 (43 1)  (1295 193)  (1295 193)  LC_0 Logic Functioning bit
 (14 2)  (1266 194)  (1266 194)  routing T_24_12.wire_logic_cluster/lc_4/out <X> T_24_12.lc_trk_g0_4
 (21 2)  (1273 194)  (1273 194)  routing T_24_12.lft_op_7 <X> T_24_12.lc_trk_g0_7
 (22 2)  (1274 194)  (1274 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1276 194)  (1276 194)  routing T_24_12.lft_op_7 <X> T_24_12.lc_trk_g0_7
 (29 2)  (1281 194)  (1281 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 194)  (1282 194)  routing T_24_12.lc_trk_g0_4 <X> T_24_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 194)  (1284 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 194)  (1288 194)  LC_1 Logic Functioning bit
 (37 2)  (1289 194)  (1289 194)  LC_1 Logic Functioning bit
 (38 2)  (1290 194)  (1290 194)  LC_1 Logic Functioning bit
 (39 2)  (1291 194)  (1291 194)  LC_1 Logic Functioning bit
 (41 2)  (1293 194)  (1293 194)  LC_1 Logic Functioning bit
 (42 2)  (1294 194)  (1294 194)  LC_1 Logic Functioning bit
 (43 2)  (1295 194)  (1295 194)  LC_1 Logic Functioning bit
 (46 2)  (1298 194)  (1298 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1302 194)  (1302 194)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (1269 195)  (1269 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1278 195)  (1278 195)  routing T_24_12.lc_trk_g0_3 <X> T_24_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 195)  (1281 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 195)  (1283 195)  routing T_24_12.lc_trk_g0_2 <X> T_24_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 195)  (1288 195)  LC_1 Logic Functioning bit
 (37 3)  (1289 195)  (1289 195)  LC_1 Logic Functioning bit
 (38 3)  (1290 195)  (1290 195)  LC_1 Logic Functioning bit
 (39 3)  (1291 195)  (1291 195)  LC_1 Logic Functioning bit
 (40 3)  (1292 195)  (1292 195)  LC_1 Logic Functioning bit
 (41 3)  (1293 195)  (1293 195)  LC_1 Logic Functioning bit
 (42 3)  (1294 195)  (1294 195)  LC_1 Logic Functioning bit
 (43 3)  (1295 195)  (1295 195)  LC_1 Logic Functioning bit
 (14 4)  (1266 196)  (1266 196)  routing T_24_12.lft_op_0 <X> T_24_12.lc_trk_g1_0
 (15 4)  (1267 196)  (1267 196)  routing T_24_12.lft_op_1 <X> T_24_12.lc_trk_g1_1
 (17 4)  (1269 196)  (1269 196)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1270 196)  (1270 196)  routing T_24_12.lft_op_1 <X> T_24_12.lc_trk_g1_1
 (21 4)  (1273 196)  (1273 196)  routing T_24_12.lft_op_3 <X> T_24_12.lc_trk_g1_3
 (22 4)  (1274 196)  (1274 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1276 196)  (1276 196)  routing T_24_12.lft_op_3 <X> T_24_12.lc_trk_g1_3
 (25 4)  (1277 196)  (1277 196)  routing T_24_12.lft_op_2 <X> T_24_12.lc_trk_g1_2
 (26 4)  (1278 196)  (1278 196)  routing T_24_12.lc_trk_g1_5 <X> T_24_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (1279 196)  (1279 196)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 196)  (1280 196)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 196)  (1281 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 196)  (1284 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 196)  (1286 196)  routing T_24_12.lc_trk_g1_2 <X> T_24_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (1287 196)  (1287 196)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.input_2_2
 (36 4)  (1288 196)  (1288 196)  LC_2 Logic Functioning bit
 (37 4)  (1289 196)  (1289 196)  LC_2 Logic Functioning bit
 (38 4)  (1290 196)  (1290 196)  LC_2 Logic Functioning bit
 (39 4)  (1291 196)  (1291 196)  LC_2 Logic Functioning bit
 (41 4)  (1293 196)  (1293 196)  LC_2 Logic Functioning bit
 (42 4)  (1294 196)  (1294 196)  LC_2 Logic Functioning bit
 (43 4)  (1295 196)  (1295 196)  LC_2 Logic Functioning bit
 (15 5)  (1267 197)  (1267 197)  routing T_24_12.lft_op_0 <X> T_24_12.lc_trk_g1_0
 (17 5)  (1269 197)  (1269 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1274 197)  (1274 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1276 197)  (1276 197)  routing T_24_12.lft_op_2 <X> T_24_12.lc_trk_g1_2
 (27 5)  (1279 197)  (1279 197)  routing T_24_12.lc_trk_g1_5 <X> T_24_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 197)  (1281 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 197)  (1282 197)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 197)  (1283 197)  routing T_24_12.lc_trk_g1_2 <X> T_24_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (1284 197)  (1284 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1285 197)  (1285 197)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.input_2_2
 (34 5)  (1286 197)  (1286 197)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.input_2_2
 (35 5)  (1287 197)  (1287 197)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.input_2_2
 (36 5)  (1288 197)  (1288 197)  LC_2 Logic Functioning bit
 (37 5)  (1289 197)  (1289 197)  LC_2 Logic Functioning bit
 (38 5)  (1290 197)  (1290 197)  LC_2 Logic Functioning bit
 (39 5)  (1291 197)  (1291 197)  LC_2 Logic Functioning bit
 (40 5)  (1292 197)  (1292 197)  LC_2 Logic Functioning bit
 (41 5)  (1293 197)  (1293 197)  LC_2 Logic Functioning bit
 (42 5)  (1294 197)  (1294 197)  LC_2 Logic Functioning bit
 (43 5)  (1295 197)  (1295 197)  LC_2 Logic Functioning bit
 (9 6)  (1261 198)  (1261 198)  routing T_24_12.sp4_h_r_1 <X> T_24_12.sp4_h_l_41
 (10 6)  (1262 198)  (1262 198)  routing T_24_12.sp4_h_r_1 <X> T_24_12.sp4_h_l_41
 (15 6)  (1267 198)  (1267 198)  routing T_24_12.sp4_h_r_21 <X> T_24_12.lc_trk_g1_5
 (16 6)  (1268 198)  (1268 198)  routing T_24_12.sp4_h_r_21 <X> T_24_12.lc_trk_g1_5
 (17 6)  (1269 198)  (1269 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1270 198)  (1270 198)  routing T_24_12.sp4_h_r_21 <X> T_24_12.lc_trk_g1_5
 (21 6)  (1273 198)  (1273 198)  routing T_24_12.sp4_h_l_10 <X> T_24_12.lc_trk_g1_7
 (22 6)  (1274 198)  (1274 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1275 198)  (1275 198)  routing T_24_12.sp4_h_l_10 <X> T_24_12.lc_trk_g1_7
 (24 6)  (1276 198)  (1276 198)  routing T_24_12.sp4_h_l_10 <X> T_24_12.lc_trk_g1_7
 (25 6)  (1277 198)  (1277 198)  routing T_24_12.lft_op_6 <X> T_24_12.lc_trk_g1_6
 (26 6)  (1278 198)  (1278 198)  routing T_24_12.lc_trk_g1_6 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 198)  (1279 198)  routing T_24_12.lc_trk_g1_1 <X> T_24_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 198)  (1281 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 198)  (1284 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 198)  (1286 198)  routing T_24_12.lc_trk_g1_3 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (1287 198)  (1287 198)  routing T_24_12.lc_trk_g0_7 <X> T_24_12.input_2_3
 (36 6)  (1288 198)  (1288 198)  LC_3 Logic Functioning bit
 (37 6)  (1289 198)  (1289 198)  LC_3 Logic Functioning bit
 (38 6)  (1290 198)  (1290 198)  LC_3 Logic Functioning bit
 (39 6)  (1291 198)  (1291 198)  LC_3 Logic Functioning bit
 (41 6)  (1293 198)  (1293 198)  LC_3 Logic Functioning bit
 (42 6)  (1294 198)  (1294 198)  LC_3 Logic Functioning bit
 (43 6)  (1295 198)  (1295 198)  LC_3 Logic Functioning bit
 (18 7)  (1270 199)  (1270 199)  routing T_24_12.sp4_h_r_21 <X> T_24_12.lc_trk_g1_5
 (21 7)  (1273 199)  (1273 199)  routing T_24_12.sp4_h_l_10 <X> T_24_12.lc_trk_g1_7
 (22 7)  (1274 199)  (1274 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1276 199)  (1276 199)  routing T_24_12.lft_op_6 <X> T_24_12.lc_trk_g1_6
 (26 7)  (1278 199)  (1278 199)  routing T_24_12.lc_trk_g1_6 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 199)  (1279 199)  routing T_24_12.lc_trk_g1_6 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 199)  (1281 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 199)  (1283 199)  routing T_24_12.lc_trk_g1_3 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 199)  (1284 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1287 199)  (1287 199)  routing T_24_12.lc_trk_g0_7 <X> T_24_12.input_2_3
 (36 7)  (1288 199)  (1288 199)  LC_3 Logic Functioning bit
 (37 7)  (1289 199)  (1289 199)  LC_3 Logic Functioning bit
 (38 7)  (1290 199)  (1290 199)  LC_3 Logic Functioning bit
 (39 7)  (1291 199)  (1291 199)  LC_3 Logic Functioning bit
 (40 7)  (1292 199)  (1292 199)  LC_3 Logic Functioning bit
 (41 7)  (1293 199)  (1293 199)  LC_3 Logic Functioning bit
 (42 7)  (1294 199)  (1294 199)  LC_3 Logic Functioning bit
 (43 7)  (1295 199)  (1295 199)  LC_3 Logic Functioning bit
 (17 8)  (1269 200)  (1269 200)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1270 200)  (1270 200)  routing T_24_12.bnl_op_1 <X> T_24_12.lc_trk_g2_1
 (21 8)  (1273 200)  (1273 200)  routing T_24_12.bnl_op_3 <X> T_24_12.lc_trk_g2_3
 (22 8)  (1274 200)  (1274 200)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (1278 200)  (1278 200)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (1280 200)  (1280 200)  routing T_24_12.lc_trk_g2_3 <X> T_24_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 200)  (1281 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 200)  (1284 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 200)  (1286 200)  routing T_24_12.lc_trk_g1_0 <X> T_24_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 200)  (1287 200)  routing T_24_12.lc_trk_g3_5 <X> T_24_12.input_2_4
 (36 8)  (1288 200)  (1288 200)  LC_4 Logic Functioning bit
 (37 8)  (1289 200)  (1289 200)  LC_4 Logic Functioning bit
 (38 8)  (1290 200)  (1290 200)  LC_4 Logic Functioning bit
 (39 8)  (1291 200)  (1291 200)  LC_4 Logic Functioning bit
 (41 8)  (1293 200)  (1293 200)  LC_4 Logic Functioning bit
 (42 8)  (1294 200)  (1294 200)  LC_4 Logic Functioning bit
 (43 8)  (1295 200)  (1295 200)  LC_4 Logic Functioning bit
 (18 9)  (1270 201)  (1270 201)  routing T_24_12.bnl_op_1 <X> T_24_12.lc_trk_g2_1
 (21 9)  (1273 201)  (1273 201)  routing T_24_12.bnl_op_3 <X> T_24_12.lc_trk_g2_3
 (26 9)  (1278 201)  (1278 201)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 201)  (1279 201)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 201)  (1281 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 201)  (1282 201)  routing T_24_12.lc_trk_g2_3 <X> T_24_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (1284 201)  (1284 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1285 201)  (1285 201)  routing T_24_12.lc_trk_g3_5 <X> T_24_12.input_2_4
 (34 9)  (1286 201)  (1286 201)  routing T_24_12.lc_trk_g3_5 <X> T_24_12.input_2_4
 (36 9)  (1288 201)  (1288 201)  LC_4 Logic Functioning bit
 (37 9)  (1289 201)  (1289 201)  LC_4 Logic Functioning bit
 (38 9)  (1290 201)  (1290 201)  LC_4 Logic Functioning bit
 (39 9)  (1291 201)  (1291 201)  LC_4 Logic Functioning bit
 (40 9)  (1292 201)  (1292 201)  LC_4 Logic Functioning bit
 (41 9)  (1293 201)  (1293 201)  LC_4 Logic Functioning bit
 (42 9)  (1294 201)  (1294 201)  LC_4 Logic Functioning bit
 (43 9)  (1295 201)  (1295 201)  LC_4 Logic Functioning bit
 (14 10)  (1266 202)  (1266 202)  routing T_24_12.bnl_op_4 <X> T_24_12.lc_trk_g2_4
 (25 10)  (1277 202)  (1277 202)  routing T_24_12.bnl_op_6 <X> T_24_12.lc_trk_g2_6
 (14 11)  (1266 203)  (1266 203)  routing T_24_12.bnl_op_4 <X> T_24_12.lc_trk_g2_4
 (17 11)  (1269 203)  (1269 203)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (1274 203)  (1274 203)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1277 203)  (1277 203)  routing T_24_12.bnl_op_6 <X> T_24_12.lc_trk_g2_6
 (5 12)  (1257 204)  (1257 204)  routing T_24_12.sp4_v_b_9 <X> T_24_12.sp4_h_r_9
 (14 12)  (1266 204)  (1266 204)  routing T_24_12.bnl_op_0 <X> T_24_12.lc_trk_g3_0
 (25 12)  (1277 204)  (1277 204)  routing T_24_12.bnl_op_2 <X> T_24_12.lc_trk_g3_2
 (29 12)  (1281 204)  (1281 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (37 12)  (1289 204)  (1289 204)  LC_6 Logic Functioning bit
 (39 12)  (1291 204)  (1291 204)  LC_6 Logic Functioning bit
 (40 12)  (1292 204)  (1292 204)  LC_6 Logic Functioning bit
 (42 12)  (1294 204)  (1294 204)  LC_6 Logic Functioning bit
 (47 12)  (1299 204)  (1299 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (6 13)  (1258 205)  (1258 205)  routing T_24_12.sp4_v_b_9 <X> T_24_12.sp4_h_r_9
 (14 13)  (1266 205)  (1266 205)  routing T_24_12.bnl_op_0 <X> T_24_12.lc_trk_g3_0
 (17 13)  (1269 205)  (1269 205)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (1274 205)  (1274 205)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1277 205)  (1277 205)  routing T_24_12.bnl_op_2 <X> T_24_12.lc_trk_g3_2
 (37 13)  (1289 205)  (1289 205)  LC_6 Logic Functioning bit
 (39 13)  (1291 205)  (1291 205)  LC_6 Logic Functioning bit
 (40 13)  (1292 205)  (1292 205)  LC_6 Logic Functioning bit
 (42 13)  (1294 205)  (1294 205)  LC_6 Logic Functioning bit
 (53 13)  (1305 205)  (1305 205)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (1257 206)  (1257 206)  routing T_24_12.sp4_v_b_9 <X> T_24_12.sp4_h_l_44
 (8 14)  (1260 206)  (1260 206)  routing T_24_12.sp4_v_t_47 <X> T_24_12.sp4_h_l_47
 (9 14)  (1261 206)  (1261 206)  routing T_24_12.sp4_v_t_47 <X> T_24_12.sp4_h_l_47
 (17 14)  (1269 206)  (1269 206)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1270 206)  (1270 206)  routing T_24_12.bnl_op_5 <X> T_24_12.lc_trk_g3_5
 (21 14)  (1273 206)  (1273 206)  routing T_24_12.bnl_op_7 <X> T_24_12.lc_trk_g3_7
 (22 14)  (1274 206)  (1274 206)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (18 15)  (1270 207)  (1270 207)  routing T_24_12.bnl_op_5 <X> T_24_12.lc_trk_g3_5
 (21 15)  (1273 207)  (1273 207)  routing T_24_12.bnl_op_7 <X> T_24_12.lc_trk_g3_7


RAM_Tile_25_12

 (0 0)  (1306 192)  (1306 192)  Negative Clock bit

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (9 3)  (1315 195)  (1315 195)  routing T_25_12.sp4_v_b_1 <X> T_25_12.sp4_v_t_36
 (2 4)  (1308 196)  (1308 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (27 4)  (1333 196)  (1333 196)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.wire_bram/ram/WDATA_5
 (28 4)  (1334 196)  (1334 196)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.wire_bram/ram/WDATA_5
 (29 4)  (1335 196)  (1335 196)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_5
 (30 4)  (1336 196)  (1336 196)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.wire_bram/ram/WDATA_5
 (39 4)  (1345 196)  (1345 196)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_5 sp12_v_t_3
 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (16 6)  (1322 198)  (1322 198)  routing T_25_12.sp4_v_b_13 <X> T_25_12.lc_trk_g1_5
 (17 6)  (1323 198)  (1323 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 198)  (1324 198)  routing T_25_12.sp4_v_b_13 <X> T_25_12.lc_trk_g1_5
 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (18 7)  (1324 199)  (1324 199)  routing T_25_12.sp4_v_b_13 <X> T_25_12.lc_trk_g1_5
 (27 12)  (1333 204)  (1333 204)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.wire_bram/ram/WDATA_1
 (28 12)  (1334 204)  (1334 204)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.wire_bram/ram/WDATA_1
 (29 12)  (1335 204)  (1335 204)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_1
 (30 12)  (1336 204)  (1336 204)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.wire_bram/ram/WDATA_1
 (30 13)  (1336 205)  (1336 205)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.wire_bram/ram/WDATA_1
 (36 13)  (1342 205)  (1342 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_1 sp4_h_r_12
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (14 14)  (1320 206)  (1320 206)  routing T_25_12.sp4_v_b_28 <X> T_25_12.lc_trk_g3_4
 (25 14)  (1331 206)  (1331 206)  routing T_25_12.sp4_v_b_30 <X> T_25_12.lc_trk_g3_6
 (0 15)  (1306 207)  (1306 207)  routing T_25_12.lc_trk_g1_5 <X> T_25_12.wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g1_5 <X> T_25_12.wire_bram/ram/WE
 (16 15)  (1322 207)  (1322 207)  routing T_25_12.sp4_v_b_28 <X> T_25_12.lc_trk_g3_4
 (17 15)  (1323 207)  (1323 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (22 15)  (1328 207)  (1328 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1329 207)  (1329 207)  routing T_25_12.sp4_v_b_30 <X> T_25_12.lc_trk_g3_6


LogicTile_26_12

 (8 1)  (1356 193)  (1356 193)  routing T_26_12.sp4_h_l_36 <X> T_26_12.sp4_v_b_1
 (9 1)  (1357 193)  (1357 193)  routing T_26_12.sp4_h_l_36 <X> T_26_12.sp4_v_b_1
 (8 3)  (1356 195)  (1356 195)  routing T_26_12.sp4_h_l_36 <X> T_26_12.sp4_v_t_36
 (6 6)  (1354 198)  (1354 198)  routing T_26_12.sp4_v_b_0 <X> T_26_12.sp4_v_t_38
 (5 7)  (1353 199)  (1353 199)  routing T_26_12.sp4_v_b_0 <X> T_26_12.sp4_v_t_38
 (15 8)  (1363 200)  (1363 200)  routing T_26_12.rgt_op_1 <X> T_26_12.lc_trk_g2_1
 (17 8)  (1365 200)  (1365 200)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1366 200)  (1366 200)  routing T_26_12.rgt_op_1 <X> T_26_12.lc_trk_g2_1
 (21 8)  (1369 200)  (1369 200)  routing T_26_12.rgt_op_3 <X> T_26_12.lc_trk_g2_3
 (22 8)  (1370 200)  (1370 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1372 200)  (1372 200)  routing T_26_12.rgt_op_3 <X> T_26_12.lc_trk_g2_3
 (26 8)  (1374 200)  (1374 200)  routing T_26_12.lc_trk_g2_6 <X> T_26_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (1376 200)  (1376 200)  routing T_26_12.lc_trk_g2_1 <X> T_26_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 200)  (1377 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 200)  (1380 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1381 200)  (1381 200)  routing T_26_12.lc_trk_g2_3 <X> T_26_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (1383 200)  (1383 200)  routing T_26_12.lc_trk_g3_7 <X> T_26_12.input_2_4
 (36 8)  (1384 200)  (1384 200)  LC_4 Logic Functioning bit
 (37 8)  (1385 200)  (1385 200)  LC_4 Logic Functioning bit
 (38 8)  (1386 200)  (1386 200)  LC_4 Logic Functioning bit
 (39 8)  (1387 200)  (1387 200)  LC_4 Logic Functioning bit
 (41 8)  (1389 200)  (1389 200)  LC_4 Logic Functioning bit
 (42 8)  (1390 200)  (1390 200)  LC_4 Logic Functioning bit
 (43 8)  (1391 200)  (1391 200)  LC_4 Logic Functioning bit
 (26 9)  (1374 201)  (1374 201)  routing T_26_12.lc_trk_g2_6 <X> T_26_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (1376 201)  (1376 201)  routing T_26_12.lc_trk_g2_6 <X> T_26_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1377 201)  (1377 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1379 201)  (1379 201)  routing T_26_12.lc_trk_g2_3 <X> T_26_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (1380 201)  (1380 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1381 201)  (1381 201)  routing T_26_12.lc_trk_g3_7 <X> T_26_12.input_2_4
 (34 9)  (1382 201)  (1382 201)  routing T_26_12.lc_trk_g3_7 <X> T_26_12.input_2_4
 (35 9)  (1383 201)  (1383 201)  routing T_26_12.lc_trk_g3_7 <X> T_26_12.input_2_4
 (36 9)  (1384 201)  (1384 201)  LC_4 Logic Functioning bit
 (37 9)  (1385 201)  (1385 201)  LC_4 Logic Functioning bit
 (38 9)  (1386 201)  (1386 201)  LC_4 Logic Functioning bit
 (39 9)  (1387 201)  (1387 201)  LC_4 Logic Functioning bit
 (40 9)  (1388 201)  (1388 201)  LC_4 Logic Functioning bit
 (41 9)  (1389 201)  (1389 201)  LC_4 Logic Functioning bit
 (42 9)  (1390 201)  (1390 201)  LC_4 Logic Functioning bit
 (43 9)  (1391 201)  (1391 201)  LC_4 Logic Functioning bit
 (25 10)  (1373 202)  (1373 202)  routing T_26_12.rgt_op_6 <X> T_26_12.lc_trk_g2_6
 (22 11)  (1370 203)  (1370 203)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1372 203)  (1372 203)  routing T_26_12.rgt_op_6 <X> T_26_12.lc_trk_g2_6
 (21 14)  (1369 206)  (1369 206)  routing T_26_12.rgt_op_7 <X> T_26_12.lc_trk_g3_7
 (22 14)  (1370 206)  (1370 206)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1372 206)  (1372 206)  routing T_26_12.rgt_op_7 <X> T_26_12.lc_trk_g3_7


LogicTile_27_12

 (0 0)  (1402 192)  (1402 192)  Negative Clock bit

 (27 0)  (1429 192)  (1429 192)  routing T_27_12.lc_trk_g3_0 <X> T_27_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1430 192)  (1430 192)  routing T_27_12.lc_trk_g3_0 <X> T_27_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1431 192)  (1431 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1434 192)  (1434 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1438 192)  (1438 192)  LC_0 Logic Functioning bit
 (39 0)  (1441 192)  (1441 192)  LC_0 Logic Functioning bit
 (41 0)  (1443 192)  (1443 192)  LC_0 Logic Functioning bit
 (42 0)  (1444 192)  (1444 192)  LC_0 Logic Functioning bit
 (44 0)  (1446 192)  (1446 192)  LC_0 Logic Functioning bit
 (45 0)  (1447 192)  (1447 192)  LC_0 Logic Functioning bit
 (8 1)  (1410 193)  (1410 193)  routing T_27_12.sp4_h_l_42 <X> T_27_12.sp4_v_b_1
 (9 1)  (1411 193)  (1411 193)  routing T_27_12.sp4_h_l_42 <X> T_27_12.sp4_v_b_1
 (10 1)  (1412 193)  (1412 193)  routing T_27_12.sp4_h_l_42 <X> T_27_12.sp4_v_b_1
 (14 1)  (1416 193)  (1416 193)  routing T_27_12.sp12_h_r_16 <X> T_27_12.lc_trk_g0_0
 (16 1)  (1418 193)  (1418 193)  routing T_27_12.sp12_h_r_16 <X> T_27_12.lc_trk_g0_0
 (17 1)  (1419 193)  (1419 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (32 1)  (1434 193)  (1434 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1438 193)  (1438 193)  LC_0 Logic Functioning bit
 (39 1)  (1441 193)  (1441 193)  LC_0 Logic Functioning bit
 (41 1)  (1443 193)  (1443 193)  LC_0 Logic Functioning bit
 (42 1)  (1444 193)  (1444 193)  LC_0 Logic Functioning bit
 (48 1)  (1450 193)  (1450 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1451 193)  (1451 193)  Carry_In_Mux bit 

 (0 2)  (1402 194)  (1402 194)  routing T_27_12.glb_netwk_3 <X> T_27_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 194)  (1404 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1429 194)  (1429 194)  routing T_27_12.lc_trk_g3_1 <X> T_27_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1430 194)  (1430 194)  routing T_27_12.lc_trk_g3_1 <X> T_27_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1431 194)  (1431 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1434 194)  (1434 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1438 194)  (1438 194)  LC_1 Logic Functioning bit
 (39 2)  (1441 194)  (1441 194)  LC_1 Logic Functioning bit
 (41 2)  (1443 194)  (1443 194)  LC_1 Logic Functioning bit
 (42 2)  (1444 194)  (1444 194)  LC_1 Logic Functioning bit
 (44 2)  (1446 194)  (1446 194)  LC_1 Logic Functioning bit
 (45 2)  (1447 194)  (1447 194)  LC_1 Logic Functioning bit
 (0 3)  (1402 195)  (1402 195)  routing T_27_12.glb_netwk_3 <X> T_27_12.wire_logic_cluster/lc_7/clk
 (32 3)  (1434 195)  (1434 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1436 195)  (1436 195)  routing T_27_12.lc_trk_g1_0 <X> T_27_12.input_2_1
 (36 3)  (1438 195)  (1438 195)  LC_1 Logic Functioning bit
 (39 3)  (1441 195)  (1441 195)  LC_1 Logic Functioning bit
 (41 3)  (1443 195)  (1443 195)  LC_1 Logic Functioning bit
 (42 3)  (1444 195)  (1444 195)  LC_1 Logic Functioning bit
 (0 4)  (1402 196)  (1402 196)  routing T_27_12.lc_trk_g2_2 <X> T_27_12.wire_logic_cluster/lc_7/cen
 (1 4)  (1403 196)  (1403 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1423 196)  (1423 196)  routing T_27_12.wire_logic_cluster/lc_3/out <X> T_27_12.lc_trk_g1_3
 (22 4)  (1424 196)  (1424 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1427 196)  (1427 196)  routing T_27_12.wire_logic_cluster/lc_2/out <X> T_27_12.lc_trk_g1_2
 (27 4)  (1429 196)  (1429 196)  routing T_27_12.lc_trk_g1_2 <X> T_27_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1431 196)  (1431 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1434 196)  (1434 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1438 196)  (1438 196)  LC_2 Logic Functioning bit
 (39 4)  (1441 196)  (1441 196)  LC_2 Logic Functioning bit
 (41 4)  (1443 196)  (1443 196)  LC_2 Logic Functioning bit
 (42 4)  (1444 196)  (1444 196)  LC_2 Logic Functioning bit
 (44 4)  (1446 196)  (1446 196)  LC_2 Logic Functioning bit
 (45 4)  (1447 196)  (1447 196)  LC_2 Logic Functioning bit
 (1 5)  (1403 197)  (1403 197)  routing T_27_12.lc_trk_g2_2 <X> T_27_12.wire_logic_cluster/lc_7/cen
 (14 5)  (1416 197)  (1416 197)  routing T_27_12.sp12_h_r_16 <X> T_27_12.lc_trk_g1_0
 (16 5)  (1418 197)  (1418 197)  routing T_27_12.sp12_h_r_16 <X> T_27_12.lc_trk_g1_0
 (17 5)  (1419 197)  (1419 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (1424 197)  (1424 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1432 197)  (1432 197)  routing T_27_12.lc_trk_g1_2 <X> T_27_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (1434 197)  (1434 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1438 197)  (1438 197)  LC_2 Logic Functioning bit
 (39 5)  (1441 197)  (1441 197)  LC_2 Logic Functioning bit
 (41 5)  (1443 197)  (1443 197)  LC_2 Logic Functioning bit
 (42 5)  (1444 197)  (1444 197)  LC_2 Logic Functioning bit
 (17 6)  (1419 198)  (1419 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1420 198)  (1420 198)  routing T_27_12.wire_logic_cluster/lc_5/out <X> T_27_12.lc_trk_g1_5
 (21 6)  (1423 198)  (1423 198)  routing T_27_12.wire_logic_cluster/lc_7/out <X> T_27_12.lc_trk_g1_7
 (22 6)  (1424 198)  (1424 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1427 198)  (1427 198)  routing T_27_12.wire_logic_cluster/lc_6/out <X> T_27_12.lc_trk_g1_6
 (27 6)  (1429 198)  (1429 198)  routing T_27_12.lc_trk_g1_3 <X> T_27_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1431 198)  (1431 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1434 198)  (1434 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1438 198)  (1438 198)  LC_3 Logic Functioning bit
 (39 6)  (1441 198)  (1441 198)  LC_3 Logic Functioning bit
 (41 6)  (1443 198)  (1443 198)  LC_3 Logic Functioning bit
 (42 6)  (1444 198)  (1444 198)  LC_3 Logic Functioning bit
 (44 6)  (1446 198)  (1446 198)  LC_3 Logic Functioning bit
 (45 6)  (1447 198)  (1447 198)  LC_3 Logic Functioning bit
 (22 7)  (1424 199)  (1424 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1432 199)  (1432 199)  routing T_27_12.lc_trk_g1_3 <X> T_27_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (1434 199)  (1434 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1436 199)  (1436 199)  routing T_27_12.lc_trk_g1_0 <X> T_27_12.input_2_3
 (36 7)  (1438 199)  (1438 199)  LC_3 Logic Functioning bit
 (39 7)  (1441 199)  (1441 199)  LC_3 Logic Functioning bit
 (41 7)  (1443 199)  (1443 199)  LC_3 Logic Functioning bit
 (42 7)  (1444 199)  (1444 199)  LC_3 Logic Functioning bit
 (27 8)  (1429 200)  (1429 200)  routing T_27_12.lc_trk_g3_4 <X> T_27_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1430 200)  (1430 200)  routing T_27_12.lc_trk_g3_4 <X> T_27_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1431 200)  (1431 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1432 200)  (1432 200)  routing T_27_12.lc_trk_g3_4 <X> T_27_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1434 200)  (1434 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1438 200)  (1438 200)  LC_4 Logic Functioning bit
 (39 8)  (1441 200)  (1441 200)  LC_4 Logic Functioning bit
 (41 8)  (1443 200)  (1443 200)  LC_4 Logic Functioning bit
 (42 8)  (1444 200)  (1444 200)  LC_4 Logic Functioning bit
 (44 8)  (1446 200)  (1446 200)  LC_4 Logic Functioning bit
 (45 8)  (1447 200)  (1447 200)  LC_4 Logic Functioning bit
 (22 9)  (1424 201)  (1424 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1425 201)  (1425 201)  routing T_27_12.sp4_v_b_42 <X> T_27_12.lc_trk_g2_2
 (24 9)  (1426 201)  (1426 201)  routing T_27_12.sp4_v_b_42 <X> T_27_12.lc_trk_g2_2
 (32 9)  (1434 201)  (1434 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (1438 201)  (1438 201)  LC_4 Logic Functioning bit
 (39 9)  (1441 201)  (1441 201)  LC_4 Logic Functioning bit
 (41 9)  (1443 201)  (1443 201)  LC_4 Logic Functioning bit
 (42 9)  (1444 201)  (1444 201)  LC_4 Logic Functioning bit
 (14 10)  (1416 202)  (1416 202)  routing T_27_12.sp4_h_r_44 <X> T_27_12.lc_trk_g2_4
 (27 10)  (1429 202)  (1429 202)  routing T_27_12.lc_trk_g1_5 <X> T_27_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1431 202)  (1431 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1432 202)  (1432 202)  routing T_27_12.lc_trk_g1_5 <X> T_27_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1434 202)  (1434 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1438 202)  (1438 202)  LC_5 Logic Functioning bit
 (39 10)  (1441 202)  (1441 202)  LC_5 Logic Functioning bit
 (41 10)  (1443 202)  (1443 202)  LC_5 Logic Functioning bit
 (42 10)  (1444 202)  (1444 202)  LC_5 Logic Functioning bit
 (44 10)  (1446 202)  (1446 202)  LC_5 Logic Functioning bit
 (45 10)  (1447 202)  (1447 202)  LC_5 Logic Functioning bit
 (14 11)  (1416 203)  (1416 203)  routing T_27_12.sp4_h_r_44 <X> T_27_12.lc_trk_g2_4
 (15 11)  (1417 203)  (1417 203)  routing T_27_12.sp4_h_r_44 <X> T_27_12.lc_trk_g2_4
 (16 11)  (1418 203)  (1418 203)  routing T_27_12.sp4_h_r_44 <X> T_27_12.lc_trk_g2_4
 (17 11)  (1419 203)  (1419 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (32 11)  (1434 203)  (1434 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1436 203)  (1436 203)  routing T_27_12.lc_trk_g1_0 <X> T_27_12.input_2_5
 (36 11)  (1438 203)  (1438 203)  LC_5 Logic Functioning bit
 (39 11)  (1441 203)  (1441 203)  LC_5 Logic Functioning bit
 (41 11)  (1443 203)  (1443 203)  LC_5 Logic Functioning bit
 (42 11)  (1444 203)  (1444 203)  LC_5 Logic Functioning bit
 (14 12)  (1416 204)  (1416 204)  routing T_27_12.wire_logic_cluster/lc_0/out <X> T_27_12.lc_trk_g3_0
 (17 12)  (1419 204)  (1419 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1420 204)  (1420 204)  routing T_27_12.wire_logic_cluster/lc_1/out <X> T_27_12.lc_trk_g3_1
 (27 12)  (1429 204)  (1429 204)  routing T_27_12.lc_trk_g1_6 <X> T_27_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1431 204)  (1431 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1432 204)  (1432 204)  routing T_27_12.lc_trk_g1_6 <X> T_27_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1434 204)  (1434 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1438 204)  (1438 204)  LC_6 Logic Functioning bit
 (39 12)  (1441 204)  (1441 204)  LC_6 Logic Functioning bit
 (41 12)  (1443 204)  (1443 204)  LC_6 Logic Functioning bit
 (42 12)  (1444 204)  (1444 204)  LC_6 Logic Functioning bit
 (44 12)  (1446 204)  (1446 204)  LC_6 Logic Functioning bit
 (45 12)  (1447 204)  (1447 204)  LC_6 Logic Functioning bit
 (17 13)  (1419 205)  (1419 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1432 205)  (1432 205)  routing T_27_12.lc_trk_g1_6 <X> T_27_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (1434 205)  (1434 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (1438 205)  (1438 205)  LC_6 Logic Functioning bit
 (39 13)  (1441 205)  (1441 205)  LC_6 Logic Functioning bit
 (41 13)  (1443 205)  (1443 205)  LC_6 Logic Functioning bit
 (42 13)  (1444 205)  (1444 205)  LC_6 Logic Functioning bit
 (0 14)  (1402 206)  (1402 206)  routing T_27_12.lc_trk_g2_4 <X> T_27_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 206)  (1403 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1416 206)  (1416 206)  routing T_27_12.wire_logic_cluster/lc_4/out <X> T_27_12.lc_trk_g3_4
 (27 14)  (1429 206)  (1429 206)  routing T_27_12.lc_trk_g1_7 <X> T_27_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1431 206)  (1431 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1432 206)  (1432 206)  routing T_27_12.lc_trk_g1_7 <X> T_27_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1434 206)  (1434 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1438 206)  (1438 206)  LC_7 Logic Functioning bit
 (37 14)  (1439 206)  (1439 206)  LC_7 Logic Functioning bit
 (38 14)  (1440 206)  (1440 206)  LC_7 Logic Functioning bit
 (39 14)  (1441 206)  (1441 206)  LC_7 Logic Functioning bit
 (45 14)  (1447 206)  (1447 206)  LC_7 Logic Functioning bit
 (1 15)  (1403 207)  (1403 207)  routing T_27_12.lc_trk_g2_4 <X> T_27_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (1419 207)  (1419 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (1429 207)  (1429 207)  routing T_27_12.lc_trk_g1_0 <X> T_27_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1431 207)  (1431 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1432 207)  (1432 207)  routing T_27_12.lc_trk_g1_7 <X> T_27_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (1442 207)  (1442 207)  LC_7 Logic Functioning bit
 (41 15)  (1443 207)  (1443 207)  LC_7 Logic Functioning bit
 (42 15)  (1444 207)  (1444 207)  LC_7 Logic Functioning bit
 (43 15)  (1445 207)  (1445 207)  LC_7 Logic Functioning bit


LogicTile_28_12

 (8 9)  (1464 201)  (1464 201)  routing T_28_12.sp4_h_l_42 <X> T_28_12.sp4_v_b_7
 (9 9)  (1465 201)  (1465 201)  routing T_28_12.sp4_h_l_42 <X> T_28_12.sp4_v_b_7


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 178)  (6 178)  routing T_0_11.span4_horz_7 <X> T_0_11.span4_vert_t_13
 (12 2)  (5 178)  (5 178)  routing T_0_11.span4_horz_7 <X> T_0_11.span4_vert_t_13
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (4 8)  (13 184)  (13 184)  routing T_0_11.span4_horz_40 <X> T_0_11.lc_trk_g1_0
 (4 9)  (13 185)  (13 185)  routing T_0_11.span4_horz_40 <X> T_0_11.lc_trk_g1_0
 (5 9)  (12 185)  (12 185)  routing T_0_11.span4_horz_40 <X> T_0_11.lc_trk_g1_0
 (6 9)  (11 185)  (11 185)  routing T_0_11.span4_horz_40 <X> T_0_11.lc_trk_g1_0
 (7 9)  (10 185)  (10 185)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_0 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_1_11

 (2 4)  (20 180)  (20 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (12 6)  (30 182)  (30 182)  routing T_1_11.sp4_v_t_46 <X> T_1_11.sp4_h_l_40
 (11 7)  (29 183)  (29 183)  routing T_1_11.sp4_v_t_46 <X> T_1_11.sp4_h_l_40
 (13 7)  (31 183)  (31 183)  routing T_1_11.sp4_v_t_46 <X> T_1_11.sp4_h_l_40


LogicTile_5_11

 (10 1)  (244 177)  (244 177)  routing T_5_11.sp4_h_r_8 <X> T_5_11.sp4_v_b_1
 (15 1)  (249 177)  (249 177)  routing T_5_11.sp4_v_t_5 <X> T_5_11.lc_trk_g0_0
 (16 1)  (250 177)  (250 177)  routing T_5_11.sp4_v_t_5 <X> T_5_11.lc_trk_g0_0
 (17 1)  (251 177)  (251 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (14 4)  (248 180)  (248 180)  routing T_5_11.sp4_h_r_8 <X> T_5_11.lc_trk_g1_0
 (15 5)  (249 181)  (249 181)  routing T_5_11.sp4_h_r_8 <X> T_5_11.lc_trk_g1_0
 (16 5)  (250 181)  (250 181)  routing T_5_11.sp4_h_r_8 <X> T_5_11.lc_trk_g1_0
 (17 5)  (251 181)  (251 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (28 8)  (262 184)  (262 184)  routing T_5_11.lc_trk_g2_7 <X> T_5_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 184)  (263 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 184)  (264 184)  routing T_5_11.lc_trk_g2_7 <X> T_5_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 184)  (266 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 184)  (268 184)  routing T_5_11.lc_trk_g1_0 <X> T_5_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 184)  (269 184)  routing T_5_11.lc_trk_g2_4 <X> T_5_11.input_2_4
 (36 8)  (270 184)  (270 184)  LC_4 Logic Functioning bit
 (43 8)  (277 184)  (277 184)  LC_4 Logic Functioning bit
 (29 9)  (263 185)  (263 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 185)  (264 185)  routing T_5_11.lc_trk_g2_7 <X> T_5_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 185)  (266 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (267 185)  (267 185)  routing T_5_11.lc_trk_g2_4 <X> T_5_11.input_2_4
 (37 9)  (271 185)  (271 185)  LC_4 Logic Functioning bit
 (22 10)  (256 186)  (256 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (14 11)  (248 187)  (248 187)  routing T_5_11.sp4_r_v_b_36 <X> T_5_11.lc_trk_g2_4
 (17 11)  (251 187)  (251 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (255 187)  (255 187)  routing T_5_11.sp4_r_v_b_39 <X> T_5_11.lc_trk_g2_7


LogicTile_6_11

 (8 11)  (296 187)  (296 187)  routing T_6_11.sp4_h_r_1 <X> T_6_11.sp4_v_t_42
 (9 11)  (297 187)  (297 187)  routing T_6_11.sp4_h_r_1 <X> T_6_11.sp4_v_t_42
 (10 11)  (298 187)  (298 187)  routing T_6_11.sp4_h_r_1 <X> T_6_11.sp4_v_t_42


LogicTile_7_11

 (0 2)  (342 178)  (342 178)  routing T_7_11.glb_netwk_6 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (1 2)  (343 178)  (343 178)  routing T_7_11.glb_netwk_6 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (2 2)  (344 178)  (344 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (345 178)  (345 178)  routing T_7_11.sp12_h_r_0 <X> T_7_11.sp12_h_l_23
 (14 2)  (356 178)  (356 178)  routing T_7_11.sp4_v_t_1 <X> T_7_11.lc_trk_g0_4
 (3 3)  (345 179)  (345 179)  routing T_7_11.sp12_h_r_0 <X> T_7_11.sp12_h_l_23
 (14 3)  (356 179)  (356 179)  routing T_7_11.sp4_v_t_1 <X> T_7_11.lc_trk_g0_4
 (16 3)  (358 179)  (358 179)  routing T_7_11.sp4_v_t_1 <X> T_7_11.lc_trk_g0_4
 (17 3)  (359 179)  (359 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (0 4)  (342 180)  (342 180)  routing T_7_11.lc_trk_g3_3 <X> T_7_11.wire_logic_cluster/lc_7/cen
 (1 4)  (343 180)  (343 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (368 180)  (368 180)  routing T_7_11.lc_trk_g0_4 <X> T_7_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 180)  (369 180)  routing T_7_11.lc_trk_g1_2 <X> T_7_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 180)  (371 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 180)  (373 180)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 180)  (374 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 180)  (375 180)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 180)  (376 180)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_2/in_3
 (40 4)  (382 180)  (382 180)  LC_2 Logic Functioning bit
 (42 4)  (384 180)  (384 180)  LC_2 Logic Functioning bit
 (45 4)  (387 180)  (387 180)  LC_2 Logic Functioning bit
 (51 4)  (393 180)  (393 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (342 181)  (342 181)  routing T_7_11.lc_trk_g3_3 <X> T_7_11.wire_logic_cluster/lc_7/cen
 (1 5)  (343 181)  (343 181)  routing T_7_11.lc_trk_g3_3 <X> T_7_11.wire_logic_cluster/lc_7/cen
 (22 5)  (364 181)  (364 181)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (366 181)  (366 181)  routing T_7_11.bot_op_2 <X> T_7_11.lc_trk_g1_2
 (29 5)  (371 181)  (371 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 181)  (372 181)  routing T_7_11.lc_trk_g1_2 <X> T_7_11.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 181)  (378 181)  LC_2 Logic Functioning bit
 (38 5)  (380 181)  (380 181)  LC_2 Logic Functioning bit
 (40 5)  (382 181)  (382 181)  LC_2 Logic Functioning bit
 (41 5)  (383 181)  (383 181)  LC_2 Logic Functioning bit
 (42 5)  (384 181)  (384 181)  LC_2 Logic Functioning bit
 (43 5)  (385 181)  (385 181)  LC_2 Logic Functioning bit
 (4 6)  (346 182)  (346 182)  routing T_7_11.sp4_h_r_9 <X> T_7_11.sp4_v_t_38
 (6 6)  (348 182)  (348 182)  routing T_7_11.sp4_h_r_9 <X> T_7_11.sp4_v_t_38
 (13 6)  (355 182)  (355 182)  routing T_7_11.sp4_v_b_5 <X> T_7_11.sp4_v_t_40
 (5 7)  (347 183)  (347 183)  routing T_7_11.sp4_h_r_9 <X> T_7_11.sp4_v_t_38
 (21 12)  (363 188)  (363 188)  routing T_7_11.sp4_h_r_43 <X> T_7_11.lc_trk_g3_3
 (22 12)  (364 188)  (364 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (365 188)  (365 188)  routing T_7_11.sp4_h_r_43 <X> T_7_11.lc_trk_g3_3
 (24 12)  (366 188)  (366 188)  routing T_7_11.sp4_h_r_43 <X> T_7_11.lc_trk_g3_3
 (21 13)  (363 189)  (363 189)  routing T_7_11.sp4_h_r_43 <X> T_7_11.lc_trk_g3_3
 (4 14)  (346 190)  (346 190)  routing T_7_11.sp4_h_r_9 <X> T_7_11.sp4_v_t_44
 (14 14)  (356 190)  (356 190)  routing T_7_11.sp4_v_b_36 <X> T_7_11.lc_trk_g3_4
 (5 15)  (347 191)  (347 191)  routing T_7_11.sp4_h_r_9 <X> T_7_11.sp4_v_t_44
 (14 15)  (356 191)  (356 191)  routing T_7_11.sp4_v_b_36 <X> T_7_11.lc_trk_g3_4
 (16 15)  (358 191)  (358 191)  routing T_7_11.sp4_v_b_36 <X> T_7_11.lc_trk_g3_4
 (17 15)  (359 191)  (359 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


RAM_Tile_8_11

 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 178)  (396 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (1 2)  (397 178)  (397 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (28 4)  (424 180)  (424 180)  routing T_8_11.lc_trk_g2_3 <X> T_8_11.wire_bram/ram/WDATA_13
 (29 4)  (425 180)  (425 180)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_13
 (41 4)  (437 180)  (437 180)  Enable bit of Mux _out_links/OutMuxb_2 => wire_bram/ram/RDATA_13 sp4_r_v_b_37
 (30 5)  (426 181)  (426 181)  routing T_8_11.lc_trk_g2_3 <X> T_8_11.wire_bram/ram/WDATA_13
 (4 6)  (400 182)  (400 182)  routing T_8_11.sp4_h_r_9 <X> T_8_11.sp4_v_t_38
 (6 6)  (402 182)  (402 182)  routing T_8_11.sp4_h_r_9 <X> T_8_11.sp4_v_t_38
 (5 7)  (401 183)  (401 183)  routing T_8_11.sp4_h_r_9 <X> T_8_11.sp4_v_t_38
 (15 8)  (411 184)  (411 184)  routing T_8_11.sp4_v_b_41 <X> T_8_11.lc_trk_g2_1
 (16 8)  (412 184)  (412 184)  routing T_8_11.sp4_v_b_41 <X> T_8_11.lc_trk_g2_1
 (17 8)  (413 184)  (413 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (22 8)  (418 184)  (418 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (419 184)  (419 184)  routing T_8_11.sp4_v_b_43 <X> T_8_11.lc_trk_g2_3
 (24 8)  (420 184)  (420 184)  routing T_8_11.sp4_v_b_43 <X> T_8_11.lc_trk_g2_3
 (5 10)  (401 186)  (401 186)  routing T_8_11.sp4_v_b_6 <X> T_8_11.sp4_h_l_43
 (28 12)  (424 188)  (424 188)  routing T_8_11.lc_trk_g2_1 <X> T_8_11.wire_bram/ram/WDATA_9
 (29 12)  (425 188)  (425 188)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_9
 (37 12)  (433 188)  (433 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_9 sp12_h_l_3
 (0 14)  (396 190)  (396 190)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 190)  (413 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 191)  (396 191)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE


LogicTile_9_11

 (22 1)  (460 177)  (460 177)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (462 177)  (462 177)  routing T_9_11.bot_op_2 <X> T_9_11.lc_trk_g0_2
 (26 4)  (464 180)  (464 180)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 180)  (465 180)  routing T_9_11.lc_trk_g1_4 <X> T_9_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 180)  (467 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 180)  (468 180)  routing T_9_11.lc_trk_g1_4 <X> T_9_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 180)  (470 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 180)  (471 180)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 180)  (472 180)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 180)  (473 180)  routing T_9_11.lc_trk_g1_5 <X> T_9_11.input_2_2
 (36 4)  (474 180)  (474 180)  LC_2 Logic Functioning bit
 (40 4)  (478 180)  (478 180)  LC_2 Logic Functioning bit
 (41 4)  (479 180)  (479 180)  LC_2 Logic Functioning bit
 (43 4)  (481 180)  (481 180)  LC_2 Logic Functioning bit
 (46 4)  (484 180)  (484 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (491 180)  (491 180)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (452 181)  (452 181)  routing T_9_11.sp4_r_v_b_24 <X> T_9_11.lc_trk_g1_0
 (17 5)  (455 181)  (455 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (464 181)  (464 181)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 181)  (465 181)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 181)  (467 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 181)  (470 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (472 181)  (472 181)  routing T_9_11.lc_trk_g1_5 <X> T_9_11.input_2_2
 (36 5)  (474 181)  (474 181)  LC_2 Logic Functioning bit
 (41 5)  (479 181)  (479 181)  LC_2 Logic Functioning bit
 (47 5)  (485 181)  (485 181)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (453 182)  (453 182)  routing T_9_11.bot_op_5 <X> T_9_11.lc_trk_g1_5
 (17 6)  (455 182)  (455 182)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (460 182)  (460 182)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (462 182)  (462 182)  routing T_9_11.bot_op_7 <X> T_9_11.lc_trk_g1_7
 (15 7)  (453 183)  (453 183)  routing T_9_11.bot_op_4 <X> T_9_11.lc_trk_g1_4
 (17 7)  (455 183)  (455 183)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (15 9)  (453 185)  (453 185)  routing T_9_11.tnr_op_0 <X> T_9_11.lc_trk_g2_0
 (17 9)  (455 185)  (455 185)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (28 10)  (466 186)  (466 186)  routing T_9_11.lc_trk_g2_0 <X> T_9_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 186)  (467 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 186)  (469 186)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 186)  (470 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 186)  (472 186)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 186)  (474 186)  LC_5 Logic Functioning bit
 (38 10)  (476 186)  (476 186)  LC_5 Logic Functioning bit
 (13 11)  (451 187)  (451 187)  routing T_9_11.sp4_v_b_3 <X> T_9_11.sp4_h_l_45
 (31 11)  (469 187)  (469 187)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 187)  (474 187)  LC_5 Logic Functioning bit
 (38 11)  (476 187)  (476 187)  LC_5 Logic Functioning bit
 (27 12)  (465 188)  (465 188)  routing T_9_11.lc_trk_g1_0 <X> T_9_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 188)  (467 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 188)  (469 188)  routing T_9_11.lc_trk_g1_4 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 188)  (470 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 188)  (472 188)  routing T_9_11.lc_trk_g1_4 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 188)  (474 188)  LC_6 Logic Functioning bit
 (37 12)  (475 188)  (475 188)  LC_6 Logic Functioning bit
 (42 12)  (480 188)  (480 188)  LC_6 Logic Functioning bit
 (43 12)  (481 188)  (481 188)  LC_6 Logic Functioning bit
 (50 12)  (488 188)  (488 188)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (453 189)  (453 189)  routing T_9_11.tnr_op_0 <X> T_9_11.lc_trk_g3_0
 (17 13)  (455 189)  (455 189)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (464 189)  (464 189)  routing T_9_11.lc_trk_g0_2 <X> T_9_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 189)  (467 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 189)  (474 189)  LC_6 Logic Functioning bit
 (37 13)  (475 189)  (475 189)  LC_6 Logic Functioning bit
 (43 13)  (481 189)  (481 189)  LC_6 Logic Functioning bit
 (29 14)  (467 190)  (467 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 190)  (469 190)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 190)  (470 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 190)  (472 190)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 190)  (473 190)  routing T_9_11.lc_trk_g1_4 <X> T_9_11.input_2_7
 (36 14)  (474 190)  (474 190)  LC_7 Logic Functioning bit
 (37 14)  (475 190)  (475 190)  LC_7 Logic Functioning bit
 (38 14)  (476 190)  (476 190)  LC_7 Logic Functioning bit
 (41 14)  (479 190)  (479 190)  LC_7 Logic Functioning bit
 (42 14)  (480 190)  (480 190)  LC_7 Logic Functioning bit
 (43 14)  (481 190)  (481 190)  LC_7 Logic Functioning bit
 (27 15)  (465 191)  (465 191)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 191)  (466 191)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 191)  (467 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 191)  (468 191)  routing T_9_11.lc_trk_g0_2 <X> T_9_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 191)  (469 191)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 191)  (470 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (472 191)  (472 191)  routing T_9_11.lc_trk_g1_4 <X> T_9_11.input_2_7
 (36 15)  (474 191)  (474 191)  LC_7 Logic Functioning bit
 (37 15)  (475 191)  (475 191)  LC_7 Logic Functioning bit
 (39 15)  (477 191)  (477 191)  LC_7 Logic Functioning bit
 (42 15)  (480 191)  (480 191)  LC_7 Logic Functioning bit
 (43 15)  (481 191)  (481 191)  LC_7 Logic Functioning bit


LogicTile_10_11

 (28 0)  (520 176)  (520 176)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 176)  (521 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 176)  (522 176)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 176)  (523 176)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 176)  (524 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 176)  (525 176)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 176)  (528 176)  LC_0 Logic Functioning bit
 (38 0)  (530 176)  (530 176)  LC_0 Logic Functioning bit
 (40 0)  (532 176)  (532 176)  LC_0 Logic Functioning bit
 (41 0)  (533 176)  (533 176)  LC_0 Logic Functioning bit
 (42 0)  (534 176)  (534 176)  LC_0 Logic Functioning bit
 (43 0)  (535 176)  (535 176)  LC_0 Logic Functioning bit
 (14 1)  (506 177)  (506 177)  routing T_10_11.top_op_0 <X> T_10_11.lc_trk_g0_0
 (15 1)  (507 177)  (507 177)  routing T_10_11.top_op_0 <X> T_10_11.lc_trk_g0_0
 (17 1)  (509 177)  (509 177)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (31 1)  (523 177)  (523 177)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 177)  (528 177)  LC_0 Logic Functioning bit
 (38 1)  (530 177)  (530 177)  LC_0 Logic Functioning bit
 (40 1)  (532 177)  (532 177)  LC_0 Logic Functioning bit
 (41 1)  (533 177)  (533 177)  LC_0 Logic Functioning bit
 (42 1)  (534 177)  (534 177)  LC_0 Logic Functioning bit
 (43 1)  (535 177)  (535 177)  LC_0 Logic Functioning bit
 (2 2)  (494 178)  (494 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (29 2)  (521 178)  (521 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 178)  (523 178)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 178)  (524 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 178)  (525 178)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 178)  (526 178)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 178)  (528 178)  LC_1 Logic Functioning bit
 (37 2)  (529 178)  (529 178)  LC_1 Logic Functioning bit
 (38 2)  (530 178)  (530 178)  LC_1 Logic Functioning bit
 (39 2)  (531 178)  (531 178)  LC_1 Logic Functioning bit
 (41 2)  (533 178)  (533 178)  LC_1 Logic Functioning bit
 (43 2)  (535 178)  (535 178)  LC_1 Logic Functioning bit
 (0 3)  (492 179)  (492 179)  routing T_10_11.lc_trk_g1_1 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (2 3)  (494 179)  (494 179)  routing T_10_11.lc_trk_g1_1 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (36 3)  (528 179)  (528 179)  LC_1 Logic Functioning bit
 (37 3)  (529 179)  (529 179)  LC_1 Logic Functioning bit
 (38 3)  (530 179)  (530 179)  LC_1 Logic Functioning bit
 (39 3)  (531 179)  (531 179)  LC_1 Logic Functioning bit
 (41 3)  (533 179)  (533 179)  LC_1 Logic Functioning bit
 (43 3)  (535 179)  (535 179)  LC_1 Logic Functioning bit
 (17 4)  (509 180)  (509 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (518 180)  (518 180)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 180)  (519 180)  routing T_10_11.lc_trk_g3_0 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 180)  (520 180)  routing T_10_11.lc_trk_g3_0 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 180)  (521 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 180)  (523 180)  routing T_10_11.lc_trk_g3_4 <X> T_10_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 180)  (524 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 180)  (525 180)  routing T_10_11.lc_trk_g3_4 <X> T_10_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 180)  (526 180)  routing T_10_11.lc_trk_g3_4 <X> T_10_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 180)  (528 180)  LC_2 Logic Functioning bit
 (37 4)  (529 180)  (529 180)  LC_2 Logic Functioning bit
 (38 4)  (530 180)  (530 180)  LC_2 Logic Functioning bit
 (39 4)  (531 180)  (531 180)  LC_2 Logic Functioning bit
 (40 4)  (532 180)  (532 180)  LC_2 Logic Functioning bit
 (41 4)  (533 180)  (533 180)  LC_2 Logic Functioning bit
 (42 4)  (534 180)  (534 180)  LC_2 Logic Functioning bit
 (43 4)  (535 180)  (535 180)  LC_2 Logic Functioning bit
 (50 4)  (542 180)  (542 180)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (510 181)  (510 181)  routing T_10_11.sp4_r_v_b_25 <X> T_10_11.lc_trk_g1_1
 (28 5)  (520 181)  (520 181)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 181)  (521 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 181)  (528 181)  LC_2 Logic Functioning bit
 (37 5)  (529 181)  (529 181)  LC_2 Logic Functioning bit
 (38 5)  (530 181)  (530 181)  LC_2 Logic Functioning bit
 (39 5)  (531 181)  (531 181)  LC_2 Logic Functioning bit
 (41 5)  (533 181)  (533 181)  LC_2 Logic Functioning bit
 (42 5)  (534 181)  (534 181)  LC_2 Logic Functioning bit
 (43 5)  (535 181)  (535 181)  LC_2 Logic Functioning bit
 (17 6)  (509 182)  (509 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 182)  (510 182)  routing T_10_11.wire_logic_cluster/lc_5/out <X> T_10_11.lc_trk_g1_5
 (13 8)  (505 184)  (505 184)  routing T_10_11.sp4_v_t_45 <X> T_10_11.sp4_v_b_8
 (25 8)  (517 184)  (517 184)  routing T_10_11.sp4_v_t_23 <X> T_10_11.lc_trk_g2_2
 (22 9)  (514 185)  (514 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 185)  (515 185)  routing T_10_11.sp4_v_t_23 <X> T_10_11.lc_trk_g2_2
 (25 9)  (517 185)  (517 185)  routing T_10_11.sp4_v_t_23 <X> T_10_11.lc_trk_g2_2
 (6 10)  (498 186)  (498 186)  routing T_10_11.sp4_h_l_36 <X> T_10_11.sp4_v_t_43
 (17 10)  (509 186)  (509 186)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (510 186)  (510 186)  routing T_10_11.bnl_op_5 <X> T_10_11.lc_trk_g2_5
 (21 10)  (513 186)  (513 186)  routing T_10_11.bnl_op_7 <X> T_10_11.lc_trk_g2_7
 (22 10)  (514 186)  (514 186)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (517 186)  (517 186)  routing T_10_11.wire_logic_cluster/lc_6/out <X> T_10_11.lc_trk_g2_6
 (26 10)  (518 186)  (518 186)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 186)  (519 186)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 186)  (521 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 186)  (522 186)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 186)  (523 186)  routing T_10_11.lc_trk_g2_6 <X> T_10_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 186)  (524 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 186)  (525 186)  routing T_10_11.lc_trk_g2_6 <X> T_10_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 186)  (527 186)  routing T_10_11.lc_trk_g3_6 <X> T_10_11.input_2_5
 (37 10)  (529 186)  (529 186)  LC_5 Logic Functioning bit
 (41 10)  (533 186)  (533 186)  LC_5 Logic Functioning bit
 (43 10)  (535 186)  (535 186)  LC_5 Logic Functioning bit
 (45 10)  (537 186)  (537 186)  LC_5 Logic Functioning bit
 (47 10)  (539 186)  (539 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (506 187)  (506 187)  routing T_10_11.sp4_r_v_b_36 <X> T_10_11.lc_trk_g2_4
 (17 11)  (509 187)  (509 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (510 187)  (510 187)  routing T_10_11.bnl_op_5 <X> T_10_11.lc_trk_g2_5
 (21 11)  (513 187)  (513 187)  routing T_10_11.bnl_op_7 <X> T_10_11.lc_trk_g2_7
 (22 11)  (514 187)  (514 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (520 187)  (520 187)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 187)  (521 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 187)  (523 187)  routing T_10_11.lc_trk_g2_6 <X> T_10_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 187)  (524 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (525 187)  (525 187)  routing T_10_11.lc_trk_g3_6 <X> T_10_11.input_2_5
 (34 11)  (526 187)  (526 187)  routing T_10_11.lc_trk_g3_6 <X> T_10_11.input_2_5
 (35 11)  (527 187)  (527 187)  routing T_10_11.lc_trk_g3_6 <X> T_10_11.input_2_5
 (36 11)  (528 187)  (528 187)  LC_5 Logic Functioning bit
 (41 11)  (533 187)  (533 187)  LC_5 Logic Functioning bit
 (43 11)  (535 187)  (535 187)  LC_5 Logic Functioning bit
 (14 12)  (506 188)  (506 188)  routing T_10_11.wire_logic_cluster/lc_0/out <X> T_10_11.lc_trk_g3_0
 (22 12)  (514 188)  (514 188)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (516 188)  (516 188)  routing T_10_11.tnl_op_3 <X> T_10_11.lc_trk_g3_3
 (27 12)  (519 188)  (519 188)  routing T_10_11.lc_trk_g3_4 <X> T_10_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 188)  (520 188)  routing T_10_11.lc_trk_g3_4 <X> T_10_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 188)  (521 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 188)  (522 188)  routing T_10_11.lc_trk_g3_4 <X> T_10_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 188)  (523 188)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 188)  (524 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 188)  (525 188)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 188)  (528 188)  LC_6 Logic Functioning bit
 (38 12)  (530 188)  (530 188)  LC_6 Logic Functioning bit
 (43 12)  (535 188)  (535 188)  LC_6 Logic Functioning bit
 (52 12)  (544 188)  (544 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (509 189)  (509 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (513 189)  (513 189)  routing T_10_11.tnl_op_3 <X> T_10_11.lc_trk_g3_3
 (29 13)  (521 189)  (521 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 189)  (524 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (525 189)  (525 189)  routing T_10_11.lc_trk_g2_2 <X> T_10_11.input_2_6
 (35 13)  (527 189)  (527 189)  routing T_10_11.lc_trk_g2_2 <X> T_10_11.input_2_6
 (36 13)  (528 189)  (528 189)  LC_6 Logic Functioning bit
 (47 13)  (539 189)  (539 189)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (540 189)  (540 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (506 190)  (506 190)  routing T_10_11.bnl_op_4 <X> T_10_11.lc_trk_g3_4
 (16 14)  (508 190)  (508 190)  routing T_10_11.sp4_v_b_37 <X> T_10_11.lc_trk_g3_5
 (17 14)  (509 190)  (509 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (510 190)  (510 190)  routing T_10_11.sp4_v_b_37 <X> T_10_11.lc_trk_g3_5
 (21 14)  (513 190)  (513 190)  routing T_10_11.wire_logic_cluster/lc_7/out <X> T_10_11.lc_trk_g3_7
 (22 14)  (514 190)  (514 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (518 190)  (518 190)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 190)  (519 190)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 190)  (520 190)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 190)  (521 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 190)  (522 190)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 190)  (524 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 190)  (525 190)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 190)  (526 190)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 190)  (529 190)  LC_7 Logic Functioning bit
 (38 14)  (530 190)  (530 190)  LC_7 Logic Functioning bit
 (41 14)  (533 190)  (533 190)  LC_7 Logic Functioning bit
 (45 14)  (537 190)  (537 190)  LC_7 Logic Functioning bit
 (50 14)  (542 190)  (542 190)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (506 191)  (506 191)  routing T_10_11.bnl_op_4 <X> T_10_11.lc_trk_g3_4
 (17 15)  (509 191)  (509 191)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (510 191)  (510 191)  routing T_10_11.sp4_v_b_37 <X> T_10_11.lc_trk_g3_5
 (22 15)  (514 191)  (514 191)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (516 191)  (516 191)  routing T_10_11.tnl_op_6 <X> T_10_11.lc_trk_g3_6
 (25 15)  (517 191)  (517 191)  routing T_10_11.tnl_op_6 <X> T_10_11.lc_trk_g3_6
 (28 15)  (520 191)  (520 191)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 191)  (521 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 191)  (522 191)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 191)  (523 191)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 191)  (528 191)  LC_7 Logic Functioning bit
 (38 15)  (530 191)  (530 191)  LC_7 Logic Functioning bit
 (41 15)  (533 191)  (533 191)  LC_7 Logic Functioning bit
 (51 15)  (543 191)  (543 191)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_11

 (4 6)  (550 182)  (550 182)  routing T_11_11.sp4_h_r_9 <X> T_11_11.sp4_v_t_38
 (6 6)  (552 182)  (552 182)  routing T_11_11.sp4_h_r_9 <X> T_11_11.sp4_v_t_38
 (5 7)  (551 183)  (551 183)  routing T_11_11.sp4_h_r_9 <X> T_11_11.sp4_v_t_38
 (9 7)  (555 183)  (555 183)  routing T_11_11.sp4_v_b_8 <X> T_11_11.sp4_v_t_41
 (10 7)  (556 183)  (556 183)  routing T_11_11.sp4_v_b_8 <X> T_11_11.sp4_v_t_41
 (15 8)  (561 184)  (561 184)  routing T_11_11.sp4_h_r_33 <X> T_11_11.lc_trk_g2_1
 (16 8)  (562 184)  (562 184)  routing T_11_11.sp4_h_r_33 <X> T_11_11.lc_trk_g2_1
 (17 8)  (563 184)  (563 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 184)  (564 184)  routing T_11_11.sp4_h_r_33 <X> T_11_11.lc_trk_g2_1
 (27 8)  (573 184)  (573 184)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 184)  (574 184)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 184)  (575 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 184)  (578 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 184)  (579 184)  routing T_11_11.lc_trk_g2_1 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 184)  (583 184)  LC_4 Logic Functioning bit
 (39 8)  (585 184)  (585 184)  LC_4 Logic Functioning bit
 (41 8)  (587 184)  (587 184)  LC_4 Logic Functioning bit
 (43 8)  (589 184)  (589 184)  LC_4 Logic Functioning bit
 (12 9)  (558 185)  (558 185)  routing T_11_11.sp4_h_r_8 <X> T_11_11.sp4_v_b_8
 (30 9)  (576 185)  (576 185)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (37 9)  (583 185)  (583 185)  LC_4 Logic Functioning bit
 (39 9)  (585 185)  (585 185)  LC_4 Logic Functioning bit
 (41 9)  (587 185)  (587 185)  LC_4 Logic Functioning bit
 (43 9)  (589 185)  (589 185)  LC_4 Logic Functioning bit
 (51 9)  (597 185)  (597 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 13)  (568 189)  (568 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (569 189)  (569 189)  routing T_11_11.sp4_h_l_15 <X> T_11_11.lc_trk_g3_2
 (24 13)  (570 189)  (570 189)  routing T_11_11.sp4_h_l_15 <X> T_11_11.lc_trk_g3_2
 (25 13)  (571 189)  (571 189)  routing T_11_11.sp4_h_l_15 <X> T_11_11.lc_trk_g3_2


LogicTile_12_11

 (14 0)  (614 176)  (614 176)  routing T_12_11.sp4_h_r_8 <X> T_12_11.lc_trk_g0_0
 (25 0)  (625 176)  (625 176)  routing T_12_11.wire_logic_cluster/lc_2/out <X> T_12_11.lc_trk_g0_2
 (27 0)  (627 176)  (627 176)  routing T_12_11.lc_trk_g1_0 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 176)  (633 176)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 176)  (634 176)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 176)  (635 176)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_0
 (37 0)  (637 176)  (637 176)  LC_0 Logic Functioning bit
 (41 0)  (641 176)  (641 176)  LC_0 Logic Functioning bit
 (43 0)  (643 176)  (643 176)  LC_0 Logic Functioning bit
 (45 0)  (645 176)  (645 176)  LC_0 Logic Functioning bit
 (15 1)  (615 177)  (615 177)  routing T_12_11.sp4_h_r_8 <X> T_12_11.lc_trk_g0_0
 (16 1)  (616 177)  (616 177)  routing T_12_11.sp4_h_r_8 <X> T_12_11.lc_trk_g0_0
 (17 1)  (617 177)  (617 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (622 177)  (622 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (627 177)  (627 177)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 177)  (629 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 177)  (632 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (633 177)  (633 177)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_0
 (35 1)  (635 177)  (635 177)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_0
 (36 1)  (636 177)  (636 177)  LC_0 Logic Functioning bit
 (41 1)  (641 177)  (641 177)  LC_0 Logic Functioning bit
 (43 1)  (643 177)  (643 177)  LC_0 Logic Functioning bit
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (627 178)  (627 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 178)  (628 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 178)  (629 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 178)  (634 178)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 178)  (638 178)  LC_1 Logic Functioning bit
 (41 2)  (641 178)  (641 178)  LC_1 Logic Functioning bit
 (43 2)  (643 178)  (643 178)  LC_1 Logic Functioning bit
 (45 2)  (645 178)  (645 178)  LC_1 Logic Functioning bit
 (2 3)  (602 179)  (602 179)  routing T_12_11.lc_trk_g0_0 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (27 3)  (627 179)  (627 179)  routing T_12_11.lc_trk_g1_0 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 179)  (632 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (633 179)  (633 179)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.input_2_1
 (34 3)  (634 179)  (634 179)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.input_2_1
 (38 3)  (638 179)  (638 179)  LC_1 Logic Functioning bit
 (41 3)  (641 179)  (641 179)  LC_1 Logic Functioning bit
 (42 3)  (642 179)  (642 179)  LC_1 Logic Functioning bit
 (14 4)  (614 180)  (614 180)  routing T_12_11.wire_logic_cluster/lc_0/out <X> T_12_11.lc_trk_g1_0
 (17 4)  (617 180)  (617 180)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 180)  (618 180)  routing T_12_11.bnr_op_1 <X> T_12_11.lc_trk_g1_1
 (28 4)  (628 180)  (628 180)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 180)  (629 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 180)  (633 180)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 180)  (634 180)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (42 4)  (642 180)  (642 180)  LC_2 Logic Functioning bit
 (43 4)  (643 180)  (643 180)  LC_2 Logic Functioning bit
 (45 4)  (645 180)  (645 180)  LC_2 Logic Functioning bit
 (46 4)  (646 180)  (646 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (617 181)  (617 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (618 181)  (618 181)  routing T_12_11.bnr_op_1 <X> T_12_11.lc_trk_g1_1
 (27 5)  (627 181)  (627 181)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 181)  (629 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 181)  (632 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (635 181)  (635 181)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.input_2_2
 (36 5)  (636 181)  (636 181)  LC_2 Logic Functioning bit
 (38 5)  (638 181)  (638 181)  LC_2 Logic Functioning bit
 (42 5)  (642 181)  (642 181)  LC_2 Logic Functioning bit
 (43 5)  (643 181)  (643 181)  LC_2 Logic Functioning bit
 (53 5)  (653 181)  (653 181)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (614 182)  (614 182)  routing T_12_11.wire_logic_cluster/lc_4/out <X> T_12_11.lc_trk_g1_4
 (17 7)  (617 183)  (617 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (15 8)  (615 184)  (615 184)  routing T_12_11.sp4_v_t_28 <X> T_12_11.lc_trk_g2_1
 (16 8)  (616 184)  (616 184)  routing T_12_11.sp4_v_t_28 <X> T_12_11.lc_trk_g2_1
 (17 8)  (617 184)  (617 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (622 184)  (622 184)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (623 184)  (623 184)  routing T_12_11.sp12_v_b_11 <X> T_12_11.lc_trk_g2_3
 (27 8)  (627 184)  (627 184)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 184)  (628 184)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 184)  (631 184)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 184)  (634 184)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 184)  (637 184)  LC_4 Logic Functioning bit
 (39 8)  (639 184)  (639 184)  LC_4 Logic Functioning bit
 (45 8)  (645 184)  (645 184)  LC_4 Logic Functioning bit
 (27 9)  (627 185)  (627 185)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 185)  (629 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 185)  (632 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (633 185)  (633 185)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.input_2_4
 (34 9)  (634 185)  (634 185)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.input_2_4
 (36 9)  (636 185)  (636 185)  LC_4 Logic Functioning bit
 (37 9)  (637 185)  (637 185)  LC_4 Logic Functioning bit
 (39 9)  (639 185)  (639 185)  LC_4 Logic Functioning bit
 (43 9)  (643 185)  (643 185)  LC_4 Logic Functioning bit
 (13 10)  (613 186)  (613 186)  routing T_12_11.sp4_h_r_8 <X> T_12_11.sp4_v_t_45
 (15 10)  (615 186)  (615 186)  routing T_12_11.tnl_op_5 <X> T_12_11.lc_trk_g2_5
 (17 10)  (617 186)  (617 186)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (625 186)  (625 186)  routing T_12_11.wire_logic_cluster/lc_6/out <X> T_12_11.lc_trk_g2_6
 (27 10)  (627 186)  (627 186)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 186)  (628 186)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 186)  (629 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 186)  (630 186)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 186)  (632 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 186)  (634 186)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (43 10)  (643 186)  (643 186)  LC_5 Logic Functioning bit
 (45 10)  (645 186)  (645 186)  LC_5 Logic Functioning bit
 (12 11)  (612 187)  (612 187)  routing T_12_11.sp4_h_r_8 <X> T_12_11.sp4_v_t_45
 (18 11)  (618 187)  (618 187)  routing T_12_11.tnl_op_5 <X> T_12_11.lc_trk_g2_5
 (22 11)  (622 187)  (622 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (627 187)  (627 187)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 187)  (628 187)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 187)  (629 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 187)  (632 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (633 187)  (633 187)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.input_2_5
 (35 11)  (635 187)  (635 187)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.input_2_5
 (36 11)  (636 187)  (636 187)  LC_5 Logic Functioning bit
 (38 11)  (638 187)  (638 187)  LC_5 Logic Functioning bit
 (41 11)  (641 187)  (641 187)  LC_5 Logic Functioning bit
 (42 11)  (642 187)  (642 187)  LC_5 Logic Functioning bit
 (43 11)  (643 187)  (643 187)  LC_5 Logic Functioning bit
 (14 12)  (614 188)  (614 188)  routing T_12_11.bnl_op_0 <X> T_12_11.lc_trk_g3_0
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 188)  (618 188)  routing T_12_11.wire_logic_cluster/lc_1/out <X> T_12_11.lc_trk_g3_1
 (28 12)  (628 188)  (628 188)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 188)  (630 188)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 188)  (633 188)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 188)  (634 188)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 188)  (635 188)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_6
 (42 12)  (642 188)  (642 188)  LC_6 Logic Functioning bit
 (43 12)  (643 188)  (643 188)  LC_6 Logic Functioning bit
 (45 12)  (645 188)  (645 188)  LC_6 Logic Functioning bit
 (14 13)  (614 189)  (614 189)  routing T_12_11.bnl_op_0 <X> T_12_11.lc_trk_g3_0
 (17 13)  (617 189)  (617 189)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (27 13)  (627 189)  (627 189)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 189)  (629 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 189)  (632 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 189)  (633 189)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_6
 (35 13)  (635 189)  (635 189)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_6
 (36 13)  (636 189)  (636 189)  LC_6 Logic Functioning bit
 (38 13)  (638 189)  (638 189)  LC_6 Logic Functioning bit
 (42 13)  (642 189)  (642 189)  LC_6 Logic Functioning bit
 (43 13)  (643 189)  (643 189)  LC_6 Logic Functioning bit
 (17 14)  (617 190)  (617 190)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 190)  (618 190)  routing T_12_11.wire_logic_cluster/lc_5/out <X> T_12_11.lc_trk_g3_5


LogicTile_13_11

 (8 0)  (662 176)  (662 176)  routing T_13_11.sp4_v_b_7 <X> T_13_11.sp4_h_r_1
 (9 0)  (663 176)  (663 176)  routing T_13_11.sp4_v_b_7 <X> T_13_11.sp4_h_r_1
 (10 0)  (664 176)  (664 176)  routing T_13_11.sp4_v_b_7 <X> T_13_11.sp4_h_r_1
 (27 0)  (681 176)  (681 176)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 176)  (682 176)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 176)  (685 176)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 176)  (687 176)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 176)  (691 176)  LC_0 Logic Functioning bit
 (39 0)  (693 176)  (693 176)  LC_0 Logic Functioning bit
 (42 0)  (696 176)  (696 176)  LC_0 Logic Functioning bit
 (45 0)  (699 176)  (699 176)  LC_0 Logic Functioning bit
 (52 0)  (706 176)  (706 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (676 177)  (676 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 177)  (677 177)  routing T_13_11.sp4_v_b_18 <X> T_13_11.lc_trk_g0_2
 (24 1)  (678 177)  (678 177)  routing T_13_11.sp4_v_b_18 <X> T_13_11.lc_trk_g0_2
 (27 1)  (681 177)  (681 177)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 177)  (683 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 177)  (689 177)  routing T_13_11.lc_trk_g0_2 <X> T_13_11.input_2_0
 (40 1)  (694 177)  (694 177)  LC_0 Logic Functioning bit
 (42 1)  (696 177)  (696 177)  LC_0 Logic Functioning bit
 (47 1)  (701 177)  (701 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (705 177)  (705 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 178)  (654 178)  routing T_13_11.lc_trk_g2_0 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (656 179)  (656 179)  routing T_13_11.lc_trk_g2_0 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (13 3)  (667 179)  (667 179)  routing T_13_11.sp4_v_b_9 <X> T_13_11.sp4_h_l_39
 (1 4)  (655 180)  (655 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (659 180)  (659 180)  routing T_13_11.sp4_v_b_9 <X> T_13_11.sp4_h_r_3
 (16 4)  (670 180)  (670 180)  routing T_13_11.sp4_v_b_9 <X> T_13_11.lc_trk_g1_1
 (17 4)  (671 180)  (671 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (672 180)  (672 180)  routing T_13_11.sp4_v_b_9 <X> T_13_11.lc_trk_g1_1
 (21 4)  (675 180)  (675 180)  routing T_13_11.sp12_h_r_3 <X> T_13_11.lc_trk_g1_3
 (22 4)  (676 180)  (676 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (678 180)  (678 180)  routing T_13_11.sp12_h_r_3 <X> T_13_11.lc_trk_g1_3
 (0 5)  (654 181)  (654 181)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (1 5)  (655 181)  (655 181)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (4 5)  (658 181)  (658 181)  routing T_13_11.sp4_v_b_9 <X> T_13_11.sp4_h_r_3
 (6 5)  (660 181)  (660 181)  routing T_13_11.sp4_v_b_9 <X> T_13_11.sp4_h_r_3
 (18 5)  (672 181)  (672 181)  routing T_13_11.sp4_v_b_9 <X> T_13_11.lc_trk_g1_1
 (21 5)  (675 181)  (675 181)  routing T_13_11.sp12_h_r_3 <X> T_13_11.lc_trk_g1_3
 (11 6)  (665 182)  (665 182)  routing T_13_11.sp4_v_b_9 <X> T_13_11.sp4_v_t_40
 (13 6)  (667 182)  (667 182)  routing T_13_11.sp4_v_b_9 <X> T_13_11.sp4_v_t_40
 (14 9)  (668 185)  (668 185)  routing T_13_11.sp4_h_r_24 <X> T_13_11.lc_trk_g2_0
 (15 9)  (669 185)  (669 185)  routing T_13_11.sp4_h_r_24 <X> T_13_11.lc_trk_g2_0
 (16 9)  (670 185)  (670 185)  routing T_13_11.sp4_h_r_24 <X> T_13_11.lc_trk_g2_0
 (17 9)  (671 185)  (671 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (15 10)  (669 186)  (669 186)  routing T_13_11.sp4_v_t_32 <X> T_13_11.lc_trk_g2_5
 (16 10)  (670 186)  (670 186)  routing T_13_11.sp4_v_t_32 <X> T_13_11.lc_trk_g2_5
 (17 10)  (671 186)  (671 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (14 12)  (668 188)  (668 188)  routing T_13_11.wire_logic_cluster/lc_0/out <X> T_13_11.lc_trk_g3_0
 (9 13)  (663 189)  (663 189)  routing T_13_11.sp4_v_t_47 <X> T_13_11.sp4_v_b_10
 (17 13)  (671 189)  (671 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (4 15)  (658 191)  (658 191)  routing T_13_11.sp4_h_r_1 <X> T_13_11.sp4_h_l_44
 (6 15)  (660 191)  (660 191)  routing T_13_11.sp4_h_r_1 <X> T_13_11.sp4_h_l_44


LogicTile_14_11

 (14 0)  (722 176)  (722 176)  routing T_14_11.lft_op_0 <X> T_14_11.lc_trk_g0_0
 (25 0)  (733 176)  (733 176)  routing T_14_11.wire_logic_cluster/lc_2/out <X> T_14_11.lc_trk_g0_2
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 176)  (738 176)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 176)  (741 176)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 176)  (743 176)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.input_2_0
 (36 0)  (744 176)  (744 176)  LC_0 Logic Functioning bit
 (37 0)  (745 176)  (745 176)  LC_0 Logic Functioning bit
 (15 1)  (723 177)  (723 177)  routing T_14_11.lft_op_0 <X> T_14_11.lc_trk_g0_0
 (17 1)  (725 177)  (725 177)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (737 177)  (737 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 177)  (738 177)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 177)  (740 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (743 177)  (743 177)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.input_2_0
 (36 1)  (744 177)  (744 177)  LC_0 Logic Functioning bit
 (37 1)  (745 177)  (745 177)  LC_0 Logic Functioning bit
 (42 1)  (750 177)  (750 177)  LC_0 Logic Functioning bit
 (43 1)  (751 177)  (751 177)  LC_0 Logic Functioning bit
 (51 1)  (759 177)  (759 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (22 2)  (730 178)  (730 178)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 178)  (732 178)  routing T_14_11.bot_op_7 <X> T_14_11.lc_trk_g0_7
 (25 2)  (733 178)  (733 178)  routing T_14_11.sp4_h_r_14 <X> T_14_11.lc_trk_g0_6
 (27 2)  (735 178)  (735 178)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 178)  (736 178)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 178)  (742 178)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 178)  (744 178)  LC_1 Logic Functioning bit
 (37 2)  (745 178)  (745 178)  LC_1 Logic Functioning bit
 (38 2)  (746 178)  (746 178)  LC_1 Logic Functioning bit
 (39 2)  (747 178)  (747 178)  LC_1 Logic Functioning bit
 (41 2)  (749 178)  (749 178)  LC_1 Logic Functioning bit
 (43 2)  (751 178)  (751 178)  LC_1 Logic Functioning bit
 (22 3)  (730 179)  (730 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 179)  (731 179)  routing T_14_11.sp4_h_r_14 <X> T_14_11.lc_trk_g0_6
 (24 3)  (732 179)  (732 179)  routing T_14_11.sp4_h_r_14 <X> T_14_11.lc_trk_g0_6
 (36 3)  (744 179)  (744 179)  LC_1 Logic Functioning bit
 (37 3)  (745 179)  (745 179)  LC_1 Logic Functioning bit
 (38 3)  (746 179)  (746 179)  LC_1 Logic Functioning bit
 (39 3)  (747 179)  (747 179)  LC_1 Logic Functioning bit
 (41 3)  (749 179)  (749 179)  LC_1 Logic Functioning bit
 (43 3)  (751 179)  (751 179)  LC_1 Logic Functioning bit
 (15 4)  (723 180)  (723 180)  routing T_14_11.top_op_1 <X> T_14_11.lc_trk_g1_1
 (17 4)  (725 180)  (725 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (734 180)  (734 180)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 180)  (735 180)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 180)  (736 180)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 180)  (739 180)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 180)  (741 180)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 180)  (742 180)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 180)  (744 180)  LC_2 Logic Functioning bit
 (37 4)  (745 180)  (745 180)  LC_2 Logic Functioning bit
 (38 4)  (746 180)  (746 180)  LC_2 Logic Functioning bit
 (39 4)  (747 180)  (747 180)  LC_2 Logic Functioning bit
 (40 4)  (748 180)  (748 180)  LC_2 Logic Functioning bit
 (41 4)  (749 180)  (749 180)  LC_2 Logic Functioning bit
 (42 4)  (750 180)  (750 180)  LC_2 Logic Functioning bit
 (43 4)  (751 180)  (751 180)  LC_2 Logic Functioning bit
 (50 4)  (758 180)  (758 180)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (716 181)  (716 181)  routing T_14_11.sp4_h_r_4 <X> T_14_11.sp4_v_b_4
 (18 5)  (726 181)  (726 181)  routing T_14_11.top_op_1 <X> T_14_11.lc_trk_g1_1
 (26 5)  (734 181)  (734 181)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 181)  (735 181)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 181)  (737 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 181)  (744 181)  LC_2 Logic Functioning bit
 (37 5)  (745 181)  (745 181)  LC_2 Logic Functioning bit
 (38 5)  (746 181)  (746 181)  LC_2 Logic Functioning bit
 (39 5)  (747 181)  (747 181)  LC_2 Logic Functioning bit
 (40 5)  (748 181)  (748 181)  LC_2 Logic Functioning bit
 (42 5)  (750 181)  (750 181)  LC_2 Logic Functioning bit
 (43 5)  (751 181)  (751 181)  LC_2 Logic Functioning bit
 (21 6)  (729 182)  (729 182)  routing T_14_11.wire_logic_cluster/lc_7/out <X> T_14_11.lc_trk_g1_7
 (22 6)  (730 182)  (730 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 182)  (734 182)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 182)  (739 182)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 182)  (741 182)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 182)  (745 182)  LC_3 Logic Functioning bit
 (38 6)  (746 182)  (746 182)  LC_3 Logic Functioning bit
 (39 6)  (747 182)  (747 182)  LC_3 Logic Functioning bit
 (41 6)  (749 182)  (749 182)  LC_3 Logic Functioning bit
 (50 6)  (758 182)  (758 182)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (716 183)  (716 183)  routing T_14_11.sp4_h_r_4 <X> T_14_11.sp4_v_t_41
 (9 7)  (717 183)  (717 183)  routing T_14_11.sp4_h_r_4 <X> T_14_11.sp4_v_t_41
 (14 7)  (722 183)  (722 183)  routing T_14_11.top_op_4 <X> T_14_11.lc_trk_g1_4
 (15 7)  (723 183)  (723 183)  routing T_14_11.top_op_4 <X> T_14_11.lc_trk_g1_4
 (17 7)  (725 183)  (725 183)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (734 183)  (734 183)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (37 7)  (745 183)  (745 183)  LC_3 Logic Functioning bit
 (39 7)  (747 183)  (747 183)  LC_3 Logic Functioning bit
 (41 7)  (749 183)  (749 183)  LC_3 Logic Functioning bit
 (43 7)  (751 183)  (751 183)  LC_3 Logic Functioning bit
 (51 7)  (759 183)  (759 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (725 184)  (725 184)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 184)  (726 184)  routing T_14_11.bnl_op_1 <X> T_14_11.lc_trk_g2_1
 (27 8)  (735 184)  (735 184)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 184)  (738 184)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 184)  (739 184)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 184)  (741 184)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 184)  (743 184)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.input_2_4
 (36 8)  (744 184)  (744 184)  LC_4 Logic Functioning bit
 (37 8)  (745 184)  (745 184)  LC_4 Logic Functioning bit
 (39 8)  (747 184)  (747 184)  LC_4 Logic Functioning bit
 (41 8)  (749 184)  (749 184)  LC_4 Logic Functioning bit
 (52 8)  (760 184)  (760 184)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (726 185)  (726 185)  routing T_14_11.bnl_op_1 <X> T_14_11.lc_trk_g2_1
 (22 9)  (730 185)  (730 185)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (732 185)  (732 185)  routing T_14_11.tnr_op_2 <X> T_14_11.lc_trk_g2_2
 (29 9)  (737 185)  (737 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 185)  (739 185)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 185)  (740 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (743 185)  (743 185)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.input_2_4
 (36 9)  (744 185)  (744 185)  LC_4 Logic Functioning bit
 (37 9)  (745 185)  (745 185)  LC_4 Logic Functioning bit
 (38 9)  (746 185)  (746 185)  LC_4 Logic Functioning bit
 (41 9)  (749 185)  (749 185)  LC_4 Logic Functioning bit
 (17 10)  (725 186)  (725 186)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (726 186)  (726 186)  routing T_14_11.bnl_op_5 <X> T_14_11.lc_trk_g2_5
 (21 10)  (729 186)  (729 186)  routing T_14_11.rgt_op_7 <X> T_14_11.lc_trk_g2_7
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 186)  (732 186)  routing T_14_11.rgt_op_7 <X> T_14_11.lc_trk_g2_7
 (25 10)  (733 186)  (733 186)  routing T_14_11.sp4_v_b_30 <X> T_14_11.lc_trk_g2_6
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 186)  (744 186)  LC_5 Logic Functioning bit
 (38 10)  (746 186)  (746 186)  LC_5 Logic Functioning bit
 (17 11)  (725 187)  (725 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (726 187)  (726 187)  routing T_14_11.bnl_op_5 <X> T_14_11.lc_trk_g2_5
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (731 187)  (731 187)  routing T_14_11.sp4_v_b_30 <X> T_14_11.lc_trk_g2_6
 (31 11)  (739 187)  (739 187)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 187)  (744 187)  LC_5 Logic Functioning bit
 (38 11)  (746 187)  (746 187)  LC_5 Logic Functioning bit
 (15 12)  (723 188)  (723 188)  routing T_14_11.tnr_op_1 <X> T_14_11.lc_trk_g3_1
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (730 188)  (730 188)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (732 188)  (732 188)  routing T_14_11.tnr_op_3 <X> T_14_11.lc_trk_g3_3
 (26 12)  (734 188)  (734 188)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 188)  (738 188)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 188)  (739 188)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 188)  (741 188)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 188)  (744 188)  LC_6 Logic Functioning bit
 (37 12)  (745 188)  (745 188)  LC_6 Logic Functioning bit
 (38 12)  (746 188)  (746 188)  LC_6 Logic Functioning bit
 (39 12)  (747 188)  (747 188)  LC_6 Logic Functioning bit
 (47 12)  (755 188)  (755 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (758 188)  (758 188)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (723 189)  (723 189)  routing T_14_11.tnr_op_0 <X> T_14_11.lc_trk_g3_0
 (17 13)  (725 189)  (725 189)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (734 189)  (734 189)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 189)  (736 189)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 189)  (738 189)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (37 13)  (745 189)  (745 189)  LC_6 Logic Functioning bit
 (38 13)  (746 189)  (746 189)  LC_6 Logic Functioning bit
 (39 13)  (747 189)  (747 189)  LC_6 Logic Functioning bit
 (11 14)  (719 190)  (719 190)  routing T_14_11.sp4_v_b_8 <X> T_14_11.sp4_v_t_46
 (28 14)  (736 190)  (736 190)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 190)  (737 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 190)  (740 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 190)  (741 190)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 190)  (742 190)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 190)  (744 190)  LC_7 Logic Functioning bit
 (37 14)  (745 190)  (745 190)  LC_7 Logic Functioning bit
 (38 14)  (746 190)  (746 190)  LC_7 Logic Functioning bit
 (39 14)  (747 190)  (747 190)  LC_7 Logic Functioning bit
 (40 14)  (748 190)  (748 190)  LC_7 Logic Functioning bit
 (42 14)  (750 190)  (750 190)  LC_7 Logic Functioning bit
 (12 15)  (720 191)  (720 191)  routing T_14_11.sp4_v_b_8 <X> T_14_11.sp4_v_t_46
 (15 15)  (723 191)  (723 191)  routing T_14_11.tnr_op_4 <X> T_14_11.lc_trk_g3_4
 (17 15)  (725 191)  (725 191)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (30 15)  (738 191)  (738 191)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 191)  (739 191)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 191)  (744 191)  LC_7 Logic Functioning bit
 (37 15)  (745 191)  (745 191)  LC_7 Logic Functioning bit
 (38 15)  (746 191)  (746 191)  LC_7 Logic Functioning bit
 (39 15)  (747 191)  (747 191)  LC_7 Logic Functioning bit
 (40 15)  (748 191)  (748 191)  LC_7 Logic Functioning bit
 (42 15)  (750 191)  (750 191)  LC_7 Logic Functioning bit


LogicTile_15_11

 (11 0)  (773 176)  (773 176)  routing T_15_11.sp4_h_l_45 <X> T_15_11.sp4_v_b_2
 (13 0)  (775 176)  (775 176)  routing T_15_11.sp4_h_l_45 <X> T_15_11.sp4_v_b_2
 (25 0)  (787 176)  (787 176)  routing T_15_11.sp4_v_b_2 <X> T_15_11.lc_trk_g0_2
 (12 1)  (774 177)  (774 177)  routing T_15_11.sp4_h_l_45 <X> T_15_11.sp4_v_b_2
 (15 1)  (777 177)  (777 177)  routing T_15_11.bot_op_0 <X> T_15_11.lc_trk_g0_0
 (17 1)  (779 177)  (779 177)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (784 177)  (784 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (785 177)  (785 177)  routing T_15_11.sp4_v_b_2 <X> T_15_11.lc_trk_g0_2
 (14 2)  (776 178)  (776 178)  routing T_15_11.wire_logic_cluster/lc_4/out <X> T_15_11.lc_trk_g0_4
 (4 3)  (766 179)  (766 179)  routing T_15_11.sp4_h_r_4 <X> T_15_11.sp4_h_l_37
 (6 3)  (768 179)  (768 179)  routing T_15_11.sp4_h_r_4 <X> T_15_11.sp4_h_l_37
 (17 3)  (779 179)  (779 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (25 4)  (787 180)  (787 180)  routing T_15_11.sp4_v_b_2 <X> T_15_11.lc_trk_g1_2
 (27 4)  (789 180)  (789 180)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 180)  (793 180)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 180)  (796 180)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 180)  (799 180)  LC_2 Logic Functioning bit
 (39 4)  (801 180)  (801 180)  LC_2 Logic Functioning bit
 (22 5)  (784 181)  (784 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (785 181)  (785 181)  routing T_15_11.sp4_v_b_2 <X> T_15_11.lc_trk_g1_2
 (30 5)  (792 181)  (792 181)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (37 5)  (799 181)  (799 181)  LC_2 Logic Functioning bit
 (39 5)  (801 181)  (801 181)  LC_2 Logic Functioning bit
 (14 6)  (776 182)  (776 182)  routing T_15_11.sp4_v_t_1 <X> T_15_11.lc_trk_g1_4
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 182)  (792 182)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 182)  (795 182)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 182)  (796 182)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 182)  (798 182)  LC_3 Logic Functioning bit
 (37 6)  (799 182)  (799 182)  LC_3 Logic Functioning bit
 (38 6)  (800 182)  (800 182)  LC_3 Logic Functioning bit
 (39 6)  (801 182)  (801 182)  LC_3 Logic Functioning bit
 (42 6)  (804 182)  (804 182)  LC_3 Logic Functioning bit
 (50 6)  (812 182)  (812 182)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (814 182)  (814 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (770 183)  (770 183)  routing T_15_11.sp4_h_r_4 <X> T_15_11.sp4_v_t_41
 (9 7)  (771 183)  (771 183)  routing T_15_11.sp4_h_r_4 <X> T_15_11.sp4_v_t_41
 (14 7)  (776 183)  (776 183)  routing T_15_11.sp4_v_t_1 <X> T_15_11.lc_trk_g1_4
 (16 7)  (778 183)  (778 183)  routing T_15_11.sp4_v_t_1 <X> T_15_11.lc_trk_g1_4
 (17 7)  (779 183)  (779 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (28 7)  (790 183)  (790 183)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 183)  (791 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 183)  (793 183)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 183)  (799 183)  LC_3 Logic Functioning bit
 (39 7)  (801 183)  (801 183)  LC_3 Logic Functioning bit
 (43 7)  (805 183)  (805 183)  LC_3 Logic Functioning bit
 (15 8)  (777 184)  (777 184)  routing T_15_11.sp4_h_r_25 <X> T_15_11.lc_trk_g2_1
 (16 8)  (778 184)  (778 184)  routing T_15_11.sp4_h_r_25 <X> T_15_11.lc_trk_g2_1
 (17 8)  (779 184)  (779 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (784 184)  (784 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 184)  (785 184)  routing T_15_11.sp4_h_r_27 <X> T_15_11.lc_trk_g2_3
 (24 8)  (786 184)  (786 184)  routing T_15_11.sp4_h_r_27 <X> T_15_11.lc_trk_g2_3
 (27 8)  (789 184)  (789 184)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 184)  (793 184)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 184)  (795 184)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 184)  (798 184)  LC_4 Logic Functioning bit
 (37 8)  (799 184)  (799 184)  LC_4 Logic Functioning bit
 (38 8)  (800 184)  (800 184)  LC_4 Logic Functioning bit
 (39 8)  (801 184)  (801 184)  LC_4 Logic Functioning bit
 (41 8)  (803 184)  (803 184)  LC_4 Logic Functioning bit
 (43 8)  (805 184)  (805 184)  LC_4 Logic Functioning bit
 (18 9)  (780 185)  (780 185)  routing T_15_11.sp4_h_r_25 <X> T_15_11.lc_trk_g2_1
 (21 9)  (783 185)  (783 185)  routing T_15_11.sp4_h_r_27 <X> T_15_11.lc_trk_g2_3
 (30 9)  (792 185)  (792 185)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 185)  (793 185)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 185)  (798 185)  LC_4 Logic Functioning bit
 (37 9)  (799 185)  (799 185)  LC_4 Logic Functioning bit
 (38 9)  (800 185)  (800 185)  LC_4 Logic Functioning bit
 (39 9)  (801 185)  (801 185)  LC_4 Logic Functioning bit
 (41 9)  (803 185)  (803 185)  LC_4 Logic Functioning bit
 (43 9)  (805 185)  (805 185)  LC_4 Logic Functioning bit
 (21 10)  (783 186)  (783 186)  routing T_15_11.bnl_op_7 <X> T_15_11.lc_trk_g2_7
 (22 10)  (784 186)  (784 186)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (783 187)  (783 187)  routing T_15_11.bnl_op_7 <X> T_15_11.lc_trk_g2_7
 (22 11)  (784 187)  (784 187)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 187)  (786 187)  routing T_15_11.tnl_op_6 <X> T_15_11.lc_trk_g2_6
 (25 11)  (787 187)  (787 187)  routing T_15_11.tnl_op_6 <X> T_15_11.lc_trk_g2_6
 (22 12)  (784 188)  (784 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 188)  (785 188)  routing T_15_11.sp4_h_r_27 <X> T_15_11.lc_trk_g3_3
 (24 12)  (786 188)  (786 188)  routing T_15_11.sp4_h_r_27 <X> T_15_11.lc_trk_g3_3
 (28 12)  (790 188)  (790 188)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 188)  (792 188)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 188)  (795 188)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (38 12)  (800 188)  (800 188)  LC_6 Logic Functioning bit
 (42 12)  (804 188)  (804 188)  LC_6 Logic Functioning bit
 (52 12)  (814 188)  (814 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (783 189)  (783 189)  routing T_15_11.sp4_h_r_27 <X> T_15_11.lc_trk_g3_3
 (26 13)  (788 189)  (788 189)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 189)  (789 189)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 189)  (790 189)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 189)  (792 189)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 189)  (794 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (799 189)  (799 189)  LC_6 Logic Functioning bit
 (39 13)  (801 189)  (801 189)  LC_6 Logic Functioning bit
 (40 13)  (802 189)  (802 189)  LC_6 Logic Functioning bit
 (42 13)  (804 189)  (804 189)  LC_6 Logic Functioning bit
 (43 13)  (805 189)  (805 189)  LC_6 Logic Functioning bit
 (26 14)  (788 190)  (788 190)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 190)  (793 190)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 190)  (795 190)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (38 14)  (800 190)  (800 190)  LC_7 Logic Functioning bit
 (41 14)  (803 190)  (803 190)  LC_7 Logic Functioning bit
 (26 15)  (788 191)  (788 191)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 191)  (790 191)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 191)  (791 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 191)  (792 191)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 191)  (793 191)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 191)  (794 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (795 191)  (795 191)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.input_2_7
 (35 15)  (797 191)  (797 191)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.input_2_7
 (36 15)  (798 191)  (798 191)  LC_7 Logic Functioning bit
 (39 15)  (801 191)  (801 191)  LC_7 Logic Functioning bit
 (40 15)  (802 191)  (802 191)  LC_7 Logic Functioning bit
 (42 15)  (804 191)  (804 191)  LC_7 Logic Functioning bit
 (43 15)  (805 191)  (805 191)  LC_7 Logic Functioning bit


LogicTile_16_11

 (10 0)  (826 176)  (826 176)  routing T_16_11.sp4_v_t_45 <X> T_16_11.sp4_h_r_1
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 176)  (850 176)  routing T_16_11.lc_trk_g1_0 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 176)  (853 176)  LC_0 Logic Functioning bit
 (39 0)  (855 176)  (855 176)  LC_0 Logic Functioning bit
 (41 0)  (857 176)  (857 176)  LC_0 Logic Functioning bit
 (43 0)  (859 176)  (859 176)  LC_0 Logic Functioning bit
 (45 0)  (861 176)  (861 176)  LC_0 Logic Functioning bit
 (27 1)  (843 177)  (843 177)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 177)  (844 177)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 177)  (845 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 177)  (852 177)  LC_0 Logic Functioning bit
 (38 1)  (854 177)  (854 177)  LC_0 Logic Functioning bit
 (40 1)  (856 177)  (856 177)  LC_0 Logic Functioning bit
 (42 1)  (858 177)  (858 177)  LC_0 Logic Functioning bit
 (48 1)  (864 177)  (864 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (869 177)  (869 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_3 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (848 178)  (848 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 178)  (849 178)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 178)  (850 178)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 178)  (856 178)  LC_1 Logic Functioning bit
 (41 2)  (857 178)  (857 178)  LC_1 Logic Functioning bit
 (42 2)  (858 178)  (858 178)  LC_1 Logic Functioning bit
 (43 2)  (859 178)  (859 178)  LC_1 Logic Functioning bit
 (45 2)  (861 178)  (861 178)  LC_1 Logic Functioning bit
 (52 2)  (868 178)  (868 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (816 179)  (816 179)  routing T_16_11.glb_netwk_3 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (40 3)  (856 179)  (856 179)  LC_1 Logic Functioning bit
 (41 3)  (857 179)  (857 179)  LC_1 Logic Functioning bit
 (42 3)  (858 179)  (858 179)  LC_1 Logic Functioning bit
 (43 3)  (859 179)  (859 179)  LC_1 Logic Functioning bit
 (14 4)  (830 180)  (830 180)  routing T_16_11.wire_logic_cluster/lc_0/out <X> T_16_11.lc_trk_g1_0
 (17 5)  (833 181)  (833 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (2 6)  (818 182)  (818 182)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (12 10)  (828 186)  (828 186)  routing T_16_11.sp4_h_r_5 <X> T_16_11.sp4_h_l_45
 (13 11)  (829 187)  (829 187)  routing T_16_11.sp4_h_r_5 <X> T_16_11.sp4_h_l_45
 (2 12)  (818 188)  (818 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (833 188)  (833 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 188)  (834 188)  routing T_16_11.wire_logic_cluster/lc_1/out <X> T_16_11.lc_trk_g3_1
 (0 14)  (816 190)  (816 190)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (820 190)  (820 190)  routing T_16_11.sp4_h_r_9 <X> T_16_11.sp4_v_t_44
 (17 14)  (833 190)  (833 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (816 191)  (816 191)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 191)  (817 191)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (5 15)  (821 191)  (821 191)  routing T_16_11.sp4_h_r_9 <X> T_16_11.sp4_v_t_44
 (18 15)  (834 191)  (834 191)  routing T_16_11.sp4_r_v_b_45 <X> T_16_11.lc_trk_g3_5


LogicTile_17_11

 (17 0)  (891 176)  (891 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (14 1)  (888 177)  (888 177)  routing T_17_11.sp4_h_r_0 <X> T_17_11.lc_trk_g0_0
 (15 1)  (889 177)  (889 177)  routing T_17_11.sp4_h_r_0 <X> T_17_11.lc_trk_g0_0
 (16 1)  (890 177)  (890 177)  routing T_17_11.sp4_h_r_0 <X> T_17_11.lc_trk_g0_0
 (17 1)  (891 177)  (891 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (896 177)  (896 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 177)  (897 177)  routing T_17_11.sp4_h_r_2 <X> T_17_11.lc_trk_g0_2
 (24 1)  (898 177)  (898 177)  routing T_17_11.sp4_h_r_2 <X> T_17_11.lc_trk_g0_2
 (25 1)  (899 177)  (899 177)  routing T_17_11.sp4_h_r_2 <X> T_17_11.lc_trk_g0_2
 (14 2)  (888 178)  (888 178)  routing T_17_11.sp4_h_l_1 <X> T_17_11.lc_trk_g0_4
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 178)  (910 178)  LC_1 Logic Functioning bit
 (37 2)  (911 178)  (911 178)  LC_1 Logic Functioning bit
 (39 2)  (913 178)  (913 178)  LC_1 Logic Functioning bit
 (41 2)  (915 178)  (915 178)  LC_1 Logic Functioning bit
 (43 2)  (917 178)  (917 178)  LC_1 Logic Functioning bit
 (15 3)  (889 179)  (889 179)  routing T_17_11.sp4_h_l_1 <X> T_17_11.lc_trk_g0_4
 (16 3)  (890 179)  (890 179)  routing T_17_11.sp4_h_l_1 <X> T_17_11.lc_trk_g0_4
 (17 3)  (891 179)  (891 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (900 179)  (900 179)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 179)  (901 179)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 179)  (903 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 179)  (905 179)  routing T_17_11.lc_trk_g0_2 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 179)  (906 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (907 179)  (907 179)  routing T_17_11.lc_trk_g2_1 <X> T_17_11.input_2_1
 (36 3)  (910 179)  (910 179)  LC_1 Logic Functioning bit
 (37 3)  (911 179)  (911 179)  LC_1 Logic Functioning bit
 (39 3)  (913 179)  (913 179)  LC_1 Logic Functioning bit
 (51 3)  (925 179)  (925 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (895 180)  (895 180)  routing T_17_11.wire_logic_cluster/lc_3/out <X> T_17_11.lc_trk_g1_3
 (22 4)  (896 180)  (896 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 180)  (899 180)  routing T_17_11.sp4_h_l_7 <X> T_17_11.lc_trk_g1_2
 (22 5)  (896 181)  (896 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (897 181)  (897 181)  routing T_17_11.sp4_h_l_7 <X> T_17_11.lc_trk_g1_2
 (24 5)  (898 181)  (898 181)  routing T_17_11.sp4_h_l_7 <X> T_17_11.lc_trk_g1_2
 (25 5)  (899 181)  (899 181)  routing T_17_11.sp4_h_l_7 <X> T_17_11.lc_trk_g1_2
 (29 6)  (903 182)  (903 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 182)  (904 182)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 182)  (906 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 182)  (908 182)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 182)  (910 182)  LC_3 Logic Functioning bit
 (37 6)  (911 182)  (911 182)  LC_3 Logic Functioning bit
 (38 6)  (912 182)  (912 182)  LC_3 Logic Functioning bit
 (39 6)  (913 182)  (913 182)  LC_3 Logic Functioning bit
 (41 6)  (915 182)  (915 182)  LC_3 Logic Functioning bit
 (43 6)  (917 182)  (917 182)  LC_3 Logic Functioning bit
 (29 7)  (903 183)  (903 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 183)  (905 183)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 183)  (910 183)  LC_3 Logic Functioning bit
 (38 7)  (912 183)  (912 183)  LC_3 Logic Functioning bit
 (48 7)  (922 183)  (922 183)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (889 184)  (889 184)  routing T_17_11.sp4_v_t_28 <X> T_17_11.lc_trk_g2_1
 (16 8)  (890 184)  (890 184)  routing T_17_11.sp4_v_t_28 <X> T_17_11.lc_trk_g2_1
 (17 8)  (891 184)  (891 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (900 184)  (900 184)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 184)  (903 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (52 8)  (926 184)  (926 184)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (900 185)  (900 185)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 185)  (901 185)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 185)  (902 185)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 185)  (903 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 185)  (910 185)  LC_4 Logic Functioning bit
 (38 9)  (912 185)  (912 185)  LC_4 Logic Functioning bit
 (41 9)  (915 185)  (915 185)  LC_4 Logic Functioning bit
 (43 9)  (917 185)  (917 185)  LC_4 Logic Functioning bit
 (21 14)  (895 190)  (895 190)  routing T_17_11.sp4_v_t_26 <X> T_17_11.lc_trk_g3_7
 (22 14)  (896 190)  (896 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 190)  (897 190)  routing T_17_11.sp4_v_t_26 <X> T_17_11.lc_trk_g3_7
 (21 15)  (895 191)  (895 191)  routing T_17_11.sp4_v_t_26 <X> T_17_11.lc_trk_g3_7


LogicTile_18_11

 (27 0)  (955 176)  (955 176)  routing T_18_11.lc_trk_g1_0 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 176)  (957 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 176)  (960 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 176)  (964 176)  LC_0 Logic Functioning bit
 (39 0)  (967 176)  (967 176)  LC_0 Logic Functioning bit
 (41 0)  (969 176)  (969 176)  LC_0 Logic Functioning bit
 (42 0)  (970 176)  (970 176)  LC_0 Logic Functioning bit
 (44 0)  (972 176)  (972 176)  LC_0 Logic Functioning bit
 (45 0)  (973 176)  (973 176)  LC_0 Logic Functioning bit
 (46 0)  (974 176)  (974 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (964 177)  (964 177)  LC_0 Logic Functioning bit
 (39 1)  (967 177)  (967 177)  LC_0 Logic Functioning bit
 (41 1)  (969 177)  (969 177)  LC_0 Logic Functioning bit
 (42 1)  (970 177)  (970 177)  LC_0 Logic Functioning bit
 (50 1)  (978 177)  (978 177)  Carry_In_Mux bit 

 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_3 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 178)  (955 178)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 178)  (956 178)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 178)  (957 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 178)  (964 178)  LC_1 Logic Functioning bit
 (39 2)  (967 178)  (967 178)  LC_1 Logic Functioning bit
 (41 2)  (969 178)  (969 178)  LC_1 Logic Functioning bit
 (42 2)  (970 178)  (970 178)  LC_1 Logic Functioning bit
 (44 2)  (972 178)  (972 178)  LC_1 Logic Functioning bit
 (45 2)  (973 178)  (973 178)  LC_1 Logic Functioning bit
 (0 3)  (928 179)  (928 179)  routing T_18_11.glb_netwk_3 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (15 3)  (943 179)  (943 179)  routing T_18_11.sp4_v_t_9 <X> T_18_11.lc_trk_g0_4
 (16 3)  (944 179)  (944 179)  routing T_18_11.sp4_v_t_9 <X> T_18_11.lc_trk_g0_4
 (17 3)  (945 179)  (945 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (36 3)  (964 179)  (964 179)  LC_1 Logic Functioning bit
 (39 3)  (967 179)  (967 179)  LC_1 Logic Functioning bit
 (41 3)  (969 179)  (969 179)  LC_1 Logic Functioning bit
 (42 3)  (970 179)  (970 179)  LC_1 Logic Functioning bit
 (5 4)  (933 180)  (933 180)  routing T_18_11.sp4_v_t_38 <X> T_18_11.sp4_h_r_3
 (14 4)  (942 180)  (942 180)  routing T_18_11.sp4_h_l_5 <X> T_18_11.lc_trk_g1_0
 (21 4)  (949 180)  (949 180)  routing T_18_11.wire_logic_cluster/lc_3/out <X> T_18_11.lc_trk_g1_3
 (22 4)  (950 180)  (950 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 180)  (953 180)  routing T_18_11.wire_logic_cluster/lc_2/out <X> T_18_11.lc_trk_g1_2
 (27 4)  (955 180)  (955 180)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 180)  (964 180)  LC_2 Logic Functioning bit
 (39 4)  (967 180)  (967 180)  LC_2 Logic Functioning bit
 (41 4)  (969 180)  (969 180)  LC_2 Logic Functioning bit
 (42 4)  (970 180)  (970 180)  LC_2 Logic Functioning bit
 (44 4)  (972 180)  (972 180)  LC_2 Logic Functioning bit
 (45 4)  (973 180)  (973 180)  LC_2 Logic Functioning bit
 (14 5)  (942 181)  (942 181)  routing T_18_11.sp4_h_l_5 <X> T_18_11.lc_trk_g1_0
 (15 5)  (943 181)  (943 181)  routing T_18_11.sp4_h_l_5 <X> T_18_11.lc_trk_g1_0
 (16 5)  (944 181)  (944 181)  routing T_18_11.sp4_h_l_5 <X> T_18_11.lc_trk_g1_0
 (17 5)  (945 181)  (945 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (950 181)  (950 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 181)  (958 181)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 181)  (964 181)  LC_2 Logic Functioning bit
 (39 5)  (967 181)  (967 181)  LC_2 Logic Functioning bit
 (41 5)  (969 181)  (969 181)  LC_2 Logic Functioning bit
 (42 5)  (970 181)  (970 181)  LC_2 Logic Functioning bit
 (9 6)  (937 182)  (937 182)  routing T_18_11.sp4_h_r_1 <X> T_18_11.sp4_h_l_41
 (10 6)  (938 182)  (938 182)  routing T_18_11.sp4_h_r_1 <X> T_18_11.sp4_h_l_41
 (17 6)  (945 182)  (945 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 182)  (946 182)  routing T_18_11.wire_logic_cluster/lc_5/out <X> T_18_11.lc_trk_g1_5
 (25 6)  (953 182)  (953 182)  routing T_18_11.wire_logic_cluster/lc_6/out <X> T_18_11.lc_trk_g1_6
 (27 6)  (955 182)  (955 182)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 182)  (957 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 182)  (960 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 182)  (964 182)  LC_3 Logic Functioning bit
 (39 6)  (967 182)  (967 182)  LC_3 Logic Functioning bit
 (41 6)  (969 182)  (969 182)  LC_3 Logic Functioning bit
 (42 6)  (970 182)  (970 182)  LC_3 Logic Functioning bit
 (44 6)  (972 182)  (972 182)  LC_3 Logic Functioning bit
 (45 6)  (973 182)  (973 182)  LC_3 Logic Functioning bit
 (22 7)  (950 183)  (950 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 183)  (958 183)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 183)  (964 183)  LC_3 Logic Functioning bit
 (39 7)  (967 183)  (967 183)  LC_3 Logic Functioning bit
 (41 7)  (969 183)  (969 183)  LC_3 Logic Functioning bit
 (42 7)  (970 183)  (970 183)  LC_3 Logic Functioning bit
 (27 8)  (955 184)  (955 184)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 184)  (956 184)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 184)  (957 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 184)  (958 184)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 184)  (964 184)  LC_4 Logic Functioning bit
 (39 8)  (967 184)  (967 184)  LC_4 Logic Functioning bit
 (41 8)  (969 184)  (969 184)  LC_4 Logic Functioning bit
 (42 8)  (970 184)  (970 184)  LC_4 Logic Functioning bit
 (44 8)  (972 184)  (972 184)  LC_4 Logic Functioning bit
 (45 8)  (973 184)  (973 184)  LC_4 Logic Functioning bit
 (36 9)  (964 185)  (964 185)  LC_4 Logic Functioning bit
 (39 9)  (967 185)  (967 185)  LC_4 Logic Functioning bit
 (41 9)  (969 185)  (969 185)  LC_4 Logic Functioning bit
 (42 9)  (970 185)  (970 185)  LC_4 Logic Functioning bit
 (46 9)  (974 185)  (974 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (955 186)  (955 186)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 186)  (957 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 186)  (958 186)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 186)  (960 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 186)  (964 186)  LC_5 Logic Functioning bit
 (39 10)  (967 186)  (967 186)  LC_5 Logic Functioning bit
 (41 10)  (969 186)  (969 186)  LC_5 Logic Functioning bit
 (42 10)  (970 186)  (970 186)  LC_5 Logic Functioning bit
 (44 10)  (972 186)  (972 186)  LC_5 Logic Functioning bit
 (45 10)  (973 186)  (973 186)  LC_5 Logic Functioning bit
 (36 11)  (964 187)  (964 187)  LC_5 Logic Functioning bit
 (39 11)  (967 187)  (967 187)  LC_5 Logic Functioning bit
 (41 11)  (969 187)  (969 187)  LC_5 Logic Functioning bit
 (42 11)  (970 187)  (970 187)  LC_5 Logic Functioning bit
 (17 12)  (945 188)  (945 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 188)  (946 188)  routing T_18_11.wire_logic_cluster/lc_1/out <X> T_18_11.lc_trk_g3_1
 (27 12)  (955 188)  (955 188)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 188)  (957 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 188)  (958 188)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 188)  (960 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 188)  (964 188)  LC_6 Logic Functioning bit
 (39 12)  (967 188)  (967 188)  LC_6 Logic Functioning bit
 (41 12)  (969 188)  (969 188)  LC_6 Logic Functioning bit
 (42 12)  (970 188)  (970 188)  LC_6 Logic Functioning bit
 (44 12)  (972 188)  (972 188)  LC_6 Logic Functioning bit
 (45 12)  (973 188)  (973 188)  LC_6 Logic Functioning bit
 (30 13)  (958 189)  (958 189)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 189)  (964 189)  LC_6 Logic Functioning bit
 (39 13)  (967 189)  (967 189)  LC_6 Logic Functioning bit
 (41 13)  (969 189)  (969 189)  LC_6 Logic Functioning bit
 (42 13)  (970 189)  (970 189)  LC_6 Logic Functioning bit
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 190)  (942 190)  routing T_18_11.wire_logic_cluster/lc_4/out <X> T_18_11.lc_trk_g3_4
 (21 14)  (949 190)  (949 190)  routing T_18_11.wire_logic_cluster/lc_7/out <X> T_18_11.lc_trk_g3_7
 (22 14)  (950 190)  (950 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (955 190)  (955 190)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 190)  (956 190)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 190)  (957 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 190)  (958 190)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 190)  (960 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 190)  (964 190)  LC_7 Logic Functioning bit
 (39 14)  (967 190)  (967 190)  LC_7 Logic Functioning bit
 (41 14)  (969 190)  (969 190)  LC_7 Logic Functioning bit
 (42 14)  (970 190)  (970 190)  LC_7 Logic Functioning bit
 (44 14)  (972 190)  (972 190)  LC_7 Logic Functioning bit
 (45 14)  (973 190)  (973 190)  LC_7 Logic Functioning bit
 (1 15)  (929 191)  (929 191)  routing T_18_11.lc_trk_g0_4 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (17 15)  (945 191)  (945 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (958 191)  (958 191)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 191)  (964 191)  LC_7 Logic Functioning bit
 (39 15)  (967 191)  (967 191)  LC_7 Logic Functioning bit
 (41 15)  (969 191)  (969 191)  LC_7 Logic Functioning bit
 (42 15)  (970 191)  (970 191)  LC_7 Logic Functioning bit


LogicTile_19_11

 (0 0)  (982 176)  (982 176)  Negative Clock bit

 (9 0)  (991 176)  (991 176)  routing T_19_11.sp4_v_t_36 <X> T_19_11.sp4_h_r_1
 (15 0)  (997 176)  (997 176)  routing T_19_11.sp12_h_r_1 <X> T_19_11.lc_trk_g0_1
 (17 0)  (999 176)  (999 176)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (1000 176)  (1000 176)  routing T_19_11.sp12_h_r_1 <X> T_19_11.lc_trk_g0_1
 (18 1)  (1000 177)  (1000 177)  routing T_19_11.sp12_h_r_1 <X> T_19_11.lc_trk_g0_1
 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_3 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (985 178)  (985 178)  routing T_19_11.sp12_h_r_0 <X> T_19_11.sp12_h_l_23
 (17 2)  (999 178)  (999 178)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (1000 178)  (1000 178)  routing T_19_11.bnr_op_5 <X> T_19_11.lc_trk_g0_5
 (0 3)  (982 179)  (982 179)  routing T_19_11.glb_netwk_3 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (3 3)  (985 179)  (985 179)  routing T_19_11.sp12_h_r_0 <X> T_19_11.sp12_h_l_23
 (18 3)  (1000 179)  (1000 179)  routing T_19_11.bnr_op_5 <X> T_19_11.lc_trk_g0_5
 (21 4)  (1003 180)  (1003 180)  routing T_19_11.sp4_h_r_11 <X> T_19_11.lc_trk_g1_3
 (22 4)  (1004 180)  (1004 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1005 180)  (1005 180)  routing T_19_11.sp4_h_r_11 <X> T_19_11.lc_trk_g1_3
 (24 4)  (1006 180)  (1006 180)  routing T_19_11.sp4_h_r_11 <X> T_19_11.lc_trk_g1_3
 (22 5)  (1004 181)  (1004 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (8 6)  (990 182)  (990 182)  routing T_19_11.sp4_h_r_8 <X> T_19_11.sp4_h_l_41
 (10 6)  (992 182)  (992 182)  routing T_19_11.sp4_h_r_8 <X> T_19_11.sp4_h_l_41
 (14 8)  (996 184)  (996 184)  routing T_19_11.sp4_h_l_21 <X> T_19_11.lc_trk_g2_0
 (21 8)  (1003 184)  (1003 184)  routing T_19_11.sp4_v_t_22 <X> T_19_11.lc_trk_g2_3
 (22 8)  (1004 184)  (1004 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1005 184)  (1005 184)  routing T_19_11.sp4_v_t_22 <X> T_19_11.lc_trk_g2_3
 (29 8)  (1011 184)  (1011 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (37 8)  (1019 184)  (1019 184)  LC_4 Logic Functioning bit
 (39 8)  (1021 184)  (1021 184)  LC_4 Logic Functioning bit
 (40 8)  (1022 184)  (1022 184)  LC_4 Logic Functioning bit
 (42 8)  (1024 184)  (1024 184)  LC_4 Logic Functioning bit
 (45 8)  (1027 184)  (1027 184)  LC_4 Logic Functioning bit
 (47 8)  (1029 184)  (1029 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (997 185)  (997 185)  routing T_19_11.sp4_h_l_21 <X> T_19_11.lc_trk_g2_0
 (16 9)  (998 185)  (998 185)  routing T_19_11.sp4_h_l_21 <X> T_19_11.lc_trk_g2_0
 (17 9)  (999 185)  (999 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (1003 185)  (1003 185)  routing T_19_11.sp4_v_t_22 <X> T_19_11.lc_trk_g2_3
 (37 9)  (1019 185)  (1019 185)  LC_4 Logic Functioning bit
 (39 9)  (1021 185)  (1021 185)  LC_4 Logic Functioning bit
 (40 9)  (1022 185)  (1022 185)  LC_4 Logic Functioning bit
 (42 9)  (1024 185)  (1024 185)  LC_4 Logic Functioning bit
 (46 9)  (1028 185)  (1028 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (1029 185)  (1029 185)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (1033 185)  (1033 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (1035 185)  (1035 185)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (1009 186)  (1009 186)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 186)  (1011 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 186)  (1014 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 186)  (1015 186)  routing T_19_11.lc_trk_g2_0 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 186)  (1018 186)  LC_5 Logic Functioning bit
 (38 10)  (1020 186)  (1020 186)  LC_5 Logic Functioning bit
 (41 10)  (1023 186)  (1023 186)  LC_5 Logic Functioning bit
 (43 10)  (1025 186)  (1025 186)  LC_5 Logic Functioning bit
 (5 11)  (987 187)  (987 187)  routing T_19_11.sp4_h_l_43 <X> T_19_11.sp4_v_t_43
 (26 11)  (1008 187)  (1008 187)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 187)  (1010 187)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 187)  (1011 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 187)  (1012 187)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (37 11)  (1019 187)  (1019 187)  LC_5 Logic Functioning bit
 (39 11)  (1021 187)  (1021 187)  LC_5 Logic Functioning bit
 (41 11)  (1023 187)  (1023 187)  LC_5 Logic Functioning bit
 (43 11)  (1025 187)  (1025 187)  LC_5 Logic Functioning bit
 (47 11)  (1029 187)  (1029 187)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (26 12)  (1008 188)  (1008 188)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (31 12)  (1013 188)  (1013 188)  routing T_19_11.lc_trk_g0_5 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 188)  (1014 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (1023 188)  (1023 188)  LC_6 Logic Functioning bit
 (43 12)  (1025 188)  (1025 188)  LC_6 Logic Functioning bit
 (51 12)  (1033 188)  (1033 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (19 13)  (1001 189)  (1001 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 13)  (1008 189)  (1008 189)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 189)  (1009 189)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 189)  (1010 189)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 189)  (1011 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (40 13)  (1022 189)  (1022 189)  LC_6 Logic Functioning bit
 (42 13)  (1024 189)  (1024 189)  LC_6 Logic Functioning bit
 (22 14)  (1004 190)  (1004 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (1013 190)  (1013 190)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 190)  (1014 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 190)  (1015 190)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 190)  (1016 190)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 190)  (1019 190)  LC_7 Logic Functioning bit
 (39 14)  (1021 190)  (1021 190)  LC_7 Logic Functioning bit
 (53 14)  (1035 190)  (1035 190)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (12 15)  (994 191)  (994 191)  routing T_19_11.sp4_h_l_46 <X> T_19_11.sp4_v_t_46
 (21 15)  (1003 191)  (1003 191)  routing T_19_11.sp4_r_v_b_47 <X> T_19_11.lc_trk_g3_7
 (26 15)  (1008 191)  (1008 191)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 191)  (1009 191)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 191)  (1011 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 191)  (1013 191)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 191)  (1018 191)  LC_7 Logic Functioning bit
 (38 15)  (1020 191)  (1020 191)  LC_7 Logic Functioning bit


LogicTile_20_11

 (21 0)  (1057 176)  (1057 176)  routing T_20_11.sp4_h_r_11 <X> T_20_11.lc_trk_g0_3
 (22 0)  (1058 176)  (1058 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1059 176)  (1059 176)  routing T_20_11.sp4_h_r_11 <X> T_20_11.lc_trk_g0_3
 (24 0)  (1060 176)  (1060 176)  routing T_20_11.sp4_h_r_11 <X> T_20_11.lc_trk_g0_3
 (27 0)  (1063 176)  (1063 176)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 176)  (1064 176)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 176)  (1065 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 176)  (1067 176)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 176)  (1068 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 176)  (1069 176)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 176)  (1070 176)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 176)  (1071 176)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.input_2_0
 (36 0)  (1072 176)  (1072 176)  LC_0 Logic Functioning bit
 (37 0)  (1073 176)  (1073 176)  LC_0 Logic Functioning bit
 (38 0)  (1074 176)  (1074 176)  LC_0 Logic Functioning bit
 (39 0)  (1075 176)  (1075 176)  LC_0 Logic Functioning bit
 (41 0)  (1077 176)  (1077 176)  LC_0 Logic Functioning bit
 (42 0)  (1078 176)  (1078 176)  LC_0 Logic Functioning bit
 (43 0)  (1079 176)  (1079 176)  LC_0 Logic Functioning bit
 (22 1)  (1058 177)  (1058 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1061 177)  (1061 177)  routing T_20_11.sp4_r_v_b_33 <X> T_20_11.lc_trk_g0_2
 (27 1)  (1063 177)  (1063 177)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 177)  (1064 177)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 177)  (1065 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 177)  (1066 177)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 177)  (1068 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1069 177)  (1069 177)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.input_2_0
 (35 1)  (1071 177)  (1071 177)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.input_2_0
 (36 1)  (1072 177)  (1072 177)  LC_0 Logic Functioning bit
 (37 1)  (1073 177)  (1073 177)  LC_0 Logic Functioning bit
 (38 1)  (1074 177)  (1074 177)  LC_0 Logic Functioning bit
 (39 1)  (1075 177)  (1075 177)  LC_0 Logic Functioning bit
 (40 1)  (1076 177)  (1076 177)  LC_0 Logic Functioning bit
 (41 1)  (1077 177)  (1077 177)  LC_0 Logic Functioning bit
 (42 1)  (1078 177)  (1078 177)  LC_0 Logic Functioning bit
 (43 1)  (1079 177)  (1079 177)  LC_0 Logic Functioning bit
 (14 2)  (1050 178)  (1050 178)  routing T_20_11.sp4_h_l_1 <X> T_20_11.lc_trk_g0_4
 (15 2)  (1051 178)  (1051 178)  routing T_20_11.sp4_h_r_5 <X> T_20_11.lc_trk_g0_5
 (16 2)  (1052 178)  (1052 178)  routing T_20_11.sp4_h_r_5 <X> T_20_11.lc_trk_g0_5
 (17 2)  (1053 178)  (1053 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (1062 178)  (1062 178)  routing T_20_11.lc_trk_g0_5 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 178)  (1064 178)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 178)  (1065 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 178)  (1066 178)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 178)  (1067 178)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 178)  (1068 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 178)  (1069 178)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 178)  (1070 178)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 178)  (1072 178)  LC_1 Logic Functioning bit
 (37 2)  (1073 178)  (1073 178)  LC_1 Logic Functioning bit
 (38 2)  (1074 178)  (1074 178)  LC_1 Logic Functioning bit
 (39 2)  (1075 178)  (1075 178)  LC_1 Logic Functioning bit
 (41 2)  (1077 178)  (1077 178)  LC_1 Logic Functioning bit
 (42 2)  (1078 178)  (1078 178)  LC_1 Logic Functioning bit
 (43 2)  (1079 178)  (1079 178)  LC_1 Logic Functioning bit
 (15 3)  (1051 179)  (1051 179)  routing T_20_11.sp4_h_l_1 <X> T_20_11.lc_trk_g0_4
 (16 3)  (1052 179)  (1052 179)  routing T_20_11.sp4_h_l_1 <X> T_20_11.lc_trk_g0_4
 (17 3)  (1053 179)  (1053 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (1054 179)  (1054 179)  routing T_20_11.sp4_h_r_5 <X> T_20_11.lc_trk_g0_5
 (29 3)  (1065 179)  (1065 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 179)  (1068 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1071 179)  (1071 179)  routing T_20_11.lc_trk_g0_3 <X> T_20_11.input_2_1
 (36 3)  (1072 179)  (1072 179)  LC_1 Logic Functioning bit
 (37 3)  (1073 179)  (1073 179)  LC_1 Logic Functioning bit
 (38 3)  (1074 179)  (1074 179)  LC_1 Logic Functioning bit
 (39 3)  (1075 179)  (1075 179)  LC_1 Logic Functioning bit
 (40 3)  (1076 179)  (1076 179)  LC_1 Logic Functioning bit
 (41 3)  (1077 179)  (1077 179)  LC_1 Logic Functioning bit
 (42 3)  (1078 179)  (1078 179)  LC_1 Logic Functioning bit
 (43 3)  (1079 179)  (1079 179)  LC_1 Logic Functioning bit
 (22 4)  (1058 180)  (1058 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1059 180)  (1059 180)  routing T_20_11.sp4_h_r_3 <X> T_20_11.lc_trk_g1_3
 (24 4)  (1060 180)  (1060 180)  routing T_20_11.sp4_h_r_3 <X> T_20_11.lc_trk_g1_3
 (26 4)  (1062 180)  (1062 180)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 180)  (1063 180)  routing T_20_11.lc_trk_g1_0 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 180)  (1065 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 180)  (1067 180)  routing T_20_11.lc_trk_g1_4 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 180)  (1068 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 180)  (1070 180)  routing T_20_11.lc_trk_g1_4 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 180)  (1072 180)  LC_2 Logic Functioning bit
 (37 4)  (1073 180)  (1073 180)  LC_2 Logic Functioning bit
 (38 4)  (1074 180)  (1074 180)  LC_2 Logic Functioning bit
 (39 4)  (1075 180)  (1075 180)  LC_2 Logic Functioning bit
 (41 4)  (1077 180)  (1077 180)  LC_2 Logic Functioning bit
 (42 4)  (1078 180)  (1078 180)  LC_2 Logic Functioning bit
 (43 4)  (1079 180)  (1079 180)  LC_2 Logic Functioning bit
 (14 5)  (1050 181)  (1050 181)  routing T_20_11.sp4_r_v_b_24 <X> T_20_11.lc_trk_g1_0
 (17 5)  (1053 181)  (1053 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (1057 181)  (1057 181)  routing T_20_11.sp4_h_r_3 <X> T_20_11.lc_trk_g1_3
 (26 5)  (1062 181)  (1062 181)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 181)  (1063 181)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 181)  (1064 181)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 181)  (1065 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 181)  (1068 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1070 181)  (1070 181)  routing T_20_11.lc_trk_g1_3 <X> T_20_11.input_2_2
 (35 5)  (1071 181)  (1071 181)  routing T_20_11.lc_trk_g1_3 <X> T_20_11.input_2_2
 (36 5)  (1072 181)  (1072 181)  LC_2 Logic Functioning bit
 (37 5)  (1073 181)  (1073 181)  LC_2 Logic Functioning bit
 (38 5)  (1074 181)  (1074 181)  LC_2 Logic Functioning bit
 (39 5)  (1075 181)  (1075 181)  LC_2 Logic Functioning bit
 (40 5)  (1076 181)  (1076 181)  LC_2 Logic Functioning bit
 (41 5)  (1077 181)  (1077 181)  LC_2 Logic Functioning bit
 (42 5)  (1078 181)  (1078 181)  LC_2 Logic Functioning bit
 (43 5)  (1079 181)  (1079 181)  LC_2 Logic Functioning bit
 (29 6)  (1065 182)  (1065 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 182)  (1068 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 182)  (1069 182)  routing T_20_11.lc_trk_g2_0 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 182)  (1072 182)  LC_3 Logic Functioning bit
 (37 6)  (1073 182)  (1073 182)  LC_3 Logic Functioning bit
 (38 6)  (1074 182)  (1074 182)  LC_3 Logic Functioning bit
 (39 6)  (1075 182)  (1075 182)  LC_3 Logic Functioning bit
 (41 6)  (1077 182)  (1077 182)  LC_3 Logic Functioning bit
 (42 6)  (1078 182)  (1078 182)  LC_3 Logic Functioning bit
 (43 6)  (1079 182)  (1079 182)  LC_3 Logic Functioning bit
 (14 7)  (1050 183)  (1050 183)  routing T_20_11.sp4_r_v_b_28 <X> T_20_11.lc_trk_g1_4
 (17 7)  (1053 183)  (1053 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (1063 183)  (1063 183)  routing T_20_11.lc_trk_g3_0 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 183)  (1064 183)  routing T_20_11.lc_trk_g3_0 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 183)  (1065 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 183)  (1066 183)  routing T_20_11.lc_trk_g0_2 <X> T_20_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 183)  (1068 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1069 183)  (1069 183)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.input_2_3
 (35 7)  (1071 183)  (1071 183)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.input_2_3
 (36 7)  (1072 183)  (1072 183)  LC_3 Logic Functioning bit
 (37 7)  (1073 183)  (1073 183)  LC_3 Logic Functioning bit
 (38 7)  (1074 183)  (1074 183)  LC_3 Logic Functioning bit
 (39 7)  (1075 183)  (1075 183)  LC_3 Logic Functioning bit
 (40 7)  (1076 183)  (1076 183)  LC_3 Logic Functioning bit
 (41 7)  (1077 183)  (1077 183)  LC_3 Logic Functioning bit
 (42 7)  (1078 183)  (1078 183)  LC_3 Logic Functioning bit
 (43 7)  (1079 183)  (1079 183)  LC_3 Logic Functioning bit
 (14 8)  (1050 184)  (1050 184)  routing T_20_11.sp4_h_l_21 <X> T_20_11.lc_trk_g2_0
 (22 8)  (1058 184)  (1058 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1059 184)  (1059 184)  routing T_20_11.sp4_h_r_27 <X> T_20_11.lc_trk_g2_3
 (24 8)  (1060 184)  (1060 184)  routing T_20_11.sp4_h_r_27 <X> T_20_11.lc_trk_g2_3
 (26 8)  (1062 184)  (1062 184)  routing T_20_11.lc_trk_g0_4 <X> T_20_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 184)  (1063 184)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 184)  (1064 184)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 184)  (1065 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 184)  (1066 184)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 184)  (1067 184)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 184)  (1068 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 184)  (1069 184)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 184)  (1072 184)  LC_4 Logic Functioning bit
 (37 8)  (1073 184)  (1073 184)  LC_4 Logic Functioning bit
 (38 8)  (1074 184)  (1074 184)  LC_4 Logic Functioning bit
 (39 8)  (1075 184)  (1075 184)  LC_4 Logic Functioning bit
 (40 8)  (1076 184)  (1076 184)  LC_4 Logic Functioning bit
 (42 8)  (1078 184)  (1078 184)  LC_4 Logic Functioning bit
 (15 9)  (1051 185)  (1051 185)  routing T_20_11.sp4_h_l_21 <X> T_20_11.lc_trk_g2_0
 (16 9)  (1052 185)  (1052 185)  routing T_20_11.sp4_h_l_21 <X> T_20_11.lc_trk_g2_0
 (17 9)  (1053 185)  (1053 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (1057 185)  (1057 185)  routing T_20_11.sp4_h_r_27 <X> T_20_11.lc_trk_g2_3
 (29 9)  (1065 185)  (1065 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 185)  (1066 185)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (36 9)  (1072 185)  (1072 185)  LC_4 Logic Functioning bit
 (37 9)  (1073 185)  (1073 185)  LC_4 Logic Functioning bit
 (38 9)  (1074 185)  (1074 185)  LC_4 Logic Functioning bit
 (39 9)  (1075 185)  (1075 185)  LC_4 Logic Functioning bit
 (40 9)  (1076 185)  (1076 185)  LC_4 Logic Functioning bit
 (41 9)  (1077 185)  (1077 185)  LC_4 Logic Functioning bit
 (42 9)  (1078 185)  (1078 185)  LC_4 Logic Functioning bit
 (43 9)  (1079 185)  (1079 185)  LC_4 Logic Functioning bit
 (53 9)  (1089 185)  (1089 185)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (1050 186)  (1050 186)  routing T_20_11.rgt_op_4 <X> T_20_11.lc_trk_g2_4
 (16 10)  (1052 186)  (1052 186)  routing T_20_11.sp4_v_b_37 <X> T_20_11.lc_trk_g2_5
 (17 10)  (1053 186)  (1053 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1054 186)  (1054 186)  routing T_20_11.sp4_v_b_37 <X> T_20_11.lc_trk_g2_5
 (25 10)  (1061 186)  (1061 186)  routing T_20_11.rgt_op_6 <X> T_20_11.lc_trk_g2_6
 (15 11)  (1051 187)  (1051 187)  routing T_20_11.rgt_op_4 <X> T_20_11.lc_trk_g2_4
 (17 11)  (1053 187)  (1053 187)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (1054 187)  (1054 187)  routing T_20_11.sp4_v_b_37 <X> T_20_11.lc_trk_g2_5
 (22 11)  (1058 187)  (1058 187)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1060 187)  (1060 187)  routing T_20_11.rgt_op_6 <X> T_20_11.lc_trk_g2_6
 (14 12)  (1050 188)  (1050 188)  routing T_20_11.sp4_h_r_40 <X> T_20_11.lc_trk_g3_0
 (15 12)  (1051 188)  (1051 188)  routing T_20_11.rgt_op_1 <X> T_20_11.lc_trk_g3_1
 (17 12)  (1053 188)  (1053 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1054 188)  (1054 188)  routing T_20_11.rgt_op_1 <X> T_20_11.lc_trk_g3_1
 (14 13)  (1050 189)  (1050 189)  routing T_20_11.sp4_h_r_40 <X> T_20_11.lc_trk_g3_0
 (15 13)  (1051 189)  (1051 189)  routing T_20_11.sp4_h_r_40 <X> T_20_11.lc_trk_g3_0
 (16 13)  (1052 189)  (1052 189)  routing T_20_11.sp4_h_r_40 <X> T_20_11.lc_trk_g3_0
 (17 13)  (1053 189)  (1053 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (1058 189)  (1058 189)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1060 189)  (1060 189)  routing T_20_11.tnr_op_2 <X> T_20_11.lc_trk_g3_2
 (5 14)  (1041 190)  (1041 190)  routing T_20_11.sp4_v_t_38 <X> T_20_11.sp4_h_l_44
 (17 14)  (1053 190)  (1053 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1058 190)  (1058 190)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1060 190)  (1060 190)  routing T_20_11.tnr_op_7 <X> T_20_11.lc_trk_g3_7
 (4 15)  (1040 191)  (1040 191)  routing T_20_11.sp4_v_t_38 <X> T_20_11.sp4_h_l_44
 (6 15)  (1042 191)  (1042 191)  routing T_20_11.sp4_v_t_38 <X> T_20_11.sp4_h_l_44
 (15 15)  (1051 191)  (1051 191)  routing T_20_11.tnr_op_4 <X> T_20_11.lc_trk_g3_4
 (17 15)  (1053 191)  (1053 191)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (1054 191)  (1054 191)  routing T_20_11.sp4_r_v_b_45 <X> T_20_11.lc_trk_g3_5
 (22 15)  (1058 191)  (1058 191)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1059 191)  (1059 191)  routing T_20_11.sp12_v_b_14 <X> T_20_11.lc_trk_g3_6


LogicTile_21_11

 (26 0)  (1116 176)  (1116 176)  routing T_21_11.lc_trk_g0_4 <X> T_21_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 176)  (1117 176)  routing T_21_11.lc_trk_g1_0 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 176)  (1119 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 176)  (1122 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 176)  (1126 176)  LC_0 Logic Functioning bit
 (41 0)  (1131 176)  (1131 176)  LC_0 Logic Functioning bit
 (44 0)  (1134 176)  (1134 176)  LC_0 Logic Functioning bit
 (45 0)  (1135 176)  (1135 176)  LC_0 Logic Functioning bit
 (46 0)  (1136 176)  (1136 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (29 1)  (1119 177)  (1119 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (39 1)  (1129 177)  (1129 177)  LC_0 Logic Functioning bit
 (42 1)  (1132 177)  (1132 177)  LC_0 Logic Functioning bit
 (45 1)  (1135 177)  (1135 177)  LC_0 Logic Functioning bit
 (50 1)  (1140 177)  (1140 177)  Carry_In_Mux bit 

 (0 2)  (1090 178)  (1090 178)  routing T_21_11.glb_netwk_3 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 178)  (1092 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 178)  (1095 178)  routing T_21_11.sp4_v_t_43 <X> T_21_11.sp4_h_l_37
 (12 2)  (1102 178)  (1102 178)  routing T_21_11.sp4_v_t_39 <X> T_21_11.sp4_h_l_39
 (26 2)  (1116 178)  (1116 178)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 178)  (1117 178)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 178)  (1118 178)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 178)  (1119 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 178)  (1122 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 178)  (1126 178)  LC_1 Logic Functioning bit
 (41 2)  (1131 178)  (1131 178)  LC_1 Logic Functioning bit
 (44 2)  (1134 178)  (1134 178)  LC_1 Logic Functioning bit
 (45 2)  (1135 178)  (1135 178)  LC_1 Logic Functioning bit
 (0 3)  (1090 179)  (1090 179)  routing T_21_11.glb_netwk_3 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (4 3)  (1094 179)  (1094 179)  routing T_21_11.sp4_v_t_43 <X> T_21_11.sp4_h_l_37
 (6 3)  (1096 179)  (1096 179)  routing T_21_11.sp4_v_t_43 <X> T_21_11.sp4_h_l_37
 (11 3)  (1101 179)  (1101 179)  routing T_21_11.sp4_v_t_39 <X> T_21_11.sp4_h_l_39
 (15 3)  (1105 179)  (1105 179)  routing T_21_11.sp4_v_t_9 <X> T_21_11.lc_trk_g0_4
 (16 3)  (1106 179)  (1106 179)  routing T_21_11.sp4_v_t_9 <X> T_21_11.lc_trk_g0_4
 (17 3)  (1107 179)  (1107 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (1117 179)  (1117 179)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 179)  (1118 179)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 179)  (1119 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (39 3)  (1129 179)  (1129 179)  LC_1 Logic Functioning bit
 (42 3)  (1132 179)  (1132 179)  LC_1 Logic Functioning bit
 (45 3)  (1135 179)  (1135 179)  LC_1 Logic Functioning bit
 (0 4)  (1090 180)  (1090 180)  routing T_21_11.lc_trk_g2_2 <X> T_21_11.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 180)  (1091 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (1104 180)  (1104 180)  routing T_21_11.sp4_h_l_5 <X> T_21_11.lc_trk_g1_0
 (21 4)  (1111 180)  (1111 180)  routing T_21_11.wire_logic_cluster/lc_3/out <X> T_21_11.lc_trk_g1_3
 (22 4)  (1112 180)  (1112 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 180)  (1115 180)  routing T_21_11.wire_logic_cluster/lc_2/out <X> T_21_11.lc_trk_g1_2
 (26 4)  (1116 180)  (1116 180)  routing T_21_11.lc_trk_g0_4 <X> T_21_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 180)  (1117 180)  routing T_21_11.lc_trk_g1_2 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 180)  (1119 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 180)  (1122 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 180)  (1126 180)  LC_2 Logic Functioning bit
 (41 4)  (1131 180)  (1131 180)  LC_2 Logic Functioning bit
 (44 4)  (1134 180)  (1134 180)  LC_2 Logic Functioning bit
 (45 4)  (1135 180)  (1135 180)  LC_2 Logic Functioning bit
 (1 5)  (1091 181)  (1091 181)  routing T_21_11.lc_trk_g2_2 <X> T_21_11.wire_logic_cluster/lc_7/cen
 (14 5)  (1104 181)  (1104 181)  routing T_21_11.sp4_h_l_5 <X> T_21_11.lc_trk_g1_0
 (15 5)  (1105 181)  (1105 181)  routing T_21_11.sp4_h_l_5 <X> T_21_11.lc_trk_g1_0
 (16 5)  (1106 181)  (1106 181)  routing T_21_11.sp4_h_l_5 <X> T_21_11.lc_trk_g1_0
 (17 5)  (1107 181)  (1107 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (1112 181)  (1112 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (1119 181)  (1119 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 181)  (1120 181)  routing T_21_11.lc_trk_g1_2 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (39 5)  (1129 181)  (1129 181)  LC_2 Logic Functioning bit
 (42 5)  (1132 181)  (1132 181)  LC_2 Logic Functioning bit
 (45 5)  (1135 181)  (1135 181)  LC_2 Logic Functioning bit
 (14 6)  (1104 182)  (1104 182)  routing T_21_11.wire_logic_cluster/lc_4/out <X> T_21_11.lc_trk_g1_4
 (17 6)  (1107 182)  (1107 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 182)  (1108 182)  routing T_21_11.wire_logic_cluster/lc_5/out <X> T_21_11.lc_trk_g1_5
 (25 6)  (1115 182)  (1115 182)  routing T_21_11.wire_logic_cluster/lc_6/out <X> T_21_11.lc_trk_g1_6
 (26 6)  (1116 182)  (1116 182)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 182)  (1117 182)  routing T_21_11.lc_trk_g1_3 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 182)  (1119 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 182)  (1122 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 182)  (1126 182)  LC_3 Logic Functioning bit
 (41 6)  (1131 182)  (1131 182)  LC_3 Logic Functioning bit
 (44 6)  (1134 182)  (1134 182)  LC_3 Logic Functioning bit
 (45 6)  (1135 182)  (1135 182)  LC_3 Logic Functioning bit
 (46 6)  (1136 182)  (1136 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (1107 183)  (1107 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1112 183)  (1112 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (1117 183)  (1117 183)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 183)  (1118 183)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 183)  (1119 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 183)  (1120 183)  routing T_21_11.lc_trk_g1_3 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (39 7)  (1129 183)  (1129 183)  LC_3 Logic Functioning bit
 (42 7)  (1132 183)  (1132 183)  LC_3 Logic Functioning bit
 (45 7)  (1135 183)  (1135 183)  LC_3 Logic Functioning bit
 (25 8)  (1115 184)  (1115 184)  routing T_21_11.sp4_v_b_26 <X> T_21_11.lc_trk_g2_2
 (26 8)  (1116 184)  (1116 184)  routing T_21_11.lc_trk_g0_4 <X> T_21_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 184)  (1117 184)  routing T_21_11.lc_trk_g1_4 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 184)  (1119 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 184)  (1120 184)  routing T_21_11.lc_trk_g1_4 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 184)  (1122 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 184)  (1126 184)  LC_4 Logic Functioning bit
 (41 8)  (1131 184)  (1131 184)  LC_4 Logic Functioning bit
 (44 8)  (1134 184)  (1134 184)  LC_4 Logic Functioning bit
 (45 8)  (1135 184)  (1135 184)  LC_4 Logic Functioning bit
 (22 9)  (1112 185)  (1112 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1113 185)  (1113 185)  routing T_21_11.sp4_v_b_26 <X> T_21_11.lc_trk_g2_2
 (29 9)  (1119 185)  (1119 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (39 9)  (1129 185)  (1129 185)  LC_4 Logic Functioning bit
 (42 9)  (1132 185)  (1132 185)  LC_4 Logic Functioning bit
 (45 9)  (1135 185)  (1135 185)  LC_4 Logic Functioning bit
 (12 10)  (1102 186)  (1102 186)  routing T_21_11.sp4_v_t_45 <X> T_21_11.sp4_h_l_45
 (26 10)  (1116 186)  (1116 186)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 186)  (1117 186)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 186)  (1119 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 186)  (1120 186)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 186)  (1122 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 186)  (1126 186)  LC_5 Logic Functioning bit
 (41 10)  (1131 186)  (1131 186)  LC_5 Logic Functioning bit
 (44 10)  (1134 186)  (1134 186)  LC_5 Logic Functioning bit
 (45 10)  (1135 186)  (1135 186)  LC_5 Logic Functioning bit
 (51 10)  (1141 186)  (1141 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (1098 187)  (1098 187)  routing T_21_11.sp4_h_r_1 <X> T_21_11.sp4_v_t_42
 (9 11)  (1099 187)  (1099 187)  routing T_21_11.sp4_h_r_1 <X> T_21_11.sp4_v_t_42
 (10 11)  (1100 187)  (1100 187)  routing T_21_11.sp4_h_r_1 <X> T_21_11.sp4_v_t_42
 (11 11)  (1101 187)  (1101 187)  routing T_21_11.sp4_v_t_45 <X> T_21_11.sp4_h_l_45
 (17 11)  (1107 187)  (1107 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (1117 187)  (1117 187)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 187)  (1118 187)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 187)  (1119 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (39 11)  (1129 187)  (1129 187)  LC_5 Logic Functioning bit
 (42 11)  (1132 187)  (1132 187)  LC_5 Logic Functioning bit
 (45 11)  (1135 187)  (1135 187)  LC_5 Logic Functioning bit
 (17 12)  (1107 188)  (1107 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 188)  (1108 188)  routing T_21_11.wire_logic_cluster/lc_1/out <X> T_21_11.lc_trk_g3_1
 (26 12)  (1116 188)  (1116 188)  routing T_21_11.lc_trk_g0_4 <X> T_21_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 188)  (1117 188)  routing T_21_11.lc_trk_g1_6 <X> T_21_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 188)  (1119 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 188)  (1120 188)  routing T_21_11.lc_trk_g1_6 <X> T_21_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 188)  (1122 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 188)  (1126 188)  LC_6 Logic Functioning bit
 (41 12)  (1131 188)  (1131 188)  LC_6 Logic Functioning bit
 (44 12)  (1134 188)  (1134 188)  LC_6 Logic Functioning bit
 (45 12)  (1135 188)  (1135 188)  LC_6 Logic Functioning bit
 (29 13)  (1119 189)  (1119 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 189)  (1120 189)  routing T_21_11.lc_trk_g1_6 <X> T_21_11.wire_logic_cluster/lc_6/in_1
 (39 13)  (1129 189)  (1129 189)  LC_6 Logic Functioning bit
 (42 13)  (1132 189)  (1132 189)  LC_6 Logic Functioning bit
 (45 13)  (1135 189)  (1135 189)  LC_6 Logic Functioning bit
 (0 14)  (1090 190)  (1090 190)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 190)  (1091 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1111 190)  (1111 190)  routing T_21_11.wire_logic_cluster/lc_7/out <X> T_21_11.lc_trk_g3_7
 (22 14)  (1112 190)  (1112 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (1116 190)  (1116 190)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 190)  (1117 190)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 190)  (1118 190)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 190)  (1119 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 190)  (1120 190)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 190)  (1122 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 190)  (1126 190)  LC_7 Logic Functioning bit
 (41 14)  (1131 190)  (1131 190)  LC_7 Logic Functioning bit
 (44 14)  (1134 190)  (1134 190)  LC_7 Logic Functioning bit
 (45 14)  (1135 190)  (1135 190)  LC_7 Logic Functioning bit
 (1 15)  (1091 191)  (1091 191)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_7/s_r
 (14 15)  (1104 191)  (1104 191)  routing T_21_11.tnl_op_4 <X> T_21_11.lc_trk_g3_4
 (15 15)  (1105 191)  (1105 191)  routing T_21_11.tnl_op_4 <X> T_21_11.lc_trk_g3_4
 (17 15)  (1107 191)  (1107 191)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (27 15)  (1117 191)  (1117 191)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 191)  (1118 191)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 191)  (1119 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 191)  (1120 191)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (39 15)  (1129 191)  (1129 191)  LC_7 Logic Functioning bit
 (42 15)  (1132 191)  (1132 191)  LC_7 Logic Functioning bit
 (45 15)  (1135 191)  (1135 191)  LC_7 Logic Functioning bit
 (46 15)  (1136 191)  (1136 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_11

 (19 2)  (1163 178)  (1163 178)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_23_11

 (0 0)  (1198 176)  (1198 176)  Negative Clock bit

 (25 0)  (1223 176)  (1223 176)  routing T_23_11.wire_logic_cluster/lc_2/out <X> T_23_11.lc_trk_g0_2
 (27 0)  (1225 176)  (1225 176)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 176)  (1226 176)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 176)  (1227 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 176)  (1230 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 176)  (1234 176)  LC_0 Logic Functioning bit
 (39 0)  (1237 176)  (1237 176)  LC_0 Logic Functioning bit
 (41 0)  (1239 176)  (1239 176)  LC_0 Logic Functioning bit
 (42 0)  (1240 176)  (1240 176)  LC_0 Logic Functioning bit
 (44 0)  (1242 176)  (1242 176)  LC_0 Logic Functioning bit
 (45 0)  (1243 176)  (1243 176)  LC_0 Logic Functioning bit
 (22 1)  (1220 177)  (1220 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (1234 177)  (1234 177)  LC_0 Logic Functioning bit
 (39 1)  (1237 177)  (1237 177)  LC_0 Logic Functioning bit
 (41 1)  (1239 177)  (1239 177)  LC_0 Logic Functioning bit
 (42 1)  (1240 177)  (1240 177)  LC_0 Logic Functioning bit
 (50 1)  (1248 177)  (1248 177)  Carry_In_Mux bit 

 (0 2)  (1198 178)  (1198 178)  routing T_23_11.glb_netwk_3 <X> T_23_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 178)  (1200 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 178)  (1212 178)  routing T_23_11.wire_logic_cluster/lc_4/out <X> T_23_11.lc_trk_g0_4
 (27 2)  (1225 178)  (1225 178)  routing T_23_11.lc_trk_g3_1 <X> T_23_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 178)  (1226 178)  routing T_23_11.lc_trk_g3_1 <X> T_23_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 178)  (1227 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 178)  (1230 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (1233 178)  (1233 178)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.input_2_1
 (36 2)  (1234 178)  (1234 178)  LC_1 Logic Functioning bit
 (39 2)  (1237 178)  (1237 178)  LC_1 Logic Functioning bit
 (41 2)  (1239 178)  (1239 178)  LC_1 Logic Functioning bit
 (42 2)  (1240 178)  (1240 178)  LC_1 Logic Functioning bit
 (44 2)  (1242 178)  (1242 178)  LC_1 Logic Functioning bit
 (45 2)  (1243 178)  (1243 178)  LC_1 Logic Functioning bit
 (0 3)  (1198 179)  (1198 179)  routing T_23_11.glb_netwk_3 <X> T_23_11.wire_logic_cluster/lc_7/clk
 (17 3)  (1215 179)  (1215 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (32 3)  (1230 179)  (1230 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1231 179)  (1231 179)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.input_2_1
 (36 3)  (1234 179)  (1234 179)  LC_1 Logic Functioning bit
 (39 3)  (1237 179)  (1237 179)  LC_1 Logic Functioning bit
 (41 3)  (1239 179)  (1239 179)  LC_1 Logic Functioning bit
 (42 3)  (1240 179)  (1240 179)  LC_1 Logic Functioning bit
 (0 4)  (1198 180)  (1198 180)  routing T_23_11.lc_trk_g2_2 <X> T_23_11.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 180)  (1199 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1219 180)  (1219 180)  routing T_23_11.wire_logic_cluster/lc_3/out <X> T_23_11.lc_trk_g1_3
 (22 4)  (1220 180)  (1220 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1226 180)  (1226 180)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 180)  (1227 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 180)  (1228 180)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 180)  (1230 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 180)  (1234 180)  LC_2 Logic Functioning bit
 (39 4)  (1237 180)  (1237 180)  LC_2 Logic Functioning bit
 (41 4)  (1239 180)  (1239 180)  LC_2 Logic Functioning bit
 (42 4)  (1240 180)  (1240 180)  LC_2 Logic Functioning bit
 (44 4)  (1242 180)  (1242 180)  LC_2 Logic Functioning bit
 (45 4)  (1243 180)  (1243 180)  LC_2 Logic Functioning bit
 (1 5)  (1199 181)  (1199 181)  routing T_23_11.lc_trk_g2_2 <X> T_23_11.wire_logic_cluster/lc_7/cen
 (32 5)  (1230 181)  (1230 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1233 181)  (1233 181)  routing T_23_11.lc_trk_g0_2 <X> T_23_11.input_2_2
 (36 5)  (1234 181)  (1234 181)  LC_2 Logic Functioning bit
 (39 5)  (1237 181)  (1237 181)  LC_2 Logic Functioning bit
 (41 5)  (1239 181)  (1239 181)  LC_2 Logic Functioning bit
 (42 5)  (1240 181)  (1240 181)  LC_2 Logic Functioning bit
 (17 6)  (1215 182)  (1215 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1216 182)  (1216 182)  routing T_23_11.wire_logic_cluster/lc_5/out <X> T_23_11.lc_trk_g1_5
 (27 6)  (1225 182)  (1225 182)  routing T_23_11.lc_trk_g1_3 <X> T_23_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 182)  (1227 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 182)  (1230 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 182)  (1233 182)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.input_2_3
 (36 6)  (1234 182)  (1234 182)  LC_3 Logic Functioning bit
 (39 6)  (1237 182)  (1237 182)  LC_3 Logic Functioning bit
 (41 6)  (1239 182)  (1239 182)  LC_3 Logic Functioning bit
 (42 6)  (1240 182)  (1240 182)  LC_3 Logic Functioning bit
 (44 6)  (1242 182)  (1242 182)  LC_3 Logic Functioning bit
 (45 6)  (1243 182)  (1243 182)  LC_3 Logic Functioning bit
 (30 7)  (1228 183)  (1228 183)  routing T_23_11.lc_trk_g1_3 <X> T_23_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (1230 183)  (1230 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1231 183)  (1231 183)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.input_2_3
 (36 7)  (1234 183)  (1234 183)  LC_3 Logic Functioning bit
 (39 7)  (1237 183)  (1237 183)  LC_3 Logic Functioning bit
 (41 7)  (1239 183)  (1239 183)  LC_3 Logic Functioning bit
 (42 7)  (1240 183)  (1240 183)  LC_3 Logic Functioning bit
 (44 7)  (1242 183)  (1242 183)  LC_3 Logic Functioning bit
 (28 8)  (1226 184)  (1226 184)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 184)  (1227 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 184)  (1228 184)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 184)  (1230 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 184)  (1233 184)  routing T_23_11.lc_trk_g0_4 <X> T_23_11.input_2_4
 (36 8)  (1234 184)  (1234 184)  LC_4 Logic Functioning bit
 (39 8)  (1237 184)  (1237 184)  LC_4 Logic Functioning bit
 (41 8)  (1239 184)  (1239 184)  LC_4 Logic Functioning bit
 (42 8)  (1240 184)  (1240 184)  LC_4 Logic Functioning bit
 (44 8)  (1242 184)  (1242 184)  LC_4 Logic Functioning bit
 (45 8)  (1243 184)  (1243 184)  LC_4 Logic Functioning bit
 (22 9)  (1220 185)  (1220 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1221 185)  (1221 185)  routing T_23_11.sp4_h_l_15 <X> T_23_11.lc_trk_g2_2
 (24 9)  (1222 185)  (1222 185)  routing T_23_11.sp4_h_l_15 <X> T_23_11.lc_trk_g2_2
 (25 9)  (1223 185)  (1223 185)  routing T_23_11.sp4_h_l_15 <X> T_23_11.lc_trk_g2_2
 (32 9)  (1230 185)  (1230 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1234 185)  (1234 185)  LC_4 Logic Functioning bit
 (39 9)  (1237 185)  (1237 185)  LC_4 Logic Functioning bit
 (41 9)  (1239 185)  (1239 185)  LC_4 Logic Functioning bit
 (42 9)  (1240 185)  (1240 185)  LC_4 Logic Functioning bit
 (17 10)  (1215 186)  (1215 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (1223 186)  (1223 186)  routing T_23_11.wire_logic_cluster/lc_6/out <X> T_23_11.lc_trk_g2_6
 (27 10)  (1225 186)  (1225 186)  routing T_23_11.lc_trk_g1_5 <X> T_23_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 186)  (1227 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 186)  (1228 186)  routing T_23_11.lc_trk_g1_5 <X> T_23_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 186)  (1230 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 186)  (1233 186)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.input_2_5
 (36 10)  (1234 186)  (1234 186)  LC_5 Logic Functioning bit
 (39 10)  (1237 186)  (1237 186)  LC_5 Logic Functioning bit
 (41 10)  (1239 186)  (1239 186)  LC_5 Logic Functioning bit
 (42 10)  (1240 186)  (1240 186)  LC_5 Logic Functioning bit
 (44 10)  (1242 186)  (1242 186)  LC_5 Logic Functioning bit
 (45 10)  (1243 186)  (1243 186)  LC_5 Logic Functioning bit
 (14 11)  (1212 187)  (1212 187)  routing T_23_11.sp4_r_v_b_36 <X> T_23_11.lc_trk_g2_4
 (17 11)  (1215 187)  (1215 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1220 187)  (1220 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (1230 187)  (1230 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1231 187)  (1231 187)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.input_2_5
 (36 11)  (1234 187)  (1234 187)  LC_5 Logic Functioning bit
 (39 11)  (1237 187)  (1237 187)  LC_5 Logic Functioning bit
 (41 11)  (1239 187)  (1239 187)  LC_5 Logic Functioning bit
 (42 11)  (1240 187)  (1240 187)  LC_5 Logic Functioning bit
 (14 12)  (1212 188)  (1212 188)  routing T_23_11.wire_logic_cluster/lc_0/out <X> T_23_11.lc_trk_g3_0
 (17 12)  (1215 188)  (1215 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 188)  (1216 188)  routing T_23_11.wire_logic_cluster/lc_1/out <X> T_23_11.lc_trk_g3_1
 (28 12)  (1226 188)  (1226 188)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 188)  (1227 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 188)  (1228 188)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 188)  (1230 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 188)  (1233 188)  routing T_23_11.lc_trk_g2_6 <X> T_23_11.input_2_6
 (36 12)  (1234 188)  (1234 188)  LC_6 Logic Functioning bit
 (39 12)  (1237 188)  (1237 188)  LC_6 Logic Functioning bit
 (41 12)  (1239 188)  (1239 188)  LC_6 Logic Functioning bit
 (42 12)  (1240 188)  (1240 188)  LC_6 Logic Functioning bit
 (44 12)  (1242 188)  (1242 188)  LC_6 Logic Functioning bit
 (45 12)  (1243 188)  (1243 188)  LC_6 Logic Functioning bit
 (17 13)  (1215 189)  (1215 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (32 13)  (1230 189)  (1230 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1231 189)  (1231 189)  routing T_23_11.lc_trk_g2_6 <X> T_23_11.input_2_6
 (35 13)  (1233 189)  (1233 189)  routing T_23_11.lc_trk_g2_6 <X> T_23_11.input_2_6
 (36 13)  (1234 189)  (1234 189)  LC_6 Logic Functioning bit
 (39 13)  (1237 189)  (1237 189)  LC_6 Logic Functioning bit
 (41 13)  (1239 189)  (1239 189)  LC_6 Logic Functioning bit
 (42 13)  (1240 189)  (1240 189)  LC_6 Logic Functioning bit
 (0 14)  (1198 190)  (1198 190)  routing T_23_11.lc_trk_g2_4 <X> T_23_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 190)  (1199 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1210 190)  (1210 190)  routing T_23_11.sp4_v_t_46 <X> T_23_11.sp4_h_l_46
 (21 14)  (1219 190)  (1219 190)  routing T_23_11.wire_logic_cluster/lc_7/out <X> T_23_11.lc_trk_g3_7
 (22 14)  (1220 190)  (1220 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1225 190)  (1225 190)  routing T_23_11.lc_trk_g3_7 <X> T_23_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 190)  (1226 190)  routing T_23_11.lc_trk_g3_7 <X> T_23_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 190)  (1227 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 190)  (1228 190)  routing T_23_11.lc_trk_g3_7 <X> T_23_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 190)  (1230 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 190)  (1233 190)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.input_2_7
 (36 14)  (1234 190)  (1234 190)  LC_7 Logic Functioning bit
 (39 14)  (1237 190)  (1237 190)  LC_7 Logic Functioning bit
 (41 14)  (1239 190)  (1239 190)  LC_7 Logic Functioning bit
 (42 14)  (1240 190)  (1240 190)  LC_7 Logic Functioning bit
 (44 14)  (1242 190)  (1242 190)  LC_7 Logic Functioning bit
 (45 14)  (1243 190)  (1243 190)  LC_7 Logic Functioning bit
 (1 15)  (1199 191)  (1199 191)  routing T_23_11.lc_trk_g2_4 <X> T_23_11.wire_logic_cluster/lc_7/s_r
 (11 15)  (1209 191)  (1209 191)  routing T_23_11.sp4_v_t_46 <X> T_23_11.sp4_h_l_46
 (30 15)  (1228 191)  (1228 191)  routing T_23_11.lc_trk_g3_7 <X> T_23_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (1230 191)  (1230 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1231 191)  (1231 191)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.input_2_7
 (36 15)  (1234 191)  (1234 191)  LC_7 Logic Functioning bit
 (39 15)  (1237 191)  (1237 191)  LC_7 Logic Functioning bit
 (41 15)  (1239 191)  (1239 191)  LC_7 Logic Functioning bit
 (42 15)  (1240 191)  (1240 191)  LC_7 Logic Functioning bit


LogicTile_24_11

 (0 0)  (1252 176)  (1252 176)  Negative Clock bit

 (15 0)  (1267 176)  (1267 176)  routing T_24_11.top_op_1 <X> T_24_11.lc_trk_g0_1
 (17 0)  (1269 176)  (1269 176)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (1281 176)  (1281 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 176)  (1283 176)  routing T_24_11.lc_trk_g1_4 <X> T_24_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 176)  (1284 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 176)  (1286 176)  routing T_24_11.lc_trk_g1_4 <X> T_24_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 176)  (1287 176)  routing T_24_11.lc_trk_g0_6 <X> T_24_11.input_2_0
 (37 0)  (1289 176)  (1289 176)  LC_0 Logic Functioning bit
 (38 0)  (1290 176)  (1290 176)  LC_0 Logic Functioning bit
 (39 0)  (1291 176)  (1291 176)  LC_0 Logic Functioning bit
 (40 0)  (1292 176)  (1292 176)  LC_0 Logic Functioning bit
 (41 0)  (1293 176)  (1293 176)  LC_0 Logic Functioning bit
 (42 0)  (1294 176)  (1294 176)  LC_0 Logic Functioning bit
 (43 0)  (1295 176)  (1295 176)  LC_0 Logic Functioning bit
 (18 1)  (1270 177)  (1270 177)  routing T_24_11.top_op_1 <X> T_24_11.lc_trk_g0_1
 (22 1)  (1274 177)  (1274 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1277 177)  (1277 177)  routing T_24_11.sp4_r_v_b_33 <X> T_24_11.lc_trk_g0_2
 (27 1)  (1279 177)  (1279 177)  routing T_24_11.lc_trk_g3_1 <X> T_24_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 177)  (1280 177)  routing T_24_11.lc_trk_g3_1 <X> T_24_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 177)  (1281 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1284 177)  (1284 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1287 177)  (1287 177)  routing T_24_11.lc_trk_g0_6 <X> T_24_11.input_2_0
 (38 1)  (1290 177)  (1290 177)  LC_0 Logic Functioning bit
 (39 1)  (1291 177)  (1291 177)  LC_0 Logic Functioning bit
 (40 1)  (1292 177)  (1292 177)  LC_0 Logic Functioning bit
 (41 1)  (1293 177)  (1293 177)  LC_0 Logic Functioning bit
 (42 1)  (1294 177)  (1294 177)  LC_0 Logic Functioning bit
 (53 1)  (1305 177)  (1305 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1252 178)  (1252 178)  routing T_24_11.glb_netwk_3 <X> T_24_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 178)  (1254 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (1281 178)  (1281 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 178)  (1282 178)  routing T_24_11.lc_trk_g0_6 <X> T_24_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 178)  (1284 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 178)  (1285 178)  routing T_24_11.lc_trk_g3_1 <X> T_24_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 178)  (1286 178)  routing T_24_11.lc_trk_g3_1 <X> T_24_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (1289 178)  (1289 178)  LC_1 Logic Functioning bit
 (39 2)  (1291 178)  (1291 178)  LC_1 Logic Functioning bit
 (41 2)  (1293 178)  (1293 178)  LC_1 Logic Functioning bit
 (43 2)  (1295 178)  (1295 178)  LC_1 Logic Functioning bit
 (45 2)  (1297 178)  (1297 178)  LC_1 Logic Functioning bit
 (47 2)  (1299 178)  (1299 178)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (1252 179)  (1252 179)  routing T_24_11.glb_netwk_3 <X> T_24_11.wire_logic_cluster/lc_7/clk
 (22 3)  (1274 179)  (1274 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1275 179)  (1275 179)  routing T_24_11.sp4_h_r_6 <X> T_24_11.lc_trk_g0_6
 (24 3)  (1276 179)  (1276 179)  routing T_24_11.sp4_h_r_6 <X> T_24_11.lc_trk_g0_6
 (25 3)  (1277 179)  (1277 179)  routing T_24_11.sp4_h_r_6 <X> T_24_11.lc_trk_g0_6
 (30 3)  (1282 179)  (1282 179)  routing T_24_11.lc_trk_g0_6 <X> T_24_11.wire_logic_cluster/lc_1/in_1
 (37 3)  (1289 179)  (1289 179)  LC_1 Logic Functioning bit
 (39 3)  (1291 179)  (1291 179)  LC_1 Logic Functioning bit
 (41 3)  (1293 179)  (1293 179)  LC_1 Logic Functioning bit
 (43 3)  (1295 179)  (1295 179)  LC_1 Logic Functioning bit
 (1 4)  (1253 180)  (1253 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (27 4)  (1279 180)  (1279 180)  routing T_24_11.lc_trk_g1_6 <X> T_24_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 180)  (1281 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 180)  (1282 180)  routing T_24_11.lc_trk_g1_6 <X> T_24_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 180)  (1284 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 180)  (1285 180)  routing T_24_11.lc_trk_g2_1 <X> T_24_11.wire_logic_cluster/lc_2/in_3
 (40 4)  (1292 180)  (1292 180)  LC_2 Logic Functioning bit
 (42 4)  (1294 180)  (1294 180)  LC_2 Logic Functioning bit
 (1 5)  (1253 181)  (1253 181)  routing T_24_11.lc_trk_g0_2 <X> T_24_11.wire_logic_cluster/lc_7/cen
 (30 5)  (1282 181)  (1282 181)  routing T_24_11.lc_trk_g1_6 <X> T_24_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (1292 181)  (1292 181)  LC_2 Logic Functioning bit
 (42 5)  (1294 181)  (1294 181)  LC_2 Logic Functioning bit
 (48 5)  (1300 181)  (1300 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (1303 181)  (1303 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (1304 181)  (1304 181)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (31 6)  (1283 182)  (1283 182)  routing T_24_11.lc_trk_g0_6 <X> T_24_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 182)  (1284 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 182)  (1288 182)  LC_3 Logic Functioning bit
 (38 6)  (1290 182)  (1290 182)  LC_3 Logic Functioning bit
 (40 6)  (1292 182)  (1292 182)  LC_3 Logic Functioning bit
 (42 6)  (1294 182)  (1294 182)  LC_3 Logic Functioning bit
 (46 6)  (1298 182)  (1298 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (1266 183)  (1266 183)  routing T_24_11.sp4_h_r_4 <X> T_24_11.lc_trk_g1_4
 (15 7)  (1267 183)  (1267 183)  routing T_24_11.sp4_h_r_4 <X> T_24_11.lc_trk_g1_4
 (16 7)  (1268 183)  (1268 183)  routing T_24_11.sp4_h_r_4 <X> T_24_11.lc_trk_g1_4
 (17 7)  (1269 183)  (1269 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (1274 183)  (1274 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1275 183)  (1275 183)  routing T_24_11.sp4_h_r_6 <X> T_24_11.lc_trk_g1_6
 (24 7)  (1276 183)  (1276 183)  routing T_24_11.sp4_h_r_6 <X> T_24_11.lc_trk_g1_6
 (25 7)  (1277 183)  (1277 183)  routing T_24_11.sp4_h_r_6 <X> T_24_11.lc_trk_g1_6
 (28 7)  (1280 183)  (1280 183)  routing T_24_11.lc_trk_g2_1 <X> T_24_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 183)  (1281 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 183)  (1283 183)  routing T_24_11.lc_trk_g0_6 <X> T_24_11.wire_logic_cluster/lc_3/in_3
 (37 7)  (1289 183)  (1289 183)  LC_3 Logic Functioning bit
 (39 7)  (1291 183)  (1291 183)  LC_3 Logic Functioning bit
 (41 7)  (1293 183)  (1293 183)  LC_3 Logic Functioning bit
 (43 7)  (1295 183)  (1295 183)  LC_3 Logic Functioning bit
 (17 8)  (1269 184)  (1269 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1270 184)  (1270 184)  routing T_24_11.wire_logic_cluster/lc_1/out <X> T_24_11.lc_trk_g2_1
 (19 11)  (1271 187)  (1271 187)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (17 12)  (1269 188)  (1269 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1270 188)  (1270 188)  routing T_24_11.wire_logic_cluster/lc_1/out <X> T_24_11.lc_trk_g3_1


RAM_Tile_25_11

 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 2)  (1315 178)  (1315 178)  routing T_25_11.sp4_v_b_1 <X> T_25_11.sp4_h_l_36
 (12 2)  (1318 178)  (1318 178)  routing T_25_11.sp4_v_t_45 <X> T_25_11.sp4_h_l_39
 (11 3)  (1317 179)  (1317 179)  routing T_25_11.sp4_v_t_45 <X> T_25_11.sp4_h_l_39
 (13 3)  (1319 179)  (1319 179)  routing T_25_11.sp4_v_t_45 <X> T_25_11.sp4_h_l_39
 (12 4)  (1318 180)  (1318 180)  routing T_25_11.sp4_v_b_5 <X> T_25_11.sp4_h_r_5
 (27 4)  (1333 180)  (1333 180)  routing T_25_11.lc_trk_g3_4 <X> T_25_11.wire_bram/ram/WDATA_13
 (28 4)  (1334 180)  (1334 180)  routing T_25_11.lc_trk_g3_4 <X> T_25_11.wire_bram/ram/WDATA_13
 (29 4)  (1335 180)  (1335 180)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_13
 (30 4)  (1336 180)  (1336 180)  routing T_25_11.lc_trk_g3_4 <X> T_25_11.wire_bram/ram/WDATA_13
 (38 4)  (1344 180)  (1344 180)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (11 5)  (1317 181)  (1317 181)  routing T_25_11.sp4_v_b_5 <X> T_25_11.sp4_h_r_5
 (3 8)  (1309 184)  (1309 184)  routing T_25_11.sp12_v_t_22 <X> T_25_11.sp12_v_b_1
 (22 10)  (1328 186)  (1328 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (17 11)  (1323 187)  (1323 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1327 187)  (1327 187)  routing T_25_11.sp4_r_v_b_39 <X> T_25_11.lc_trk_g2_7
 (28 12)  (1334 188)  (1334 188)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_9
 (29 12)  (1335 188)  (1335 188)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (1336 188)  (1336 188)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_9
 (30 13)  (1336 189)  (1336 189)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_9
 (41 13)  (1347 189)  (1347 189)  Enable bit of Mux _out_links/OutMux9_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_13
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE
 (14 15)  (1320 191)  (1320 191)  routing T_25_11.sp4_r_v_b_44 <X> T_25_11.lc_trk_g3_4
 (17 15)  (1323 191)  (1323 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_26_11

 (0 0)  (1348 176)  (1348 176)  Negative Clock bit

 (21 0)  (1369 176)  (1369 176)  routing T_26_11.wire_logic_cluster/lc_3/out <X> T_26_11.lc_trk_g0_3
 (22 0)  (1370 176)  (1370 176)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (1348 178)  (1348 178)  routing T_26_11.glb_netwk_3 <X> T_26_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 178)  (1350 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (1363 178)  (1363 178)  routing T_26_11.sp4_h_r_13 <X> T_26_11.lc_trk_g0_5
 (16 2)  (1364 178)  (1364 178)  routing T_26_11.sp4_h_r_13 <X> T_26_11.lc_trk_g0_5
 (17 2)  (1365 178)  (1365 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1366 178)  (1366 178)  routing T_26_11.sp4_h_r_13 <X> T_26_11.lc_trk_g0_5
 (21 2)  (1369 178)  (1369 178)  routing T_26_11.wire_logic_cluster/lc_7/out <X> T_26_11.lc_trk_g0_7
 (22 2)  (1370 178)  (1370 178)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (0 3)  (1348 179)  (1348 179)  routing T_26_11.glb_netwk_3 <X> T_26_11.wire_logic_cluster/lc_7/clk
 (14 3)  (1362 179)  (1362 179)  routing T_26_11.top_op_4 <X> T_26_11.lc_trk_g0_4
 (15 3)  (1363 179)  (1363 179)  routing T_26_11.top_op_4 <X> T_26_11.lc_trk_g0_4
 (17 3)  (1365 179)  (1365 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (1370 179)  (1370 179)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1371 179)  (1371 179)  routing T_26_11.sp12_h_r_14 <X> T_26_11.lc_trk_g0_6
 (15 4)  (1363 180)  (1363 180)  routing T_26_11.sp4_h_r_9 <X> T_26_11.lc_trk_g1_1
 (16 4)  (1364 180)  (1364 180)  routing T_26_11.sp4_h_r_9 <X> T_26_11.lc_trk_g1_1
 (17 4)  (1365 180)  (1365 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1366 180)  (1366 180)  routing T_26_11.sp4_h_r_9 <X> T_26_11.lc_trk_g1_1
 (26 4)  (1374 180)  (1374 180)  routing T_26_11.lc_trk_g3_5 <X> T_26_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (1376 180)  (1376 180)  routing T_26_11.lc_trk_g2_3 <X> T_26_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 180)  (1377 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1379 180)  (1379 180)  routing T_26_11.lc_trk_g2_5 <X> T_26_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1380 180)  (1380 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1381 180)  (1381 180)  routing T_26_11.lc_trk_g2_5 <X> T_26_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (1383 180)  (1383 180)  routing T_26_11.lc_trk_g1_5 <X> T_26_11.input_2_2
 (36 4)  (1384 180)  (1384 180)  LC_2 Logic Functioning bit
 (37 4)  (1385 180)  (1385 180)  LC_2 Logic Functioning bit
 (38 4)  (1386 180)  (1386 180)  LC_2 Logic Functioning bit
 (39 4)  (1387 180)  (1387 180)  LC_2 Logic Functioning bit
 (41 4)  (1389 180)  (1389 180)  LC_2 Logic Functioning bit
 (42 4)  (1390 180)  (1390 180)  LC_2 Logic Functioning bit
 (43 4)  (1391 180)  (1391 180)  LC_2 Logic Functioning bit
 (27 5)  (1375 181)  (1375 181)  routing T_26_11.lc_trk_g3_5 <X> T_26_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1376 181)  (1376 181)  routing T_26_11.lc_trk_g3_5 <X> T_26_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 181)  (1377 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1378 181)  (1378 181)  routing T_26_11.lc_trk_g2_3 <X> T_26_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (1380 181)  (1380 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1382 181)  (1382 181)  routing T_26_11.lc_trk_g1_5 <X> T_26_11.input_2_2
 (36 5)  (1384 181)  (1384 181)  LC_2 Logic Functioning bit
 (37 5)  (1385 181)  (1385 181)  LC_2 Logic Functioning bit
 (38 5)  (1386 181)  (1386 181)  LC_2 Logic Functioning bit
 (39 5)  (1387 181)  (1387 181)  LC_2 Logic Functioning bit
 (40 5)  (1388 181)  (1388 181)  LC_2 Logic Functioning bit
 (41 5)  (1389 181)  (1389 181)  LC_2 Logic Functioning bit
 (42 5)  (1390 181)  (1390 181)  LC_2 Logic Functioning bit
 (43 5)  (1391 181)  (1391 181)  LC_2 Logic Functioning bit
 (17 6)  (1365 182)  (1365 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (1374 182)  (1374 182)  routing T_26_11.lc_trk_g3_4 <X> T_26_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (1375 182)  (1375 182)  routing T_26_11.lc_trk_g1_1 <X> T_26_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 182)  (1377 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 182)  (1380 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1381 182)  (1381 182)  routing T_26_11.lc_trk_g2_2 <X> T_26_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (1383 182)  (1383 182)  routing T_26_11.lc_trk_g2_7 <X> T_26_11.input_2_3
 (36 6)  (1384 182)  (1384 182)  LC_3 Logic Functioning bit
 (37 6)  (1385 182)  (1385 182)  LC_3 Logic Functioning bit
 (38 6)  (1386 182)  (1386 182)  LC_3 Logic Functioning bit
 (39 6)  (1387 182)  (1387 182)  LC_3 Logic Functioning bit
 (41 6)  (1389 182)  (1389 182)  LC_3 Logic Functioning bit
 (42 6)  (1390 182)  (1390 182)  LC_3 Logic Functioning bit
 (43 6)  (1391 182)  (1391 182)  LC_3 Logic Functioning bit
 (9 7)  (1357 183)  (1357 183)  routing T_26_11.sp4_v_b_8 <X> T_26_11.sp4_v_t_41
 (10 7)  (1358 183)  (1358 183)  routing T_26_11.sp4_v_b_8 <X> T_26_11.sp4_v_t_41
 (18 7)  (1366 183)  (1366 183)  routing T_26_11.sp4_r_v_b_29 <X> T_26_11.lc_trk_g1_5
 (27 7)  (1375 183)  (1375 183)  routing T_26_11.lc_trk_g3_4 <X> T_26_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (1376 183)  (1376 183)  routing T_26_11.lc_trk_g3_4 <X> T_26_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1377 183)  (1377 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1379 183)  (1379 183)  routing T_26_11.lc_trk_g2_2 <X> T_26_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (1380 183)  (1380 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1381 183)  (1381 183)  routing T_26_11.lc_trk_g2_7 <X> T_26_11.input_2_3
 (35 7)  (1383 183)  (1383 183)  routing T_26_11.lc_trk_g2_7 <X> T_26_11.input_2_3
 (36 7)  (1384 183)  (1384 183)  LC_3 Logic Functioning bit
 (37 7)  (1385 183)  (1385 183)  LC_3 Logic Functioning bit
 (38 7)  (1386 183)  (1386 183)  LC_3 Logic Functioning bit
 (39 7)  (1387 183)  (1387 183)  LC_3 Logic Functioning bit
 (40 7)  (1388 183)  (1388 183)  LC_3 Logic Functioning bit
 (41 7)  (1389 183)  (1389 183)  LC_3 Logic Functioning bit
 (42 7)  (1390 183)  (1390 183)  LC_3 Logic Functioning bit
 (43 7)  (1391 183)  (1391 183)  LC_3 Logic Functioning bit
 (14 8)  (1362 184)  (1362 184)  routing T_26_11.rgt_op_0 <X> T_26_11.lc_trk_g2_0
 (21 8)  (1369 184)  (1369 184)  routing T_26_11.rgt_op_3 <X> T_26_11.lc_trk_g2_3
 (22 8)  (1370 184)  (1370 184)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1372 184)  (1372 184)  routing T_26_11.rgt_op_3 <X> T_26_11.lc_trk_g2_3
 (15 9)  (1363 185)  (1363 185)  routing T_26_11.rgt_op_0 <X> T_26_11.lc_trk_g2_0
 (17 9)  (1365 185)  (1365 185)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (1370 185)  (1370 185)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1372 185)  (1372 185)  routing T_26_11.tnr_op_2 <X> T_26_11.lc_trk_g2_2
 (15 10)  (1363 186)  (1363 186)  routing T_26_11.rgt_op_5 <X> T_26_11.lc_trk_g2_5
 (17 10)  (1365 186)  (1365 186)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1366 186)  (1366 186)  routing T_26_11.rgt_op_5 <X> T_26_11.lc_trk_g2_5
 (21 10)  (1369 186)  (1369 186)  routing T_26_11.rgt_op_7 <X> T_26_11.lc_trk_g2_7
 (22 10)  (1370 186)  (1370 186)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1372 186)  (1372 186)  routing T_26_11.rgt_op_7 <X> T_26_11.lc_trk_g2_7
 (26 10)  (1374 186)  (1374 186)  routing T_26_11.lc_trk_g3_6 <X> T_26_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (1375 186)  (1375 186)  routing T_26_11.lc_trk_g3_1 <X> T_26_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (1376 186)  (1376 186)  routing T_26_11.lc_trk_g3_1 <X> T_26_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 186)  (1377 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 186)  (1380 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1381 186)  (1381 186)  routing T_26_11.lc_trk_g2_0 <X> T_26_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (1383 186)  (1383 186)  routing T_26_11.lc_trk_g0_5 <X> T_26_11.input_2_5
 (36 10)  (1384 186)  (1384 186)  LC_5 Logic Functioning bit
 (37 10)  (1385 186)  (1385 186)  LC_5 Logic Functioning bit
 (38 10)  (1386 186)  (1386 186)  LC_5 Logic Functioning bit
 (39 10)  (1387 186)  (1387 186)  LC_5 Logic Functioning bit
 (40 10)  (1388 186)  (1388 186)  LC_5 Logic Functioning bit
 (41 10)  (1389 186)  (1389 186)  LC_5 Logic Functioning bit
 (42 10)  (1390 186)  (1390 186)  LC_5 Logic Functioning bit
 (43 10)  (1391 186)  (1391 186)  LC_5 Logic Functioning bit
 (17 11)  (1365 187)  (1365 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (1374 187)  (1374 187)  routing T_26_11.lc_trk_g3_6 <X> T_26_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (1375 187)  (1375 187)  routing T_26_11.lc_trk_g3_6 <X> T_26_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1376 187)  (1376 187)  routing T_26_11.lc_trk_g3_6 <X> T_26_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 187)  (1377 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (1380 187)  (1380 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1384 187)  (1384 187)  LC_5 Logic Functioning bit
 (37 11)  (1385 187)  (1385 187)  LC_5 Logic Functioning bit
 (38 11)  (1386 187)  (1386 187)  LC_5 Logic Functioning bit
 (39 11)  (1387 187)  (1387 187)  LC_5 Logic Functioning bit
 (40 11)  (1388 187)  (1388 187)  LC_5 Logic Functioning bit
 (42 11)  (1390 187)  (1390 187)  LC_5 Logic Functioning bit
 (43 11)  (1391 187)  (1391 187)  LC_5 Logic Functioning bit
 (13 12)  (1361 188)  (1361 188)  routing T_26_11.sp4_v_t_46 <X> T_26_11.sp4_v_b_11
 (15 12)  (1363 188)  (1363 188)  routing T_26_11.rgt_op_1 <X> T_26_11.lc_trk_g3_1
 (17 12)  (1365 188)  (1365 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1366 188)  (1366 188)  routing T_26_11.rgt_op_1 <X> T_26_11.lc_trk_g3_1
 (25 12)  (1373 188)  (1373 188)  routing T_26_11.wire_logic_cluster/lc_2/out <X> T_26_11.lc_trk_g3_2
 (26 12)  (1374 188)  (1374 188)  routing T_26_11.lc_trk_g0_4 <X> T_26_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (1375 188)  (1375 188)  routing T_26_11.lc_trk_g3_2 <X> T_26_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (1376 188)  (1376 188)  routing T_26_11.lc_trk_g3_2 <X> T_26_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 188)  (1377 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 188)  (1380 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 188)  (1384 188)  LC_6 Logic Functioning bit
 (37 12)  (1385 188)  (1385 188)  LC_6 Logic Functioning bit
 (38 12)  (1386 188)  (1386 188)  LC_6 Logic Functioning bit
 (39 12)  (1387 188)  (1387 188)  LC_6 Logic Functioning bit
 (41 12)  (1389 188)  (1389 188)  LC_6 Logic Functioning bit
 (42 12)  (1390 188)  (1390 188)  LC_6 Logic Functioning bit
 (43 12)  (1391 188)  (1391 188)  LC_6 Logic Functioning bit
 (46 12)  (1394 188)  (1394 188)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (1398 188)  (1398 188)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (1370 189)  (1370 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (1377 189)  (1377 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1378 189)  (1378 189)  routing T_26_11.lc_trk_g3_2 <X> T_26_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (1379 189)  (1379 189)  routing T_26_11.lc_trk_g0_3 <X> T_26_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (1384 189)  (1384 189)  LC_6 Logic Functioning bit
 (37 13)  (1385 189)  (1385 189)  LC_6 Logic Functioning bit
 (38 13)  (1386 189)  (1386 189)  LC_6 Logic Functioning bit
 (39 13)  (1387 189)  (1387 189)  LC_6 Logic Functioning bit
 (40 13)  (1388 189)  (1388 189)  LC_6 Logic Functioning bit
 (41 13)  (1389 189)  (1389 189)  LC_6 Logic Functioning bit
 (42 13)  (1390 189)  (1390 189)  LC_6 Logic Functioning bit
 (43 13)  (1391 189)  (1391 189)  LC_6 Logic Functioning bit
 (15 14)  (1363 190)  (1363 190)  routing T_26_11.tnr_op_5 <X> T_26_11.lc_trk_g3_5
 (17 14)  (1365 190)  (1365 190)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (1373 190)  (1373 190)  routing T_26_11.rgt_op_6 <X> T_26_11.lc_trk_g3_6
 (26 14)  (1374 190)  (1374 190)  routing T_26_11.lc_trk_g0_7 <X> T_26_11.wire_logic_cluster/lc_7/in_0
 (29 14)  (1377 190)  (1377 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1378 190)  (1378 190)  routing T_26_11.lc_trk_g0_6 <X> T_26_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (1379 190)  (1379 190)  routing T_26_11.lc_trk_g2_4 <X> T_26_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1380 190)  (1380 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1381 190)  (1381 190)  routing T_26_11.lc_trk_g2_4 <X> T_26_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1384 190)  (1384 190)  LC_7 Logic Functioning bit
 (37 14)  (1385 190)  (1385 190)  LC_7 Logic Functioning bit
 (39 14)  (1387 190)  (1387 190)  LC_7 Logic Functioning bit
 (40 14)  (1388 190)  (1388 190)  LC_7 Logic Functioning bit
 (42 14)  (1390 190)  (1390 190)  LC_7 Logic Functioning bit
 (43 14)  (1391 190)  (1391 190)  LC_7 Logic Functioning bit
 (45 14)  (1393 190)  (1393 190)  LC_7 Logic Functioning bit
 (46 14)  (1394 190)  (1394 190)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (1398 190)  (1398 190)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (1363 191)  (1363 191)  routing T_26_11.tnr_op_4 <X> T_26_11.lc_trk_g3_4
 (17 15)  (1365 191)  (1365 191)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (1370 191)  (1370 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1372 191)  (1372 191)  routing T_26_11.rgt_op_6 <X> T_26_11.lc_trk_g3_6
 (26 15)  (1374 191)  (1374 191)  routing T_26_11.lc_trk_g0_7 <X> T_26_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 191)  (1377 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1378 191)  (1378 191)  routing T_26_11.lc_trk_g0_6 <X> T_26_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (1384 191)  (1384 191)  LC_7 Logic Functioning bit
 (37 15)  (1385 191)  (1385 191)  LC_7 Logic Functioning bit
 (38 15)  (1386 191)  (1386 191)  LC_7 Logic Functioning bit
 (39 15)  (1387 191)  (1387 191)  LC_7 Logic Functioning bit
 (41 15)  (1389 191)  (1389 191)  LC_7 Logic Functioning bit
 (43 15)  (1391 191)  (1391 191)  LC_7 Logic Functioning bit


LogicTile_27_11

 (0 0)  (1402 176)  (1402 176)  Negative Clock bit

 (12 0)  (1414 176)  (1414 176)  routing T_27_11.sp4_h_l_46 <X> T_27_11.sp4_h_r_2
 (27 0)  (1429 176)  (1429 176)  routing T_27_11.lc_trk_g3_0 <X> T_27_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (1430 176)  (1430 176)  routing T_27_11.lc_trk_g3_0 <X> T_27_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1431 176)  (1431 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1434 176)  (1434 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1438 176)  (1438 176)  LC_0 Logic Functioning bit
 (39 0)  (1441 176)  (1441 176)  LC_0 Logic Functioning bit
 (41 0)  (1443 176)  (1443 176)  LC_0 Logic Functioning bit
 (42 0)  (1444 176)  (1444 176)  LC_0 Logic Functioning bit
 (44 0)  (1446 176)  (1446 176)  LC_0 Logic Functioning bit
 (45 0)  (1447 176)  (1447 176)  LC_0 Logic Functioning bit
 (13 1)  (1415 177)  (1415 177)  routing T_27_11.sp4_h_l_46 <X> T_27_11.sp4_h_r_2
 (22 1)  (1424 177)  (1424 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1425 177)  (1425 177)  routing T_27_11.sp4_h_r_2 <X> T_27_11.lc_trk_g0_2
 (24 1)  (1426 177)  (1426 177)  routing T_27_11.sp4_h_r_2 <X> T_27_11.lc_trk_g0_2
 (25 1)  (1427 177)  (1427 177)  routing T_27_11.sp4_h_r_2 <X> T_27_11.lc_trk_g0_2
 (36 1)  (1438 177)  (1438 177)  LC_0 Logic Functioning bit
 (39 1)  (1441 177)  (1441 177)  LC_0 Logic Functioning bit
 (41 1)  (1443 177)  (1443 177)  LC_0 Logic Functioning bit
 (42 1)  (1444 177)  (1444 177)  LC_0 Logic Functioning bit
 (50 1)  (1452 177)  (1452 177)  Carry_In_Mux bit 

 (0 2)  (1402 178)  (1402 178)  routing T_27_11.glb_netwk_3 <X> T_27_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 178)  (1404 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1416 178)  (1416 178)  routing T_27_11.sp4_h_l_9 <X> T_27_11.lc_trk_g0_4
 (27 2)  (1429 178)  (1429 178)  routing T_27_11.lc_trk_g3_1 <X> T_27_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1430 178)  (1430 178)  routing T_27_11.lc_trk_g3_1 <X> T_27_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1431 178)  (1431 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1434 178)  (1434 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1438 178)  (1438 178)  LC_1 Logic Functioning bit
 (39 2)  (1441 178)  (1441 178)  LC_1 Logic Functioning bit
 (41 2)  (1443 178)  (1443 178)  LC_1 Logic Functioning bit
 (42 2)  (1444 178)  (1444 178)  LC_1 Logic Functioning bit
 (44 2)  (1446 178)  (1446 178)  LC_1 Logic Functioning bit
 (45 2)  (1447 178)  (1447 178)  LC_1 Logic Functioning bit
 (0 3)  (1402 179)  (1402 179)  routing T_27_11.glb_netwk_3 <X> T_27_11.wire_logic_cluster/lc_7/clk
 (14 3)  (1416 179)  (1416 179)  routing T_27_11.sp4_h_l_9 <X> T_27_11.lc_trk_g0_4
 (15 3)  (1417 179)  (1417 179)  routing T_27_11.sp4_h_l_9 <X> T_27_11.lc_trk_g0_4
 (16 3)  (1418 179)  (1418 179)  routing T_27_11.sp4_h_l_9 <X> T_27_11.lc_trk_g0_4
 (17 3)  (1419 179)  (1419 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (32 3)  (1434 179)  (1434 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1435 179)  (1435 179)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.input_2_1
 (34 3)  (1436 179)  (1436 179)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.input_2_1
 (35 3)  (1437 179)  (1437 179)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.input_2_1
 (36 3)  (1438 179)  (1438 179)  LC_1 Logic Functioning bit
 (39 3)  (1441 179)  (1441 179)  LC_1 Logic Functioning bit
 (41 3)  (1443 179)  (1443 179)  LC_1 Logic Functioning bit
 (42 3)  (1444 179)  (1444 179)  LC_1 Logic Functioning bit
 (1 4)  (1403 180)  (1403 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1423 180)  (1423 180)  routing T_27_11.wire_logic_cluster/lc_3/out <X> T_27_11.lc_trk_g1_3
 (22 4)  (1424 180)  (1424 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1429 180)  (1429 180)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (1430 180)  (1430 180)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1431 180)  (1431 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1434 180)  (1434 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1437 180)  (1437 180)  routing T_27_11.lc_trk_g0_4 <X> T_27_11.input_2_2
 (36 4)  (1438 180)  (1438 180)  LC_2 Logic Functioning bit
 (39 4)  (1441 180)  (1441 180)  LC_2 Logic Functioning bit
 (41 4)  (1443 180)  (1443 180)  LC_2 Logic Functioning bit
 (42 4)  (1444 180)  (1444 180)  LC_2 Logic Functioning bit
 (44 4)  (1446 180)  (1446 180)  LC_2 Logic Functioning bit
 (45 4)  (1447 180)  (1447 180)  LC_2 Logic Functioning bit
 (46 4)  (1448 180)  (1448 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (1403 181)  (1403 181)  routing T_27_11.lc_trk_g0_2 <X> T_27_11.wire_logic_cluster/lc_7/cen
 (30 5)  (1432 181)  (1432 181)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (1434 181)  (1434 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (1438 181)  (1438 181)  LC_2 Logic Functioning bit
 (39 5)  (1441 181)  (1441 181)  LC_2 Logic Functioning bit
 (41 5)  (1443 181)  (1443 181)  LC_2 Logic Functioning bit
 (42 5)  (1444 181)  (1444 181)  LC_2 Logic Functioning bit
 (17 6)  (1419 182)  (1419 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1420 182)  (1420 182)  routing T_27_11.wire_logic_cluster/lc_5/out <X> T_27_11.lc_trk_g1_5
 (27 6)  (1429 182)  (1429 182)  routing T_27_11.lc_trk_g1_3 <X> T_27_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1431 182)  (1431 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1434 182)  (1434 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1438 182)  (1438 182)  LC_3 Logic Functioning bit
 (39 6)  (1441 182)  (1441 182)  LC_3 Logic Functioning bit
 (41 6)  (1443 182)  (1443 182)  LC_3 Logic Functioning bit
 (42 6)  (1444 182)  (1444 182)  LC_3 Logic Functioning bit
 (44 6)  (1446 182)  (1446 182)  LC_3 Logic Functioning bit
 (45 6)  (1447 182)  (1447 182)  LC_3 Logic Functioning bit
 (30 7)  (1432 183)  (1432 183)  routing T_27_11.lc_trk_g1_3 <X> T_27_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (1434 183)  (1434 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1435 183)  (1435 183)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.input_2_3
 (34 7)  (1436 183)  (1436 183)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.input_2_3
 (35 7)  (1437 183)  (1437 183)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.input_2_3
 (36 7)  (1438 183)  (1438 183)  LC_3 Logic Functioning bit
 (39 7)  (1441 183)  (1441 183)  LC_3 Logic Functioning bit
 (41 7)  (1443 183)  (1443 183)  LC_3 Logic Functioning bit
 (42 7)  (1444 183)  (1444 183)  LC_3 Logic Functioning bit
 (44 7)  (1446 183)  (1446 183)  LC_3 Logic Functioning bit
 (8 8)  (1410 184)  (1410 184)  routing T_27_11.sp4_h_l_46 <X> T_27_11.sp4_h_r_7
 (10 8)  (1412 184)  (1412 184)  routing T_27_11.sp4_h_l_46 <X> T_27_11.sp4_h_r_7
 (27 8)  (1429 184)  (1429 184)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (1430 184)  (1430 184)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1431 184)  (1431 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1434 184)  (1434 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1437 184)  (1437 184)  routing T_27_11.lc_trk_g2_4 <X> T_27_11.input_2_4
 (36 8)  (1438 184)  (1438 184)  LC_4 Logic Functioning bit
 (39 8)  (1441 184)  (1441 184)  LC_4 Logic Functioning bit
 (41 8)  (1443 184)  (1443 184)  LC_4 Logic Functioning bit
 (42 8)  (1444 184)  (1444 184)  LC_4 Logic Functioning bit
 (44 8)  (1446 184)  (1446 184)  LC_4 Logic Functioning bit
 (45 8)  (1447 184)  (1447 184)  LC_4 Logic Functioning bit
 (46 8)  (1448 184)  (1448 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (30 9)  (1432 185)  (1432 185)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (1434 185)  (1434 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1435 185)  (1435 185)  routing T_27_11.lc_trk_g2_4 <X> T_27_11.input_2_4
 (36 9)  (1438 185)  (1438 185)  LC_4 Logic Functioning bit
 (39 9)  (1441 185)  (1441 185)  LC_4 Logic Functioning bit
 (41 9)  (1443 185)  (1443 185)  LC_4 Logic Functioning bit
 (42 9)  (1444 185)  (1444 185)  LC_4 Logic Functioning bit
 (14 10)  (1416 186)  (1416 186)  routing T_27_11.wire_logic_cluster/lc_4/out <X> T_27_11.lc_trk_g2_4
 (25 10)  (1427 186)  (1427 186)  routing T_27_11.wire_logic_cluster/lc_6/out <X> T_27_11.lc_trk_g2_6
 (27 10)  (1429 186)  (1429 186)  routing T_27_11.lc_trk_g1_5 <X> T_27_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1431 186)  (1431 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1432 186)  (1432 186)  routing T_27_11.lc_trk_g1_5 <X> T_27_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (1434 186)  (1434 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1438 186)  (1438 186)  LC_5 Logic Functioning bit
 (39 10)  (1441 186)  (1441 186)  LC_5 Logic Functioning bit
 (41 10)  (1443 186)  (1443 186)  LC_5 Logic Functioning bit
 (42 10)  (1444 186)  (1444 186)  LC_5 Logic Functioning bit
 (44 10)  (1446 186)  (1446 186)  LC_5 Logic Functioning bit
 (45 10)  (1447 186)  (1447 186)  LC_5 Logic Functioning bit
 (8 11)  (1410 187)  (1410 187)  routing T_27_11.sp4_h_r_7 <X> T_27_11.sp4_v_t_42
 (9 11)  (1411 187)  (1411 187)  routing T_27_11.sp4_h_r_7 <X> T_27_11.sp4_v_t_42
 (17 11)  (1419 187)  (1419 187)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1424 187)  (1424 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (1434 187)  (1434 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1435 187)  (1435 187)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.input_2_5
 (34 11)  (1436 187)  (1436 187)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.input_2_5
 (35 11)  (1437 187)  (1437 187)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.input_2_5
 (36 11)  (1438 187)  (1438 187)  LC_5 Logic Functioning bit
 (39 11)  (1441 187)  (1441 187)  LC_5 Logic Functioning bit
 (41 11)  (1443 187)  (1443 187)  LC_5 Logic Functioning bit
 (42 11)  (1444 187)  (1444 187)  LC_5 Logic Functioning bit
 (14 12)  (1416 188)  (1416 188)  routing T_27_11.wire_logic_cluster/lc_0/out <X> T_27_11.lc_trk_g3_0
 (17 12)  (1419 188)  (1419 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1420 188)  (1420 188)  routing T_27_11.wire_logic_cluster/lc_1/out <X> T_27_11.lc_trk_g3_1
 (27 12)  (1429 188)  (1429 188)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (1430 188)  (1430 188)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1431 188)  (1431 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1434 188)  (1434 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1437 188)  (1437 188)  routing T_27_11.lc_trk_g2_6 <X> T_27_11.input_2_6
 (36 12)  (1438 188)  (1438 188)  LC_6 Logic Functioning bit
 (39 12)  (1441 188)  (1441 188)  LC_6 Logic Functioning bit
 (41 12)  (1443 188)  (1443 188)  LC_6 Logic Functioning bit
 (42 12)  (1444 188)  (1444 188)  LC_6 Logic Functioning bit
 (44 12)  (1446 188)  (1446 188)  LC_6 Logic Functioning bit
 (45 12)  (1447 188)  (1447 188)  LC_6 Logic Functioning bit
 (17 13)  (1419 189)  (1419 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (1424 189)  (1424 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (1432 189)  (1432 189)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (1434 189)  (1434 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1435 189)  (1435 189)  routing T_27_11.lc_trk_g2_6 <X> T_27_11.input_2_6
 (35 13)  (1437 189)  (1437 189)  routing T_27_11.lc_trk_g2_6 <X> T_27_11.input_2_6
 (36 13)  (1438 189)  (1438 189)  LC_6 Logic Functioning bit
 (39 13)  (1441 189)  (1441 189)  LC_6 Logic Functioning bit
 (41 13)  (1443 189)  (1443 189)  LC_6 Logic Functioning bit
 (42 13)  (1444 189)  (1444 189)  LC_6 Logic Functioning bit
 (0 14)  (1402 190)  (1402 190)  routing T_27_11.lc_trk_g3_5 <X> T_27_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 190)  (1403 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1417 190)  (1417 190)  routing T_27_11.sp4_h_l_16 <X> T_27_11.lc_trk_g3_5
 (16 14)  (1418 190)  (1418 190)  routing T_27_11.sp4_h_l_16 <X> T_27_11.lc_trk_g3_5
 (17 14)  (1419 190)  (1419 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (1423 190)  (1423 190)  routing T_27_11.wire_logic_cluster/lc_7/out <X> T_27_11.lc_trk_g3_7
 (22 14)  (1424 190)  (1424 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1429 190)  (1429 190)  routing T_27_11.lc_trk_g3_7 <X> T_27_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (1430 190)  (1430 190)  routing T_27_11.lc_trk_g3_7 <X> T_27_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1431 190)  (1431 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1432 190)  (1432 190)  routing T_27_11.lc_trk_g3_7 <X> T_27_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (1434 190)  (1434 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1438 190)  (1438 190)  LC_7 Logic Functioning bit
 (39 14)  (1441 190)  (1441 190)  LC_7 Logic Functioning bit
 (41 14)  (1443 190)  (1443 190)  LC_7 Logic Functioning bit
 (42 14)  (1444 190)  (1444 190)  LC_7 Logic Functioning bit
 (44 14)  (1446 190)  (1446 190)  LC_7 Logic Functioning bit
 (45 14)  (1447 190)  (1447 190)  LC_7 Logic Functioning bit
 (0 15)  (1402 191)  (1402 191)  routing T_27_11.lc_trk_g3_5 <X> T_27_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (1403 191)  (1403 191)  routing T_27_11.lc_trk_g3_5 <X> T_27_11.wire_logic_cluster/lc_7/s_r
 (18 15)  (1420 191)  (1420 191)  routing T_27_11.sp4_h_l_16 <X> T_27_11.lc_trk_g3_5
 (30 15)  (1432 191)  (1432 191)  routing T_27_11.lc_trk_g3_7 <X> T_27_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (1434 191)  (1434 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1435 191)  (1435 191)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.input_2_7
 (34 15)  (1436 191)  (1436 191)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.input_2_7
 (35 15)  (1437 191)  (1437 191)  routing T_27_11.lc_trk_g3_2 <X> T_27_11.input_2_7
 (36 15)  (1438 191)  (1438 191)  LC_7 Logic Functioning bit
 (39 15)  (1441 191)  (1441 191)  LC_7 Logic Functioning bit
 (41 15)  (1443 191)  (1443 191)  LC_7 Logic Functioning bit
 (42 15)  (1444 191)  (1444 191)  LC_7 Logic Functioning bit


LogicTile_3_10

 (6 8)  (132 168)  (132 168)  routing T_3_10.sp4_h_r_1 <X> T_3_10.sp4_v_b_6


LogicTile_4_10

 (19 13)  (199 173)  (199 173)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_5_10

 (21 0)  (255 160)  (255 160)  routing T_5_10.sp4_h_r_19 <X> T_5_10.lc_trk_g0_3
 (22 0)  (256 160)  (256 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (257 160)  (257 160)  routing T_5_10.sp4_h_r_19 <X> T_5_10.lc_trk_g0_3
 (24 0)  (258 160)  (258 160)  routing T_5_10.sp4_h_r_19 <X> T_5_10.lc_trk_g0_3
 (27 0)  (261 160)  (261 160)  routing T_5_10.lc_trk_g3_6 <X> T_5_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 160)  (262 160)  routing T_5_10.lc_trk_g3_6 <X> T_5_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 160)  (263 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 160)  (264 160)  routing T_5_10.lc_trk_g3_6 <X> T_5_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 160)  (266 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (270 160)  (270 160)  LC_0 Logic Functioning bit
 (37 0)  (271 160)  (271 160)  LC_0 Logic Functioning bit
 (39 0)  (273 160)  (273 160)  LC_0 Logic Functioning bit
 (40 0)  (274 160)  (274 160)  LC_0 Logic Functioning bit
 (41 0)  (275 160)  (275 160)  LC_0 Logic Functioning bit
 (42 0)  (276 160)  (276 160)  LC_0 Logic Functioning bit
 (43 0)  (277 160)  (277 160)  LC_0 Logic Functioning bit
 (52 0)  (286 160)  (286 160)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (16 1)  (250 161)  (250 161)  routing T_5_10.sp12_h_r_8 <X> T_5_10.lc_trk_g0_0
 (17 1)  (251 161)  (251 161)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (255 161)  (255 161)  routing T_5_10.sp4_h_r_19 <X> T_5_10.lc_trk_g0_3
 (22 1)  (256 161)  (256 161)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (257 161)  (257 161)  routing T_5_10.sp12_h_r_10 <X> T_5_10.lc_trk_g0_2
 (29 1)  (263 161)  (263 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 161)  (264 161)  routing T_5_10.lc_trk_g3_6 <X> T_5_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 161)  (265 161)  routing T_5_10.lc_trk_g0_3 <X> T_5_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 161)  (266 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (269 161)  (269 161)  routing T_5_10.lc_trk_g0_2 <X> T_5_10.input_2_0
 (36 1)  (270 161)  (270 161)  LC_0 Logic Functioning bit
 (37 1)  (271 161)  (271 161)  LC_0 Logic Functioning bit
 (38 1)  (272 161)  (272 161)  LC_0 Logic Functioning bit
 (39 1)  (273 161)  (273 161)  LC_0 Logic Functioning bit
 (40 1)  (274 161)  (274 161)  LC_0 Logic Functioning bit
 (41 1)  (275 161)  (275 161)  LC_0 Logic Functioning bit
 (43 1)  (277 161)  (277 161)  LC_0 Logic Functioning bit
 (4 2)  (238 162)  (238 162)  routing T_5_10.sp4_h_r_0 <X> T_5_10.sp4_v_t_37
 (5 3)  (239 163)  (239 163)  routing T_5_10.sp4_h_r_0 <X> T_5_10.sp4_v_t_37
 (25 14)  (259 174)  (259 174)  routing T_5_10.sp4_h_r_46 <X> T_5_10.lc_trk_g3_6
 (22 15)  (256 175)  (256 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (257 175)  (257 175)  routing T_5_10.sp4_h_r_46 <X> T_5_10.lc_trk_g3_6
 (24 15)  (258 175)  (258 175)  routing T_5_10.sp4_h_r_46 <X> T_5_10.lc_trk_g3_6
 (25 15)  (259 175)  (259 175)  routing T_5_10.sp4_h_r_46 <X> T_5_10.lc_trk_g3_6


LogicTile_6_10

 (5 0)  (293 160)  (293 160)  routing T_6_10.sp4_v_t_37 <X> T_6_10.sp4_h_r_0
 (6 0)  (294 160)  (294 160)  routing T_6_10.sp4_h_r_7 <X> T_6_10.sp4_v_b_0
 (13 0)  (301 160)  (301 160)  routing T_6_10.sp4_v_t_39 <X> T_6_10.sp4_v_b_2
 (11 2)  (299 162)  (299 162)  routing T_6_10.sp4_h_r_8 <X> T_6_10.sp4_v_t_39
 (13 2)  (301 162)  (301 162)  routing T_6_10.sp4_h_r_8 <X> T_6_10.sp4_v_t_39
 (8 3)  (296 163)  (296 163)  routing T_6_10.sp4_h_r_7 <X> T_6_10.sp4_v_t_36
 (9 3)  (297 163)  (297 163)  routing T_6_10.sp4_h_r_7 <X> T_6_10.sp4_v_t_36
 (10 3)  (298 163)  (298 163)  routing T_6_10.sp4_h_r_7 <X> T_6_10.sp4_v_t_36
 (12 3)  (300 163)  (300 163)  routing T_6_10.sp4_h_r_8 <X> T_6_10.sp4_v_t_39
 (12 14)  (300 174)  (300 174)  routing T_6_10.sp4_h_r_8 <X> T_6_10.sp4_h_l_46
 (13 15)  (301 175)  (301 175)  routing T_6_10.sp4_h_r_8 <X> T_6_10.sp4_h_l_46


LogicTile_7_10

 (5 0)  (347 160)  (347 160)  routing T_7_10.sp4_v_t_37 <X> T_7_10.sp4_h_r_0
 (25 0)  (367 160)  (367 160)  routing T_7_10.sp12_h_r_2 <X> T_7_10.lc_trk_g0_2
 (27 0)  (369 160)  (369 160)  routing T_7_10.lc_trk_g3_2 <X> T_7_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 160)  (370 160)  routing T_7_10.lc_trk_g3_2 <X> T_7_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 160)  (371 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 160)  (373 160)  routing T_7_10.lc_trk_g0_5 <X> T_7_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 160)  (374 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (378 160)  (378 160)  LC_0 Logic Functioning bit
 (38 0)  (380 160)  (380 160)  LC_0 Logic Functioning bit
 (39 0)  (381 160)  (381 160)  LC_0 Logic Functioning bit
 (41 0)  (383 160)  (383 160)  LC_0 Logic Functioning bit
 (43 0)  (385 160)  (385 160)  LC_0 Logic Functioning bit
 (22 1)  (364 161)  (364 161)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (366 161)  (366 161)  routing T_7_10.sp12_h_r_2 <X> T_7_10.lc_trk_g0_2
 (25 1)  (367 161)  (367 161)  routing T_7_10.sp12_h_r_2 <X> T_7_10.lc_trk_g0_2
 (27 1)  (369 161)  (369 161)  routing T_7_10.lc_trk_g3_1 <X> T_7_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 161)  (370 161)  routing T_7_10.lc_trk_g3_1 <X> T_7_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 161)  (371 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 161)  (372 161)  routing T_7_10.lc_trk_g3_2 <X> T_7_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 161)  (374 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (375 161)  (375 161)  routing T_7_10.lc_trk_g2_2 <X> T_7_10.input_2_0
 (35 1)  (377 161)  (377 161)  routing T_7_10.lc_trk_g2_2 <X> T_7_10.input_2_0
 (41 1)  (383 161)  (383 161)  LC_0 Logic Functioning bit
 (43 1)  (385 161)  (385 161)  LC_0 Logic Functioning bit
 (48 1)  (390 161)  (390 161)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (342 162)  (342 162)  routing T_7_10.glb_netwk_6 <X> T_7_10.wire_logic_cluster/lc_7/clk
 (1 2)  (343 162)  (343 162)  routing T_7_10.glb_netwk_6 <X> T_7_10.wire_logic_cluster/lc_7/clk
 (2 2)  (344 162)  (344 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (355 162)  (355 162)  routing T_7_10.sp4_h_r_2 <X> T_7_10.sp4_v_t_39
 (15 2)  (357 162)  (357 162)  routing T_7_10.sp4_h_r_13 <X> T_7_10.lc_trk_g0_5
 (16 2)  (358 162)  (358 162)  routing T_7_10.sp4_h_r_13 <X> T_7_10.lc_trk_g0_5
 (17 2)  (359 162)  (359 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (360 162)  (360 162)  routing T_7_10.sp4_h_r_13 <X> T_7_10.lc_trk_g0_5
 (22 2)  (364 162)  (364 162)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (365 162)  (365 162)  routing T_7_10.sp12_h_l_12 <X> T_7_10.lc_trk_g0_7
 (26 2)  (368 162)  (368 162)  routing T_7_10.lc_trk_g0_5 <X> T_7_10.wire_logic_cluster/lc_1/in_0
 (28 2)  (370 162)  (370 162)  routing T_7_10.lc_trk_g2_2 <X> T_7_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 162)  (371 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 162)  (374 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 162)  (375 162)  routing T_7_10.lc_trk_g3_1 <X> T_7_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 162)  (376 162)  routing T_7_10.lc_trk_g3_1 <X> T_7_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 162)  (378 162)  LC_1 Logic Functioning bit
 (37 2)  (379 162)  (379 162)  LC_1 Logic Functioning bit
 (40 2)  (382 162)  (382 162)  LC_1 Logic Functioning bit
 (43 2)  (385 162)  (385 162)  LC_1 Logic Functioning bit
 (53 2)  (395 162)  (395 162)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (12 3)  (354 163)  (354 163)  routing T_7_10.sp4_h_r_2 <X> T_7_10.sp4_v_t_39
 (14 3)  (356 163)  (356 163)  routing T_7_10.sp4_h_r_4 <X> T_7_10.lc_trk_g0_4
 (15 3)  (357 163)  (357 163)  routing T_7_10.sp4_h_r_4 <X> T_7_10.lc_trk_g0_4
 (16 3)  (358 163)  (358 163)  routing T_7_10.sp4_h_r_4 <X> T_7_10.lc_trk_g0_4
 (17 3)  (359 163)  (359 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (29 3)  (371 163)  (371 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 163)  (372 163)  routing T_7_10.lc_trk_g2_2 <X> T_7_10.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 163)  (374 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (375 163)  (375 163)  routing T_7_10.lc_trk_g3_2 <X> T_7_10.input_2_1
 (34 3)  (376 163)  (376 163)  routing T_7_10.lc_trk_g3_2 <X> T_7_10.input_2_1
 (35 3)  (377 163)  (377 163)  routing T_7_10.lc_trk_g3_2 <X> T_7_10.input_2_1
 (36 3)  (378 163)  (378 163)  LC_1 Logic Functioning bit
 (37 3)  (379 163)  (379 163)  LC_1 Logic Functioning bit
 (40 3)  (382 163)  (382 163)  LC_1 Logic Functioning bit
 (41 3)  (383 163)  (383 163)  LC_1 Logic Functioning bit
 (42 3)  (384 163)  (384 163)  LC_1 Logic Functioning bit
 (25 4)  (367 164)  (367 164)  routing T_7_10.sp4_h_r_10 <X> T_7_10.lc_trk_g1_2
 (32 4)  (374 164)  (374 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 164)  (375 164)  routing T_7_10.lc_trk_g3_2 <X> T_7_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 164)  (376 164)  routing T_7_10.lc_trk_g3_2 <X> T_7_10.wire_logic_cluster/lc_2/in_3
 (41 4)  (383 164)  (383 164)  LC_2 Logic Functioning bit
 (43 4)  (385 164)  (385 164)  LC_2 Logic Functioning bit
 (45 4)  (387 164)  (387 164)  LC_2 Logic Functioning bit
 (22 5)  (364 165)  (364 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (365 165)  (365 165)  routing T_7_10.sp4_h_r_10 <X> T_7_10.lc_trk_g1_2
 (24 5)  (366 165)  (366 165)  routing T_7_10.sp4_h_r_10 <X> T_7_10.lc_trk_g1_2
 (27 5)  (369 165)  (369 165)  routing T_7_10.lc_trk_g3_1 <X> T_7_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 165)  (370 165)  routing T_7_10.lc_trk_g3_1 <X> T_7_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 165)  (371 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 165)  (373 165)  routing T_7_10.lc_trk_g3_2 <X> T_7_10.wire_logic_cluster/lc_2/in_3
 (40 5)  (382 165)  (382 165)  LC_2 Logic Functioning bit
 (42 5)  (384 165)  (384 165)  LC_2 Logic Functioning bit
 (51 5)  (393 165)  (393 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (357 166)  (357 166)  routing T_7_10.sp4_h_r_21 <X> T_7_10.lc_trk_g1_5
 (16 6)  (358 166)  (358 166)  routing T_7_10.sp4_h_r_21 <X> T_7_10.lc_trk_g1_5
 (17 6)  (359 166)  (359 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (360 166)  (360 166)  routing T_7_10.sp4_h_r_21 <X> T_7_10.lc_trk_g1_5
 (16 7)  (358 167)  (358 167)  routing T_7_10.sp12_h_r_12 <X> T_7_10.lc_trk_g1_4
 (17 7)  (359 167)  (359 167)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (360 167)  (360 167)  routing T_7_10.sp4_h_r_21 <X> T_7_10.lc_trk_g1_5
 (25 8)  (367 168)  (367 168)  routing T_7_10.sp4_v_b_26 <X> T_7_10.lc_trk_g2_2
 (22 9)  (364 169)  (364 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (365 169)  (365 169)  routing T_7_10.sp4_v_b_26 <X> T_7_10.lc_trk_g2_2
 (26 10)  (368 170)  (368 170)  routing T_7_10.lc_trk_g0_7 <X> T_7_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 170)  (369 170)  routing T_7_10.lc_trk_g1_5 <X> T_7_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 170)  (371 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 170)  (372 170)  routing T_7_10.lc_trk_g1_5 <X> T_7_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 170)  (374 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (26 11)  (368 171)  (368 171)  routing T_7_10.lc_trk_g0_7 <X> T_7_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 171)  (371 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 171)  (373 171)  routing T_7_10.lc_trk_g0_2 <X> T_7_10.wire_logic_cluster/lc_5/in_3
 (37 11)  (379 171)  (379 171)  LC_5 Logic Functioning bit
 (39 11)  (381 171)  (381 171)  LC_5 Logic Functioning bit
 (16 12)  (358 172)  (358 172)  routing T_7_10.sp4_v_t_12 <X> T_7_10.lc_trk_g3_1
 (17 12)  (359 172)  (359 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (360 172)  (360 172)  routing T_7_10.sp4_v_t_12 <X> T_7_10.lc_trk_g3_1
 (25 12)  (367 172)  (367 172)  routing T_7_10.wire_logic_cluster/lc_2/out <X> T_7_10.lc_trk_g3_2
 (26 12)  (368 172)  (368 172)  routing T_7_10.lc_trk_g0_4 <X> T_7_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 172)  (369 172)  routing T_7_10.lc_trk_g1_4 <X> T_7_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 172)  (371 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 172)  (372 172)  routing T_7_10.lc_trk_g1_4 <X> T_7_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 172)  (374 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 172)  (376 172)  routing T_7_10.lc_trk_g1_2 <X> T_7_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 172)  (378 172)  LC_6 Logic Functioning bit
 (43 12)  (385 172)  (385 172)  LC_6 Logic Functioning bit
 (50 12)  (392 172)  (392 172)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (364 173)  (364 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (371 173)  (371 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 173)  (373 173)  routing T_7_10.lc_trk_g1_2 <X> T_7_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 173)  (378 173)  LC_6 Logic Functioning bit
 (37 13)  (379 173)  (379 173)  LC_6 Logic Functioning bit
 (39 13)  (381 173)  (381 173)  LC_6 Logic Functioning bit
 (43 13)  (385 173)  (385 173)  LC_6 Logic Functioning bit
 (46 13)  (388 173)  (388 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


RAM_Tile_8_10

 (4 6)  (400 166)  (400 166)  routing T_8_10.sp4_h_r_3 <X> T_8_10.sp4_v_t_38
 (5 7)  (401 167)  (401 167)  routing T_8_10.sp4_h_r_3 <X> T_8_10.sp4_v_t_38
 (5 10)  (401 170)  (401 170)  routing T_8_10.sp4_h_r_3 <X> T_8_10.sp4_h_l_43
 (4 11)  (400 171)  (400 171)  routing T_8_10.sp4_h_r_3 <X> T_8_10.sp4_h_l_43


LogicTile_9_10

 (22 0)  (460 160)  (460 160)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (461 160)  (461 160)  routing T_9_10.sp12_h_l_16 <X> T_9_10.lc_trk_g0_3
 (17 1)  (455 161)  (455 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (459 161)  (459 161)  routing T_9_10.sp12_h_l_16 <X> T_9_10.lc_trk_g0_3
 (2 2)  (440 162)  (440 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (5 2)  (443 162)  (443 162)  routing T_9_10.sp4_h_r_9 <X> T_9_10.sp4_h_l_37
 (11 2)  (449 162)  (449 162)  routing T_9_10.sp4_h_r_8 <X> T_9_10.sp4_v_t_39
 (13 2)  (451 162)  (451 162)  routing T_9_10.sp4_h_r_8 <X> T_9_10.sp4_v_t_39
 (14 2)  (452 162)  (452 162)  routing T_9_10.wire_logic_cluster/lc_4/out <X> T_9_10.lc_trk_g0_4
 (15 2)  (453 162)  (453 162)  routing T_9_10.top_op_5 <X> T_9_10.lc_trk_g0_5
 (17 2)  (455 162)  (455 162)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (463 162)  (463 162)  routing T_9_10.sp12_h_l_5 <X> T_9_10.lc_trk_g0_6
 (29 2)  (467 162)  (467 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 162)  (469 162)  routing T_9_10.lc_trk_g0_6 <X> T_9_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 162)  (470 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (0 3)  (438 163)  (438 163)  routing T_9_10.lc_trk_g1_1 <X> T_9_10.wire_logic_cluster/lc_7/clk
 (2 3)  (440 163)  (440 163)  routing T_9_10.lc_trk_g1_1 <X> T_9_10.wire_logic_cluster/lc_7/clk
 (4 3)  (442 163)  (442 163)  routing T_9_10.sp4_h_r_9 <X> T_9_10.sp4_h_l_37
 (12 3)  (450 163)  (450 163)  routing T_9_10.sp4_h_r_8 <X> T_9_10.sp4_v_t_39
 (17 3)  (455 163)  (455 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (456 163)  (456 163)  routing T_9_10.top_op_5 <X> T_9_10.lc_trk_g0_5
 (22 3)  (460 163)  (460 163)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (462 163)  (462 163)  routing T_9_10.sp12_h_l_5 <X> T_9_10.lc_trk_g0_6
 (25 3)  (463 163)  (463 163)  routing T_9_10.sp12_h_l_5 <X> T_9_10.lc_trk_g0_6
 (26 3)  (464 163)  (464 163)  routing T_9_10.lc_trk_g0_3 <X> T_9_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 163)  (467 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 163)  (469 163)  routing T_9_10.lc_trk_g0_6 <X> T_9_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 163)  (474 163)  LC_1 Logic Functioning bit
 (38 3)  (476 163)  (476 163)  LC_1 Logic Functioning bit
 (47 3)  (485 163)  (485 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (438 164)  (438 164)  routing T_9_10.lc_trk_g2_2 <X> T_9_10.wire_logic_cluster/lc_7/cen
 (1 4)  (439 164)  (439 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (453 164)  (453 164)  routing T_9_10.sp4_h_r_9 <X> T_9_10.lc_trk_g1_1
 (16 4)  (454 164)  (454 164)  routing T_9_10.sp4_h_r_9 <X> T_9_10.lc_trk_g1_1
 (17 4)  (455 164)  (455 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (456 164)  (456 164)  routing T_9_10.sp4_h_r_9 <X> T_9_10.lc_trk_g1_1
 (26 4)  (464 164)  (464 164)  routing T_9_10.lc_trk_g0_6 <X> T_9_10.wire_logic_cluster/lc_2/in_0
 (32 4)  (470 164)  (470 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (41 4)  (479 164)  (479 164)  LC_2 Logic Functioning bit
 (43 4)  (481 164)  (481 164)  LC_2 Logic Functioning bit
 (1 5)  (439 165)  (439 165)  routing T_9_10.lc_trk_g2_2 <X> T_9_10.wire_logic_cluster/lc_7/cen
 (26 5)  (464 165)  (464 165)  routing T_9_10.lc_trk_g0_6 <X> T_9_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 165)  (467 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 165)  (469 165)  routing T_9_10.lc_trk_g0_3 <X> T_9_10.wire_logic_cluster/lc_2/in_3
 (40 5)  (478 165)  (478 165)  LC_2 Logic Functioning bit
 (42 5)  (480 165)  (480 165)  LC_2 Logic Functioning bit
 (11 6)  (449 166)  (449 166)  routing T_9_10.sp4_v_b_9 <X> T_9_10.sp4_v_t_40
 (13 6)  (451 166)  (451 166)  routing T_9_10.sp4_v_b_9 <X> T_9_10.sp4_v_t_40
 (14 6)  (452 166)  (452 166)  routing T_9_10.wire_logic_cluster/lc_4/out <X> T_9_10.lc_trk_g1_4
 (17 6)  (455 166)  (455 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 166)  (456 166)  routing T_9_10.wire_logic_cluster/lc_5/out <X> T_9_10.lc_trk_g1_5
 (26 6)  (464 166)  (464 166)  routing T_9_10.lc_trk_g0_5 <X> T_9_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 166)  (465 166)  routing T_9_10.lc_trk_g3_5 <X> T_9_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 166)  (466 166)  routing T_9_10.lc_trk_g3_5 <X> T_9_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 166)  (467 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 166)  (468 166)  routing T_9_10.lc_trk_g3_5 <X> T_9_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 166)  (469 166)  routing T_9_10.lc_trk_g0_4 <X> T_9_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 166)  (470 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 166)  (474 166)  LC_3 Logic Functioning bit
 (37 6)  (475 166)  (475 166)  LC_3 Logic Functioning bit
 (38 6)  (476 166)  (476 166)  LC_3 Logic Functioning bit
 (39 6)  (477 166)  (477 166)  LC_3 Logic Functioning bit
 (50 6)  (488 166)  (488 166)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (455 167)  (455 167)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (460 167)  (460 167)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (462 167)  (462 167)  routing T_9_10.top_op_6 <X> T_9_10.lc_trk_g1_6
 (25 7)  (463 167)  (463 167)  routing T_9_10.top_op_6 <X> T_9_10.lc_trk_g1_6
 (29 7)  (467 167)  (467 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (474 167)  (474 167)  LC_3 Logic Functioning bit
 (37 7)  (475 167)  (475 167)  LC_3 Logic Functioning bit
 (38 7)  (476 167)  (476 167)  LC_3 Logic Functioning bit
 (39 7)  (477 167)  (477 167)  LC_3 Logic Functioning bit
 (42 7)  (480 167)  (480 167)  LC_3 Logic Functioning bit
 (17 8)  (455 168)  (455 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 168)  (456 168)  routing T_9_10.wire_logic_cluster/lc_1/out <X> T_9_10.lc_trk_g2_1
 (28 8)  (466 168)  (466 168)  routing T_9_10.lc_trk_g2_5 <X> T_9_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 168)  (467 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 168)  (468 168)  routing T_9_10.lc_trk_g2_5 <X> T_9_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 168)  (470 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 168)  (471 168)  routing T_9_10.lc_trk_g2_1 <X> T_9_10.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 168)  (475 168)  LC_4 Logic Functioning bit
 (42 8)  (480 168)  (480 168)  LC_4 Logic Functioning bit
 (45 8)  (483 168)  (483 168)  LC_4 Logic Functioning bit
 (48 8)  (486 168)  (486 168)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (488 168)  (488 168)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (489 168)  (489 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (490 168)  (490 168)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (452 169)  (452 169)  routing T_9_10.sp4_h_r_24 <X> T_9_10.lc_trk_g2_0
 (15 9)  (453 169)  (453 169)  routing T_9_10.sp4_h_r_24 <X> T_9_10.lc_trk_g2_0
 (16 9)  (454 169)  (454 169)  routing T_9_10.sp4_h_r_24 <X> T_9_10.lc_trk_g2_0
 (17 9)  (455 169)  (455 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (460 169)  (460 169)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (462 169)  (462 169)  routing T_9_10.tnr_op_2 <X> T_9_10.lc_trk_g2_2
 (28 9)  (466 169)  (466 169)  routing T_9_10.lc_trk_g2_0 <X> T_9_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 169)  (467 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 169)  (474 169)  LC_4 Logic Functioning bit
 (37 9)  (475 169)  (475 169)  LC_4 Logic Functioning bit
 (38 9)  (476 169)  (476 169)  LC_4 Logic Functioning bit
 (42 9)  (480 169)  (480 169)  LC_4 Logic Functioning bit
 (46 9)  (484 169)  (484 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (489 169)  (489 169)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (11 10)  (449 170)  (449 170)  routing T_9_10.sp4_v_b_0 <X> T_9_10.sp4_v_t_45
 (13 10)  (451 170)  (451 170)  routing T_9_10.sp4_v_b_0 <X> T_9_10.sp4_v_t_45
 (14 10)  (452 170)  (452 170)  routing T_9_10.sp4_h_r_36 <X> T_9_10.lc_trk_g2_4
 (17 10)  (455 170)  (455 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 170)  (456 170)  routing T_9_10.wire_logic_cluster/lc_5/out <X> T_9_10.lc_trk_g2_5
 (21 10)  (459 170)  (459 170)  routing T_9_10.sp4_h_l_34 <X> T_9_10.lc_trk_g2_7
 (22 10)  (460 170)  (460 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (461 170)  (461 170)  routing T_9_10.sp4_h_l_34 <X> T_9_10.lc_trk_g2_7
 (24 10)  (462 170)  (462 170)  routing T_9_10.sp4_h_l_34 <X> T_9_10.lc_trk_g2_7
 (26 10)  (464 170)  (464 170)  routing T_9_10.lc_trk_g1_6 <X> T_9_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 170)  (465 170)  routing T_9_10.lc_trk_g3_1 <X> T_9_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 170)  (466 170)  routing T_9_10.lc_trk_g3_1 <X> T_9_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 170)  (467 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 170)  (469 170)  routing T_9_10.lc_trk_g1_5 <X> T_9_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 170)  (470 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 170)  (472 170)  routing T_9_10.lc_trk_g1_5 <X> T_9_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 170)  (473 170)  routing T_9_10.lc_trk_g2_7 <X> T_9_10.input_2_5
 (36 10)  (474 170)  (474 170)  LC_5 Logic Functioning bit
 (37 10)  (475 170)  (475 170)  LC_5 Logic Functioning bit
 (38 10)  (476 170)  (476 170)  LC_5 Logic Functioning bit
 (41 10)  (479 170)  (479 170)  LC_5 Logic Functioning bit
 (43 10)  (481 170)  (481 170)  LC_5 Logic Functioning bit
 (45 10)  (483 170)  (483 170)  LC_5 Logic Functioning bit
 (46 10)  (484 170)  (484 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (486 170)  (486 170)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (490 170)  (490 170)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (453 171)  (453 171)  routing T_9_10.sp4_h_r_36 <X> T_9_10.lc_trk_g2_4
 (16 11)  (454 171)  (454 171)  routing T_9_10.sp4_h_r_36 <X> T_9_10.lc_trk_g2_4
 (17 11)  (455 171)  (455 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (459 171)  (459 171)  routing T_9_10.sp4_h_l_34 <X> T_9_10.lc_trk_g2_7
 (26 11)  (464 171)  (464 171)  routing T_9_10.lc_trk_g1_6 <X> T_9_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 171)  (465 171)  routing T_9_10.lc_trk_g1_6 <X> T_9_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 171)  (467 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 171)  (470 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (471 171)  (471 171)  routing T_9_10.lc_trk_g2_7 <X> T_9_10.input_2_5
 (35 11)  (473 171)  (473 171)  routing T_9_10.lc_trk_g2_7 <X> T_9_10.input_2_5
 (36 11)  (474 171)  (474 171)  LC_5 Logic Functioning bit
 (37 11)  (475 171)  (475 171)  LC_5 Logic Functioning bit
 (38 11)  (476 171)  (476 171)  LC_5 Logic Functioning bit
 (40 11)  (478 171)  (478 171)  LC_5 Logic Functioning bit
 (42 11)  (480 171)  (480 171)  LC_5 Logic Functioning bit
 (46 11)  (484 171)  (484 171)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (485 171)  (485 171)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (453 172)  (453 172)  routing T_9_10.sp4_v_t_28 <X> T_9_10.lc_trk_g3_1
 (16 12)  (454 172)  (454 172)  routing T_9_10.sp4_v_t_28 <X> T_9_10.lc_trk_g3_1
 (17 12)  (455 172)  (455 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (464 172)  (464 172)  routing T_9_10.lc_trk_g0_6 <X> T_9_10.wire_logic_cluster/lc_6/in_0
 (29 12)  (467 172)  (467 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 172)  (469 172)  routing T_9_10.lc_trk_g1_4 <X> T_9_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 172)  (470 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 172)  (472 172)  routing T_9_10.lc_trk_g1_4 <X> T_9_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 172)  (474 172)  LC_6 Logic Functioning bit
 (37 12)  (475 172)  (475 172)  LC_6 Logic Functioning bit
 (5 13)  (443 173)  (443 173)  routing T_9_10.sp4_h_r_9 <X> T_9_10.sp4_v_b_9
 (26 13)  (464 173)  (464 173)  routing T_9_10.lc_trk_g0_6 <X> T_9_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 173)  (467 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 173)  (468 173)  routing T_9_10.lc_trk_g0_3 <X> T_9_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 173)  (470 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (474 173)  (474 173)  LC_6 Logic Functioning bit
 (37 13)  (475 173)  (475 173)  LC_6 Logic Functioning bit
 (42 13)  (480 173)  (480 173)  LC_6 Logic Functioning bit
 (4 14)  (442 174)  (442 174)  routing T_9_10.sp4_h_r_9 <X> T_9_10.sp4_v_t_44
 (17 14)  (455 174)  (455 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (459 174)  (459 174)  routing T_9_10.wire_logic_cluster/lc_7/out <X> T_9_10.lc_trk_g3_7
 (22 14)  (460 174)  (460 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (464 174)  (464 174)  routing T_9_10.lc_trk_g2_5 <X> T_9_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 174)  (465 174)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 174)  (466 174)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 174)  (467 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 174)  (468 174)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 174)  (469 174)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 174)  (470 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 174)  (471 174)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (475 174)  (475 174)  LC_7 Logic Functioning bit
 (39 14)  (477 174)  (477 174)  LC_7 Logic Functioning bit
 (40 14)  (478 174)  (478 174)  LC_7 Logic Functioning bit
 (42 14)  (480 174)  (480 174)  LC_7 Logic Functioning bit
 (45 14)  (483 174)  (483 174)  LC_7 Logic Functioning bit
 (50 14)  (488 174)  (488 174)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (490 174)  (490 174)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (53 14)  (491 174)  (491 174)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (5 15)  (443 175)  (443 175)  routing T_9_10.sp4_h_r_9 <X> T_9_10.sp4_v_t_44
 (28 15)  (466 175)  (466 175)  routing T_9_10.lc_trk_g2_5 <X> T_9_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 175)  (467 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 175)  (468 175)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 175)  (474 175)  LC_7 Logic Functioning bit
 (38 15)  (476 175)  (476 175)  LC_7 Logic Functioning bit
 (39 15)  (477 175)  (477 175)  LC_7 Logic Functioning bit
 (40 15)  (478 175)  (478 175)  LC_7 Logic Functioning bit
 (46 15)  (484 175)  (484 175)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (486 175)  (486 175)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (489 175)  (489 175)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (491 175)  (491 175)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_10

 (14 0)  (506 160)  (506 160)  routing T_10_10.sp4_h_r_8 <X> T_10_10.lc_trk_g0_0
 (15 1)  (507 161)  (507 161)  routing T_10_10.sp4_h_r_8 <X> T_10_10.lc_trk_g0_0
 (16 1)  (508 161)  (508 161)  routing T_10_10.sp4_h_r_8 <X> T_10_10.lc_trk_g0_0
 (17 1)  (509 161)  (509 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (15 2)  (507 162)  (507 162)  routing T_10_10.lft_op_5 <X> T_10_10.lc_trk_g0_5
 (17 2)  (509 162)  (509 162)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 162)  (510 162)  routing T_10_10.lft_op_5 <X> T_10_10.lc_trk_g0_5
 (14 6)  (506 166)  (506 166)  routing T_10_10.lft_op_4 <X> T_10_10.lc_trk_g1_4
 (15 7)  (507 167)  (507 167)  routing T_10_10.lft_op_4 <X> T_10_10.lc_trk_g1_4
 (17 7)  (509 167)  (509 167)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (12 8)  (504 168)  (504 168)  routing T_10_10.sp4_v_t_45 <X> T_10_10.sp4_h_r_8
 (12 10)  (504 170)  (504 170)  routing T_10_10.sp4_v_t_45 <X> T_10_10.sp4_h_l_45
 (26 10)  (518 170)  (518 170)  routing T_10_10.lc_trk_g1_4 <X> T_10_10.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 170)  (521 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 170)  (524 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 170)  (525 170)  routing T_10_10.lc_trk_g3_3 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 170)  (526 170)  routing T_10_10.lc_trk_g3_3 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 170)  (527 170)  routing T_10_10.lc_trk_g0_5 <X> T_10_10.input_2_5
 (36 10)  (528 170)  (528 170)  LC_5 Logic Functioning bit
 (37 10)  (529 170)  (529 170)  LC_5 Logic Functioning bit
 (43 10)  (535 170)  (535 170)  LC_5 Logic Functioning bit
 (11 11)  (503 171)  (503 171)  routing T_10_10.sp4_v_t_45 <X> T_10_10.sp4_h_l_45
 (27 11)  (519 171)  (519 171)  routing T_10_10.lc_trk_g1_4 <X> T_10_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 171)  (521 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 171)  (523 171)  routing T_10_10.lc_trk_g3_3 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 171)  (524 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (529 171)  (529 171)  LC_5 Logic Functioning bit
 (38 11)  (530 171)  (530 171)  LC_5 Logic Functioning bit
 (39 11)  (531 171)  (531 171)  LC_5 Logic Functioning bit
 (40 11)  (532 171)  (532 171)  LC_5 Logic Functioning bit
 (41 11)  (533 171)  (533 171)  LC_5 Logic Functioning bit
 (43 11)  (535 171)  (535 171)  LC_5 Logic Functioning bit
 (46 11)  (538 171)  (538 171)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (503 172)  (503 172)  routing T_10_10.sp4_v_t_45 <X> T_10_10.sp4_v_b_11
 (22 12)  (514 172)  (514 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (515 172)  (515 172)  routing T_10_10.sp4_h_r_27 <X> T_10_10.lc_trk_g3_3
 (24 12)  (516 172)  (516 172)  routing T_10_10.sp4_h_r_27 <X> T_10_10.lc_trk_g3_3
 (9 13)  (501 173)  (501 173)  routing T_10_10.sp4_v_t_39 <X> T_10_10.sp4_v_b_10
 (10 13)  (502 173)  (502 173)  routing T_10_10.sp4_v_t_39 <X> T_10_10.sp4_v_b_10
 (12 13)  (504 173)  (504 173)  routing T_10_10.sp4_v_t_45 <X> T_10_10.sp4_v_b_11
 (21 13)  (513 173)  (513 173)  routing T_10_10.sp4_h_r_27 <X> T_10_10.lc_trk_g3_3
 (8 14)  (500 174)  (500 174)  routing T_10_10.sp4_v_t_41 <X> T_10_10.sp4_h_l_47
 (9 14)  (501 174)  (501 174)  routing T_10_10.sp4_v_t_41 <X> T_10_10.sp4_h_l_47
 (10 14)  (502 174)  (502 174)  routing T_10_10.sp4_v_t_41 <X> T_10_10.sp4_h_l_47


LogicTile_11_10

 (29 0)  (575 160)  (575 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 160)  (576 160)  routing T_11_10.lc_trk_g0_5 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 160)  (578 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 160)  (579 160)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 160)  (580 160)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 160)  (581 160)  routing T_11_10.lc_trk_g2_4 <X> T_11_10.input_2_0
 (36 0)  (582 160)  (582 160)  LC_0 Logic Functioning bit
 (37 0)  (583 160)  (583 160)  LC_0 Logic Functioning bit
 (52 0)  (598 160)  (598 160)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (572 161)  (572 161)  routing T_11_10.lc_trk_g1_3 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 161)  (573 161)  routing T_11_10.lc_trk_g1_3 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 161)  (575 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 161)  (577 161)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 161)  (578 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (579 161)  (579 161)  routing T_11_10.lc_trk_g2_4 <X> T_11_10.input_2_0
 (36 1)  (582 161)  (582 161)  LC_0 Logic Functioning bit
 (37 1)  (583 161)  (583 161)  LC_0 Logic Functioning bit
 (43 1)  (589 161)  (589 161)  LC_0 Logic Functioning bit
 (51 1)  (597 161)  (597 161)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (15 2)  (561 162)  (561 162)  routing T_11_10.sp4_v_b_21 <X> T_11_10.lc_trk_g0_5
 (16 2)  (562 162)  (562 162)  routing T_11_10.sp4_v_b_21 <X> T_11_10.lc_trk_g0_5
 (17 2)  (563 162)  (563 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (9 3)  (555 163)  (555 163)  routing T_11_10.sp4_v_b_5 <X> T_11_10.sp4_v_t_36
 (10 3)  (556 163)  (556 163)  routing T_11_10.sp4_v_b_5 <X> T_11_10.sp4_v_t_36
 (12 3)  (558 163)  (558 163)  routing T_11_10.sp4_h_l_39 <X> T_11_10.sp4_v_t_39
 (21 4)  (567 164)  (567 164)  routing T_11_10.sp4_h_r_11 <X> T_11_10.lc_trk_g1_3
 (22 4)  (568 164)  (568 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (569 164)  (569 164)  routing T_11_10.sp4_h_r_11 <X> T_11_10.lc_trk_g1_3
 (24 4)  (570 164)  (570 164)  routing T_11_10.sp4_h_r_11 <X> T_11_10.lc_trk_g1_3
 (8 6)  (554 166)  (554 166)  routing T_11_10.sp4_v_t_41 <X> T_11_10.sp4_h_l_41
 (9 6)  (555 166)  (555 166)  routing T_11_10.sp4_v_t_41 <X> T_11_10.sp4_h_l_41
 (10 11)  (556 171)  (556 171)  routing T_11_10.sp4_h_l_39 <X> T_11_10.sp4_v_t_42
 (14 11)  (560 171)  (560 171)  routing T_11_10.sp4_h_l_17 <X> T_11_10.lc_trk_g2_4
 (15 11)  (561 171)  (561 171)  routing T_11_10.sp4_h_l_17 <X> T_11_10.lc_trk_g2_4
 (16 11)  (562 171)  (562 171)  routing T_11_10.sp4_h_l_17 <X> T_11_10.lc_trk_g2_4
 (17 11)  (563 171)  (563 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 13)  (568 173)  (568 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (569 173)  (569 173)  routing T_11_10.sp4_h_l_15 <X> T_11_10.lc_trk_g3_2
 (24 13)  (570 173)  (570 173)  routing T_11_10.sp4_h_l_15 <X> T_11_10.lc_trk_g3_2
 (25 13)  (571 173)  (571 173)  routing T_11_10.sp4_h_l_15 <X> T_11_10.lc_trk_g3_2


LogicTile_12_10

 (5 1)  (605 161)  (605 161)  routing T_12_10.sp4_h_r_0 <X> T_12_10.sp4_v_b_0
 (3 2)  (603 162)  (603 162)  routing T_12_10.sp12_h_r_0 <X> T_12_10.sp12_h_l_23
 (4 2)  (604 162)  (604 162)  routing T_12_10.sp4_h_r_0 <X> T_12_10.sp4_v_t_37
 (3 3)  (603 163)  (603 163)  routing T_12_10.sp12_h_r_0 <X> T_12_10.sp12_h_l_23
 (5 3)  (605 163)  (605 163)  routing T_12_10.sp4_h_r_0 <X> T_12_10.sp4_v_t_37
 (22 4)  (622 164)  (622 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (623 164)  (623 164)  routing T_12_10.sp4_h_r_3 <X> T_12_10.lc_trk_g1_3
 (24 4)  (624 164)  (624 164)  routing T_12_10.sp4_h_r_3 <X> T_12_10.lc_trk_g1_3
 (6 5)  (606 165)  (606 165)  routing T_12_10.sp4_h_l_38 <X> T_12_10.sp4_h_r_3
 (21 5)  (621 165)  (621 165)  routing T_12_10.sp4_h_r_3 <X> T_12_10.lc_trk_g1_3
 (22 6)  (622 166)  (622 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (28 6)  (628 166)  (628 166)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 166)  (629 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 166)  (630 166)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 166)  (632 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 166)  (633 166)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 166)  (634 166)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 166)  (635 166)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.input_2_3
 (36 6)  (636 166)  (636 166)  LC_3 Logic Functioning bit
 (37 6)  (637 166)  (637 166)  LC_3 Logic Functioning bit
 (39 6)  (639 166)  (639 166)  LC_3 Logic Functioning bit
 (42 6)  (642 166)  (642 166)  LC_3 Logic Functioning bit
 (43 6)  (643 166)  (643 166)  LC_3 Logic Functioning bit
 (21 7)  (621 167)  (621 167)  routing T_12_10.sp4_r_v_b_31 <X> T_12_10.lc_trk_g1_7
 (22 7)  (622 167)  (622 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 167)  (623 167)  routing T_12_10.sp4_h_r_6 <X> T_12_10.lc_trk_g1_6
 (24 7)  (624 167)  (624 167)  routing T_12_10.sp4_h_r_6 <X> T_12_10.lc_trk_g1_6
 (25 7)  (625 167)  (625 167)  routing T_12_10.sp4_h_r_6 <X> T_12_10.lc_trk_g1_6
 (28 7)  (628 167)  (628 167)  routing T_12_10.lc_trk_g2_1 <X> T_12_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 167)  (629 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 167)  (630 167)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 167)  (632 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (633 167)  (633 167)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.input_2_3
 (34 7)  (634 167)  (634 167)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.input_2_3
 (36 7)  (636 167)  (636 167)  LC_3 Logic Functioning bit
 (37 7)  (637 167)  (637 167)  LC_3 Logic Functioning bit
 (38 7)  (638 167)  (638 167)  LC_3 Logic Functioning bit
 (39 7)  (639 167)  (639 167)  LC_3 Logic Functioning bit
 (40 7)  (640 167)  (640 167)  LC_3 Logic Functioning bit
 (42 7)  (642 167)  (642 167)  LC_3 Logic Functioning bit
 (43 7)  (643 167)  (643 167)  LC_3 Logic Functioning bit
 (14 8)  (614 168)  (614 168)  routing T_12_10.sp4_h_l_21 <X> T_12_10.lc_trk_g2_0
 (15 8)  (615 168)  (615 168)  routing T_12_10.rgt_op_1 <X> T_12_10.lc_trk_g2_1
 (17 8)  (617 168)  (617 168)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 168)  (618 168)  routing T_12_10.rgt_op_1 <X> T_12_10.lc_trk_g2_1
 (15 9)  (615 169)  (615 169)  routing T_12_10.sp4_h_l_21 <X> T_12_10.lc_trk_g2_0
 (16 9)  (616 169)  (616 169)  routing T_12_10.sp4_h_l_21 <X> T_12_10.lc_trk_g2_0
 (17 9)  (617 169)  (617 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (4 10)  (604 170)  (604 170)  routing T_12_10.sp4_h_r_6 <X> T_12_10.sp4_v_t_43
 (15 10)  (615 170)  (615 170)  routing T_12_10.sp4_h_r_45 <X> T_12_10.lc_trk_g2_5
 (16 10)  (616 170)  (616 170)  routing T_12_10.sp4_h_r_45 <X> T_12_10.lc_trk_g2_5
 (17 10)  (617 170)  (617 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (618 170)  (618 170)  routing T_12_10.sp4_h_r_45 <X> T_12_10.lc_trk_g2_5
 (21 10)  (621 170)  (621 170)  routing T_12_10.sp4_h_l_34 <X> T_12_10.lc_trk_g2_7
 (22 10)  (622 170)  (622 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (623 170)  (623 170)  routing T_12_10.sp4_h_l_34 <X> T_12_10.lc_trk_g2_7
 (24 10)  (624 170)  (624 170)  routing T_12_10.sp4_h_l_34 <X> T_12_10.lc_trk_g2_7
 (25 10)  (625 170)  (625 170)  routing T_12_10.wire_logic_cluster/lc_6/out <X> T_12_10.lc_trk_g2_6
 (26 10)  (626 170)  (626 170)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 170)  (628 170)  routing T_12_10.lc_trk_g2_0 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 170)  (629 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 170)  (632 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 170)  (634 170)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 170)  (635 170)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.input_2_5
 (36 10)  (636 170)  (636 170)  LC_5 Logic Functioning bit
 (37 10)  (637 170)  (637 170)  LC_5 Logic Functioning bit
 (43 10)  (643 170)  (643 170)  LC_5 Logic Functioning bit
 (46 10)  (646 170)  (646 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (605 171)  (605 171)  routing T_12_10.sp4_h_r_6 <X> T_12_10.sp4_v_t_43
 (8 11)  (608 171)  (608 171)  routing T_12_10.sp4_h_r_7 <X> T_12_10.sp4_v_t_42
 (9 11)  (609 171)  (609 171)  routing T_12_10.sp4_h_r_7 <X> T_12_10.sp4_v_t_42
 (18 11)  (618 171)  (618 171)  routing T_12_10.sp4_h_r_45 <X> T_12_10.lc_trk_g2_5
 (21 11)  (621 171)  (621 171)  routing T_12_10.sp4_h_l_34 <X> T_12_10.lc_trk_g2_7
 (22 11)  (622 171)  (622 171)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (628 171)  (628 171)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 171)  (629 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 171)  (631 171)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 171)  (632 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (633 171)  (633 171)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.input_2_5
 (35 11)  (635 171)  (635 171)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.input_2_5
 (37 11)  (637 171)  (637 171)  LC_5 Logic Functioning bit
 (40 11)  (640 171)  (640 171)  LC_5 Logic Functioning bit
 (41 11)  (641 171)  (641 171)  LC_5 Logic Functioning bit
 (15 12)  (615 172)  (615 172)  routing T_12_10.sp4_h_r_33 <X> T_12_10.lc_trk_g3_1
 (16 12)  (616 172)  (616 172)  routing T_12_10.sp4_h_r_33 <X> T_12_10.lc_trk_g3_1
 (17 12)  (617 172)  (617 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (618 172)  (618 172)  routing T_12_10.sp4_h_r_33 <X> T_12_10.lc_trk_g3_1
 (26 12)  (626 172)  (626 172)  routing T_12_10.lc_trk_g1_7 <X> T_12_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 172)  (627 172)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 172)  (629 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 172)  (630 172)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 172)  (632 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 172)  (633 172)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 172)  (634 172)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 172)  (636 172)  LC_6 Logic Functioning bit
 (38 12)  (638 172)  (638 172)  LC_6 Logic Functioning bit
 (15 13)  (615 173)  (615 173)  routing T_12_10.tnr_op_0 <X> T_12_10.lc_trk_g3_0
 (17 13)  (617 173)  (617 173)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (626 173)  (626 173)  routing T_12_10.lc_trk_g1_7 <X> T_12_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 173)  (627 173)  routing T_12_10.lc_trk_g1_7 <X> T_12_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 173)  (629 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 173)  (630 173)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_6/in_1
 (3 14)  (603 174)  (603 174)  routing T_12_10.sp12_h_r_1 <X> T_12_10.sp12_v_t_22
 (4 14)  (604 174)  (604 174)  routing T_12_10.sp4_h_r_3 <X> T_12_10.sp4_v_t_44
 (6 14)  (606 174)  (606 174)  routing T_12_10.sp4_h_r_3 <X> T_12_10.sp4_v_t_44
 (17 14)  (617 174)  (617 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (627 174)  (627 174)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 174)  (628 174)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 174)  (629 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 174)  (630 174)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 174)  (631 174)  routing T_12_10.lc_trk_g1_7 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 174)  (632 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 174)  (634 174)  routing T_12_10.lc_trk_g1_7 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 174)  (637 174)  LC_7 Logic Functioning bit
 (38 14)  (638 174)  (638 174)  LC_7 Logic Functioning bit
 (39 14)  (639 174)  (639 174)  LC_7 Logic Functioning bit
 (41 14)  (641 174)  (641 174)  LC_7 Logic Functioning bit
 (50 14)  (650 174)  (650 174)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (603 175)  (603 175)  routing T_12_10.sp12_h_r_1 <X> T_12_10.sp12_v_t_22
 (5 15)  (605 175)  (605 175)  routing T_12_10.sp4_h_r_3 <X> T_12_10.sp4_v_t_44
 (17 15)  (617 175)  (617 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (618 175)  (618 175)  routing T_12_10.sp4_r_v_b_45 <X> T_12_10.lc_trk_g3_5
 (28 15)  (628 175)  (628 175)  routing T_12_10.lc_trk_g2_1 <X> T_12_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 175)  (629 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 175)  (631 175)  routing T_12_10.lc_trk_g1_7 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (39 15)  (639 175)  (639 175)  LC_7 Logic Functioning bit
 (40 15)  (640 175)  (640 175)  LC_7 Logic Functioning bit


LogicTile_13_10

 (2 2)  (656 162)  (656 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (12 2)  (666 162)  (666 162)  routing T_13_10.sp4_v_t_45 <X> T_13_10.sp4_h_l_39
 (25 2)  (679 162)  (679 162)  routing T_13_10.lft_op_6 <X> T_13_10.lc_trk_g0_6
 (27 2)  (681 162)  (681 162)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 162)  (682 162)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 162)  (683 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 162)  (684 162)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 162)  (686 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 162)  (687 162)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 162)  (688 162)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 162)  (689 162)  routing T_13_10.lc_trk_g1_4 <X> T_13_10.input_2_1
 (39 2)  (693 162)  (693 162)  LC_1 Logic Functioning bit
 (43 2)  (697 162)  (697 162)  LC_1 Logic Functioning bit
 (45 2)  (699 162)  (699 162)  LC_1 Logic Functioning bit
 (46 2)  (700 162)  (700 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (654 163)  (654 163)  routing T_13_10.lc_trk_g1_1 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (2 3)  (656 163)  (656 163)  routing T_13_10.lc_trk_g1_1 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (11 3)  (665 163)  (665 163)  routing T_13_10.sp4_v_t_45 <X> T_13_10.sp4_h_l_39
 (13 3)  (667 163)  (667 163)  routing T_13_10.sp4_v_t_45 <X> T_13_10.sp4_h_l_39
 (22 3)  (676 163)  (676 163)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 163)  (678 163)  routing T_13_10.lft_op_6 <X> T_13_10.lc_trk_g0_6
 (27 3)  (681 163)  (681 163)  routing T_13_10.lc_trk_g1_0 <X> T_13_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 163)  (683 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 163)  (684 163)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 163)  (686 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (688 163)  (688 163)  routing T_13_10.lc_trk_g1_4 <X> T_13_10.input_2_1
 (38 3)  (692 163)  (692 163)  LC_1 Logic Functioning bit
 (39 3)  (693 163)  (693 163)  LC_1 Logic Functioning bit
 (46 3)  (700 163)  (700 163)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (702 163)  (702 163)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (655 164)  (655 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (669 164)  (669 164)  routing T_13_10.sp4_h_l_4 <X> T_13_10.lc_trk_g1_1
 (16 4)  (670 164)  (670 164)  routing T_13_10.sp4_h_l_4 <X> T_13_10.lc_trk_g1_1
 (17 4)  (671 164)  (671 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 164)  (672 164)  routing T_13_10.sp4_h_l_4 <X> T_13_10.lc_trk_g1_1
 (21 4)  (675 164)  (675 164)  routing T_13_10.lft_op_3 <X> T_13_10.lc_trk_g1_3
 (22 4)  (676 164)  (676 164)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 164)  (678 164)  routing T_13_10.lft_op_3 <X> T_13_10.lc_trk_g1_3
 (0 5)  (654 165)  (654 165)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (1 5)  (655 165)  (655 165)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (14 5)  (668 165)  (668 165)  routing T_13_10.top_op_0 <X> T_13_10.lc_trk_g1_0
 (15 5)  (669 165)  (669 165)  routing T_13_10.top_op_0 <X> T_13_10.lc_trk_g1_0
 (17 5)  (671 165)  (671 165)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (672 165)  (672 165)  routing T_13_10.sp4_h_l_4 <X> T_13_10.lc_trk_g1_1
 (9 6)  (663 166)  (663 166)  routing T_13_10.sp4_v_b_4 <X> T_13_10.sp4_h_l_41
 (15 7)  (669 167)  (669 167)  routing T_13_10.sp4_v_t_9 <X> T_13_10.lc_trk_g1_4
 (16 7)  (670 167)  (670 167)  routing T_13_10.sp4_v_t_9 <X> T_13_10.lc_trk_g1_4
 (17 7)  (671 167)  (671 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (28 8)  (682 168)  (682 168)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 168)  (683 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 168)  (684 168)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 168)  (686 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 168)  (688 168)  routing T_13_10.lc_trk_g1_0 <X> T_13_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 168)  (690 168)  LC_4 Logic Functioning bit
 (37 8)  (691 168)  (691 168)  LC_4 Logic Functioning bit
 (38 8)  (692 168)  (692 168)  LC_4 Logic Functioning bit
 (39 8)  (693 168)  (693 168)  LC_4 Logic Functioning bit
 (41 8)  (695 168)  (695 168)  LC_4 Logic Functioning bit
 (43 8)  (697 168)  (697 168)  LC_4 Logic Functioning bit
 (26 9)  (680 169)  (680 169)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 169)  (681 169)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 169)  (682 169)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 169)  (683 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 169)  (684 169)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 169)  (690 169)  LC_4 Logic Functioning bit
 (38 9)  (692 169)  (692 169)  LC_4 Logic Functioning bit
 (40 9)  (694 169)  (694 169)  LC_4 Logic Functioning bit
 (42 9)  (696 169)  (696 169)  LC_4 Logic Functioning bit
 (11 10)  (665 170)  (665 170)  routing T_13_10.sp4_h_r_2 <X> T_13_10.sp4_v_t_45
 (13 10)  (667 170)  (667 170)  routing T_13_10.sp4_h_r_2 <X> T_13_10.sp4_v_t_45
 (21 10)  (675 170)  (675 170)  routing T_13_10.rgt_op_7 <X> T_13_10.lc_trk_g2_7
 (22 10)  (676 170)  (676 170)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 170)  (678 170)  routing T_13_10.rgt_op_7 <X> T_13_10.lc_trk_g2_7
 (26 10)  (680 170)  (680 170)  routing T_13_10.lc_trk_g1_4 <X> T_13_10.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 170)  (683 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 170)  (684 170)  routing T_13_10.lc_trk_g0_6 <X> T_13_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 170)  (686 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 170)  (687 170)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 170)  (688 170)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 170)  (690 170)  LC_5 Logic Functioning bit
 (37 10)  (691 170)  (691 170)  LC_5 Logic Functioning bit
 (38 10)  (692 170)  (692 170)  LC_5 Logic Functioning bit
 (39 10)  (693 170)  (693 170)  LC_5 Logic Functioning bit
 (41 10)  (695 170)  (695 170)  LC_5 Logic Functioning bit
 (42 10)  (696 170)  (696 170)  LC_5 Logic Functioning bit
 (43 10)  (697 170)  (697 170)  LC_5 Logic Functioning bit
 (50 10)  (704 170)  (704 170)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (666 171)  (666 171)  routing T_13_10.sp4_h_r_2 <X> T_13_10.sp4_v_t_45
 (27 11)  (681 171)  (681 171)  routing T_13_10.lc_trk_g1_4 <X> T_13_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 171)  (683 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 171)  (684 171)  routing T_13_10.lc_trk_g0_6 <X> T_13_10.wire_logic_cluster/lc_5/in_1
 (37 11)  (691 171)  (691 171)  LC_5 Logic Functioning bit
 (39 11)  (693 171)  (693 171)  LC_5 Logic Functioning bit
 (40 11)  (694 171)  (694 171)  LC_5 Logic Functioning bit
 (42 11)  (696 171)  (696 171)  LC_5 Logic Functioning bit
 (43 11)  (697 171)  (697 171)  LC_5 Logic Functioning bit
 (17 12)  (671 172)  (671 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 172)  (672 172)  routing T_13_10.wire_logic_cluster/lc_1/out <X> T_13_10.lc_trk_g3_1
 (21 12)  (675 172)  (675 172)  routing T_13_10.sp4_v_t_22 <X> T_13_10.lc_trk_g3_3
 (22 12)  (676 172)  (676 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 172)  (677 172)  routing T_13_10.sp4_v_t_22 <X> T_13_10.lc_trk_g3_3
 (21 13)  (675 173)  (675 173)  routing T_13_10.sp4_v_t_22 <X> T_13_10.lc_trk_g3_3
 (21 14)  (675 174)  (675 174)  routing T_13_10.rgt_op_7 <X> T_13_10.lc_trk_g3_7
 (22 14)  (676 174)  (676 174)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 174)  (678 174)  routing T_13_10.rgt_op_7 <X> T_13_10.lc_trk_g3_7
 (26 14)  (680 174)  (680 174)  routing T_13_10.lc_trk_g1_4 <X> T_13_10.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 174)  (683 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 174)  (684 174)  routing T_13_10.lc_trk_g0_6 <X> T_13_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 174)  (686 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 174)  (687 174)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 174)  (688 174)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 174)  (690 174)  LC_7 Logic Functioning bit
 (37 14)  (691 174)  (691 174)  LC_7 Logic Functioning bit
 (38 14)  (692 174)  (692 174)  LC_7 Logic Functioning bit
 (39 14)  (693 174)  (693 174)  LC_7 Logic Functioning bit
 (53 14)  (707 174)  (707 174)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (6 15)  (660 175)  (660 175)  routing T_13_10.sp4_h_r_9 <X> T_13_10.sp4_h_l_44
 (27 15)  (681 175)  (681 175)  routing T_13_10.lc_trk_g1_4 <X> T_13_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 175)  (683 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 175)  (684 175)  routing T_13_10.lc_trk_g0_6 <X> T_13_10.wire_logic_cluster/lc_7/in_1
 (37 15)  (691 175)  (691 175)  LC_7 Logic Functioning bit
 (39 15)  (693 175)  (693 175)  LC_7 Logic Functioning bit


LogicTile_14_10

 (4 0)  (712 160)  (712 160)  routing T_14_10.sp4_v_t_41 <X> T_14_10.sp4_v_b_0
 (6 0)  (714 160)  (714 160)  routing T_14_10.sp4_v_t_41 <X> T_14_10.sp4_v_b_0
 (15 0)  (723 160)  (723 160)  routing T_14_10.top_op_1 <X> T_14_10.lc_trk_g0_1
 (17 0)  (725 160)  (725 160)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (730 160)  (730 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (731 160)  (731 160)  routing T_14_10.sp4_v_b_19 <X> T_14_10.lc_trk_g0_3
 (24 0)  (732 160)  (732 160)  routing T_14_10.sp4_v_b_19 <X> T_14_10.lc_trk_g0_3
 (17 1)  (725 161)  (725 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (726 161)  (726 161)  routing T_14_10.top_op_1 <X> T_14_10.lc_trk_g0_1
 (0 2)  (708 162)  (708 162)  routing T_14_10.lc_trk_g2_0 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (2 2)  (710 162)  (710 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (15 2)  (723 162)  (723 162)  routing T_14_10.bot_op_5 <X> T_14_10.lc_trk_g0_5
 (17 2)  (725 162)  (725 162)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (2 3)  (710 163)  (710 163)  routing T_14_10.lc_trk_g2_0 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (0 4)  (708 164)  (708 164)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (1 4)  (709 164)  (709 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (711 164)  (711 164)  routing T_14_10.sp12_v_t_23 <X> T_14_10.sp12_h_r_0
 (12 4)  (720 164)  (720 164)  routing T_14_10.sp4_h_l_39 <X> T_14_10.sp4_h_r_5
 (15 4)  (723 164)  (723 164)  routing T_14_10.lft_op_1 <X> T_14_10.lc_trk_g1_1
 (17 4)  (725 164)  (725 164)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 164)  (726 164)  routing T_14_10.lft_op_1 <X> T_14_10.lc_trk_g1_1
 (29 4)  (737 164)  (737 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 164)  (739 164)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 164)  (740 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 164)  (741 164)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 164)  (742 164)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (1 5)  (709 165)  (709 165)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (13 5)  (721 165)  (721 165)  routing T_14_10.sp4_h_l_39 <X> T_14_10.sp4_h_r_5
 (27 5)  (735 165)  (735 165)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 165)  (736 165)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 165)  (737 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 165)  (740 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (742 165)  (742 165)  routing T_14_10.lc_trk_g1_1 <X> T_14_10.input_2_2
 (40 5)  (748 165)  (748 165)  LC_2 Logic Functioning bit
 (15 6)  (723 166)  (723 166)  routing T_14_10.sp4_v_b_21 <X> T_14_10.lc_trk_g1_5
 (16 6)  (724 166)  (724 166)  routing T_14_10.sp4_v_b_21 <X> T_14_10.lc_trk_g1_5
 (17 6)  (725 166)  (725 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (729 166)  (729 166)  routing T_14_10.wire_logic_cluster/lc_7/out <X> T_14_10.lc_trk_g1_7
 (22 6)  (730 166)  (730 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 166)  (734 166)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 166)  (737 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 166)  (739 166)  routing T_14_10.lc_trk_g1_7 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 166)  (740 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 166)  (742 166)  routing T_14_10.lc_trk_g1_7 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 166)  (744 166)  LC_3 Logic Functioning bit
 (40 6)  (748 166)  (748 166)  LC_3 Logic Functioning bit
 (42 6)  (750 166)  (750 166)  LC_3 Logic Functioning bit
 (50 6)  (758 166)  (758 166)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (716 167)  (716 167)  routing T_14_10.sp4_h_r_4 <X> T_14_10.sp4_v_t_41
 (9 7)  (717 167)  (717 167)  routing T_14_10.sp4_h_r_4 <X> T_14_10.sp4_v_t_41
 (14 7)  (722 167)  (722 167)  routing T_14_10.sp4_r_v_b_28 <X> T_14_10.lc_trk_g1_4
 (17 7)  (725 167)  (725 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (735 167)  (735 167)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 167)  (737 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 167)  (739 167)  routing T_14_10.lc_trk_g1_7 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 167)  (744 167)  LC_3 Logic Functioning bit
 (41 7)  (749 167)  (749 167)  LC_3 Logic Functioning bit
 (43 7)  (751 167)  (751 167)  LC_3 Logic Functioning bit
 (22 8)  (730 168)  (730 168)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (731 168)  (731 168)  routing T_14_10.sp12_v_b_11 <X> T_14_10.lc_trk_g2_3
 (27 8)  (735 168)  (735 168)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 168)  (737 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 168)  (738 168)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 168)  (740 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 168)  (741 168)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 168)  (742 168)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 168)  (744 168)  LC_4 Logic Functioning bit
 (37 8)  (745 168)  (745 168)  LC_4 Logic Functioning bit
 (41 8)  (749 168)  (749 168)  LC_4 Logic Functioning bit
 (43 8)  (751 168)  (751 168)  LC_4 Logic Functioning bit
 (50 8)  (758 168)  (758 168)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (722 169)  (722 169)  routing T_14_10.sp4_h_r_24 <X> T_14_10.lc_trk_g2_0
 (15 9)  (723 169)  (723 169)  routing T_14_10.sp4_h_r_24 <X> T_14_10.lc_trk_g2_0
 (16 9)  (724 169)  (724 169)  routing T_14_10.sp4_h_r_24 <X> T_14_10.lc_trk_g2_0
 (17 9)  (725 169)  (725 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (730 169)  (730 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 169)  (731 169)  routing T_14_10.sp4_h_l_15 <X> T_14_10.lc_trk_g2_2
 (24 9)  (732 169)  (732 169)  routing T_14_10.sp4_h_l_15 <X> T_14_10.lc_trk_g2_2
 (25 9)  (733 169)  (733 169)  routing T_14_10.sp4_h_l_15 <X> T_14_10.lc_trk_g2_2
 (36 9)  (744 169)  (744 169)  LC_4 Logic Functioning bit
 (37 9)  (745 169)  (745 169)  LC_4 Logic Functioning bit
 (41 9)  (749 169)  (749 169)  LC_4 Logic Functioning bit
 (43 9)  (751 169)  (751 169)  LC_4 Logic Functioning bit
 (11 10)  (719 170)  (719 170)  routing T_14_10.sp4_v_b_0 <X> T_14_10.sp4_v_t_45
 (13 10)  (721 170)  (721 170)  routing T_14_10.sp4_v_b_0 <X> T_14_10.sp4_v_t_45
 (27 10)  (735 170)  (735 170)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 170)  (737 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 170)  (738 170)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 170)  (740 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 170)  (742 170)  routing T_14_10.lc_trk_g1_1 <X> T_14_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 170)  (744 170)  LC_5 Logic Functioning bit
 (37 10)  (745 170)  (745 170)  LC_5 Logic Functioning bit
 (38 10)  (746 170)  (746 170)  LC_5 Logic Functioning bit
 (39 10)  (747 170)  (747 170)  LC_5 Logic Functioning bit
 (41 10)  (749 170)  (749 170)  LC_5 Logic Functioning bit
 (42 10)  (750 170)  (750 170)  LC_5 Logic Functioning bit
 (43 10)  (751 170)  (751 170)  LC_5 Logic Functioning bit
 (46 10)  (754 170)  (754 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (758 170)  (758 170)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (734 171)  (734 171)  routing T_14_10.lc_trk_g0_3 <X> T_14_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 171)  (737 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 171)  (744 171)  LC_5 Logic Functioning bit
 (37 11)  (745 171)  (745 171)  LC_5 Logic Functioning bit
 (38 11)  (746 171)  (746 171)  LC_5 Logic Functioning bit
 (41 11)  (749 171)  (749 171)  LC_5 Logic Functioning bit
 (42 11)  (750 171)  (750 171)  LC_5 Logic Functioning bit
 (43 11)  (751 171)  (751 171)  LC_5 Logic Functioning bit
 (8 12)  (716 172)  (716 172)  routing T_14_10.sp4_h_l_47 <X> T_14_10.sp4_h_r_10
 (16 12)  (724 172)  (724 172)  routing T_14_10.sp4_v_b_33 <X> T_14_10.lc_trk_g3_1
 (17 12)  (725 172)  (725 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (726 172)  (726 172)  routing T_14_10.sp4_v_b_33 <X> T_14_10.lc_trk_g3_1
 (14 13)  (722 173)  (722 173)  routing T_14_10.tnl_op_0 <X> T_14_10.lc_trk_g3_0
 (15 13)  (723 173)  (723 173)  routing T_14_10.tnl_op_0 <X> T_14_10.lc_trk_g3_0
 (17 13)  (725 173)  (725 173)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (726 173)  (726 173)  routing T_14_10.sp4_v_b_33 <X> T_14_10.lc_trk_g3_1
 (5 14)  (713 174)  (713 174)  routing T_14_10.sp4_v_t_38 <X> T_14_10.sp4_h_l_44
 (14 14)  (722 174)  (722 174)  routing T_14_10.rgt_op_4 <X> T_14_10.lc_trk_g3_4
 (26 14)  (734 174)  (734 174)  routing T_14_10.lc_trk_g0_5 <X> T_14_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 174)  (735 174)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 174)  (737 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 174)  (738 174)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 174)  (740 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 174)  (742 174)  routing T_14_10.lc_trk_g1_1 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (42 14)  (750 174)  (750 174)  LC_7 Logic Functioning bit
 (43 14)  (751 174)  (751 174)  LC_7 Logic Functioning bit
 (45 14)  (753 174)  (753 174)  LC_7 Logic Functioning bit
 (46 14)  (754 174)  (754 174)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (759 174)  (759 174)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (760 174)  (760 174)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (712 175)  (712 175)  routing T_14_10.sp4_v_t_38 <X> T_14_10.sp4_h_l_44
 (6 15)  (714 175)  (714 175)  routing T_14_10.sp4_v_t_38 <X> T_14_10.sp4_h_l_44
 (15 15)  (723 175)  (723 175)  routing T_14_10.rgt_op_4 <X> T_14_10.lc_trk_g3_4
 (17 15)  (725 175)  (725 175)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (29 15)  (737 175)  (737 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 175)  (740 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (741 175)  (741 175)  routing T_14_10.lc_trk_g2_3 <X> T_14_10.input_2_7
 (35 15)  (743 175)  (743 175)  routing T_14_10.lc_trk_g2_3 <X> T_14_10.input_2_7
 (37 15)  (745 175)  (745 175)  LC_7 Logic Functioning bit
 (39 15)  (747 175)  (747 175)  LC_7 Logic Functioning bit
 (42 15)  (750 175)  (750 175)  LC_7 Logic Functioning bit
 (43 15)  (751 175)  (751 175)  LC_7 Logic Functioning bit
 (47 15)  (755 175)  (755 175)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (756 175)  (756 175)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_10

 (26 0)  (788 160)  (788 160)  routing T_15_10.lc_trk_g2_4 <X> T_15_10.wire_logic_cluster/lc_0/in_0
 (31 0)  (793 160)  (793 160)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 160)  (794 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 160)  (798 160)  LC_0 Logic Functioning bit
 (37 0)  (799 160)  (799 160)  LC_0 Logic Functioning bit
 (38 0)  (800 160)  (800 160)  LC_0 Logic Functioning bit
 (39 0)  (801 160)  (801 160)  LC_0 Logic Functioning bit
 (41 0)  (803 160)  (803 160)  LC_0 Logic Functioning bit
 (43 0)  (805 160)  (805 160)  LC_0 Logic Functioning bit
 (28 1)  (790 161)  (790 161)  routing T_15_10.lc_trk_g2_4 <X> T_15_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 161)  (791 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 161)  (793 161)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 161)  (798 161)  LC_0 Logic Functioning bit
 (37 1)  (799 161)  (799 161)  LC_0 Logic Functioning bit
 (38 1)  (800 161)  (800 161)  LC_0 Logic Functioning bit
 (39 1)  (801 161)  (801 161)  LC_0 Logic Functioning bit
 (40 1)  (802 161)  (802 161)  LC_0 Logic Functioning bit
 (42 1)  (804 161)  (804 161)  LC_0 Logic Functioning bit
 (21 2)  (783 162)  (783 162)  routing T_15_10.sp4_v_b_15 <X> T_15_10.lc_trk_g0_7
 (22 2)  (784 162)  (784 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 162)  (785 162)  routing T_15_10.sp4_v_b_15 <X> T_15_10.lc_trk_g0_7
 (21 3)  (783 163)  (783 163)  routing T_15_10.sp4_v_b_15 <X> T_15_10.lc_trk_g0_7
 (15 8)  (777 168)  (777 168)  routing T_15_10.rgt_op_1 <X> T_15_10.lc_trk_g2_1
 (17 8)  (779 168)  (779 168)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 168)  (780 168)  routing T_15_10.rgt_op_1 <X> T_15_10.lc_trk_g2_1
 (25 8)  (787 168)  (787 168)  routing T_15_10.rgt_op_2 <X> T_15_10.lc_trk_g2_2
 (27 8)  (789 168)  (789 168)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 168)  (790 168)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 168)  (791 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 168)  (793 168)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 168)  (794 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 168)  (795 168)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 168)  (796 168)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 168)  (798 168)  LC_4 Logic Functioning bit
 (37 8)  (799 168)  (799 168)  LC_4 Logic Functioning bit
 (38 8)  (800 168)  (800 168)  LC_4 Logic Functioning bit
 (39 8)  (801 168)  (801 168)  LC_4 Logic Functioning bit
 (41 8)  (803 168)  (803 168)  LC_4 Logic Functioning bit
 (43 8)  (805 168)  (805 168)  LC_4 Logic Functioning bit
 (22 9)  (784 169)  (784 169)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 169)  (786 169)  routing T_15_10.rgt_op_2 <X> T_15_10.lc_trk_g2_2
 (31 9)  (793 169)  (793 169)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 169)  (798 169)  LC_4 Logic Functioning bit
 (37 9)  (799 169)  (799 169)  LC_4 Logic Functioning bit
 (38 9)  (800 169)  (800 169)  LC_4 Logic Functioning bit
 (39 9)  (801 169)  (801 169)  LC_4 Logic Functioning bit
 (41 9)  (803 169)  (803 169)  LC_4 Logic Functioning bit
 (43 9)  (805 169)  (805 169)  LC_4 Logic Functioning bit
 (14 10)  (776 170)  (776 170)  routing T_15_10.sp4_v_t_17 <X> T_15_10.lc_trk_g2_4
 (27 10)  (789 170)  (789 170)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 170)  (790 170)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 170)  (791 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 170)  (792 170)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 170)  (794 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 170)  (795 170)  routing T_15_10.lc_trk_g2_2 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 170)  (798 170)  LC_5 Logic Functioning bit
 (38 10)  (800 170)  (800 170)  LC_5 Logic Functioning bit
 (48 10)  (810 170)  (810 170)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (16 11)  (778 171)  (778 171)  routing T_15_10.sp4_v_t_17 <X> T_15_10.lc_trk_g2_4
 (17 11)  (779 171)  (779 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (28 11)  (790 171)  (790 171)  routing T_15_10.lc_trk_g2_1 <X> T_15_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 171)  (791 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 171)  (792 171)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 171)  (793 171)  routing T_15_10.lc_trk_g2_2 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (14 12)  (776 172)  (776 172)  routing T_15_10.sp4_v_t_21 <X> T_15_10.lc_trk_g3_0
 (14 13)  (776 173)  (776 173)  routing T_15_10.sp4_v_t_21 <X> T_15_10.lc_trk_g3_0
 (16 13)  (778 173)  (778 173)  routing T_15_10.sp4_v_t_21 <X> T_15_10.lc_trk_g3_0
 (17 13)  (779 173)  (779 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 14)  (783 174)  (783 174)  routing T_15_10.rgt_op_7 <X> T_15_10.lc_trk_g3_7
 (22 14)  (784 174)  (784 174)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 174)  (786 174)  routing T_15_10.rgt_op_7 <X> T_15_10.lc_trk_g3_7
 (22 15)  (784 175)  (784 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (785 175)  (785 175)  routing T_15_10.sp4_v_b_46 <X> T_15_10.lc_trk_g3_6
 (24 15)  (786 175)  (786 175)  routing T_15_10.sp4_v_b_46 <X> T_15_10.lc_trk_g3_6


LogicTile_16_10

 (26 0)  (842 160)  (842 160)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 160)  (843 160)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 160)  (844 160)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 160)  (845 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 160)  (848 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 160)  (849 160)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 160)  (850 160)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (38 0)  (854 160)  (854 160)  LC_0 Logic Functioning bit
 (41 0)  (857 160)  (857 160)  LC_0 Logic Functioning bit
 (43 0)  (859 160)  (859 160)  LC_0 Logic Functioning bit
 (45 0)  (861 160)  (861 160)  LC_0 Logic Functioning bit
 (47 0)  (863 160)  (863 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (831 161)  (831 161)  routing T_16_10.bot_op_0 <X> T_16_10.lc_trk_g0_0
 (17 1)  (833 161)  (833 161)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (842 161)  (842 161)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 161)  (843 161)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 161)  (845 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 161)  (847 161)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 161)  (848 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (849 161)  (849 161)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.input_2_0
 (34 1)  (850 161)  (850 161)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.input_2_0
 (36 1)  (852 161)  (852 161)  LC_0 Logic Functioning bit
 (37 1)  (853 161)  (853 161)  LC_0 Logic Functioning bit
 (38 1)  (854 161)  (854 161)  LC_0 Logic Functioning bit
 (41 1)  (857 161)  (857 161)  LC_0 Logic Functioning bit
 (43 1)  (859 161)  (859 161)  LC_0 Logic Functioning bit
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (3 2)  (819 162)  (819 162)  routing T_16_10.sp12_v_t_23 <X> T_16_10.sp12_h_l_23
 (27 2)  (843 162)  (843 162)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 162)  (844 162)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 162)  (845 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 162)  (847 162)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 162)  (848 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 162)  (850 162)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (41 2)  (857 162)  (857 162)  LC_1 Logic Functioning bit
 (43 2)  (859 162)  (859 162)  LC_1 Logic Functioning bit
 (45 2)  (861 162)  (861 162)  LC_1 Logic Functioning bit
 (2 3)  (818 163)  (818 163)  routing T_16_10.lc_trk_g0_0 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (4 3)  (820 163)  (820 163)  routing T_16_10.sp4_h_r_4 <X> T_16_10.sp4_h_l_37
 (6 3)  (822 163)  (822 163)  routing T_16_10.sp4_h_r_4 <X> T_16_10.sp4_h_l_37
 (26 3)  (842 163)  (842 163)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 163)  (843 163)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 163)  (844 163)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 163)  (845 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 163)  (847 163)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 163)  (852 163)  LC_1 Logic Functioning bit
 (37 3)  (853 163)  (853 163)  LC_1 Logic Functioning bit
 (38 3)  (854 163)  (854 163)  LC_1 Logic Functioning bit
 (39 3)  (855 163)  (855 163)  LC_1 Logic Functioning bit
 (41 3)  (857 163)  (857 163)  LC_1 Logic Functioning bit
 (43 3)  (859 163)  (859 163)  LC_1 Logic Functioning bit
 (0 4)  (816 164)  (816 164)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (1 4)  (817 164)  (817 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (842 164)  (842 164)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (32 4)  (848 164)  (848 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 164)  (849 164)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 164)  (850 164)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 164)  (853 164)  LC_2 Logic Functioning bit
 (39 4)  (855 164)  (855 164)  LC_2 Logic Functioning bit
 (41 4)  (857 164)  (857 164)  LC_2 Logic Functioning bit
 (43 4)  (859 164)  (859 164)  LC_2 Logic Functioning bit
 (45 4)  (861 164)  (861 164)  LC_2 Logic Functioning bit
 (1 5)  (817 165)  (817 165)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (26 5)  (842 165)  (842 165)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 165)  (843 165)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 165)  (845 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 165)  (847 165)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 165)  (852 165)  LC_2 Logic Functioning bit
 (38 5)  (854 165)  (854 165)  LC_2 Logic Functioning bit
 (40 5)  (856 165)  (856 165)  LC_2 Logic Functioning bit
 (42 5)  (858 165)  (858 165)  LC_2 Logic Functioning bit
 (8 6)  (824 166)  (824 166)  routing T_16_10.sp4_h_r_4 <X> T_16_10.sp4_h_l_41
 (21 6)  (837 166)  (837 166)  routing T_16_10.wire_logic_cluster/lc_7/out <X> T_16_10.lc_trk_g1_7
 (22 6)  (838 166)  (838 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 8)  (841 168)  (841 168)  routing T_16_10.sp4_h_r_34 <X> T_16_10.lc_trk_g2_2
 (22 9)  (838 169)  (838 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 169)  (839 169)  routing T_16_10.sp4_h_r_34 <X> T_16_10.lc_trk_g2_2
 (24 9)  (840 169)  (840 169)  routing T_16_10.sp4_h_r_34 <X> T_16_10.lc_trk_g2_2
 (14 12)  (830 172)  (830 172)  routing T_16_10.wire_logic_cluster/lc_0/out <X> T_16_10.lc_trk_g3_0
 (17 12)  (833 172)  (833 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 172)  (834 172)  routing T_16_10.wire_logic_cluster/lc_1/out <X> T_16_10.lc_trk_g3_1
 (25 12)  (841 172)  (841 172)  routing T_16_10.wire_logic_cluster/lc_2/out <X> T_16_10.lc_trk_g3_2
 (17 13)  (833 173)  (833 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (838 173)  (838 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (816 174)  (816 174)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 174)  (817 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 174)  (831 174)  routing T_16_10.sp4_h_l_16 <X> T_16_10.lc_trk_g3_5
 (16 14)  (832 174)  (832 174)  routing T_16_10.sp4_h_l_16 <X> T_16_10.lc_trk_g3_5
 (17 14)  (833 174)  (833 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (847 174)  (847 174)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 174)  (848 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 174)  (850 174)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (40 14)  (856 174)  (856 174)  LC_7 Logic Functioning bit
 (41 14)  (857 174)  (857 174)  LC_7 Logic Functioning bit
 (42 14)  (858 174)  (858 174)  LC_7 Logic Functioning bit
 (43 14)  (859 174)  (859 174)  LC_7 Logic Functioning bit
 (45 14)  (861 174)  (861 174)  LC_7 Logic Functioning bit
 (0 15)  (816 175)  (816 175)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 175)  (817 175)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 175)  (834 175)  routing T_16_10.sp4_h_l_16 <X> T_16_10.lc_trk_g3_5
 (31 15)  (847 175)  (847 175)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (40 15)  (856 175)  (856 175)  LC_7 Logic Functioning bit
 (41 15)  (857 175)  (857 175)  LC_7 Logic Functioning bit
 (42 15)  (858 175)  (858 175)  LC_7 Logic Functioning bit
 (43 15)  (859 175)  (859 175)  LC_7 Logic Functioning bit


LogicTile_17_10

 (5 0)  (879 160)  (879 160)  routing T_17_10.sp4_v_b_6 <X> T_17_10.sp4_h_r_0
 (27 0)  (901 160)  (901 160)  routing T_17_10.lc_trk_g3_0 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 160)  (902 160)  routing T_17_10.lc_trk_g3_0 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 160)  (903 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 160)  (905 160)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 160)  (906 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 160)  (907 160)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 160)  (908 160)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 160)  (910 160)  LC_0 Logic Functioning bit
 (37 0)  (911 160)  (911 160)  LC_0 Logic Functioning bit
 (38 0)  (912 160)  (912 160)  LC_0 Logic Functioning bit
 (39 0)  (913 160)  (913 160)  LC_0 Logic Functioning bit
 (41 0)  (915 160)  (915 160)  LC_0 Logic Functioning bit
 (43 0)  (917 160)  (917 160)  LC_0 Logic Functioning bit
 (45 0)  (919 160)  (919 160)  LC_0 Logic Functioning bit
 (4 1)  (878 161)  (878 161)  routing T_17_10.sp4_v_b_6 <X> T_17_10.sp4_h_r_0
 (6 1)  (880 161)  (880 161)  routing T_17_10.sp4_v_b_6 <X> T_17_10.sp4_h_r_0
 (26 1)  (900 161)  (900 161)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 161)  (901 161)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 161)  (903 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 161)  (910 161)  LC_0 Logic Functioning bit
 (38 1)  (912 161)  (912 161)  LC_0 Logic Functioning bit
 (44 1)  (918 161)  (918 161)  LC_0 Logic Functioning bit
 (45 1)  (919 161)  (919 161)  LC_0 Logic Functioning bit
 (51 1)  (925 161)  (925 161)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 162)  (874 162)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (888 162)  (888 162)  routing T_17_10.sp4_h_l_9 <X> T_17_10.lc_trk_g0_4
 (0 3)  (874 163)  (874 163)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 3)  (876 163)  (876 163)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (14 3)  (888 163)  (888 163)  routing T_17_10.sp4_h_l_9 <X> T_17_10.lc_trk_g0_4
 (15 3)  (889 163)  (889 163)  routing T_17_10.sp4_h_l_9 <X> T_17_10.lc_trk_g0_4
 (16 3)  (890 163)  (890 163)  routing T_17_10.sp4_h_l_9 <X> T_17_10.lc_trk_g0_4
 (17 3)  (891 163)  (891 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 4)  (896 164)  (896 164)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 164)  (898 164)  routing T_17_10.top_op_3 <X> T_17_10.lc_trk_g1_3
 (26 4)  (900 164)  (900 164)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_2/in_0
 (32 4)  (906 164)  (906 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 164)  (907 164)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 164)  (908 164)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 164)  (910 164)  LC_2 Logic Functioning bit
 (38 4)  (912 164)  (912 164)  LC_2 Logic Functioning bit
 (46 4)  (920 164)  (920 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (21 5)  (895 165)  (895 165)  routing T_17_10.top_op_3 <X> T_17_10.lc_trk_g1_3
 (28 5)  (902 165)  (902 165)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 165)  (903 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 165)  (905 165)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 165)  (911 165)  LC_2 Logic Functioning bit
 (39 5)  (913 165)  (913 165)  LC_2 Logic Functioning bit
 (14 6)  (888 166)  (888 166)  routing T_17_10.wire_logic_cluster/lc_4/out <X> T_17_10.lc_trk_g1_4
 (15 6)  (889 166)  (889 166)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g1_5
 (16 6)  (890 166)  (890 166)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g1_5
 (17 6)  (891 166)  (891 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 166)  (892 166)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g1_5
 (27 6)  (901 166)  (901 166)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 166)  (903 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 166)  (904 166)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 166)  (905 166)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 166)  (906 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 166)  (907 166)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 166)  (910 166)  LC_3 Logic Functioning bit
 (38 6)  (912 166)  (912 166)  LC_3 Logic Functioning bit
 (48 6)  (922 166)  (922 166)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (891 167)  (891 167)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (892 167)  (892 167)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g1_5
 (36 7)  (910 167)  (910 167)  LC_3 Logic Functioning bit
 (38 7)  (912 167)  (912 167)  LC_3 Logic Functioning bit
 (26 8)  (900 168)  (900 168)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 168)  (901 168)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 168)  (902 168)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 168)  (903 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 168)  (905 168)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 168)  (906 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 168)  (908 168)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 168)  (910 168)  LC_4 Logic Functioning bit
 (37 8)  (911 168)  (911 168)  LC_4 Logic Functioning bit
 (38 8)  (912 168)  (912 168)  LC_4 Logic Functioning bit
 (39 8)  (913 168)  (913 168)  LC_4 Logic Functioning bit
 (41 8)  (915 168)  (915 168)  LC_4 Logic Functioning bit
 (43 8)  (917 168)  (917 168)  LC_4 Logic Functioning bit
 (28 9)  (902 169)  (902 169)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 169)  (903 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 169)  (904 169)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 169)  (910 169)  LC_4 Logic Functioning bit
 (38 9)  (912 169)  (912 169)  LC_4 Logic Functioning bit
 (51 9)  (925 169)  (925 169)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (927 169)  (927 169)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 11)  (888 171)  (888 171)  routing T_17_10.sp4_r_v_b_36 <X> T_17_10.lc_trk_g2_4
 (17 11)  (891 171)  (891 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 12)  (888 172)  (888 172)  routing T_17_10.rgt_op_0 <X> T_17_10.lc_trk_g3_0
 (15 12)  (889 172)  (889 172)  routing T_17_10.sp4_h_r_41 <X> T_17_10.lc_trk_g3_1
 (16 12)  (890 172)  (890 172)  routing T_17_10.sp4_h_r_41 <X> T_17_10.lc_trk_g3_1
 (17 12)  (891 172)  (891 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (892 172)  (892 172)  routing T_17_10.sp4_h_r_41 <X> T_17_10.lc_trk_g3_1
 (15 13)  (889 173)  (889 173)  routing T_17_10.rgt_op_0 <X> T_17_10.lc_trk_g3_0
 (17 13)  (891 173)  (891 173)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (892 173)  (892 173)  routing T_17_10.sp4_h_r_41 <X> T_17_10.lc_trk_g3_1
 (22 13)  (896 173)  (896 173)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (897 173)  (897 173)  routing T_17_10.sp12_v_t_9 <X> T_17_10.lc_trk_g3_2
 (1 14)  (875 174)  (875 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 175)  (875 175)  routing T_17_10.lc_trk_g0_4 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (4 15)  (878 175)  (878 175)  routing T_17_10.sp4_v_b_4 <X> T_17_10.sp4_h_l_44
 (14 15)  (888 175)  (888 175)  routing T_17_10.sp4_r_v_b_44 <X> T_17_10.lc_trk_g3_4
 (17 15)  (891 175)  (891 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_18_10

 (36 0)  (964 160)  (964 160)  LC_0 Logic Functioning bit
 (38 0)  (966 160)  (966 160)  LC_0 Logic Functioning bit
 (41 0)  (969 160)  (969 160)  LC_0 Logic Functioning bit
 (43 0)  (971 160)  (971 160)  LC_0 Logic Functioning bit
 (45 0)  (973 160)  (973 160)  LC_0 Logic Functioning bit
 (26 1)  (954 161)  (954 161)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 161)  (955 161)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 161)  (956 161)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 161)  (957 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 161)  (965 161)  LC_0 Logic Functioning bit
 (39 1)  (967 161)  (967 161)  LC_0 Logic Functioning bit
 (40 1)  (968 161)  (968 161)  LC_0 Logic Functioning bit
 (42 1)  (970 161)  (970 161)  LC_0 Logic Functioning bit
 (44 1)  (972 161)  (972 161)  LC_0 Logic Functioning bit
 (45 1)  (973 161)  (973 161)  LC_0 Logic Functioning bit
 (0 2)  (928 162)  (928 162)  routing T_18_10.lc_trk_g2_0 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (930 163)  (930 163)  routing T_18_10.lc_trk_g2_0 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (8 4)  (936 164)  (936 164)  routing T_18_10.sp4_h_l_41 <X> T_18_10.sp4_h_r_4
 (10 6)  (938 166)  (938 166)  routing T_18_10.sp4_v_b_11 <X> T_18_10.sp4_h_l_41
 (15 6)  (943 166)  (943 166)  routing T_18_10.sp4_h_r_13 <X> T_18_10.lc_trk_g1_5
 (16 6)  (944 166)  (944 166)  routing T_18_10.sp4_h_r_13 <X> T_18_10.lc_trk_g1_5
 (17 6)  (945 166)  (945 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (946 166)  (946 166)  routing T_18_10.sp4_h_r_13 <X> T_18_10.lc_trk_g1_5
 (15 9)  (943 169)  (943 169)  routing T_18_10.sp4_v_t_29 <X> T_18_10.lc_trk_g2_0
 (16 9)  (944 169)  (944 169)  routing T_18_10.sp4_v_t_29 <X> T_18_10.lc_trk_g2_0
 (17 9)  (945 169)  (945 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (19 11)  (947 171)  (947 171)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 12)  (949 172)  (949 172)  routing T_18_10.sp4_v_t_22 <X> T_18_10.lc_trk_g3_3
 (22 12)  (950 172)  (950 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (951 172)  (951 172)  routing T_18_10.sp4_v_t_22 <X> T_18_10.lc_trk_g3_3
 (21 13)  (949 173)  (949 173)  routing T_18_10.sp4_v_t_22 <X> T_18_10.lc_trk_g3_3
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (13 14)  (941 174)  (941 174)  routing T_18_10.sp4_v_b_11 <X> T_18_10.sp4_v_t_46
 (0 15)  (928 175)  (928 175)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 175)  (929 175)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_7/s_r


LogicTile_19_10

 (14 0)  (996 160)  (996 160)  routing T_19_10.sp4_h_r_8 <X> T_19_10.lc_trk_g0_0
 (28 0)  (1010 160)  (1010 160)  routing T_19_10.lc_trk_g2_1 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 160)  (1011 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 160)  (1013 160)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 160)  (1014 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 160)  (1015 160)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 160)  (1018 160)  LC_0 Logic Functioning bit
 (38 0)  (1020 160)  (1020 160)  LC_0 Logic Functioning bit
 (41 0)  (1023 160)  (1023 160)  LC_0 Logic Functioning bit
 (43 0)  (1025 160)  (1025 160)  LC_0 Logic Functioning bit
 (45 0)  (1027 160)  (1027 160)  LC_0 Logic Functioning bit
 (15 1)  (997 161)  (997 161)  routing T_19_10.sp4_h_r_8 <X> T_19_10.lc_trk_g0_0
 (16 1)  (998 161)  (998 161)  routing T_19_10.sp4_h_r_8 <X> T_19_10.lc_trk_g0_0
 (17 1)  (999 161)  (999 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (29 1)  (1011 161)  (1011 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 161)  (1013 161)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_0/in_3
 (37 1)  (1019 161)  (1019 161)  LC_0 Logic Functioning bit
 (39 1)  (1021 161)  (1021 161)  LC_0 Logic Functioning bit
 (41 1)  (1023 161)  (1023 161)  LC_0 Logic Functioning bit
 (43 1)  (1025 161)  (1025 161)  LC_0 Logic Functioning bit
 (45 1)  (1027 161)  (1027 161)  LC_0 Logic Functioning bit
 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 163)  (982 163)  routing T_19_10.lc_trk_g1_1 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 3)  (984 163)  (984 163)  routing T_19_10.lc_trk_g1_1 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (11 4)  (993 164)  (993 164)  routing T_19_10.sp4_v_t_44 <X> T_19_10.sp4_v_b_5
 (13 4)  (995 164)  (995 164)  routing T_19_10.sp4_v_t_44 <X> T_19_10.sp4_v_b_5
 (15 4)  (997 164)  (997 164)  routing T_19_10.sp4_h_l_4 <X> T_19_10.lc_trk_g1_1
 (16 4)  (998 164)  (998 164)  routing T_19_10.sp4_h_l_4 <X> T_19_10.lc_trk_g1_1
 (17 4)  (999 164)  (999 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 164)  (1000 164)  routing T_19_10.sp4_h_l_4 <X> T_19_10.lc_trk_g1_1
 (18 5)  (1000 165)  (1000 165)  routing T_19_10.sp4_h_l_4 <X> T_19_10.lc_trk_g1_1
 (4 6)  (986 166)  (986 166)  routing T_19_10.sp4_h_r_3 <X> T_19_10.sp4_v_t_38
 (16 6)  (998 166)  (998 166)  routing T_19_10.sp4_v_b_5 <X> T_19_10.lc_trk_g1_5
 (17 6)  (999 166)  (999 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1000 166)  (1000 166)  routing T_19_10.sp4_v_b_5 <X> T_19_10.lc_trk_g1_5
 (5 7)  (987 167)  (987 167)  routing T_19_10.sp4_h_r_3 <X> T_19_10.sp4_v_t_38
 (17 8)  (999 168)  (999 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 10)  (1004 170)  (1004 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (1003 171)  (1003 171)  routing T_19_10.sp4_r_v_b_39 <X> T_19_10.lc_trk_g2_7
 (1 14)  (983 174)  (983 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (993 174)  (993 174)  routing T_19_10.sp4_v_b_3 <X> T_19_10.sp4_v_t_46
 (13 14)  (995 174)  (995 174)  routing T_19_10.sp4_v_b_3 <X> T_19_10.sp4_v_t_46
 (0 15)  (982 175)  (982 175)  routing T_19_10.lc_trk_g1_5 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 175)  (983 175)  routing T_19_10.lc_trk_g1_5 <X> T_19_10.wire_logic_cluster/lc_7/s_r


LogicTile_20_10

 (14 0)  (1050 160)  (1050 160)  routing T_20_10.lft_op_0 <X> T_20_10.lc_trk_g0_0
 (21 0)  (1057 160)  (1057 160)  routing T_20_10.sp4_h_r_11 <X> T_20_10.lc_trk_g0_3
 (22 0)  (1058 160)  (1058 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1059 160)  (1059 160)  routing T_20_10.sp4_h_r_11 <X> T_20_10.lc_trk_g0_3
 (24 0)  (1060 160)  (1060 160)  routing T_20_10.sp4_h_r_11 <X> T_20_10.lc_trk_g0_3
 (15 1)  (1051 161)  (1051 161)  routing T_20_10.lft_op_0 <X> T_20_10.lc_trk_g0_0
 (17 1)  (1053 161)  (1053 161)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (19 2)  (1055 162)  (1055 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (16 4)  (1052 164)  (1052 164)  routing T_20_10.sp4_v_b_9 <X> T_20_10.lc_trk_g1_1
 (17 4)  (1053 164)  (1053 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1054 164)  (1054 164)  routing T_20_10.sp4_v_b_9 <X> T_20_10.lc_trk_g1_1
 (10 5)  (1046 165)  (1046 165)  routing T_20_10.sp4_h_r_11 <X> T_20_10.sp4_v_b_4
 (13 5)  (1049 165)  (1049 165)  routing T_20_10.sp4_v_t_37 <X> T_20_10.sp4_h_r_5
 (15 5)  (1051 165)  (1051 165)  routing T_20_10.bot_op_0 <X> T_20_10.lc_trk_g1_0
 (17 5)  (1053 165)  (1053 165)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (1054 165)  (1054 165)  routing T_20_10.sp4_v_b_9 <X> T_20_10.lc_trk_g1_1
 (8 6)  (1044 166)  (1044 166)  routing T_20_10.sp4_v_t_41 <X> T_20_10.sp4_h_l_41
 (9 6)  (1045 166)  (1045 166)  routing T_20_10.sp4_v_t_41 <X> T_20_10.sp4_h_l_41
 (12 10)  (1048 170)  (1048 170)  routing T_20_10.sp4_v_t_39 <X> T_20_10.sp4_h_l_45
 (27 10)  (1063 170)  (1063 170)  routing T_20_10.lc_trk_g1_1 <X> T_20_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 170)  (1065 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 170)  (1067 170)  routing T_20_10.lc_trk_g3_7 <X> T_20_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 170)  (1068 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 170)  (1069 170)  routing T_20_10.lc_trk_g3_7 <X> T_20_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 170)  (1070 170)  routing T_20_10.lc_trk_g3_7 <X> T_20_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 170)  (1072 170)  LC_5 Logic Functioning bit
 (38 10)  (1074 170)  (1074 170)  LC_5 Logic Functioning bit
 (41 10)  (1077 170)  (1077 170)  LC_5 Logic Functioning bit
 (43 10)  (1079 170)  (1079 170)  LC_5 Logic Functioning bit
 (11 11)  (1047 171)  (1047 171)  routing T_20_10.sp4_v_t_39 <X> T_20_10.sp4_h_l_45
 (13 11)  (1049 171)  (1049 171)  routing T_20_10.sp4_v_t_39 <X> T_20_10.sp4_h_l_45
 (27 11)  (1063 171)  (1063 171)  routing T_20_10.lc_trk_g3_0 <X> T_20_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 171)  (1064 171)  routing T_20_10.lc_trk_g3_0 <X> T_20_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 171)  (1065 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 171)  (1067 171)  routing T_20_10.lc_trk_g3_7 <X> T_20_10.wire_logic_cluster/lc_5/in_3
 (37 11)  (1073 171)  (1073 171)  LC_5 Logic Functioning bit
 (39 11)  (1075 171)  (1075 171)  LC_5 Logic Functioning bit
 (41 11)  (1077 171)  (1077 171)  LC_5 Logic Functioning bit
 (43 11)  (1079 171)  (1079 171)  LC_5 Logic Functioning bit
 (14 12)  (1050 172)  (1050 172)  routing T_20_10.rgt_op_0 <X> T_20_10.lc_trk_g3_0
 (27 12)  (1063 172)  (1063 172)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 172)  (1064 172)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 172)  (1065 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 172)  (1066 172)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 172)  (1068 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 172)  (1072 172)  LC_6 Logic Functioning bit
 (37 12)  (1073 172)  (1073 172)  LC_6 Logic Functioning bit
 (41 12)  (1077 172)  (1077 172)  LC_6 Logic Functioning bit
 (43 12)  (1079 172)  (1079 172)  LC_6 Logic Functioning bit
 (50 12)  (1086 172)  (1086 172)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (1051 173)  (1051 173)  routing T_20_10.rgt_op_0 <X> T_20_10.lc_trk_g3_0
 (17 13)  (1053 173)  (1053 173)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (30 13)  (1066 173)  (1066 173)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 173)  (1067 173)  routing T_20_10.lc_trk_g0_3 <X> T_20_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 173)  (1072 173)  LC_6 Logic Functioning bit
 (37 13)  (1073 173)  (1073 173)  LC_6 Logic Functioning bit
 (41 13)  (1077 173)  (1077 173)  LC_6 Logic Functioning bit
 (43 13)  (1079 173)  (1079 173)  LC_6 Logic Functioning bit
 (21 14)  (1057 174)  (1057 174)  routing T_20_10.sp4_v_t_26 <X> T_20_10.lc_trk_g3_7
 (22 14)  (1058 174)  (1058 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1059 174)  (1059 174)  routing T_20_10.sp4_v_t_26 <X> T_20_10.lc_trk_g3_7
 (25 14)  (1061 174)  (1061 174)  routing T_20_10.wire_logic_cluster/lc_6/out <X> T_20_10.lc_trk_g3_6
 (29 14)  (1065 174)  (1065 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (1072 174)  (1072 174)  LC_7 Logic Functioning bit
 (38 14)  (1074 174)  (1074 174)  LC_7 Logic Functioning bit
 (41 14)  (1077 174)  (1077 174)  LC_7 Logic Functioning bit
 (43 14)  (1079 174)  (1079 174)  LC_7 Logic Functioning bit
 (50 14)  (1086 174)  (1086 174)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (1057 175)  (1057 175)  routing T_20_10.sp4_v_t_26 <X> T_20_10.lc_trk_g3_7
 (22 15)  (1058 175)  (1058 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (1063 175)  (1063 175)  routing T_20_10.lc_trk_g1_0 <X> T_20_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 175)  (1065 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (1073 175)  (1073 175)  LC_7 Logic Functioning bit
 (38 15)  (1074 175)  (1074 175)  LC_7 Logic Functioning bit
 (41 15)  (1077 175)  (1077 175)  LC_7 Logic Functioning bit
 (42 15)  (1078 175)  (1078 175)  LC_7 Logic Functioning bit
 (46 15)  (1082 175)  (1082 175)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (1089 175)  (1089 175)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_21_10

 (31 0)  (1121 160)  (1121 160)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 160)  (1122 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 160)  (1123 160)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 160)  (1124 160)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 160)  (1126 160)  LC_0 Logic Functioning bit
 (37 0)  (1127 160)  (1127 160)  LC_0 Logic Functioning bit
 (38 0)  (1128 160)  (1128 160)  LC_0 Logic Functioning bit
 (39 0)  (1129 160)  (1129 160)  LC_0 Logic Functioning bit
 (45 0)  (1135 160)  (1135 160)  LC_0 Logic Functioning bit
 (31 1)  (1121 161)  (1121 161)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (1126 161)  (1126 161)  LC_0 Logic Functioning bit
 (37 1)  (1127 161)  (1127 161)  LC_0 Logic Functioning bit
 (38 1)  (1128 161)  (1128 161)  LC_0 Logic Functioning bit
 (39 1)  (1129 161)  (1129 161)  LC_0 Logic Functioning bit
 (44 1)  (1134 161)  (1134 161)  LC_0 Logic Functioning bit
 (45 1)  (1135 161)  (1135 161)  LC_0 Logic Functioning bit
 (47 1)  (1137 161)  (1137 161)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1090 162)  (1090 162)  routing T_21_10.glb_netwk_6 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 162)  (1091 162)  routing T_21_10.glb_netwk_6 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 162)  (1092 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 11)  (1104 171)  (1104 171)  routing T_21_10.sp4_r_v_b_36 <X> T_21_10.lc_trk_g2_4
 (17 11)  (1107 171)  (1107 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1090 174)  (1090 174)  routing T_21_10.lc_trk_g2_4 <X> T_21_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 174)  (1091 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1115 174)  (1115 174)  routing T_21_10.sp4_v_b_38 <X> T_21_10.lc_trk_g3_6
 (1 15)  (1091 175)  (1091 175)  routing T_21_10.lc_trk_g2_4 <X> T_21_10.wire_logic_cluster/lc_7/s_r
 (22 15)  (1112 175)  (1112 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1113 175)  (1113 175)  routing T_21_10.sp4_v_b_38 <X> T_21_10.lc_trk_g3_6
 (25 15)  (1115 175)  (1115 175)  routing T_21_10.sp4_v_b_38 <X> T_21_10.lc_trk_g3_6


LogicTile_22_10

 (26 4)  (1170 164)  (1170 164)  routing T_22_10.lc_trk_g3_7 <X> T_22_10.wire_logic_cluster/lc_2/in_0
 (32 4)  (1176 164)  (1176 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 164)  (1177 164)  routing T_22_10.lc_trk_g2_3 <X> T_22_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 164)  (1180 164)  LC_2 Logic Functioning bit
 (38 4)  (1182 164)  (1182 164)  LC_2 Logic Functioning bit
 (26 5)  (1170 165)  (1170 165)  routing T_22_10.lc_trk_g3_7 <X> T_22_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 165)  (1171 165)  routing T_22_10.lc_trk_g3_7 <X> T_22_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 165)  (1172 165)  routing T_22_10.lc_trk_g3_7 <X> T_22_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 165)  (1173 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 165)  (1175 165)  routing T_22_10.lc_trk_g2_3 <X> T_22_10.wire_logic_cluster/lc_2/in_3
 (37 5)  (1181 165)  (1181 165)  LC_2 Logic Functioning bit
 (39 5)  (1183 165)  (1183 165)  LC_2 Logic Functioning bit
 (51 5)  (1195 165)  (1195 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 7)  (1152 167)  (1152 167)  routing T_22_10.sp4_h_l_41 <X> T_22_10.sp4_v_t_41
 (2 8)  (1146 168)  (1146 168)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (21 8)  (1165 168)  (1165 168)  routing T_22_10.sp4_h_r_35 <X> T_22_10.lc_trk_g2_3
 (22 8)  (1166 168)  (1166 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1167 168)  (1167 168)  routing T_22_10.sp4_h_r_35 <X> T_22_10.lc_trk_g2_3
 (24 8)  (1168 168)  (1168 168)  routing T_22_10.sp4_h_r_35 <X> T_22_10.lc_trk_g2_3
 (21 14)  (1165 174)  (1165 174)  routing T_22_10.sp12_v_b_7 <X> T_22_10.lc_trk_g3_7
 (22 14)  (1166 174)  (1166 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1168 174)  (1168 174)  routing T_22_10.sp12_v_b_7 <X> T_22_10.lc_trk_g3_7
 (21 15)  (1165 175)  (1165 175)  routing T_22_10.sp12_v_b_7 <X> T_22_10.lc_trk_g3_7


LogicTile_23_10

 (14 2)  (1212 162)  (1212 162)  routing T_23_10.sp4_h_l_1 <X> T_23_10.lc_trk_g0_4
 (15 3)  (1213 163)  (1213 163)  routing T_23_10.sp4_h_l_1 <X> T_23_10.lc_trk_g0_4
 (16 3)  (1214 163)  (1214 163)  routing T_23_10.sp4_h_l_1 <X> T_23_10.lc_trk_g0_4
 (17 3)  (1215 163)  (1215 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (14 8)  (1212 168)  (1212 168)  routing T_23_10.sp4_h_r_40 <X> T_23_10.lc_trk_g2_0
 (14 9)  (1212 169)  (1212 169)  routing T_23_10.sp4_h_r_40 <X> T_23_10.lc_trk_g2_0
 (15 9)  (1213 169)  (1213 169)  routing T_23_10.sp4_h_r_40 <X> T_23_10.lc_trk_g2_0
 (16 9)  (1214 169)  (1214 169)  routing T_23_10.sp4_h_r_40 <X> T_23_10.lc_trk_g2_0
 (17 9)  (1215 169)  (1215 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (11 10)  (1209 170)  (1209 170)  routing T_23_10.sp4_h_l_38 <X> T_23_10.sp4_v_t_45
 (29 14)  (1227 174)  (1227 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 174)  (1228 174)  routing T_23_10.lc_trk_g0_4 <X> T_23_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 174)  (1230 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 174)  (1231 174)  routing T_23_10.lc_trk_g2_0 <X> T_23_10.wire_logic_cluster/lc_7/in_3
 (41 14)  (1239 174)  (1239 174)  LC_7 Logic Functioning bit
 (43 14)  (1241 174)  (1241 174)  LC_7 Logic Functioning bit
 (48 14)  (1246 174)  (1246 174)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (41 15)  (1239 175)  (1239 175)  LC_7 Logic Functioning bit
 (43 15)  (1241 175)  (1241 175)  LC_7 Logic Functioning bit


LogicTile_24_10

 (12 14)  (1264 174)  (1264 174)  routing T_24_10.sp4_v_t_40 <X> T_24_10.sp4_h_l_46
 (11 15)  (1263 175)  (1263 175)  routing T_24_10.sp4_v_t_40 <X> T_24_10.sp4_h_l_46
 (13 15)  (1265 175)  (1265 175)  routing T_24_10.sp4_v_t_40 <X> T_24_10.sp4_h_l_46


RAM_Tile_25_10

 (0 0)  (1306 160)  (1306 160)  Negative Clock bit

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (27 4)  (1333 164)  (1333 164)  routing T_25_10.lc_trk_g3_2 <X> T_25_10.wire_bram/ram/WDATA_5
 (28 4)  (1334 164)  (1334 164)  routing T_25_10.lc_trk_g3_2 <X> T_25_10.wire_bram/ram/WDATA_5
 (29 4)  (1335 164)  (1335 164)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (36 4)  (1342 164)  (1342 164)  Enable bit of Mux _out_links/OutMux8_2 => wire_bram/ram/RDATA_5 sp4_h_r_36
 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (30 5)  (1336 165)  (1336 165)  routing T_25_10.lc_trk_g3_2 <X> T_25_10.wire_bram/ram/WDATA_5
 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (17 10)  (1323 170)  (1323 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (4 12)  (1310 172)  (1310 172)  routing T_25_10.sp4_h_l_44 <X> T_25_10.sp4_v_b_9
 (25 12)  (1331 172)  (1331 172)  routing T_25_10.sp12_v_b_2 <X> T_25_10.lc_trk_g3_2
 (28 12)  (1334 172)  (1334 172)  routing T_25_10.lc_trk_g2_5 <X> T_25_10.wire_bram/ram/WDATA_1
 (29 12)  (1335 172)  (1335 172)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_1
 (30 12)  (1336 172)  (1336 172)  routing T_25_10.lc_trk_g2_5 <X> T_25_10.wire_bram/ram/WDATA_1
 (41 12)  (1347 172)  (1347 172)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (5 13)  (1311 173)  (1311 173)  routing T_25_10.sp4_h_l_44 <X> T_25_10.sp4_v_b_9
 (22 13)  (1328 173)  (1328 173)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_2 lc_trk_g3_2
 (24 13)  (1330 173)  (1330 173)  routing T_25_10.sp12_v_b_2 <X> T_25_10.lc_trk_g3_2
 (25 13)  (1331 173)  (1331 173)  routing T_25_10.sp12_v_b_2 <X> T_25_10.lc_trk_g3_2
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 174)  (1322 174)  routing T_25_10.sp4_v_b_37 <X> T_25_10.lc_trk_g3_5
 (17 14)  (1323 174)  (1323 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 174)  (1324 174)  routing T_25_10.sp4_v_b_37 <X> T_25_10.lc_trk_g3_5
 (0 15)  (1306 175)  (1306 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (18 15)  (1324 175)  (1324 175)  routing T_25_10.sp4_v_b_37 <X> T_25_10.lc_trk_g3_5


IO_Tile_33_10

 (14 13)  (1740 173)  (1740 173)  routing T_33_10.span4_vert_t_15 <X> T_33_10.span4_vert_b_3
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9

 (12 1)  (138 145)  (138 145)  routing T_3_9.sp4_h_r_2 <X> T_3_9.sp4_v_b_2


LogicTile_4_9



LogicTile_5_9

 (0 2)  (234 146)  (234 146)  routing T_5_9.lc_trk_g2_0 <X> T_5_9.wire_logic_cluster/lc_7/clk
 (2 2)  (236 146)  (236 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (236 147)  (236 147)  routing T_5_9.lc_trk_g2_0 <X> T_5_9.wire_logic_cluster/lc_7/clk
 (0 4)  (234 148)  (234 148)  routing T_5_9.lc_trk_g3_3 <X> T_5_9.wire_logic_cluster/lc_7/cen
 (1 4)  (235 148)  (235 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (234 149)  (234 149)  routing T_5_9.lc_trk_g3_3 <X> T_5_9.wire_logic_cluster/lc_7/cen
 (1 5)  (235 149)  (235 149)  routing T_5_9.lc_trk_g3_3 <X> T_5_9.wire_logic_cluster/lc_7/cen
 (15 6)  (249 150)  (249 150)  routing T_5_9.sp4_h_r_5 <X> T_5_9.lc_trk_g1_5
 (16 6)  (250 150)  (250 150)  routing T_5_9.sp4_h_r_5 <X> T_5_9.lc_trk_g1_5
 (17 6)  (251 150)  (251 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (252 151)  (252 151)  routing T_5_9.sp4_h_r_5 <X> T_5_9.lc_trk_g1_5
 (14 9)  (248 153)  (248 153)  routing T_5_9.sp4_h_r_24 <X> T_5_9.lc_trk_g2_0
 (15 9)  (249 153)  (249 153)  routing T_5_9.sp4_h_r_24 <X> T_5_9.lc_trk_g2_0
 (16 9)  (250 153)  (250 153)  routing T_5_9.sp4_h_r_24 <X> T_5_9.lc_trk_g2_0
 (17 9)  (251 153)  (251 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (17 10)  (251 154)  (251 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (256 154)  (256 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (260 154)  (260 154)  routing T_5_9.lc_trk_g2_7 <X> T_5_9.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 154)  (261 154)  routing T_5_9.lc_trk_g1_5 <X> T_5_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 154)  (263 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 154)  (264 154)  routing T_5_9.lc_trk_g1_5 <X> T_5_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 154)  (266 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 154)  (267 154)  routing T_5_9.lc_trk_g3_1 <X> T_5_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 154)  (268 154)  routing T_5_9.lc_trk_g3_1 <X> T_5_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 154)  (269 154)  routing T_5_9.lc_trk_g2_5 <X> T_5_9.input_2_5
 (37 10)  (271 154)  (271 154)  LC_5 Logic Functioning bit
 (38 10)  (272 154)  (272 154)  LC_5 Logic Functioning bit
 (41 10)  (275 154)  (275 154)  LC_5 Logic Functioning bit
 (42 10)  (276 154)  (276 154)  LC_5 Logic Functioning bit
 (45 10)  (279 154)  (279 154)  LC_5 Logic Functioning bit
 (46 10)  (280 154)  (280 154)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (260 155)  (260 155)  routing T_5_9.lc_trk_g2_7 <X> T_5_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 155)  (262 155)  routing T_5_9.lc_trk_g2_7 <X> T_5_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 155)  (263 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (266 155)  (266 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (267 155)  (267 155)  routing T_5_9.lc_trk_g2_5 <X> T_5_9.input_2_5
 (37 11)  (271 155)  (271 155)  LC_5 Logic Functioning bit
 (40 11)  (274 155)  (274 155)  LC_5 Logic Functioning bit
 (41 11)  (275 155)  (275 155)  LC_5 Logic Functioning bit
 (16 12)  (250 156)  (250 156)  routing T_5_9.sp4_v_t_12 <X> T_5_9.lc_trk_g3_1
 (17 12)  (251 156)  (251 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (252 156)  (252 156)  routing T_5_9.sp4_v_t_12 <X> T_5_9.lc_trk_g3_1
 (22 12)  (256 156)  (256 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (257 156)  (257 156)  routing T_5_9.sp12_v_b_19 <X> T_5_9.lc_trk_g3_3
 (21 13)  (255 157)  (255 157)  routing T_5_9.sp12_v_b_19 <X> T_5_9.lc_trk_g3_3
 (7 15)  (241 159)  (241 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_6_9

 (7 15)  (295 159)  (295 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_9

 (4 3)  (346 147)  (346 147)  routing T_7_9.sp4_h_r_4 <X> T_7_9.sp4_h_l_37
 (5 3)  (347 147)  (347 147)  routing T_7_9.sp4_h_l_37 <X> T_7_9.sp4_v_t_37
 (6 3)  (348 147)  (348 147)  routing T_7_9.sp4_h_r_4 <X> T_7_9.sp4_h_l_37
 (8 7)  (350 151)  (350 151)  routing T_7_9.sp4_h_r_4 <X> T_7_9.sp4_v_t_41
 (9 7)  (351 151)  (351 151)  routing T_7_9.sp4_h_r_4 <X> T_7_9.sp4_v_t_41
 (7 15)  (349 159)  (349 159)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_9

 (7 15)  (403 159)  (403 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_9_9

 (12 6)  (450 150)  (450 150)  routing T_9_9.sp4_v_t_40 <X> T_9_9.sp4_h_l_40
 (16 6)  (454 150)  (454 150)  routing T_9_9.sp4_v_b_13 <X> T_9_9.lc_trk_g1_5
 (17 6)  (455 150)  (455 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (456 150)  (456 150)  routing T_9_9.sp4_v_b_13 <X> T_9_9.lc_trk_g1_5
 (27 6)  (465 150)  (465 150)  routing T_9_9.lc_trk_g1_5 <X> T_9_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 150)  (467 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 150)  (468 150)  routing T_9_9.lc_trk_g1_5 <X> T_9_9.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 150)  (469 150)  routing T_9_9.lc_trk_g2_4 <X> T_9_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 150)  (470 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 150)  (471 150)  routing T_9_9.lc_trk_g2_4 <X> T_9_9.wire_logic_cluster/lc_3/in_3
 (41 6)  (479 150)  (479 150)  LC_3 Logic Functioning bit
 (43 6)  (481 150)  (481 150)  LC_3 Logic Functioning bit
 (11 7)  (449 151)  (449 151)  routing T_9_9.sp4_v_t_40 <X> T_9_9.sp4_h_l_40
 (18 7)  (456 151)  (456 151)  routing T_9_9.sp4_v_b_13 <X> T_9_9.lc_trk_g1_5
 (41 7)  (479 151)  (479 151)  LC_3 Logic Functioning bit
 (43 7)  (481 151)  (481 151)  LC_3 Logic Functioning bit
 (14 11)  (452 155)  (452 155)  routing T_9_9.sp12_v_b_20 <X> T_9_9.lc_trk_g2_4
 (16 11)  (454 155)  (454 155)  routing T_9_9.sp12_v_b_20 <X> T_9_9.lc_trk_g2_4
 (17 11)  (455 155)  (455 155)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (7 15)  (445 159)  (445 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_9

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (14 0)  (560 144)  (560 144)  routing T_11_9.sp4_h_l_5 <X> T_11_9.lc_trk_g0_0
 (31 0)  (577 144)  (577 144)  routing T_11_9.lc_trk_g2_5 <X> T_11_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 144)  (578 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 144)  (579 144)  routing T_11_9.lc_trk_g2_5 <X> T_11_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 144)  (582 144)  LC_0 Logic Functioning bit
 (37 0)  (583 144)  (583 144)  LC_0 Logic Functioning bit
 (38 0)  (584 144)  (584 144)  LC_0 Logic Functioning bit
 (39 0)  (585 144)  (585 144)  LC_0 Logic Functioning bit
 (45 0)  (591 144)  (591 144)  LC_0 Logic Functioning bit
 (47 0)  (593 144)  (593 144)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (560 145)  (560 145)  routing T_11_9.sp4_h_l_5 <X> T_11_9.lc_trk_g0_0
 (15 1)  (561 145)  (561 145)  routing T_11_9.sp4_h_l_5 <X> T_11_9.lc_trk_g0_0
 (16 1)  (562 145)  (562 145)  routing T_11_9.sp4_h_l_5 <X> T_11_9.lc_trk_g0_0
 (17 1)  (563 145)  (563 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (36 1)  (582 145)  (582 145)  LC_0 Logic Functioning bit
 (37 1)  (583 145)  (583 145)  LC_0 Logic Functioning bit
 (38 1)  (584 145)  (584 145)  LC_0 Logic Functioning bit
 (39 1)  (585 145)  (585 145)  LC_0 Logic Functioning bit
 (45 1)  (591 145)  (591 145)  LC_0 Logic Functioning bit
 (2 2)  (548 146)  (548 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (548 147)  (548 147)  routing T_11_9.lc_trk_g0_0 <X> T_11_9.wire_logic_cluster/lc_7/clk
 (8 3)  (554 147)  (554 147)  routing T_11_9.sp4_h_r_1 <X> T_11_9.sp4_v_t_36
 (9 3)  (555 147)  (555 147)  routing T_11_9.sp4_h_r_1 <X> T_11_9.sp4_v_t_36
 (9 6)  (555 150)  (555 150)  routing T_11_9.sp4_h_r_1 <X> T_11_9.sp4_h_l_41
 (10 6)  (556 150)  (556 150)  routing T_11_9.sp4_h_r_1 <X> T_11_9.sp4_h_l_41
 (8 7)  (554 151)  (554 151)  routing T_11_9.sp4_h_l_41 <X> T_11_9.sp4_v_t_41
 (16 10)  (562 154)  (562 154)  routing T_11_9.sp4_v_b_37 <X> T_11_9.lc_trk_g2_5
 (17 10)  (563 154)  (563 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 154)  (564 154)  routing T_11_9.sp4_v_b_37 <X> T_11_9.lc_trk_g2_5
 (18 11)  (564 155)  (564 155)  routing T_11_9.sp4_v_b_37 <X> T_11_9.lc_trk_g2_5
 (0 14)  (546 158)  (546 158)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 158)  (547 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (549 158)  (549 158)  routing T_11_9.sp12_h_r_1 <X> T_11_9.sp12_v_t_22
 (15 14)  (561 158)  (561 158)  routing T_11_9.sp4_h_r_45 <X> T_11_9.lc_trk_g3_5
 (16 14)  (562 158)  (562 158)  routing T_11_9.sp4_h_r_45 <X> T_11_9.lc_trk_g3_5
 (17 14)  (563 158)  (563 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (564 158)  (564 158)  routing T_11_9.sp4_h_r_45 <X> T_11_9.lc_trk_g3_5
 (0 15)  (546 159)  (546 159)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 159)  (547 159)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_7/s_r
 (3 15)  (549 159)  (549 159)  routing T_11_9.sp12_h_r_1 <X> T_11_9.sp12_v_t_22
 (18 15)  (564 159)  (564 159)  routing T_11_9.sp4_h_r_45 <X> T_11_9.lc_trk_g3_5


LogicTile_12_9

 (14 0)  (614 144)  (614 144)  routing T_12_9.sp4_h_l_5 <X> T_12_9.lc_trk_g0_0
 (27 0)  (627 144)  (627 144)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 144)  (628 144)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 144)  (629 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 144)  (632 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 144)  (636 144)  LC_0 Logic Functioning bit
 (39 0)  (639 144)  (639 144)  LC_0 Logic Functioning bit
 (41 0)  (641 144)  (641 144)  LC_0 Logic Functioning bit
 (42 0)  (642 144)  (642 144)  LC_0 Logic Functioning bit
 (44 0)  (644 144)  (644 144)  LC_0 Logic Functioning bit
 (45 0)  (645 144)  (645 144)  LC_0 Logic Functioning bit
 (14 1)  (614 145)  (614 145)  routing T_12_9.sp4_h_l_5 <X> T_12_9.lc_trk_g0_0
 (15 1)  (615 145)  (615 145)  routing T_12_9.sp4_h_l_5 <X> T_12_9.lc_trk_g0_0
 (16 1)  (616 145)  (616 145)  routing T_12_9.sp4_h_l_5 <X> T_12_9.lc_trk_g0_0
 (17 1)  (617 145)  (617 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (36 1)  (636 145)  (636 145)  LC_0 Logic Functioning bit
 (39 1)  (639 145)  (639 145)  LC_0 Logic Functioning bit
 (41 1)  (641 145)  (641 145)  LC_0 Logic Functioning bit
 (42 1)  (642 145)  (642 145)  LC_0 Logic Functioning bit
 (49 1)  (649 145)  (649 145)  Carry_In_Mux bit 

 (52 1)  (652 145)  (652 145)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (2 2)  (602 146)  (602 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (627 146)  (627 146)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 146)  (628 146)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 146)  (629 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 146)  (632 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 146)  (636 146)  LC_1 Logic Functioning bit
 (39 2)  (639 146)  (639 146)  LC_1 Logic Functioning bit
 (41 2)  (641 146)  (641 146)  LC_1 Logic Functioning bit
 (42 2)  (642 146)  (642 146)  LC_1 Logic Functioning bit
 (44 2)  (644 146)  (644 146)  LC_1 Logic Functioning bit
 (45 2)  (645 146)  (645 146)  LC_1 Logic Functioning bit
 (2 3)  (602 147)  (602 147)  routing T_12_9.lc_trk_g0_0 <X> T_12_9.wire_logic_cluster/lc_7/clk
 (36 3)  (636 147)  (636 147)  LC_1 Logic Functioning bit
 (39 3)  (639 147)  (639 147)  LC_1 Logic Functioning bit
 (41 3)  (641 147)  (641 147)  LC_1 Logic Functioning bit
 (42 3)  (642 147)  (642 147)  LC_1 Logic Functioning bit
 (0 4)  (600 148)  (600 148)  routing T_12_9.lc_trk_g2_2 <X> T_12_9.wire_logic_cluster/lc_7/cen
 (1 4)  (601 148)  (601 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (603 148)  (603 148)  routing T_12_9.sp12_v_b_0 <X> T_12_9.sp12_h_r_0
 (21 4)  (621 148)  (621 148)  routing T_12_9.wire_logic_cluster/lc_3/out <X> T_12_9.lc_trk_g1_3
 (22 4)  (622 148)  (622 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 148)  (625 148)  routing T_12_9.wire_logic_cluster/lc_2/out <X> T_12_9.lc_trk_g1_2
 (27 4)  (627 148)  (627 148)  routing T_12_9.lc_trk_g1_2 <X> T_12_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 148)  (629 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 148)  (632 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 148)  (636 148)  LC_2 Logic Functioning bit
 (39 4)  (639 148)  (639 148)  LC_2 Logic Functioning bit
 (41 4)  (641 148)  (641 148)  LC_2 Logic Functioning bit
 (42 4)  (642 148)  (642 148)  LC_2 Logic Functioning bit
 (44 4)  (644 148)  (644 148)  LC_2 Logic Functioning bit
 (45 4)  (645 148)  (645 148)  LC_2 Logic Functioning bit
 (1 5)  (601 149)  (601 149)  routing T_12_9.lc_trk_g2_2 <X> T_12_9.wire_logic_cluster/lc_7/cen
 (3 5)  (603 149)  (603 149)  routing T_12_9.sp12_v_b_0 <X> T_12_9.sp12_h_r_0
 (22 5)  (622 149)  (622 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 149)  (630 149)  routing T_12_9.lc_trk_g1_2 <X> T_12_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 149)  (636 149)  LC_2 Logic Functioning bit
 (39 5)  (639 149)  (639 149)  LC_2 Logic Functioning bit
 (41 5)  (641 149)  (641 149)  LC_2 Logic Functioning bit
 (42 5)  (642 149)  (642 149)  LC_2 Logic Functioning bit
 (27 6)  (627 150)  (627 150)  routing T_12_9.lc_trk_g1_3 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 150)  (629 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 150)  (632 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 150)  (636 150)  LC_3 Logic Functioning bit
 (39 6)  (639 150)  (639 150)  LC_3 Logic Functioning bit
 (41 6)  (641 150)  (641 150)  LC_3 Logic Functioning bit
 (42 6)  (642 150)  (642 150)  LC_3 Logic Functioning bit
 (45 6)  (645 150)  (645 150)  LC_3 Logic Functioning bit
 (30 7)  (630 151)  (630 151)  routing T_12_9.lc_trk_g1_3 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 151)  (636 151)  LC_3 Logic Functioning bit
 (39 7)  (639 151)  (639 151)  LC_3 Logic Functioning bit
 (41 7)  (641 151)  (641 151)  LC_3 Logic Functioning bit
 (42 7)  (642 151)  (642 151)  LC_3 Logic Functioning bit
 (48 7)  (648 151)  (648 151)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (9 9)  (609 153)  (609 153)  routing T_12_9.sp4_v_t_42 <X> T_12_9.sp4_v_b_7
 (22 9)  (622 153)  (622 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (625 153)  (625 153)  routing T_12_9.sp4_r_v_b_34 <X> T_12_9.lc_trk_g2_2
 (12 10)  (612 154)  (612 154)  routing T_12_9.sp4_h_r_5 <X> T_12_9.sp4_h_l_45
 (13 11)  (613 155)  (613 155)  routing T_12_9.sp4_h_r_5 <X> T_12_9.sp4_h_l_45
 (14 11)  (614 155)  (614 155)  routing T_12_9.sp4_h_l_17 <X> T_12_9.lc_trk_g2_4
 (15 11)  (615 155)  (615 155)  routing T_12_9.sp4_h_l_17 <X> T_12_9.lc_trk_g2_4
 (16 11)  (616 155)  (616 155)  routing T_12_9.sp4_h_l_17 <X> T_12_9.lc_trk_g2_4
 (17 11)  (617 155)  (617 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (14 12)  (614 156)  (614 156)  routing T_12_9.wire_logic_cluster/lc_0/out <X> T_12_9.lc_trk_g3_0
 (17 12)  (617 156)  (617 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 156)  (618 156)  routing T_12_9.wire_logic_cluster/lc_1/out <X> T_12_9.lc_trk_g3_1
 (17 13)  (617 157)  (617 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (600 158)  (600 158)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 158)  (601 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (601 159)  (601 159)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_7/s_r


LogicTile_13_9

 (22 7)  (676 151)  (676 151)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 151)  (678 151)  routing T_13_9.bot_op_6 <X> T_13_9.lc_trk_g1_6
 (22 10)  (676 154)  (676 154)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (678 154)  (678 154)  routing T_13_9.tnl_op_7 <X> T_13_9.lc_trk_g2_7
 (14 11)  (668 155)  (668 155)  routing T_13_9.sp12_v_b_20 <X> T_13_9.lc_trk_g2_4
 (16 11)  (670 155)  (670 155)  routing T_13_9.sp12_v_b_20 <X> T_13_9.lc_trk_g2_4
 (17 11)  (671 155)  (671 155)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (675 155)  (675 155)  routing T_13_9.tnl_op_7 <X> T_13_9.lc_trk_g2_7
 (3 12)  (657 156)  (657 156)  routing T_13_9.sp12_v_t_22 <X> T_13_9.sp12_h_r_1
 (22 12)  (676 156)  (676 156)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 156)  (678 156)  routing T_13_9.tnr_op_3 <X> T_13_9.lc_trk_g3_3
 (26 14)  (680 158)  (680 158)  routing T_13_9.lc_trk_g2_7 <X> T_13_9.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 158)  (682 158)  routing T_13_9.lc_trk_g2_4 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 158)  (683 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 158)  (684 158)  routing T_13_9.lc_trk_g2_4 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 158)  (686 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 158)  (687 158)  routing T_13_9.lc_trk_g3_3 <X> T_13_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 158)  (688 158)  routing T_13_9.lc_trk_g3_3 <X> T_13_9.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 158)  (689 158)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.input_2_7
 (36 14)  (690 158)  (690 158)  LC_7 Logic Functioning bit
 (37 14)  (691 158)  (691 158)  LC_7 Logic Functioning bit
 (38 14)  (692 158)  (692 158)  LC_7 Logic Functioning bit
 (41 14)  (695 158)  (695 158)  LC_7 Logic Functioning bit
 (42 14)  (696 158)  (696 158)  LC_7 Logic Functioning bit
 (43 14)  (697 158)  (697 158)  LC_7 Logic Functioning bit
 (26 15)  (680 159)  (680 159)  routing T_13_9.lc_trk_g2_7 <X> T_13_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 159)  (682 159)  routing T_13_9.lc_trk_g2_7 <X> T_13_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 159)  (683 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 159)  (685 159)  routing T_13_9.lc_trk_g3_3 <X> T_13_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 159)  (686 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (688 159)  (688 159)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.input_2_7
 (35 15)  (689 159)  (689 159)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.input_2_7
 (36 15)  (690 159)  (690 159)  LC_7 Logic Functioning bit
 (37 15)  (691 159)  (691 159)  LC_7 Logic Functioning bit
 (38 15)  (692 159)  (692 159)  LC_7 Logic Functioning bit
 (39 15)  (693 159)  (693 159)  LC_7 Logic Functioning bit
 (40 15)  (694 159)  (694 159)  LC_7 Logic Functioning bit
 (42 15)  (696 159)  (696 159)  LC_7 Logic Functioning bit
 (43 15)  (697 159)  (697 159)  LC_7 Logic Functioning bit
 (51 15)  (705 159)  (705 159)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_9

 (22 1)  (730 145)  (730 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (4 2)  (712 146)  (712 146)  routing T_14_9.sp4_v_b_0 <X> T_14_9.sp4_v_t_37
 (22 2)  (730 146)  (730 146)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 146)  (732 146)  routing T_14_9.top_op_7 <X> T_14_9.lc_trk_g0_7
 (21 3)  (729 147)  (729 147)  routing T_14_9.top_op_7 <X> T_14_9.lc_trk_g0_7
 (8 6)  (716 150)  (716 150)  routing T_14_9.sp4_v_t_47 <X> T_14_9.sp4_h_l_41
 (9 6)  (717 150)  (717 150)  routing T_14_9.sp4_v_t_47 <X> T_14_9.sp4_h_l_41
 (10 6)  (718 150)  (718 150)  routing T_14_9.sp4_v_t_47 <X> T_14_9.sp4_h_l_41
 (28 6)  (736 150)  (736 150)  routing T_14_9.lc_trk_g2_6 <X> T_14_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 150)  (737 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 150)  (738 150)  routing T_14_9.lc_trk_g2_6 <X> T_14_9.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 150)  (740 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 150)  (741 150)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 150)  (742 150)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 150)  (744 150)  LC_3 Logic Functioning bit
 (37 6)  (745 150)  (745 150)  LC_3 Logic Functioning bit
 (38 6)  (746 150)  (746 150)  LC_3 Logic Functioning bit
 (39 6)  (747 150)  (747 150)  LC_3 Logic Functioning bit
 (41 6)  (749 150)  (749 150)  LC_3 Logic Functioning bit
 (43 6)  (751 150)  (751 150)  LC_3 Logic Functioning bit
 (11 7)  (719 151)  (719 151)  routing T_14_9.sp4_h_r_5 <X> T_14_9.sp4_h_l_40
 (30 7)  (738 151)  (738 151)  routing T_14_9.lc_trk_g2_6 <X> T_14_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 151)  (744 151)  LC_3 Logic Functioning bit
 (37 7)  (745 151)  (745 151)  LC_3 Logic Functioning bit
 (38 7)  (746 151)  (746 151)  LC_3 Logic Functioning bit
 (39 7)  (747 151)  (747 151)  LC_3 Logic Functioning bit
 (41 7)  (749 151)  (749 151)  LC_3 Logic Functioning bit
 (43 7)  (751 151)  (751 151)  LC_3 Logic Functioning bit
 (46 7)  (754 151)  (754 151)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (25 8)  (733 152)  (733 152)  routing T_14_9.bnl_op_2 <X> T_14_9.lc_trk_g2_2
 (31 8)  (739 152)  (739 152)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 152)  (740 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 152)  (741 152)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 152)  (742 152)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 152)  (744 152)  LC_4 Logic Functioning bit
 (38 8)  (746 152)  (746 152)  LC_4 Logic Functioning bit
 (51 8)  (759 152)  (759 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (730 153)  (730 153)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (733 153)  (733 153)  routing T_14_9.bnl_op_2 <X> T_14_9.lc_trk_g2_2
 (27 9)  (735 153)  (735 153)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 153)  (736 153)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 153)  (737 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 153)  (739 153)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 153)  (745 153)  LC_4 Logic Functioning bit
 (39 9)  (747 153)  (747 153)  LC_4 Logic Functioning bit
 (4 10)  (712 154)  (712 154)  routing T_14_9.sp4_h_r_6 <X> T_14_9.sp4_v_t_43
 (25 10)  (733 154)  (733 154)  routing T_14_9.bnl_op_6 <X> T_14_9.lc_trk_g2_6
 (26 10)  (734 154)  (734 154)  routing T_14_9.lc_trk_g0_7 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 154)  (737 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 154)  (740 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 154)  (741 154)  routing T_14_9.lc_trk_g2_2 <X> T_14_9.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 154)  (745 154)  LC_5 Logic Functioning bit
 (39 10)  (747 154)  (747 154)  LC_5 Logic Functioning bit
 (5 11)  (713 155)  (713 155)  routing T_14_9.sp4_h_r_6 <X> T_14_9.sp4_v_t_43
 (22 11)  (730 155)  (730 155)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 155)  (733 155)  routing T_14_9.bnl_op_6 <X> T_14_9.lc_trk_g2_6
 (26 11)  (734 155)  (734 155)  routing T_14_9.lc_trk_g0_7 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 155)  (737 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 155)  (738 155)  routing T_14_9.lc_trk_g0_2 <X> T_14_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 155)  (739 155)  routing T_14_9.lc_trk_g2_2 <X> T_14_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 155)  (744 155)  LC_5 Logic Functioning bit
 (37 11)  (745 155)  (745 155)  LC_5 Logic Functioning bit
 (38 11)  (746 155)  (746 155)  LC_5 Logic Functioning bit
 (39 11)  (747 155)  (747 155)  LC_5 Logic Functioning bit
 (40 11)  (748 155)  (748 155)  LC_5 Logic Functioning bit
 (41 11)  (749 155)  (749 155)  LC_5 Logic Functioning bit
 (42 11)  (750 155)  (750 155)  LC_5 Logic Functioning bit
 (43 11)  (751 155)  (751 155)  LC_5 Logic Functioning bit
 (15 12)  (723 156)  (723 156)  routing T_14_9.tnl_op_1 <X> T_14_9.lc_trk_g3_1
 (17 12)  (725 156)  (725 156)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (726 157)  (726 157)  routing T_14_9.tnl_op_1 <X> T_14_9.lc_trk_g3_1
 (25 14)  (733 158)  (733 158)  routing T_14_9.bnl_op_6 <X> T_14_9.lc_trk_g3_6
 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (730 159)  (730 159)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (733 159)  (733 159)  routing T_14_9.bnl_op_6 <X> T_14_9.lc_trk_g3_6


LogicTile_15_9

 (8 2)  (770 146)  (770 146)  routing T_15_9.sp4_h_r_5 <X> T_15_9.sp4_h_l_36
 (10 2)  (772 146)  (772 146)  routing T_15_9.sp4_h_r_5 <X> T_15_9.sp4_h_l_36
 (12 6)  (774 150)  (774 150)  routing T_15_9.sp4_v_t_40 <X> T_15_9.sp4_h_l_40
 (11 7)  (773 151)  (773 151)  routing T_15_9.sp4_v_t_40 <X> T_15_9.sp4_h_l_40
 (2 8)  (764 152)  (764 152)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 14)  (766 158)  (766 158)  routing T_15_9.sp4_h_r_3 <X> T_15_9.sp4_v_t_44
 (6 14)  (768 158)  (768 158)  routing T_15_9.sp4_h_r_3 <X> T_15_9.sp4_v_t_44
 (5 15)  (767 159)  (767 159)  routing T_15_9.sp4_h_r_3 <X> T_15_9.sp4_v_t_44
 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (14 0)  (830 144)  (830 144)  routing T_16_9.wire_logic_cluster/lc_0/out <X> T_16_9.lc_trk_g0_0
 (27 0)  (843 144)  (843 144)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 144)  (844 144)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 144)  (845 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 144)  (847 144)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 144)  (848 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 144)  (849 144)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 144)  (850 144)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (41 0)  (857 144)  (857 144)  LC_0 Logic Functioning bit
 (43 0)  (859 144)  (859 144)  LC_0 Logic Functioning bit
 (45 0)  (861 144)  (861 144)  LC_0 Logic Functioning bit
 (46 0)  (862 144)  (862 144)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (869 144)  (869 144)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (833 145)  (833 145)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (845 145)  (845 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 145)  (847 145)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 145)  (852 145)  LC_0 Logic Functioning bit
 (37 1)  (853 145)  (853 145)  LC_0 Logic Functioning bit
 (38 1)  (854 145)  (854 145)  LC_0 Logic Functioning bit
 (39 1)  (855 145)  (855 145)  LC_0 Logic Functioning bit
 (40 1)  (856 145)  (856 145)  LC_0 Logic Functioning bit
 (42 1)  (858 145)  (858 145)  LC_0 Logic Functioning bit
 (0 2)  (816 146)  (816 146)  routing T_16_9.glb_netwk_3 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 147)  (816 147)  routing T_16_9.glb_netwk_3 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (12 6)  (828 150)  (828 150)  routing T_16_9.sp4_v_t_46 <X> T_16_9.sp4_h_l_40
 (11 7)  (827 151)  (827 151)  routing T_16_9.sp4_v_t_46 <X> T_16_9.sp4_h_l_40
 (13 7)  (829 151)  (829 151)  routing T_16_9.sp4_v_t_46 <X> T_16_9.sp4_h_l_40
 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (15 13)  (831 157)  (831 157)  routing T_16_9.sp4_v_t_29 <X> T_16_9.lc_trk_g3_0
 (16 13)  (832 157)  (832 157)  routing T_16_9.sp4_v_t_29 <X> T_16_9.lc_trk_g3_0
 (17 13)  (833 157)  (833 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (838 159)  (838 159)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (839 159)  (839 159)  routing T_16_9.sp12_v_t_21 <X> T_16_9.lc_trk_g3_6
 (25 15)  (841 159)  (841 159)  routing T_16_9.sp12_v_t_21 <X> T_16_9.lc_trk_g3_6


LogicTile_17_9

 (26 0)  (900 144)  (900 144)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 144)  (901 144)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 144)  (902 144)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 144)  (903 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 144)  (905 144)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 144)  (906 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 144)  (908 144)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 144)  (910 144)  LC_0 Logic Functioning bit
 (37 0)  (911 144)  (911 144)  LC_0 Logic Functioning bit
 (38 0)  (912 144)  (912 144)  LC_0 Logic Functioning bit
 (39 0)  (913 144)  (913 144)  LC_0 Logic Functioning bit
 (41 0)  (915 144)  (915 144)  LC_0 Logic Functioning bit
 (43 0)  (917 144)  (917 144)  LC_0 Logic Functioning bit
 (45 0)  (919 144)  (919 144)  LC_0 Logic Functioning bit
 (52 0)  (926 144)  (926 144)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (888 145)  (888 145)  routing T_17_9.sp4_r_v_b_35 <X> T_17_9.lc_trk_g0_0
 (17 1)  (891 145)  (891 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (900 145)  (900 145)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 145)  (902 145)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 145)  (903 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 145)  (910 145)  LC_0 Logic Functioning bit
 (38 1)  (912 145)  (912 145)  LC_0 Logic Functioning bit
 (45 1)  (919 145)  (919 145)  LC_0 Logic Functioning bit
 (46 1)  (920 145)  (920 145)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (876 147)  (876 147)  routing T_17_9.lc_trk_g0_0 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (14 7)  (888 151)  (888 151)  routing T_17_9.sp12_h_r_20 <X> T_17_9.lc_trk_g1_4
 (16 7)  (890 151)  (890 151)  routing T_17_9.sp12_h_r_20 <X> T_17_9.lc_trk_g1_4
 (17 7)  (891 151)  (891 151)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (4 10)  (878 154)  (878 154)  routing T_17_9.sp4_h_r_0 <X> T_17_9.sp4_v_t_43
 (6 10)  (880 154)  (880 154)  routing T_17_9.sp4_h_r_0 <X> T_17_9.sp4_v_t_43
 (5 11)  (879 155)  (879 155)  routing T_17_9.sp4_h_r_0 <X> T_17_9.sp4_v_t_43
 (16 11)  (890 155)  (890 155)  routing T_17_9.sp12_v_b_12 <X> T_17_9.lc_trk_g2_4
 (17 11)  (891 155)  (891 155)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (896 155)  (896 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 155)  (897 155)  routing T_17_9.sp4_v_b_46 <X> T_17_9.lc_trk_g2_6
 (24 11)  (898 155)  (898 155)  routing T_17_9.sp4_v_b_46 <X> T_17_9.lc_trk_g2_6
 (15 13)  (889 157)  (889 157)  routing T_17_9.tnr_op_0 <X> T_17_9.lc_trk_g3_0
 (17 13)  (891 157)  (891 157)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (0 14)  (874 158)  (874 158)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 158)  (875 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 159)  (875 159)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (8 0)  (936 144)  (936 144)  routing T_18_9.sp4_h_l_40 <X> T_18_9.sp4_h_r_1
 (10 0)  (938 144)  (938 144)  routing T_18_9.sp4_h_l_40 <X> T_18_9.sp4_h_r_1
 (26 4)  (954 148)  (954 148)  routing T_18_9.lc_trk_g1_7 <X> T_18_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 148)  (955 148)  routing T_18_9.lc_trk_g3_2 <X> T_18_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 148)  (956 148)  routing T_18_9.lc_trk_g3_2 <X> T_18_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 148)  (957 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 148)  (959 148)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 148)  (960 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 148)  (961 148)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 148)  (962 148)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 148)  (964 148)  LC_2 Logic Functioning bit
 (38 4)  (966 148)  (966 148)  LC_2 Logic Functioning bit
 (41 4)  (969 148)  (969 148)  LC_2 Logic Functioning bit
 (43 4)  (971 148)  (971 148)  LC_2 Logic Functioning bit
 (15 5)  (943 149)  (943 149)  routing T_18_9.bot_op_0 <X> T_18_9.lc_trk_g1_0
 (17 5)  (945 149)  (945 149)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (954 149)  (954 149)  routing T_18_9.lc_trk_g1_7 <X> T_18_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 149)  (955 149)  routing T_18_9.lc_trk_g1_7 <X> T_18_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 149)  (957 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 149)  (958 149)  routing T_18_9.lc_trk_g3_2 <X> T_18_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 149)  (959 149)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 149)  (965 149)  LC_2 Logic Functioning bit
 (39 5)  (967 149)  (967 149)  LC_2 Logic Functioning bit
 (41 5)  (969 149)  (969 149)  LC_2 Logic Functioning bit
 (43 5)  (971 149)  (971 149)  LC_2 Logic Functioning bit
 (12 6)  (940 150)  (940 150)  routing T_18_9.sp4_v_t_40 <X> T_18_9.sp4_h_l_40
 (22 6)  (950 150)  (950 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (32 6)  (960 150)  (960 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 150)  (961 150)  routing T_18_9.lc_trk_g2_0 <X> T_18_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 150)  (964 150)  LC_3 Logic Functioning bit
 (38 6)  (966 150)  (966 150)  LC_3 Logic Functioning bit
 (39 6)  (967 150)  (967 150)  LC_3 Logic Functioning bit
 (43 6)  (971 150)  (971 150)  LC_3 Logic Functioning bit
 (46 6)  (974 150)  (974 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (978 150)  (978 150)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (980 150)  (980 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (11 7)  (939 151)  (939 151)  routing T_18_9.sp4_v_t_40 <X> T_18_9.sp4_h_l_40
 (27 7)  (955 151)  (955 151)  routing T_18_9.lc_trk_g1_0 <X> T_18_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 151)  (957 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 151)  (965 151)  LC_3 Logic Functioning bit
 (38 7)  (966 151)  (966 151)  LC_3 Logic Functioning bit
 (39 7)  (967 151)  (967 151)  LC_3 Logic Functioning bit
 (42 7)  (970 151)  (970 151)  LC_3 Logic Functioning bit
 (47 7)  (975 151)  (975 151)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (976 151)  (976 151)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (942 152)  (942 152)  routing T_18_9.rgt_op_0 <X> T_18_9.lc_trk_g2_0
 (15 9)  (943 153)  (943 153)  routing T_18_9.rgt_op_0 <X> T_18_9.lc_trk_g2_0
 (17 9)  (945 153)  (945 153)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (25 12)  (953 156)  (953 156)  routing T_18_9.wire_logic_cluster/lc_2/out <X> T_18_9.lc_trk_g3_2
 (22 13)  (950 157)  (950 157)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (5 15)  (933 159)  (933 159)  routing T_18_9.sp4_h_l_44 <X> T_18_9.sp4_v_t_44
 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (950 159)  (950 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (951 159)  (951 159)  routing T_18_9.sp4_h_r_30 <X> T_18_9.lc_trk_g3_6
 (24 15)  (952 159)  (952 159)  routing T_18_9.sp4_h_r_30 <X> T_18_9.lc_trk_g3_6
 (25 15)  (953 159)  (953 159)  routing T_18_9.sp4_h_r_30 <X> T_18_9.lc_trk_g3_6


LogicTile_19_9

 (31 0)  (1013 144)  (1013 144)  routing T_19_9.lc_trk_g1_4 <X> T_19_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 144)  (1014 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 144)  (1016 144)  routing T_19_9.lc_trk_g1_4 <X> T_19_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 144)  (1018 144)  LC_0 Logic Functioning bit
 (37 0)  (1019 144)  (1019 144)  LC_0 Logic Functioning bit
 (38 0)  (1020 144)  (1020 144)  LC_0 Logic Functioning bit
 (39 0)  (1021 144)  (1021 144)  LC_0 Logic Functioning bit
 (45 0)  (1027 144)  (1027 144)  LC_0 Logic Functioning bit
 (36 1)  (1018 145)  (1018 145)  LC_0 Logic Functioning bit
 (37 1)  (1019 145)  (1019 145)  LC_0 Logic Functioning bit
 (38 1)  (1020 145)  (1020 145)  LC_0 Logic Functioning bit
 (39 1)  (1021 145)  (1021 145)  LC_0 Logic Functioning bit
 (45 1)  (1027 145)  (1027 145)  LC_0 Logic Functioning bit
 (0 2)  (982 146)  (982 146)  routing T_19_9.glb_netwk_6 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (1 2)  (983 146)  (983 146)  routing T_19_9.glb_netwk_6 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (2 2)  (984 146)  (984 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 5)  (988 149)  (988 149)  routing T_19_9.sp4_h_l_38 <X> T_19_9.sp4_h_r_3
 (17 7)  (999 151)  (999 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (996 154)  (996 154)  routing T_19_9.sp4_h_r_36 <X> T_19_9.lc_trk_g2_4
 (15 11)  (997 155)  (997 155)  routing T_19_9.sp4_h_r_36 <X> T_19_9.lc_trk_g2_4
 (16 11)  (998 155)  (998 155)  routing T_19_9.sp4_h_r_36 <X> T_19_9.lc_trk_g2_4
 (17 11)  (999 155)  (999 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (982 158)  (982 158)  routing T_19_9.lc_trk_g2_4 <X> T_19_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 158)  (983 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (983 159)  (983 159)  routing T_19_9.lc_trk_g2_4 <X> T_19_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (27 0)  (1063 144)  (1063 144)  routing T_20_9.lc_trk_g3_0 <X> T_20_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 144)  (1064 144)  routing T_20_9.lc_trk_g3_0 <X> T_20_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 144)  (1065 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 144)  (1068 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 144)  (1069 144)  routing T_20_9.lc_trk_g3_2 <X> T_20_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 144)  (1070 144)  routing T_20_9.lc_trk_g3_2 <X> T_20_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 144)  (1072 144)  LC_0 Logic Functioning bit
 (38 0)  (1074 144)  (1074 144)  LC_0 Logic Functioning bit
 (41 0)  (1077 144)  (1077 144)  LC_0 Logic Functioning bit
 (43 0)  (1079 144)  (1079 144)  LC_0 Logic Functioning bit
 (45 0)  (1081 144)  (1081 144)  LC_0 Logic Functioning bit
 (28 1)  (1064 145)  (1064 145)  routing T_20_9.lc_trk_g2_0 <X> T_20_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 145)  (1065 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 145)  (1067 145)  routing T_20_9.lc_trk_g3_2 <X> T_20_9.wire_logic_cluster/lc_0/in_3
 (37 1)  (1073 145)  (1073 145)  LC_0 Logic Functioning bit
 (39 1)  (1075 145)  (1075 145)  LC_0 Logic Functioning bit
 (41 1)  (1077 145)  (1077 145)  LC_0 Logic Functioning bit
 (43 1)  (1079 145)  (1079 145)  LC_0 Logic Functioning bit
 (44 1)  (1080 145)  (1080 145)  LC_0 Logic Functioning bit
 (45 1)  (1081 145)  (1081 145)  LC_0 Logic Functioning bit
 (0 2)  (1036 146)  (1036 146)  routing T_20_9.lc_trk_g3_1 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 146)  (1038 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 146)  (1044 146)  routing T_20_9.sp4_v_t_42 <X> T_20_9.sp4_h_l_36
 (9 2)  (1045 146)  (1045 146)  routing T_20_9.sp4_v_t_42 <X> T_20_9.sp4_h_l_36
 (10 2)  (1046 146)  (1046 146)  routing T_20_9.sp4_v_t_42 <X> T_20_9.sp4_h_l_36
 (0 3)  (1036 147)  (1036 147)  routing T_20_9.lc_trk_g3_1 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 147)  (1038 147)  routing T_20_9.lc_trk_g3_1 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 147)  (1050 147)  routing T_20_9.sp4_r_v_b_28 <X> T_20_9.lc_trk_g0_4
 (17 3)  (1053 147)  (1053 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (9 4)  (1045 148)  (1045 148)  routing T_20_9.sp4_v_t_41 <X> T_20_9.sp4_h_r_4
 (15 9)  (1051 153)  (1051 153)  routing T_20_9.tnr_op_0 <X> T_20_9.lc_trk_g2_0
 (17 9)  (1053 153)  (1053 153)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (6 11)  (1042 155)  (1042 155)  routing T_20_9.sp4_h_r_6 <X> T_20_9.sp4_h_l_43
 (14 12)  (1050 156)  (1050 156)  routing T_20_9.bnl_op_0 <X> T_20_9.lc_trk_g3_0
 (15 12)  (1051 156)  (1051 156)  routing T_20_9.sp4_h_r_25 <X> T_20_9.lc_trk_g3_1
 (16 12)  (1052 156)  (1052 156)  routing T_20_9.sp4_h_r_25 <X> T_20_9.lc_trk_g3_1
 (17 12)  (1053 156)  (1053 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (14 13)  (1050 157)  (1050 157)  routing T_20_9.bnl_op_0 <X> T_20_9.lc_trk_g3_0
 (17 13)  (1053 157)  (1053 157)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (1054 157)  (1054 157)  routing T_20_9.sp4_h_r_25 <X> T_20_9.lc_trk_g3_1
 (22 13)  (1058 157)  (1058 157)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1059 157)  (1059 157)  routing T_20_9.sp12_v_t_9 <X> T_20_9.lc_trk_g3_2
 (1 14)  (1037 158)  (1037 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 159)  (1037 159)  routing T_20_9.lc_trk_g0_4 <X> T_20_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (21 0)  (1111 144)  (1111 144)  routing T_21_9.sp4_h_r_19 <X> T_21_9.lc_trk_g0_3
 (22 0)  (1112 144)  (1112 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1113 144)  (1113 144)  routing T_21_9.sp4_h_r_19 <X> T_21_9.lc_trk_g0_3
 (24 0)  (1114 144)  (1114 144)  routing T_21_9.sp4_h_r_19 <X> T_21_9.lc_trk_g0_3
 (21 1)  (1111 145)  (1111 145)  routing T_21_9.sp4_h_r_19 <X> T_21_9.lc_trk_g0_3
 (4 6)  (1094 150)  (1094 150)  routing T_21_9.sp4_v_b_3 <X> T_21_9.sp4_v_t_38
 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (26 12)  (1116 156)  (1116 156)  routing T_21_9.lc_trk_g3_5 <X> T_21_9.wire_logic_cluster/lc_6/in_0
 (32 12)  (1122 156)  (1122 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 156)  (1126 156)  LC_6 Logic Functioning bit
 (38 12)  (1128 156)  (1128 156)  LC_6 Logic Functioning bit
 (27 13)  (1117 157)  (1117 157)  routing T_21_9.lc_trk_g3_5 <X> T_21_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 157)  (1118 157)  routing T_21_9.lc_trk_g3_5 <X> T_21_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 157)  (1119 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 157)  (1121 157)  routing T_21_9.lc_trk_g0_3 <X> T_21_9.wire_logic_cluster/lc_6/in_3
 (37 13)  (1127 157)  (1127 157)  LC_6 Logic Functioning bit
 (39 13)  (1129 157)  (1129 157)  LC_6 Logic Functioning bit
 (51 13)  (1141 157)  (1141 157)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (1105 158)  (1105 158)  routing T_21_9.tnl_op_5 <X> T_21_9.lc_trk_g3_5
 (17 14)  (1107 158)  (1107 158)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (1102 159)  (1102 159)  routing T_21_9.sp4_h_l_46 <X> T_21_9.sp4_v_t_46
 (18 15)  (1108 159)  (1108 159)  routing T_21_9.tnl_op_5 <X> T_21_9.lc_trk_g3_5


LogicTile_22_9

 (14 11)  (1158 155)  (1158 155)  routing T_22_9.sp4_h_l_17 <X> T_22_9.lc_trk_g2_4
 (15 11)  (1159 155)  (1159 155)  routing T_22_9.sp4_h_l_17 <X> T_22_9.lc_trk_g2_4
 (16 11)  (1160 155)  (1160 155)  routing T_22_9.sp4_h_l_17 <X> T_22_9.lc_trk_g2_4
 (17 11)  (1161 155)  (1161 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (16 12)  (1160 156)  (1160 156)  routing T_22_9.sp4_v_t_12 <X> T_22_9.lc_trk_g3_1
 (17 12)  (1161 156)  (1161 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1162 156)  (1162 156)  routing T_22_9.sp4_v_t_12 <X> T_22_9.lc_trk_g3_1
 (27 14)  (1171 158)  (1171 158)  routing T_22_9.lc_trk_g3_1 <X> T_22_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 158)  (1172 158)  routing T_22_9.lc_trk_g3_1 <X> T_22_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 158)  (1173 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 158)  (1175 158)  routing T_22_9.lc_trk_g2_4 <X> T_22_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 158)  (1176 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 158)  (1177 158)  routing T_22_9.lc_trk_g2_4 <X> T_22_9.wire_logic_cluster/lc_7/in_3
 (41 14)  (1185 158)  (1185 158)  LC_7 Logic Functioning bit
 (43 14)  (1187 158)  (1187 158)  LC_7 Logic Functioning bit
 (48 14)  (1192 158)  (1192 158)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6

 (41 15)  (1185 159)  (1185 159)  LC_7 Logic Functioning bit
 (43 15)  (1187 159)  (1187 159)  LC_7 Logic Functioning bit


LogicTile_23_9

 (7 10)  (1205 154)  (1205 154)  Column buffer control bit: LH_colbuf_cntl_3

 (11 10)  (1209 154)  (1209 154)  routing T_23_9.sp4_h_l_38 <X> T_23_9.sp4_v_t_45
 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (1206 159)  (1206 159)  routing T_23_9.sp4_h_r_4 <X> T_23_9.sp4_v_t_47
 (9 15)  (1207 159)  (1207 159)  routing T_23_9.sp4_h_r_4 <X> T_23_9.sp4_v_t_47
 (10 15)  (1208 159)  (1208 159)  routing T_23_9.sp4_h_r_4 <X> T_23_9.sp4_v_t_47


LogicTile_24_9

 (3 7)  (1255 151)  (1255 151)  routing T_24_9.sp12_h_l_23 <X> T_24_9.sp12_v_t_23
 (5 10)  (1257 154)  (1257 154)  routing T_24_9.sp4_v_t_37 <X> T_24_9.sp4_h_l_43
 (7 10)  (1259 154)  (1259 154)  Column buffer control bit: LH_colbuf_cntl_3

 (4 11)  (1256 155)  (1256 155)  routing T_24_9.sp4_v_t_37 <X> T_24_9.sp4_h_l_43
 (6 11)  (1258 155)  (1258 155)  routing T_24_9.sp4_v_t_37 <X> T_24_9.sp4_h_l_43
 (7 15)  (1259 159)  (1259 159)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_9

 (4 0)  (1310 144)  (1310 144)  routing T_25_9.sp4_v_t_37 <X> T_25_9.sp4_v_b_0
 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (27 4)  (1333 148)  (1333 148)  routing T_25_9.lc_trk_g1_4 <X> T_25_9.wire_bram/ram/WDATA_13
 (29 4)  (1335 148)  (1335 148)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_13
 (30 4)  (1336 148)  (1336 148)  routing T_25_9.lc_trk_g1_4 <X> T_25_9.wire_bram/ram/WDATA_13
 (38 4)  (1344 148)  (1344 148)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (15 7)  (1321 151)  (1321 151)  routing T_25_9.sp4_v_b_20 <X> T_25_9.lc_trk_g1_4
 (16 7)  (1322 151)  (1322 151)  routing T_25_9.sp4_v_b_20 <X> T_25_9.lc_trk_g1_4
 (17 7)  (1323 151)  (1323 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (22 8)  (1328 152)  (1328 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (3 9)  (1309 153)  (1309 153)  routing T_25_9.sp12_h_l_22 <X> T_25_9.sp12_v_b_1
 (21 9)  (1327 153)  (1327 153)  routing T_25_9.sp4_r_v_b_35 <X> T_25_9.lc_trk_g2_3
 (14 11)  (1320 155)  (1320 155)  routing T_25_9.sp4_r_v_b_36 <X> T_25_9.lc_trk_g2_4
 (17 11)  (1323 155)  (1323 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 12)  (1334 156)  (1334 156)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_9
 (29 12)  (1335 156)  (1335 156)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_9
 (30 13)  (1336 157)  (1336 157)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_9
 (37 13)  (1343 157)  (1343 157)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_9 sp4_h_r_28
 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_9

 (7 10)  (1355 154)  (1355 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (1355 159)  (1355 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_27_9

 (7 10)  (1409 154)  (1409 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8

 (14 3)  (3 131)  (3 131)  routing T_0_8.span4_vert_t_13 <X> T_0_8.span4_vert_b_1


LogicTile_1_8



LogicTile_2_8

 (13 6)  (85 134)  (85 134)  routing T_2_8.sp4_v_b_5 <X> T_2_8.sp4_v_t_40


LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (11 2)  (353 130)  (353 130)  routing T_7_8.sp4_h_r_8 <X> T_7_8.sp4_v_t_39
 (13 2)  (355 130)  (355 130)  routing T_7_8.sp4_h_r_8 <X> T_7_8.sp4_v_t_39
 (12 3)  (354 131)  (354 131)  routing T_7_8.sp4_h_r_8 <X> T_7_8.sp4_v_t_39
 (8 11)  (350 139)  (350 139)  routing T_7_8.sp4_h_r_1 <X> T_7_8.sp4_v_t_42
 (9 11)  (351 139)  (351 139)  routing T_7_8.sp4_h_r_1 <X> T_7_8.sp4_v_t_42
 (10 11)  (352 139)  (352 139)  routing T_7_8.sp4_h_r_1 <X> T_7_8.sp4_v_t_42


RAM_Tile_8_8

 (4 8)  (400 136)  (400 136)  routing T_8_8.sp4_v_t_47 <X> T_8_8.sp4_v_b_6
 (6 8)  (402 136)  (402 136)  routing T_8_8.sp4_v_t_47 <X> T_8_8.sp4_v_b_6
 (19 13)  (415 141)  (415 141)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_r_12


LogicTile_9_8

 (22 0)  (460 128)  (460 128)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (462 128)  (462 128)  routing T_9_8.top_op_3 <X> T_9_8.lc_trk_g0_3
 (29 0)  (467 128)  (467 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 128)  (469 128)  routing T_9_8.lc_trk_g3_6 <X> T_9_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 128)  (470 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 128)  (471 128)  routing T_9_8.lc_trk_g3_6 <X> T_9_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 128)  (472 128)  routing T_9_8.lc_trk_g3_6 <X> T_9_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 128)  (473 128)  routing T_9_8.lc_trk_g2_4 <X> T_9_8.input_2_0
 (38 0)  (476 128)  (476 128)  LC_0 Logic Functioning bit
 (40 0)  (478 128)  (478 128)  LC_0 Logic Functioning bit
 (41 0)  (479 128)  (479 128)  LC_0 Logic Functioning bit
 (42 0)  (480 128)  (480 128)  LC_0 Logic Functioning bit
 (45 0)  (483 128)  (483 128)  LC_0 Logic Functioning bit
 (52 0)  (490 128)  (490 128)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (452 129)  (452 129)  routing T_9_8.sp4_r_v_b_35 <X> T_9_8.lc_trk_g0_0
 (17 1)  (455 129)  (455 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (459 129)  (459 129)  routing T_9_8.top_op_3 <X> T_9_8.lc_trk_g0_3
 (29 1)  (467 129)  (467 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 129)  (468 129)  routing T_9_8.lc_trk_g0_3 <X> T_9_8.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 129)  (469 129)  routing T_9_8.lc_trk_g3_6 <X> T_9_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 129)  (470 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (471 129)  (471 129)  routing T_9_8.lc_trk_g2_4 <X> T_9_8.input_2_0
 (38 1)  (476 129)  (476 129)  LC_0 Logic Functioning bit
 (40 1)  (478 129)  (478 129)  LC_0 Logic Functioning bit
 (41 1)  (479 129)  (479 129)  LC_0 Logic Functioning bit
 (43 1)  (481 129)  (481 129)  LC_0 Logic Functioning bit
 (0 2)  (438 130)  (438 130)  routing T_9_8.lc_trk_g3_1 <X> T_9_8.wire_logic_cluster/lc_7/clk
 (2 2)  (440 130)  (440 130)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (438 131)  (438 131)  routing T_9_8.lc_trk_g3_1 <X> T_9_8.wire_logic_cluster/lc_7/clk
 (2 3)  (440 131)  (440 131)  routing T_9_8.lc_trk_g3_1 <X> T_9_8.wire_logic_cluster/lc_7/clk
 (0 4)  (438 132)  (438 132)  routing T_9_8.lc_trk_g2_2 <X> T_9_8.wire_logic_cluster/lc_7/cen
 (1 4)  (439 132)  (439 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (439 133)  (439 133)  routing T_9_8.lc_trk_g2_2 <X> T_9_8.wire_logic_cluster/lc_7/cen
 (3 6)  (441 134)  (441 134)  routing T_9_8.sp12_h_r_0 <X> T_9_8.sp12_v_t_23
 (3 7)  (441 135)  (441 135)  routing T_9_8.sp12_h_r_0 <X> T_9_8.sp12_v_t_23
 (22 9)  (460 137)  (460 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (463 137)  (463 137)  routing T_9_8.sp4_r_v_b_34 <X> T_9_8.lc_trk_g2_2
 (16 11)  (454 139)  (454 139)  routing T_9_8.sp12_v_b_12 <X> T_9_8.lc_trk_g2_4
 (17 11)  (455 139)  (455 139)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (16 12)  (454 140)  (454 140)  routing T_9_8.sp4_v_b_33 <X> T_9_8.lc_trk_g3_1
 (17 12)  (455 140)  (455 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (456 140)  (456 140)  routing T_9_8.sp4_v_b_33 <X> T_9_8.lc_trk_g3_1
 (18 13)  (456 141)  (456 141)  routing T_9_8.sp4_v_b_33 <X> T_9_8.lc_trk_g3_1
 (25 14)  (463 142)  (463 142)  routing T_9_8.sp4_v_b_38 <X> T_9_8.lc_trk_g3_6
 (22 15)  (460 143)  (460 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (461 143)  (461 143)  routing T_9_8.sp4_v_b_38 <X> T_9_8.lc_trk_g3_6
 (25 15)  (463 143)  (463 143)  routing T_9_8.sp4_v_b_38 <X> T_9_8.lc_trk_g3_6


LogicTile_10_8



LogicTile_11_8

 (14 1)  (560 129)  (560 129)  routing T_11_8.sp4_r_v_b_35 <X> T_11_8.lc_trk_g0_0
 (17 1)  (563 129)  (563 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (3 6)  (549 134)  (549 134)  routing T_11_8.sp12_h_r_0 <X> T_11_8.sp12_v_t_23
 (3 7)  (549 135)  (549 135)  routing T_11_8.sp12_h_r_0 <X> T_11_8.sp12_v_t_23
 (15 8)  (561 136)  (561 136)  routing T_11_8.tnr_op_1 <X> T_11_8.lc_trk_g2_1
 (17 8)  (563 136)  (563 136)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (27 8)  (573 136)  (573 136)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 136)  (574 136)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 136)  (575 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 136)  (576 136)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 136)  (578 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 136)  (579 136)  routing T_11_8.lc_trk_g2_1 <X> T_11_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 136)  (582 136)  LC_4 Logic Functioning bit
 (37 8)  (583 136)  (583 136)  LC_4 Logic Functioning bit
 (38 8)  (584 136)  (584 136)  LC_4 Logic Functioning bit
 (39 8)  (585 136)  (585 136)  LC_4 Logic Functioning bit
 (40 8)  (586 136)  (586 136)  LC_4 Logic Functioning bit
 (41 8)  (587 136)  (587 136)  LC_4 Logic Functioning bit
 (43 8)  (589 136)  (589 136)  LC_4 Logic Functioning bit
 (9 9)  (555 137)  (555 137)  routing T_11_8.sp4_v_t_46 <X> T_11_8.sp4_v_b_7
 (10 9)  (556 137)  (556 137)  routing T_11_8.sp4_v_t_46 <X> T_11_8.sp4_v_b_7
 (26 9)  (572 137)  (572 137)  routing T_11_8.lc_trk_g3_3 <X> T_11_8.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 137)  (573 137)  routing T_11_8.lc_trk_g3_3 <X> T_11_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 137)  (574 137)  routing T_11_8.lc_trk_g3_3 <X> T_11_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 137)  (575 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 137)  (576 137)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 137)  (578 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (582 137)  (582 137)  LC_4 Logic Functioning bit
 (37 9)  (583 137)  (583 137)  LC_4 Logic Functioning bit
 (38 9)  (584 137)  (584 137)  LC_4 Logic Functioning bit
 (39 9)  (585 137)  (585 137)  LC_4 Logic Functioning bit
 (40 9)  (586 137)  (586 137)  LC_4 Logic Functioning bit
 (41 9)  (587 137)  (587 137)  LC_4 Logic Functioning bit
 (42 9)  (588 137)  (588 137)  LC_4 Logic Functioning bit
 (43 9)  (589 137)  (589 137)  LC_4 Logic Functioning bit
 (46 9)  (592 137)  (592 137)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (6 10)  (552 138)  (552 138)  routing T_11_8.sp4_h_l_36 <X> T_11_8.sp4_v_t_43
 (7 10)  (553 138)  (553 138)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (560 138)  (560 138)  routing T_11_8.rgt_op_4 <X> T_11_8.lc_trk_g2_4
 (21 10)  (567 138)  (567 138)  routing T_11_8.rgt_op_7 <X> T_11_8.lc_trk_g2_7
 (22 10)  (568 138)  (568 138)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 138)  (570 138)  routing T_11_8.rgt_op_7 <X> T_11_8.lc_trk_g2_7
 (26 10)  (572 138)  (572 138)  routing T_11_8.lc_trk_g2_7 <X> T_11_8.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 138)  (573 138)  routing T_11_8.lc_trk_g3_1 <X> T_11_8.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 138)  (574 138)  routing T_11_8.lc_trk_g3_1 <X> T_11_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 138)  (575 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 138)  (577 138)  routing T_11_8.lc_trk_g2_4 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 138)  (578 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 138)  (579 138)  routing T_11_8.lc_trk_g2_4 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 138)  (582 138)  LC_5 Logic Functioning bit
 (37 10)  (583 138)  (583 138)  LC_5 Logic Functioning bit
 (38 10)  (584 138)  (584 138)  LC_5 Logic Functioning bit
 (39 10)  (585 138)  (585 138)  LC_5 Logic Functioning bit
 (41 10)  (587 138)  (587 138)  LC_5 Logic Functioning bit
 (42 10)  (588 138)  (588 138)  LC_5 Logic Functioning bit
 (43 10)  (589 138)  (589 138)  LC_5 Logic Functioning bit
 (11 11)  (557 139)  (557 139)  routing T_11_8.sp4_h_r_0 <X> T_11_8.sp4_h_l_45
 (13 11)  (559 139)  (559 139)  routing T_11_8.sp4_h_r_0 <X> T_11_8.sp4_h_l_45
 (15 11)  (561 139)  (561 139)  routing T_11_8.rgt_op_4 <X> T_11_8.lc_trk_g2_4
 (17 11)  (563 139)  (563 139)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (572 139)  (572 139)  routing T_11_8.lc_trk_g2_7 <X> T_11_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 139)  (574 139)  routing T_11_8.lc_trk_g2_7 <X> T_11_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 139)  (575 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 139)  (578 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (579 139)  (579 139)  routing T_11_8.lc_trk_g3_2 <X> T_11_8.input_2_5
 (34 11)  (580 139)  (580 139)  routing T_11_8.lc_trk_g3_2 <X> T_11_8.input_2_5
 (35 11)  (581 139)  (581 139)  routing T_11_8.lc_trk_g3_2 <X> T_11_8.input_2_5
 (36 11)  (582 139)  (582 139)  LC_5 Logic Functioning bit
 (37 11)  (583 139)  (583 139)  LC_5 Logic Functioning bit
 (38 11)  (584 139)  (584 139)  LC_5 Logic Functioning bit
 (39 11)  (585 139)  (585 139)  LC_5 Logic Functioning bit
 (40 11)  (586 139)  (586 139)  LC_5 Logic Functioning bit
 (41 11)  (587 139)  (587 139)  LC_5 Logic Functioning bit
 (42 11)  (588 139)  (588 139)  LC_5 Logic Functioning bit
 (43 11)  (589 139)  (589 139)  LC_5 Logic Functioning bit
 (46 11)  (592 139)  (592 139)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (561 140)  (561 140)  routing T_11_8.rgt_op_1 <X> T_11_8.lc_trk_g3_1
 (17 12)  (563 140)  (563 140)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 140)  (564 140)  routing T_11_8.rgt_op_1 <X> T_11_8.lc_trk_g3_1
 (21 12)  (567 140)  (567 140)  routing T_11_8.rgt_op_3 <X> T_11_8.lc_trk_g3_3
 (22 12)  (568 140)  (568 140)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 140)  (570 140)  routing T_11_8.rgt_op_3 <X> T_11_8.lc_trk_g3_3
 (25 12)  (571 140)  (571 140)  routing T_11_8.rgt_op_2 <X> T_11_8.lc_trk_g3_2
 (22 13)  (568 141)  (568 141)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 141)  (570 141)  routing T_11_8.rgt_op_2 <X> T_11_8.lc_trk_g3_2
 (25 14)  (571 142)  (571 142)  routing T_11_8.rgt_op_6 <X> T_11_8.lc_trk_g3_6
 (22 15)  (568 143)  (568 143)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 143)  (570 143)  routing T_11_8.rgt_op_6 <X> T_11_8.lc_trk_g3_6


LogicTile_12_8

 (27 0)  (627 128)  (627 128)  routing T_12_8.lc_trk_g3_0 <X> T_12_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 128)  (628 128)  routing T_12_8.lc_trk_g3_0 <X> T_12_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 128)  (629 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 128)  (632 128)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 128)  (636 128)  LC_0 Logic Functioning bit
 (39 0)  (639 128)  (639 128)  LC_0 Logic Functioning bit
 (41 0)  (641 128)  (641 128)  LC_0 Logic Functioning bit
 (42 0)  (642 128)  (642 128)  LC_0 Logic Functioning bit
 (44 0)  (644 128)  (644 128)  LC_0 Logic Functioning bit
 (45 0)  (645 128)  (645 128)  LC_0 Logic Functioning bit
 (22 1)  (622 129)  (622 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 129)  (623 129)  routing T_12_8.sp4_v_b_18 <X> T_12_8.lc_trk_g0_2
 (24 1)  (624 129)  (624 129)  routing T_12_8.sp4_v_b_18 <X> T_12_8.lc_trk_g0_2
 (36 1)  (636 129)  (636 129)  LC_0 Logic Functioning bit
 (39 1)  (639 129)  (639 129)  LC_0 Logic Functioning bit
 (41 1)  (641 129)  (641 129)  LC_0 Logic Functioning bit
 (42 1)  (642 129)  (642 129)  LC_0 Logic Functioning bit
 (50 1)  (650 129)  (650 129)  Carry_In_Mux bit 

 (0 2)  (600 130)  (600 130)  routing T_12_8.lc_trk_g2_0 <X> T_12_8.wire_logic_cluster/lc_7/clk
 (2 2)  (602 130)  (602 130)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (627 130)  (627 130)  routing T_12_8.lc_trk_g3_1 <X> T_12_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 130)  (628 130)  routing T_12_8.lc_trk_g3_1 <X> T_12_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 130)  (629 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 130)  (632 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 130)  (636 130)  LC_1 Logic Functioning bit
 (39 2)  (639 130)  (639 130)  LC_1 Logic Functioning bit
 (41 2)  (641 130)  (641 130)  LC_1 Logic Functioning bit
 (42 2)  (642 130)  (642 130)  LC_1 Logic Functioning bit
 (44 2)  (644 130)  (644 130)  LC_1 Logic Functioning bit
 (45 2)  (645 130)  (645 130)  LC_1 Logic Functioning bit
 (2 3)  (602 131)  (602 131)  routing T_12_8.lc_trk_g2_0 <X> T_12_8.wire_logic_cluster/lc_7/clk
 (36 3)  (636 131)  (636 131)  LC_1 Logic Functioning bit
 (39 3)  (639 131)  (639 131)  LC_1 Logic Functioning bit
 (41 3)  (641 131)  (641 131)  LC_1 Logic Functioning bit
 (42 3)  (642 131)  (642 131)  LC_1 Logic Functioning bit
 (1 4)  (601 132)  (601 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (621 132)  (621 132)  routing T_12_8.wire_logic_cluster/lc_3/out <X> T_12_8.lc_trk_g1_3
 (22 4)  (622 132)  (622 132)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 132)  (625 132)  routing T_12_8.wire_logic_cluster/lc_2/out <X> T_12_8.lc_trk_g1_2
 (27 4)  (627 132)  (627 132)  routing T_12_8.lc_trk_g1_2 <X> T_12_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 132)  (629 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 132)  (632 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 132)  (636 132)  LC_2 Logic Functioning bit
 (39 4)  (639 132)  (639 132)  LC_2 Logic Functioning bit
 (41 4)  (641 132)  (641 132)  LC_2 Logic Functioning bit
 (42 4)  (642 132)  (642 132)  LC_2 Logic Functioning bit
 (44 4)  (644 132)  (644 132)  LC_2 Logic Functioning bit
 (45 4)  (645 132)  (645 132)  LC_2 Logic Functioning bit
 (1 5)  (601 133)  (601 133)  routing T_12_8.lc_trk_g0_2 <X> T_12_8.wire_logic_cluster/lc_7/cen
 (22 5)  (622 133)  (622 133)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 133)  (630 133)  routing T_12_8.lc_trk_g1_2 <X> T_12_8.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 133)  (636 133)  LC_2 Logic Functioning bit
 (39 5)  (639 133)  (639 133)  LC_2 Logic Functioning bit
 (41 5)  (641 133)  (641 133)  LC_2 Logic Functioning bit
 (42 5)  (642 133)  (642 133)  LC_2 Logic Functioning bit
 (17 6)  (617 134)  (617 134)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 134)  (618 134)  routing T_12_8.wire_logic_cluster/lc_5/out <X> T_12_8.lc_trk_g1_5
 (25 6)  (625 134)  (625 134)  routing T_12_8.wire_logic_cluster/lc_6/out <X> T_12_8.lc_trk_g1_6
 (27 6)  (627 134)  (627 134)  routing T_12_8.lc_trk_g1_3 <X> T_12_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 134)  (629 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 134)  (632 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 134)  (636 134)  LC_3 Logic Functioning bit
 (39 6)  (639 134)  (639 134)  LC_3 Logic Functioning bit
 (41 6)  (641 134)  (641 134)  LC_3 Logic Functioning bit
 (42 6)  (642 134)  (642 134)  LC_3 Logic Functioning bit
 (44 6)  (644 134)  (644 134)  LC_3 Logic Functioning bit
 (45 6)  (645 134)  (645 134)  LC_3 Logic Functioning bit
 (22 7)  (622 135)  (622 135)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 135)  (630 135)  routing T_12_8.lc_trk_g1_3 <X> T_12_8.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 135)  (636 135)  LC_3 Logic Functioning bit
 (39 7)  (639 135)  (639 135)  LC_3 Logic Functioning bit
 (41 7)  (641 135)  (641 135)  LC_3 Logic Functioning bit
 (42 7)  (642 135)  (642 135)  LC_3 Logic Functioning bit
 (14 8)  (614 136)  (614 136)  routing T_12_8.sp4_v_b_24 <X> T_12_8.lc_trk_g2_0
 (27 8)  (627 136)  (627 136)  routing T_12_8.lc_trk_g3_4 <X> T_12_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 136)  (628 136)  routing T_12_8.lc_trk_g3_4 <X> T_12_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 136)  (629 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 136)  (630 136)  routing T_12_8.lc_trk_g3_4 <X> T_12_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 136)  (632 136)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 136)  (636 136)  LC_4 Logic Functioning bit
 (39 8)  (639 136)  (639 136)  LC_4 Logic Functioning bit
 (41 8)  (641 136)  (641 136)  LC_4 Logic Functioning bit
 (42 8)  (642 136)  (642 136)  LC_4 Logic Functioning bit
 (44 8)  (644 136)  (644 136)  LC_4 Logic Functioning bit
 (45 8)  (645 136)  (645 136)  LC_4 Logic Functioning bit
 (16 9)  (616 137)  (616 137)  routing T_12_8.sp4_v_b_24 <X> T_12_8.lc_trk_g2_0
 (17 9)  (617 137)  (617 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (36 9)  (636 137)  (636 137)  LC_4 Logic Functioning bit
 (39 9)  (639 137)  (639 137)  LC_4 Logic Functioning bit
 (41 9)  (641 137)  (641 137)  LC_4 Logic Functioning bit
 (42 9)  (642 137)  (642 137)  LC_4 Logic Functioning bit
 (27 10)  (627 138)  (627 138)  routing T_12_8.lc_trk_g1_5 <X> T_12_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 138)  (629 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 138)  (630 138)  routing T_12_8.lc_trk_g1_5 <X> T_12_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 138)  (632 138)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 138)  (636 138)  LC_5 Logic Functioning bit
 (39 10)  (639 138)  (639 138)  LC_5 Logic Functioning bit
 (41 10)  (641 138)  (641 138)  LC_5 Logic Functioning bit
 (42 10)  (642 138)  (642 138)  LC_5 Logic Functioning bit
 (44 10)  (644 138)  (644 138)  LC_5 Logic Functioning bit
 (45 10)  (645 138)  (645 138)  LC_5 Logic Functioning bit
 (36 11)  (636 139)  (636 139)  LC_5 Logic Functioning bit
 (39 11)  (639 139)  (639 139)  LC_5 Logic Functioning bit
 (41 11)  (641 139)  (641 139)  LC_5 Logic Functioning bit
 (42 11)  (642 139)  (642 139)  LC_5 Logic Functioning bit
 (14 12)  (614 140)  (614 140)  routing T_12_8.wire_logic_cluster/lc_0/out <X> T_12_8.lc_trk_g3_0
 (17 12)  (617 140)  (617 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 140)  (618 140)  routing T_12_8.wire_logic_cluster/lc_1/out <X> T_12_8.lc_trk_g3_1
 (19 12)  (619 140)  (619 140)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (27 12)  (627 140)  (627 140)  routing T_12_8.lc_trk_g1_6 <X> T_12_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 140)  (629 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 140)  (630 140)  routing T_12_8.lc_trk_g1_6 <X> T_12_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 140)  (632 140)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 140)  (636 140)  LC_6 Logic Functioning bit
 (39 12)  (639 140)  (639 140)  LC_6 Logic Functioning bit
 (41 12)  (641 140)  (641 140)  LC_6 Logic Functioning bit
 (42 12)  (642 140)  (642 140)  LC_6 Logic Functioning bit
 (44 12)  (644 140)  (644 140)  LC_6 Logic Functioning bit
 (45 12)  (645 140)  (645 140)  LC_6 Logic Functioning bit
 (17 13)  (617 141)  (617 141)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 141)  (630 141)  routing T_12_8.lc_trk_g1_6 <X> T_12_8.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 141)  (636 141)  LC_6 Logic Functioning bit
 (39 13)  (639 141)  (639 141)  LC_6 Logic Functioning bit
 (41 13)  (641 141)  (641 141)  LC_6 Logic Functioning bit
 (42 13)  (642 141)  (642 141)  LC_6 Logic Functioning bit
 (0 14)  (600 142)  (600 142)  routing T_12_8.lc_trk_g3_5 <X> T_12_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 142)  (601 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 142)  (614 142)  routing T_12_8.wire_logic_cluster/lc_4/out <X> T_12_8.lc_trk_g3_4
 (15 14)  (615 142)  (615 142)  routing T_12_8.sp4_h_l_24 <X> T_12_8.lc_trk_g3_5
 (16 14)  (616 142)  (616 142)  routing T_12_8.sp4_h_l_24 <X> T_12_8.lc_trk_g3_5
 (17 14)  (617 142)  (617 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (618 142)  (618 142)  routing T_12_8.sp4_h_l_24 <X> T_12_8.lc_trk_g3_5
 (21 14)  (621 142)  (621 142)  routing T_12_8.wire_logic_cluster/lc_7/out <X> T_12_8.lc_trk_g3_7
 (22 14)  (622 142)  (622 142)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 142)  (627 142)  routing T_12_8.lc_trk_g3_7 <X> T_12_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 142)  (628 142)  routing T_12_8.lc_trk_g3_7 <X> T_12_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 142)  (629 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 142)  (630 142)  routing T_12_8.lc_trk_g3_7 <X> T_12_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 142)  (632 142)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 142)  (636 142)  LC_7 Logic Functioning bit
 (39 14)  (639 142)  (639 142)  LC_7 Logic Functioning bit
 (41 14)  (641 142)  (641 142)  LC_7 Logic Functioning bit
 (42 14)  (642 142)  (642 142)  LC_7 Logic Functioning bit
 (44 14)  (644 142)  (644 142)  LC_7 Logic Functioning bit
 (45 14)  (645 142)  (645 142)  LC_7 Logic Functioning bit
 (0 15)  (600 143)  (600 143)  routing T_12_8.lc_trk_g3_5 <X> T_12_8.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 143)  (601 143)  routing T_12_8.lc_trk_g3_5 <X> T_12_8.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 143)  (617 143)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 143)  (630 143)  routing T_12_8.lc_trk_g3_7 <X> T_12_8.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 143)  (636 143)  LC_7 Logic Functioning bit
 (39 15)  (639 143)  (639 143)  LC_7 Logic Functioning bit
 (41 15)  (641 143)  (641 143)  LC_7 Logic Functioning bit
 (42 15)  (642 143)  (642 143)  LC_7 Logic Functioning bit


LogicTile_13_8

 (0 2)  (654 130)  (654 130)  routing T_13_8.lc_trk_g3_1 <X> T_13_8.wire_logic_cluster/lc_7/clk
 (2 2)  (656 130)  (656 130)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (659 130)  (659 130)  routing T_13_8.sp4_v_t_43 <X> T_13_8.sp4_h_l_37
 (27 2)  (681 130)  (681 130)  routing T_13_8.lc_trk_g1_5 <X> T_13_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 130)  (683 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 130)  (684 130)  routing T_13_8.lc_trk_g1_5 <X> T_13_8.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 130)  (686 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 130)  (687 130)  routing T_13_8.lc_trk_g2_2 <X> T_13_8.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 130)  (689 130)  routing T_13_8.lc_trk_g1_4 <X> T_13_8.input_2_1
 (36 2)  (690 130)  (690 130)  LC_1 Logic Functioning bit
 (37 2)  (691 130)  (691 130)  LC_1 Logic Functioning bit
 (38 2)  (692 130)  (692 130)  LC_1 Logic Functioning bit
 (39 2)  (693 130)  (693 130)  LC_1 Logic Functioning bit
 (41 2)  (695 130)  (695 130)  LC_1 Logic Functioning bit
 (42 2)  (696 130)  (696 130)  LC_1 Logic Functioning bit
 (43 2)  (697 130)  (697 130)  LC_1 Logic Functioning bit
 (0 3)  (654 131)  (654 131)  routing T_13_8.lc_trk_g3_1 <X> T_13_8.wire_logic_cluster/lc_7/clk
 (2 3)  (656 131)  (656 131)  routing T_13_8.lc_trk_g3_1 <X> T_13_8.wire_logic_cluster/lc_7/clk
 (4 3)  (658 131)  (658 131)  routing T_13_8.sp4_v_t_43 <X> T_13_8.sp4_h_l_37
 (6 3)  (660 131)  (660 131)  routing T_13_8.sp4_v_t_43 <X> T_13_8.sp4_h_l_37
 (27 3)  (681 131)  (681 131)  routing T_13_8.lc_trk_g1_0 <X> T_13_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 131)  (683 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 131)  (685 131)  routing T_13_8.lc_trk_g2_2 <X> T_13_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 131)  (686 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (688 131)  (688 131)  routing T_13_8.lc_trk_g1_4 <X> T_13_8.input_2_1
 (36 3)  (690 131)  (690 131)  LC_1 Logic Functioning bit
 (37 3)  (691 131)  (691 131)  LC_1 Logic Functioning bit
 (38 3)  (692 131)  (692 131)  LC_1 Logic Functioning bit
 (39 3)  (693 131)  (693 131)  LC_1 Logic Functioning bit
 (40 3)  (694 131)  (694 131)  LC_1 Logic Functioning bit
 (41 3)  (695 131)  (695 131)  LC_1 Logic Functioning bit
 (42 3)  (696 131)  (696 131)  LC_1 Logic Functioning bit
 (43 3)  (697 131)  (697 131)  LC_1 Logic Functioning bit
 (0 4)  (654 132)  (654 132)  routing T_13_8.lc_trk_g3_3 <X> T_13_8.wire_logic_cluster/lc_7/cen
 (1 4)  (655 132)  (655 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (668 132)  (668 132)  routing T_13_8.lft_op_0 <X> T_13_8.lc_trk_g1_0
 (27 4)  (681 132)  (681 132)  routing T_13_8.lc_trk_g3_0 <X> T_13_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 132)  (682 132)  routing T_13_8.lc_trk_g3_0 <X> T_13_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 132)  (683 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 132)  (686 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 132)  (687 132)  routing T_13_8.lc_trk_g3_2 <X> T_13_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 132)  (688 132)  routing T_13_8.lc_trk_g3_2 <X> T_13_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 132)  (690 132)  LC_2 Logic Functioning bit
 (37 4)  (691 132)  (691 132)  LC_2 Logic Functioning bit
 (38 4)  (692 132)  (692 132)  LC_2 Logic Functioning bit
 (39 4)  (693 132)  (693 132)  LC_2 Logic Functioning bit
 (41 4)  (695 132)  (695 132)  LC_2 Logic Functioning bit
 (42 4)  (696 132)  (696 132)  LC_2 Logic Functioning bit
 (43 4)  (697 132)  (697 132)  LC_2 Logic Functioning bit
 (50 4)  (704 132)  (704 132)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (706 132)  (706 132)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (654 133)  (654 133)  routing T_13_8.lc_trk_g3_3 <X> T_13_8.wire_logic_cluster/lc_7/cen
 (1 5)  (655 133)  (655 133)  routing T_13_8.lc_trk_g3_3 <X> T_13_8.wire_logic_cluster/lc_7/cen
 (15 5)  (669 133)  (669 133)  routing T_13_8.lft_op_0 <X> T_13_8.lc_trk_g1_0
 (17 5)  (671 133)  (671 133)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (31 5)  (685 133)  (685 133)  routing T_13_8.lc_trk_g3_2 <X> T_13_8.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 133)  (690 133)  LC_2 Logic Functioning bit
 (37 5)  (691 133)  (691 133)  LC_2 Logic Functioning bit
 (38 5)  (692 133)  (692 133)  LC_2 Logic Functioning bit
 (39 5)  (693 133)  (693 133)  LC_2 Logic Functioning bit
 (41 5)  (695 133)  (695 133)  LC_2 Logic Functioning bit
 (42 5)  (696 133)  (696 133)  LC_2 Logic Functioning bit
 (43 5)  (697 133)  (697 133)  LC_2 Logic Functioning bit
 (14 6)  (668 134)  (668 134)  routing T_13_8.sp4_v_t_1 <X> T_13_8.lc_trk_g1_4
 (15 6)  (669 134)  (669 134)  routing T_13_8.lft_op_5 <X> T_13_8.lc_trk_g1_5
 (17 6)  (671 134)  (671 134)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 134)  (672 134)  routing T_13_8.lft_op_5 <X> T_13_8.lc_trk_g1_5
 (22 6)  (676 134)  (676 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 134)  (677 134)  routing T_13_8.sp4_h_r_7 <X> T_13_8.lc_trk_g1_7
 (24 6)  (678 134)  (678 134)  routing T_13_8.sp4_h_r_7 <X> T_13_8.lc_trk_g1_7
 (14 7)  (668 135)  (668 135)  routing T_13_8.sp4_v_t_1 <X> T_13_8.lc_trk_g1_4
 (16 7)  (670 135)  (670 135)  routing T_13_8.sp4_v_t_1 <X> T_13_8.lc_trk_g1_4
 (17 7)  (671 135)  (671 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (675 135)  (675 135)  routing T_13_8.sp4_h_r_7 <X> T_13_8.lc_trk_g1_7
 (9 8)  (663 136)  (663 136)  routing T_13_8.sp4_v_t_42 <X> T_13_8.sp4_h_r_7
 (22 9)  (676 137)  (676 137)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 137)  (678 137)  routing T_13_8.tnl_op_2 <X> T_13_8.lc_trk_g2_2
 (25 9)  (679 137)  (679 137)  routing T_13_8.tnl_op_2 <X> T_13_8.lc_trk_g2_2
 (14 10)  (668 138)  (668 138)  routing T_13_8.sp4_h_r_36 <X> T_13_8.lc_trk_g2_4
 (22 10)  (676 138)  (676 138)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (677 138)  (677 138)  routing T_13_8.sp12_v_b_23 <X> T_13_8.lc_trk_g2_7
 (27 10)  (681 138)  (681 138)  routing T_13_8.lc_trk_g1_7 <X> T_13_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 138)  (683 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 138)  (684 138)  routing T_13_8.lc_trk_g1_7 <X> T_13_8.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 138)  (685 138)  routing T_13_8.lc_trk_g2_6 <X> T_13_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 138)  (686 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 138)  (687 138)  routing T_13_8.lc_trk_g2_6 <X> T_13_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 138)  (690 138)  LC_5 Logic Functioning bit
 (38 10)  (692 138)  (692 138)  LC_5 Logic Functioning bit
 (15 11)  (669 139)  (669 139)  routing T_13_8.sp4_h_r_36 <X> T_13_8.lc_trk_g2_4
 (16 11)  (670 139)  (670 139)  routing T_13_8.sp4_h_r_36 <X> T_13_8.lc_trk_g2_4
 (17 11)  (671 139)  (671 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (675 139)  (675 139)  routing T_13_8.sp12_v_b_23 <X> T_13_8.lc_trk_g2_7
 (22 11)  (676 139)  (676 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 139)  (679 139)  routing T_13_8.sp4_r_v_b_38 <X> T_13_8.lc_trk_g2_6
 (30 11)  (684 139)  (684 139)  routing T_13_8.lc_trk_g1_7 <X> T_13_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 139)  (685 139)  routing T_13_8.lc_trk_g2_6 <X> T_13_8.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 139)  (690 139)  LC_5 Logic Functioning bit
 (38 11)  (692 139)  (692 139)  LC_5 Logic Functioning bit
 (53 11)  (707 139)  (707 139)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (668 140)  (668 140)  routing T_13_8.sp4_h_l_21 <X> T_13_8.lc_trk_g3_0
 (17 12)  (671 140)  (671 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (676 140)  (676 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 140)  (677 140)  routing T_13_8.sp4_v_t_30 <X> T_13_8.lc_trk_g3_3
 (24 12)  (678 140)  (678 140)  routing T_13_8.sp4_v_t_30 <X> T_13_8.lc_trk_g3_3
 (25 12)  (679 140)  (679 140)  routing T_13_8.sp4_h_r_34 <X> T_13_8.lc_trk_g3_2
 (26 12)  (680 140)  (680 140)  routing T_13_8.lc_trk_g2_6 <X> T_13_8.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 140)  (681 140)  routing T_13_8.lc_trk_g3_6 <X> T_13_8.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 140)  (682 140)  routing T_13_8.lc_trk_g3_6 <X> T_13_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 140)  (683 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 140)  (684 140)  routing T_13_8.lc_trk_g3_6 <X> T_13_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 140)  (685 140)  routing T_13_8.lc_trk_g2_7 <X> T_13_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 140)  (686 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 140)  (687 140)  routing T_13_8.lc_trk_g2_7 <X> T_13_8.wire_logic_cluster/lc_6/in_3
 (41 12)  (695 140)  (695 140)  LC_6 Logic Functioning bit
 (43 12)  (697 140)  (697 140)  LC_6 Logic Functioning bit
 (45 12)  (699 140)  (699 140)  LC_6 Logic Functioning bit
 (47 12)  (701 140)  (701 140)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (705 140)  (705 140)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (669 141)  (669 141)  routing T_13_8.sp4_h_l_21 <X> T_13_8.lc_trk_g3_0
 (16 13)  (670 141)  (670 141)  routing T_13_8.sp4_h_l_21 <X> T_13_8.lc_trk_g3_0
 (17 13)  (671 141)  (671 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (672 141)  (672 141)  routing T_13_8.sp4_r_v_b_41 <X> T_13_8.lc_trk_g3_1
 (22 13)  (676 141)  (676 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (677 141)  (677 141)  routing T_13_8.sp4_h_r_34 <X> T_13_8.lc_trk_g3_2
 (24 13)  (678 141)  (678 141)  routing T_13_8.sp4_h_r_34 <X> T_13_8.lc_trk_g3_2
 (26 13)  (680 141)  (680 141)  routing T_13_8.lc_trk_g2_6 <X> T_13_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 141)  (682 141)  routing T_13_8.lc_trk_g2_6 <X> T_13_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 141)  (683 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 141)  (684 141)  routing T_13_8.lc_trk_g3_6 <X> T_13_8.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 141)  (685 141)  routing T_13_8.lc_trk_g2_7 <X> T_13_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 141)  (690 141)  LC_6 Logic Functioning bit
 (37 13)  (691 141)  (691 141)  LC_6 Logic Functioning bit
 (38 13)  (692 141)  (692 141)  LC_6 Logic Functioning bit
 (39 13)  (693 141)  (693 141)  LC_6 Logic Functioning bit
 (41 13)  (695 141)  (695 141)  LC_6 Logic Functioning bit
 (43 13)  (697 141)  (697 141)  LC_6 Logic Functioning bit
 (51 13)  (705 141)  (705 141)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (706 141)  (706 141)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (707 141)  (707 141)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (654 142)  (654 142)  routing T_13_8.lc_trk_g2_4 <X> T_13_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 142)  (655 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 142)  (679 142)  routing T_13_8.wire_logic_cluster/lc_6/out <X> T_13_8.lc_trk_g3_6
 (1 15)  (655 143)  (655 143)  routing T_13_8.lc_trk_g2_4 <X> T_13_8.wire_logic_cluster/lc_7/s_r
 (22 15)  (676 143)  (676 143)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_8

 (8 2)  (716 130)  (716 130)  routing T_14_8.sp4_v_t_42 <X> T_14_8.sp4_h_l_36
 (9 2)  (717 130)  (717 130)  routing T_14_8.sp4_v_t_42 <X> T_14_8.sp4_h_l_36
 (10 2)  (718 130)  (718 130)  routing T_14_8.sp4_v_t_42 <X> T_14_8.sp4_h_l_36


LogicTile_15_8

 (4 10)  (766 138)  (766 138)  routing T_15_8.sp4_h_r_6 <X> T_15_8.sp4_v_t_43
 (5 11)  (767 139)  (767 139)  routing T_15_8.sp4_h_r_6 <X> T_15_8.sp4_v_t_43


LogicTile_16_8

 (2 6)  (818 134)  (818 134)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_17_8



LogicTile_18_8

 (32 0)  (960 128)  (960 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 128)  (961 128)  routing T_18_8.lc_trk_g3_2 <X> T_18_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 128)  (962 128)  routing T_18_8.lc_trk_g3_2 <X> T_18_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 128)  (964 128)  LC_0 Logic Functioning bit
 (37 0)  (965 128)  (965 128)  LC_0 Logic Functioning bit
 (38 0)  (966 128)  (966 128)  LC_0 Logic Functioning bit
 (39 0)  (967 128)  (967 128)  LC_0 Logic Functioning bit
 (45 0)  (973 128)  (973 128)  LC_0 Logic Functioning bit
 (31 1)  (959 129)  (959 129)  routing T_18_8.lc_trk_g3_2 <X> T_18_8.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 129)  (964 129)  LC_0 Logic Functioning bit
 (37 1)  (965 129)  (965 129)  LC_0 Logic Functioning bit
 (38 1)  (966 129)  (966 129)  LC_0 Logic Functioning bit
 (39 1)  (967 129)  (967 129)  LC_0 Logic Functioning bit
 (44 1)  (972 129)  (972 129)  LC_0 Logic Functioning bit
 (45 1)  (973 129)  (973 129)  LC_0 Logic Functioning bit
 (0 2)  (928 130)  (928 130)  routing T_18_8.glb_netwk_6 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (1 2)  (929 130)  (929 130)  routing T_18_8.glb_netwk_6 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (2 2)  (930 130)  (930 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 13)  (950 141)  (950 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (928 142)  (928 142)  routing T_18_8.lc_trk_g3_5 <X> T_18_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 142)  (929 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 142)  (943 142)  routing T_18_8.sp4_h_l_24 <X> T_18_8.lc_trk_g3_5
 (16 14)  (944 142)  (944 142)  routing T_18_8.sp4_h_l_24 <X> T_18_8.lc_trk_g3_5
 (17 14)  (945 142)  (945 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (946 142)  (946 142)  routing T_18_8.sp4_h_l_24 <X> T_18_8.lc_trk_g3_5
 (0 15)  (928 143)  (928 143)  routing T_18_8.lc_trk_g3_5 <X> T_18_8.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 143)  (929 143)  routing T_18_8.lc_trk_g3_5 <X> T_18_8.wire_logic_cluster/lc_7/s_r
 (7 15)  (935 143)  (935 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_8

 (26 0)  (1008 128)  (1008 128)  routing T_19_8.lc_trk_g0_6 <X> T_19_8.wire_logic_cluster/lc_0/in_0
 (36 0)  (1018 128)  (1018 128)  LC_0 Logic Functioning bit
 (38 0)  (1020 128)  (1020 128)  LC_0 Logic Functioning bit
 (41 0)  (1023 128)  (1023 128)  LC_0 Logic Functioning bit
 (43 0)  (1025 128)  (1025 128)  LC_0 Logic Functioning bit
 (45 0)  (1027 128)  (1027 128)  LC_0 Logic Functioning bit
 (26 1)  (1008 129)  (1008 129)  routing T_19_8.lc_trk_g0_6 <X> T_19_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 129)  (1011 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (1019 129)  (1019 129)  LC_0 Logic Functioning bit
 (39 1)  (1021 129)  (1021 129)  LC_0 Logic Functioning bit
 (40 1)  (1022 129)  (1022 129)  LC_0 Logic Functioning bit
 (42 1)  (1024 129)  (1024 129)  LC_0 Logic Functioning bit
 (45 1)  (1027 129)  (1027 129)  LC_0 Logic Functioning bit
 (53 1)  (1035 129)  (1035 129)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (982 130)  (982 130)  routing T_19_8.glb_netwk_6 <X> T_19_8.wire_logic_cluster/lc_7/clk
 (1 2)  (983 130)  (983 130)  routing T_19_8.glb_netwk_6 <X> T_19_8.wire_logic_cluster/lc_7/clk
 (2 2)  (984 130)  (984 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 130)  (1007 130)  routing T_19_8.sp4_v_t_3 <X> T_19_8.lc_trk_g0_6
 (4 3)  (986 131)  (986 131)  routing T_19_8.sp4_v_b_7 <X> T_19_8.sp4_h_l_37
 (22 3)  (1004 131)  (1004 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 131)  (1005 131)  routing T_19_8.sp4_v_t_3 <X> T_19_8.lc_trk_g0_6
 (25 3)  (1007 131)  (1007 131)  routing T_19_8.sp4_v_t_3 <X> T_19_8.lc_trk_g0_6
 (15 6)  (997 134)  (997 134)  routing T_19_8.sp12_h_r_5 <X> T_19_8.lc_trk_g1_5
 (17 6)  (999 134)  (999 134)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1000 134)  (1000 134)  routing T_19_8.sp12_h_r_5 <X> T_19_8.lc_trk_g1_5
 (18 7)  (1000 135)  (1000 135)  routing T_19_8.sp12_h_r_5 <X> T_19_8.lc_trk_g1_5
 (1 14)  (983 142)  (983 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (982 143)  (982 143)  routing T_19_8.lc_trk_g1_5 <X> T_19_8.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 143)  (983 143)  routing T_19_8.lc_trk_g1_5 <X> T_19_8.wire_logic_cluster/lc_7/s_r
 (7 15)  (989 143)  (989 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_8

 (3 2)  (1039 130)  (1039 130)  routing T_20_8.sp12_v_t_23 <X> T_20_8.sp12_h_l_23
 (19 4)  (1055 132)  (1055 132)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (14 10)  (1050 138)  (1050 138)  routing T_20_8.sp4_v_t_17 <X> T_20_8.lc_trk_g2_4
 (16 11)  (1052 139)  (1052 139)  routing T_20_8.sp4_v_t_17 <X> T_20_8.lc_trk_g2_4
 (17 11)  (1053 139)  (1053 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1058 139)  (1058 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (13 12)  (1049 140)  (1049 140)  routing T_20_8.sp4_v_t_46 <X> T_20_8.sp4_v_b_11
 (28 14)  (1064 142)  (1064 142)  routing T_20_8.lc_trk_g2_6 <X> T_20_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 142)  (1065 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 142)  (1066 142)  routing T_20_8.lc_trk_g2_6 <X> T_20_8.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 142)  (1067 142)  routing T_20_8.lc_trk_g2_4 <X> T_20_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 142)  (1068 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 142)  (1069 142)  routing T_20_8.lc_trk_g2_4 <X> T_20_8.wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 142)  (1073 142)  LC_7 Logic Functioning bit
 (39 14)  (1075 142)  (1075 142)  LC_7 Logic Functioning bit
 (47 14)  (1083 142)  (1083 142)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (30 15)  (1066 143)  (1066 143)  routing T_20_8.lc_trk_g2_6 <X> T_20_8.wire_logic_cluster/lc_7/in_1
 (37 15)  (1073 143)  (1073 143)  LC_7 Logic Functioning bit
 (39 15)  (1075 143)  (1075 143)  LC_7 Logic Functioning bit


LogicTile_21_8

 (3 2)  (1093 130)  (1093 130)  routing T_21_8.sp12_v_t_23 <X> T_21_8.sp12_h_l_23
 (3 10)  (1093 138)  (1093 138)  routing T_21_8.sp12_v_t_22 <X> T_21_8.sp12_h_l_22


LogicTile_22_8



LogicTile_23_8

 (3 10)  (1201 138)  (1201 138)  routing T_23_8.sp12_v_t_22 <X> T_23_8.sp12_h_l_22


LogicTile_24_8

 (12 12)  (1264 140)  (1264 140)  routing T_24_8.sp4_v_t_46 <X> T_24_8.sp4_h_r_11


RAM_Tile_25_8

 (0 0)  (1306 128)  (1306 128)  Negative Clock bit

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (27 4)  (1333 132)  (1333 132)  routing T_25_8.lc_trk_g3_2 <X> T_25_8.wire_bram/ram/WDATA_5
 (28 4)  (1334 132)  (1334 132)  routing T_25_8.lc_trk_g3_2 <X> T_25_8.wire_bram/ram/WDATA_5
 (29 4)  (1335 132)  (1335 132)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (38 4)  (1344 132)  (1344 132)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (30 5)  (1336 133)  (1336 133)  routing T_25_8.lc_trk_g3_2 <X> T_25_8.wire_bram/ram/WDATA_5
 (16 6)  (1322 134)  (1322 134)  routing T_25_8.sp4_v_b_13 <X> T_25_8.lc_trk_g1_5
 (17 6)  (1323 134)  (1323 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 134)  (1324 134)  routing T_25_8.sp4_v_b_13 <X> T_25_8.lc_trk_g1_5
 (25 6)  (1331 134)  (1331 134)  routing T_25_8.sp4_h_r_22 <X> T_25_8.lc_trk_g1_6
 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (18 7)  (1324 135)  (1324 135)  routing T_25_8.sp4_v_b_13 <X> T_25_8.lc_trk_g1_5
 (22 7)  (1328 135)  (1328 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_22 lc_trk_g1_6
 (23 7)  (1329 135)  (1329 135)  routing T_25_8.sp4_h_r_22 <X> T_25_8.lc_trk_g1_6
 (24 7)  (1330 135)  (1330 135)  routing T_25_8.sp4_h_r_22 <X> T_25_8.lc_trk_g1_6
 (25 7)  (1331 135)  (1331 135)  routing T_25_8.sp4_h_r_22 <X> T_25_8.lc_trk_g1_6
 (25 12)  (1331 140)  (1331 140)  routing T_25_8.sp12_v_b_2 <X> T_25_8.lc_trk_g3_2
 (27 12)  (1333 140)  (1333 140)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.wire_bram/ram/WDATA_1
 (29 12)  (1335 140)  (1335 140)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_1
 (30 12)  (1336 140)  (1336 140)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.wire_bram/ram/WDATA_1
 (41 12)  (1347 140)  (1347 140)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (22 13)  (1328 141)  (1328 141)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_2 lc_trk_g3_2
 (24 13)  (1330 141)  (1330 141)  routing T_25_8.sp12_v_b_2 <X> T_25_8.lc_trk_g3_2
 (25 13)  (1331 141)  (1331 141)  routing T_25_8.sp12_v_b_2 <X> T_25_8.lc_trk_g3_2
 (30 13)  (1336 141)  (1336 141)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.wire_bram/ram/WDATA_1
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 143)  (1306 143)  routing T_25_8.lc_trk_g1_5 <X> T_25_8.wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g1_5 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_8

 (9 1)  (1357 129)  (1357 129)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_v_b_1


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_6_7

 (3 8)  (291 120)  (291 120)  routing T_6_7.sp12_h_r_1 <X> T_6_7.sp12_v_b_1
 (3 9)  (291 121)  (291 121)  routing T_6_7.sp12_h_r_1 <X> T_6_7.sp12_v_b_1


LogicTile_11_7

 (31 2)  (577 114)  (577 114)  routing T_11_7.lc_trk_g0_4 <X> T_11_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 114)  (578 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 114)  (582 114)  LC_1 Logic Functioning bit
 (37 2)  (583 114)  (583 114)  LC_1 Logic Functioning bit
 (38 2)  (584 114)  (584 114)  LC_1 Logic Functioning bit
 (39 2)  (585 114)  (585 114)  LC_1 Logic Functioning bit
 (47 2)  (593 114)  (593 114)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (563 115)  (563 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (36 3)  (582 115)  (582 115)  LC_1 Logic Functioning bit
 (37 3)  (583 115)  (583 115)  LC_1 Logic Functioning bit
 (38 3)  (584 115)  (584 115)  LC_1 Logic Functioning bit
 (39 3)  (585 115)  (585 115)  LC_1 Logic Functioning bit
 (0 6)  (546 118)  (546 118)  routing T_11_7.glb_netwk_3 <X> T_11_7.glb2local_0
 (1 6)  (547 118)  (547 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (546 119)  (546 119)  routing T_11_7.glb_netwk_3 <X> T_11_7.glb2local_0
 (3 12)  (549 124)  (549 124)  routing T_11_7.sp12_v_t_22 <X> T_11_7.sp12_h_r_1


LogicTile_12_7

 (22 4)  (622 116)  (622 116)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (623 116)  (623 116)  routing T_12_7.sp12_h_l_16 <X> T_12_7.lc_trk_g1_3
 (37 4)  (637 116)  (637 116)  LC_2 Logic Functioning bit
 (39 4)  (639 116)  (639 116)  LC_2 Logic Functioning bit
 (40 4)  (640 116)  (640 116)  LC_2 Logic Functioning bit
 (42 4)  (642 116)  (642 116)  LC_2 Logic Functioning bit
 (52 4)  (652 116)  (652 116)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (21 5)  (621 117)  (621 117)  routing T_12_7.sp12_h_l_16 <X> T_12_7.lc_trk_g1_3
 (26 5)  (626 117)  (626 117)  routing T_12_7.lc_trk_g1_3 <X> T_12_7.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 117)  (627 117)  routing T_12_7.lc_trk_g1_3 <X> T_12_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 117)  (629 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 117)  (636 117)  LC_2 Logic Functioning bit
 (38 5)  (638 117)  (638 117)  LC_2 Logic Functioning bit
 (41 5)  (641 117)  (641 117)  LC_2 Logic Functioning bit
 (43 5)  (643 117)  (643 117)  LC_2 Logic Functioning bit


LogicTile_15_7

 (3 3)  (765 115)  (765 115)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_l_23


LogicTile_17_7

 (3 4)  (877 116)  (877 116)  routing T_17_7.sp12_v_t_23 <X> T_17_7.sp12_h_r_0


LogicTile_19_7

 (26 2)  (1008 114)  (1008 114)  routing T_19_7.lc_trk_g1_6 <X> T_19_7.wire_logic_cluster/lc_1/in_0
 (32 2)  (1014 114)  (1014 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 114)  (1015 114)  routing T_19_7.lc_trk_g3_1 <X> T_19_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 114)  (1016 114)  routing T_19_7.lc_trk_g3_1 <X> T_19_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 114)  (1018 114)  LC_1 Logic Functioning bit
 (38 2)  (1020 114)  (1020 114)  LC_1 Logic Functioning bit
 (26 3)  (1008 115)  (1008 115)  routing T_19_7.lc_trk_g1_6 <X> T_19_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 115)  (1009 115)  routing T_19_7.lc_trk_g1_6 <X> T_19_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 115)  (1011 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (1019 115)  (1019 115)  LC_1 Logic Functioning bit
 (39 3)  (1021 115)  (1021 115)  LC_1 Logic Functioning bit
 (48 3)  (1030 115)  (1030 115)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 7)  (1004 119)  (1004 119)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (17 12)  (999 124)  (999 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1000 125)  (1000 125)  routing T_19_7.sp4_r_v_b_41 <X> T_19_7.lc_trk_g3_1


LogicTile_21_7

 (3 4)  (1093 116)  (1093 116)  routing T_21_7.sp12_v_t_23 <X> T_21_7.sp12_h_r_0


LogicTile_22_7

 (8 3)  (1152 115)  (1152 115)  routing T_22_7.sp4_h_r_1 <X> T_22_7.sp4_v_t_36
 (9 3)  (1153 115)  (1153 115)  routing T_22_7.sp4_h_r_1 <X> T_22_7.sp4_v_t_36


LogicTile_23_7

 (2 4)  (1200 116)  (1200 116)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 13)  (1201 125)  (1201 125)  routing T_23_7.sp12_h_l_22 <X> T_23_7.sp12_h_r_1


RAM_Tile_25_7

 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (1321 114)  (1321 114)  routing T_25_7.sp12_h_l_2 <X> T_25_7.lc_trk_g0_5
 (17 2)  (1323 114)  (1323 114)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_2 lc_trk_g0_5
 (18 2)  (1324 114)  (1324 114)  routing T_25_7.sp12_h_l_2 <X> T_25_7.lc_trk_g0_5
 (18 3)  (1324 115)  (1324 115)  routing T_25_7.sp12_h_l_2 <X> T_25_7.lc_trk_g0_5
 (29 4)  (1335 116)  (1335 116)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_13
 (30 4)  (1336 116)  (1336 116)  routing T_25_7.lc_trk_g0_5 <X> T_25_7.wire_bram/ram/WDATA_13
 (36 4)  (1342 116)  (1342 116)  Enable bit of Mux _out_links/OutMux8_2 => wire_bram/ram/RDATA_13 sp4_h_r_36
 (16 5)  (1322 117)  (1322 117)  routing T_25_7.sp12_h_r_8 <X> T_25_7.lc_trk_g1_0
 (17 5)  (1323 117)  (1323 117)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (17 11)  (1323 123)  (1323 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 12)  (1333 124)  (1333 124)  routing T_25_7.lc_trk_g1_0 <X> T_25_7.wire_bram/ram/WDATA_9
 (29 12)  (1335 124)  (1335 124)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_0 wire_bram/ram/WDATA_9
 (40 13)  (1346 125)  (1346 125)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_9 sp12_v_t_11
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE


LogicTile_26_7

 (6 2)  (1354 114)  (1354 114)  routing T_26_7.sp4_h_l_42 <X> T_26_7.sp4_v_t_37


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 98)  (12 98)  routing T_0_6.span4_horz_19 <X> T_0_6.lc_trk_g0_3
 (6 2)  (11 98)  (11 98)  routing T_0_6.span4_horz_19 <X> T_0_6.lc_trk_g0_3
 (7 2)  (10 98)  (10 98)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_19 lc_trk_g0_3
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (12 11)  (5 107)  (5 107)  routing T_0_6.lc_trk_g0_3 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (16 14)  (1 110)  (1 110)  IOB_1 IO Functioning bit


LogicTile_3_6

 (5 10)  (131 106)  (131 106)  routing T_3_6.sp4_v_t_43 <X> T_3_6.sp4_h_l_43
 (6 11)  (132 107)  (132 107)  routing T_3_6.sp4_v_t_43 <X> T_3_6.sp4_h_l_43


LogicTile_4_6

 (2 0)  (182 96)  (182 96)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_6_6

 (2 4)  (290 100)  (290 100)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_7_6

 (11 5)  (353 101)  (353 101)  routing T_7_6.sp4_h_l_40 <X> T_7_6.sp4_h_r_5


LogicTile_9_6

 (6 2)  (444 98)  (444 98)  routing T_9_6.sp4_h_l_42 <X> T_9_6.sp4_v_t_37


LogicTile_11_6

 (12 7)  (558 103)  (558 103)  routing T_11_6.sp4_h_l_40 <X> T_11_6.sp4_v_t_40


LogicTile_16_6

 (3 4)  (819 100)  (819 100)  routing T_16_6.sp12_v_t_23 <X> T_16_6.sp12_h_r_0


LogicTile_19_6

 (4 6)  (986 102)  (986 102)  routing T_19_6.sp4_v_b_3 <X> T_19_6.sp4_v_t_38


LogicTile_20_6

 (19 6)  (1055 102)  (1055 102)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_26_6

 (2 12)  (1350 108)  (1350 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_6

 (13 12)  (1523 108)  (1523 108)  routing T_29_6.sp4_h_l_46 <X> T_29_6.sp4_v_b_11
 (12 13)  (1522 109)  (1522 109)  routing T_29_6.sp4_h_l_46 <X> T_29_6.sp4_v_b_11


IO_Tile_33_6

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (14 13)  (1740 109)  (1740 109)  routing T_33_6.span4_vert_t_15 <X> T_33_6.span4_vert_b_3
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (5 4)  (12 84)  (12 84)  routing T_0_5.span4_vert_b_13 <X> T_0_5.lc_trk_g0_5
 (7 4)  (10 84)  (10 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 84)  (9 84)  routing T_0_5.span4_vert_b_13 <X> T_0_5.lc_trk_g0_5
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 84)  (4 84)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 84)  (1 84)  IOB_0 IO Functioning bit
 (12 5)  (5 85)  (5 85)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (13 10)  (4 90)  (4 90)  routing T_0_5.lc_trk_g0_5 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (6 14)  (11 94)  (11 94)  routing T_0_5.span4_horz_15 <X> T_0_5.lc_trk_g1_7
 (7 14)  (10 94)  (10 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_15 lc_trk_g1_7
 (8 14)  (9 94)  (9 94)  routing T_0_5.span4_horz_15 <X> T_0_5.lc_trk_g1_7
 (16 14)  (1 94)  (1 94)  IOB_1 IO Functioning bit
 (8 15)  (9 95)  (9 95)  routing T_0_5.span4_horz_15 <X> T_0_5.lc_trk_g1_7


LogicTile_3_5

 (12 2)  (138 82)  (138 82)  routing T_3_5.sp4_v_t_39 <X> T_3_5.sp4_h_l_39
 (11 3)  (137 83)  (137 83)  routing T_3_5.sp4_v_t_39 <X> T_3_5.sp4_h_l_39


LogicTile_19_5

 (4 6)  (986 86)  (986 86)  routing T_19_5.sp4_h_r_9 <X> T_19_5.sp4_v_t_38
 (6 6)  (988 86)  (988 86)  routing T_19_5.sp4_h_r_9 <X> T_19_5.sp4_v_t_38
 (5 7)  (987 87)  (987 87)  routing T_19_5.sp4_h_r_9 <X> T_19_5.sp4_v_t_38
 (9 11)  (991 91)  (991 91)  routing T_19_5.sp4_v_b_7 <X> T_19_5.sp4_v_t_42


LogicTile_21_5

 (4 6)  (1094 86)  (1094 86)  routing T_21_5.sp4_v_b_7 <X> T_21_5.sp4_v_t_38
 (6 6)  (1096 86)  (1096 86)  routing T_21_5.sp4_v_b_7 <X> T_21_5.sp4_v_t_38


LogicTile_23_5

 (5 14)  (1203 94)  (1203 94)  routing T_23_5.sp4_v_b_9 <X> T_23_5.sp4_h_l_44


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (5 14)  (1731 94)  (1731 94)  routing T_33_5.span4_vert_b_7 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (1734 95)  (1734 95)  routing T_33_5.span4_vert_b_7 <X> T_33_5.lc_trk_g1_7


IO_Tile_0_4

 (1 0)  (16 64)  (16 64)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (5 6)  (12 70)  (12 70)  routing T_0_4.span12_horz_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_7 lc_trk_g0_7
 (8 6)  (9 70)  (9 70)  routing T_0_4.span12_horz_7 <X> T_0_4.lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span12_horz_7 <X> T_0_4.lc_trk_g0_7
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_2_4

 (11 6)  (83 70)  (83 70)  routing T_2_4.sp4_h_l_37 <X> T_2_4.sp4_v_t_40


RAM_Tile_8_4

 (4 8)  (400 72)  (400 72)  routing T_8_4.sp4_v_t_43 <X> T_8_4.sp4_v_b_6


LogicTile_9_4

 (3 2)  (441 66)  (441 66)  routing T_9_4.sp12_v_t_23 <X> T_9_4.sp12_h_l_23


LogicTile_11_4

 (9 9)  (555 73)  (555 73)  routing T_11_4.sp4_v_t_42 <X> T_11_4.sp4_v_b_7


LogicTile_13_4

 (6 8)  (660 72)  (660 72)  routing T_13_4.sp4_h_r_1 <X> T_13_4.sp4_v_b_6


LogicTile_14_4

 (19 13)  (727 77)  (727 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_4

 (11 0)  (1047 64)  (1047 64)  routing T_20_4.sp4_v_t_46 <X> T_20_4.sp4_v_b_2
 (12 1)  (1048 65)  (1048 65)  routing T_20_4.sp4_v_t_46 <X> T_20_4.sp4_v_b_2


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23


IO_Tile_33_4

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit


LogicTile_4_3

 (5 9)  (185 57)  (185 57)  routing T_4_3.sp4_h_r_6 <X> T_4_3.sp4_v_b_6


RAM_Tile_8_3

 (5 10)  (401 58)  (401 58)  routing T_8_3.sp4_h_r_3 <X> T_8_3.sp4_h_l_43
 (4 11)  (400 59)  (400 59)  routing T_8_3.sp4_h_r_3 <X> T_8_3.sp4_h_l_43


LogicTile_9_3

 (19 15)  (457 63)  (457 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_3

 (3 2)  (985 50)  (985 50)  routing T_19_3.sp12_v_t_23 <X> T_19_3.sp12_h_l_23


IO_Tile_33_3

 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit


LogicTile_19_2

 (4 6)  (986 38)  (986 38)  routing T_19_2.sp4_h_r_3 <X> T_19_2.sp4_v_t_38
 (5 7)  (987 39)  (987 39)  routing T_19_2.sp4_h_r_3 <X> T_19_2.sp4_v_t_38


LogicTile_20_2

 (19 15)  (1055 47)  (1055 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_2

 (3 6)  (1147 38)  (1147 38)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23
 (3 7)  (1147 39)  (1147 39)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23


LogicTile_29_2

 (12 12)  (1522 44)  (1522 44)  routing T_29_2.sp4_v_t_46 <X> T_29_2.sp4_h_r_11


LogicTile_30_2

 (3 2)  (1567 34)  (1567 34)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_h_l_23
 (3 3)  (1567 35)  (1567 35)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_h_l_23
 (3 6)  (1567 38)  (1567 38)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23
 (3 7)  (1567 39)  (1567 39)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (4 6)  (1730 38)  (1730 38)  routing T_33_2.span4_horz_46 <X> T_33_2.lc_trk_g0_6
 (4 7)  (1730 39)  (1730 39)  routing T_33_2.span4_horz_46 <X> T_33_2.lc_trk_g0_6
 (5 7)  (1731 39)  (1731 39)  routing T_33_2.span4_horz_46 <X> T_33_2.lc_trk_g0_6
 (6 7)  (1732 39)  (1732 39)  routing T_33_2.span4_horz_46 <X> T_33_2.lc_trk_g0_6
 (7 7)  (1733 39)  (1733 39)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_46 lc_trk_g0_6
 (16 8)  (1742 40)  (1742 40)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 41)  (1742 41)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit


LogicTile_7_1

 (3 0)  (345 16)  (345 16)  routing T_7_1.sp12_v_t_23 <X> T_7_1.sp12_v_b_0


LogicTile_19_1

 (8 11)  (990 27)  (990 27)  routing T_19_1.sp4_h_r_1 <X> T_19_1.sp4_v_t_42
 (9 11)  (991 27)  (991 27)  routing T_19_1.sp4_h_r_1 <X> T_19_1.sp4_v_t_42
 (10 11)  (992 27)  (992 27)  routing T_19_1.sp4_h_r_1 <X> T_19_1.sp4_v_t_42


LogicTile_20_1

 (3 6)  (1039 22)  (1039 22)  routing T_20_1.sp12_h_r_0 <X> T_20_1.sp12_v_t_23
 (3 7)  (1039 23)  (1039 23)  routing T_20_1.sp12_h_r_0 <X> T_20_1.sp12_v_t_23
 (19 13)  (1055 29)  (1055 29)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_1

 (8 11)  (1098 27)  (1098 27)  routing T_21_1.sp4_h_r_1 <X> T_21_1.sp4_v_t_42
 (9 11)  (1099 27)  (1099 27)  routing T_21_1.sp4_h_r_1 <X> T_21_1.sp4_v_t_42
 (10 11)  (1100 27)  (1100 27)  routing T_21_1.sp4_h_r_1 <X> T_21_1.sp4_v_t_42


LogicTile_22_1

 (3 6)  (1147 22)  (1147 22)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_v_t_23
 (3 7)  (1147 23)  (1147 23)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_v_t_23
 (19 13)  (1163 29)  (1163 29)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_1

 (4 14)  (1202 30)  (1202 30)  routing T_23_1.sp4_h_r_3 <X> T_23_1.sp4_v_t_44
 (6 14)  (1204 30)  (1204 30)  routing T_23_1.sp4_h_r_3 <X> T_23_1.sp4_v_t_44
 (5 15)  (1203 31)  (1203 31)  routing T_23_1.sp4_h_r_3 <X> T_23_1.sp4_v_t_44


LogicTile_24_1

 (19 15)  (1271 31)  (1271 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_32_1

 (3 2)  (1675 18)  (1675 18)  routing T_32_1.sp12_h_r_0 <X> T_32_1.sp12_h_l_23
 (3 3)  (1675 19)  (1675 19)  routing T_32_1.sp12_h_r_0 <X> T_32_1.sp12_h_l_23


IO_Tile_33_1

 (17 1)  (1743 17)  (1743 17)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (16 8)  (1742 24)  (1742 24)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (1 3)  (205 13)  (205 13)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_6 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (215 4)  (215 4)  routing T_4_0.lc_trk_g1_6 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g1_6 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit
 (4 15)  (196 1)  (196 1)  routing T_4_0.span4_vert_30 <X> T_4_0.lc_trk_g1_6
 (5 15)  (197 1)  (197 1)  routing T_4_0.span4_vert_30 <X> T_4_0.lc_trk_g1_6
 (6 15)  (198 1)  (198 1)  routing T_4_0.span4_vert_30 <X> T_4_0.lc_trk_g1_6
 (7 15)  (199 1)  (199 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_30 lc_trk_g1_6


IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (6 4)  (306 11)  (306 11)  routing T_6_0.span12_vert_13 <X> T_6_0.lc_trk_g0_5
 (7 4)  (307 11)  (307 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g0_5 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (4 8)  (358 7)  (358 7)  routing T_7_0.span12_vert_0 <X> T_7_0.lc_trk_g1_0
 (4 9)  (358 6)  (358 6)  routing T_7_0.span12_vert_0 <X> T_7_0.lc_trk_g1_0
 (5 9)  (359 6)  (359 6)  routing T_7_0.span12_vert_0 <X> T_7_0.lc_trk_g1_0
 (7 9)  (361 6)  (361 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (12 10)  (376 4)  (376 4)  routing T_7_0.lc_trk_g1_0 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (14 1)  (432 14)  (432 14)  routing T_8_0.span4_horz_l_12 <X> T_8_0.span4_horz_r_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_3 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g1_3 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 10)  (413 4)  (413 4)  routing T_8_0.span4_vert_43 <X> T_8_0.lc_trk_g1_3
 (6 10)  (414 4)  (414 4)  routing T_8_0.span4_vert_43 <X> T_8_0.lc_trk_g1_3
 (7 10)  (415 4)  (415 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (416 4)  (416 4)  routing T_8_0.span4_vert_43 <X> T_8_0.lc_trk_g1_3
 (8 11)  (416 5)  (416 5)  routing T_8_0.span4_vert_43 <X> T_8_0.lc_trk_g1_3


IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (4 10)  (562 4)  (562 4)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_2 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (4 11)  (562 5)  (562 5)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (5 11)  (563 5)  (563 5)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (6 11)  (564 5)  (564 5)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (7 11)  (565 5)  (565 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_42 lc_trk_g1_2
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g1_2 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (14 1)  (636 14)  (636 14)  routing T_12_0.span4_horz_l_12 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (17 5)  (605 10)  (605 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (5 6)  (617 8)  (617 8)  routing T_12_0.span4_horz_r_15 <X> T_12_0.lc_trk_g0_7
 (7 6)  (619 8)  (619 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (620 8)  (620 8)  routing T_12_0.span4_horz_r_15 <X> T_12_0.lc_trk_g0_7
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (12 12)  (688 3)  (688 3)  routing T_13_0.span4_vert_43 <X> T_13_0.span4_horz_l_15
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (3 7)  (735 9)  (735 9)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_9



IO_Tile_15_0

 (3 2)  (789 12)  (789 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_5

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3



IO_Tile_20_0

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (5 6)  (1053 8)  (1053 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7
 (6 6)  (1054 8)  (1054 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7
 (7 6)  (1055 8)  (1055 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (1056 8)  (1056 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7


IO_Tile_22_0

 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit


IO_Tile_28_0

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit


IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1515 13)  (1515 13)  IOB_0 IO Functioning bit
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit

