

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Mar  6 22:29:23 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Row_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  418187|  418187|  418187|  418187|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                    |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Filter2_Loop_W_Row_Loop  |  418185|  418185|        82|         72|          1|  5808|    yes   |
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 72, depth = 82


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 84
* Pipeline : 1
  Pipeline-0 : II = 72, D = 82, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 84 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 2 
84 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 87 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 13.9>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i13 [ 0, %0 ], [ %add_ln8, %ifFalse ]" [conv/conv.cpp:8]   --->   Operation 89 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln35_1, %ifFalse ]" [conv/conv.cpp:35]   --->   Operation 90 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i10 [ 0, %0 ], [ %select_ln11, %ifFalse ]" [conv/conv.cpp:11]   --->   Operation 91 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln35_5, %ifFalse ]" [conv/conv.cpp:35]   --->   Operation 92 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %select_ln14, %ifFalse ]" [conv/conv.cpp:14]   --->   Operation 93 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %select_ln26_2, %ifFalse ]" [conv/conv.cpp:26]   --->   Operation 94 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %0 ], [ %wr, %ifFalse ]"   --->   Operation 95 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %0 ], [ %w_sum_3_2_5, %ifFalse ]" [conv/conv.cpp:26]   --->   Operation 96 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [conv/conv.cpp:26]   --->   Operation 97 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.73ns)   --->   "%add_ln26_2 = add i4 %c_0, 2" [conv/conv.cpp:26]   --->   Operation 98 'add' 'add_ln26_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (2.09ns)   --->   "%icmp_ln8 = icmp eq i13 %indvar_flatten47, -2384" [conv/conv.cpp:8]   --->   Operation 99 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.67ns)   --->   "%add_ln8 = add i13 %indvar_flatten47, 1" [conv/conv.cpp:8]   --->   Operation 100 'add' 'add_ln8' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %W_Row_Loop" [conv/conv.cpp:8]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.77ns)   --->   "%icmp_ln11 = icmp eq i10 %indvar_flatten14, -496" [conv/conv.cpp:11]   --->   Operation 102 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.02ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i4 0, i4 %c_0" [conv/conv.cpp:35]   --->   Operation 103 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.97ns)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv/conv.cpp:35]   --->   Operation 104 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv/conv.cpp:18]   --->   Operation 105 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%and_ln35 = and i1 %icmp_ln18, %xor_ln35" [conv/conv.cpp:35]   --->   Operation 106 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.48ns)   --->   "%icmp_ln14 = icmp eq i7 %indvar_flatten, 48" [conv/conv.cpp:14]   --->   Operation 107 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.97ns)   --->   "%and_ln35_1 = and i1 %icmp_ln14, %xor_ln35" [conv/conv.cpp:35]   --->   Operation 108 'and' 'and_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.97ns)   --->   "%or_ln35 = or i1 %and_ln35_1, %icmp_ln11" [conv/conv.cpp:35]   --->   Operation 109 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.21ns)   --->   "%select_ln35_4 = select i1 %or_ln35, i5 0, i5 %f_0" [conv/conv.cpp:35]   --->   Operation 110 'select' 'select_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%xor_ln35_1 = xor i1 %icmp_ln14, true" [conv/conv.cpp:35]   --->   Operation 111 'xor' 'xor_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%or_ln35_1 = or i1 %icmp_ln11, %xor_ln35_1" [conv/conv.cpp:35]   --->   Operation 112 'or' 'or_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_2 = and i1 %and_ln35, %or_ln35_1" [conv/conv.cpp:35]   --->   Operation 113 'and' 'and_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.78ns)   --->   "%f = add i5 %select_ln35_4, 1" [conv/conv.cpp:14]   --->   Operation 114 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_1)   --->   "%or_ln26 = or i1 %and_ln35_2, %and_ln35_1" [conv/conv.cpp:26]   --->   Operation 115 'or' 'or_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln26_1 = or i1 %or_ln26, %icmp_ln11" [conv/conv.cpp:26]   --->   Operation 116 'or' 'or_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.99ns)   --->   "%select_ln26 = select i1 %or_ln26_1, i2 0, i2 %wr_0" [conv/conv.cpp:26]   --->   Operation 117 'select' 'select_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (1.21ns)   --->   "%select_ln26_2 = select i1 %and_ln35_2, i5 %f, i5 %select_ln35_4" [conv/conv.cpp:26]   --->   Operation 118 'select' 'select_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %select_ln26_2 to i7" [conv/conv.cpp:26]   --->   Operation 119 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %select_ln26, i4 0)" [conv/conv.cpp:26]   --->   Operation 120 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i6 %tmp_3 to i7" [conv/conv.cpp:26]   --->   Operation 121 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.82ns)   --->   "%add_ln26_6 = add i7 %zext_ln26_3, %zext_ln26" [conv/conv.cpp:26]   --->   Operation 122 'add' 'add_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %add_ln26_6 to i64" [conv/conv.cpp:26]   --->   Operation 123 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%conv_weights_0_0_add = getelementptr [48 x float]* @conv_weights_0_0, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 124 'getelementptr' 'conv_weights_0_0_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%conv_weights_0_1_add = getelementptr [48 x float]* @conv_weights_0_1, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 125 'getelementptr' 'conv_weights_0_1_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%conv_weights_0_2_add = getelementptr [48 x float]* @conv_weights_0_2, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 126 'getelementptr' 'conv_weights_0_2_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%conv_weights_0_3_add = getelementptr [48 x float]* @conv_weights_0_3, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 127 'getelementptr' 'conv_weights_0_3_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%conv_weights_0_4_add = getelementptr [48 x float]* @conv_weights_0_4, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 128 'getelementptr' 'conv_weights_0_4_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%conv_weights_0_5_add = getelementptr [48 x float]* @conv_weights_0_5, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 129 'getelementptr' 'conv_weights_0_5_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%conv_weights_1_0_add = getelementptr [48 x float]* @conv_weights_1_0, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 130 'getelementptr' 'conv_weights_1_0_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%conv_weights_1_1_add = getelementptr [48 x float]* @conv_weights_1_1, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 131 'getelementptr' 'conv_weights_1_1_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%conv_weights_1_2_add = getelementptr [48 x float]* @conv_weights_1_2, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 132 'getelementptr' 'conv_weights_1_2_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%conv_weights_1_3_add = getelementptr [48 x float]* @conv_weights_1_3, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 133 'getelementptr' 'conv_weights_1_3_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%conv_weights_1_4_add = getelementptr [48 x float]* @conv_weights_1_4, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 134 'getelementptr' 'conv_weights_1_4_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%conv_weights_1_5_add = getelementptr [48 x float]* @conv_weights_1_5, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 135 'getelementptr' 'conv_weights_1_5_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%conv_weights_2_0_add = getelementptr [48 x float]* @conv_weights_2_0, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 136 'getelementptr' 'conv_weights_2_0_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%conv_weights_2_1_add = getelementptr [48 x float]* @conv_weights_2_1, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 137 'getelementptr' 'conv_weights_2_1_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%conv_weights_2_2_add = getelementptr [48 x float]* @conv_weights_2_2, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 138 'getelementptr' 'conv_weights_2_2_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%conv_weights_2_3_add = getelementptr [48 x float]* @conv_weights_2_3, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 139 'getelementptr' 'conv_weights_2_3_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%conv_weights_2_4_add = getelementptr [48 x float]* @conv_weights_2_4, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 140 'getelementptr' 'conv_weights_2_4_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%conv_weights_2_5_add = getelementptr [48 x float]* @conv_weights_2_5, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:26]   --->   Operation 141 'getelementptr' 'conv_weights_2_5_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 142 [2/2] (3.25ns)   --->   "%conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4" [conv/conv.cpp:26]   --->   Operation 142 'load' 'conv_weights_0_0_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 143 [2/2] (3.25ns)   --->   "%conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4" [conv/conv.cpp:26]   --->   Operation 143 'load' 'conv_weights_0_1_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 144 [2/2] (3.25ns)   --->   "%conv_weights_0_2_loa = load float* %conv_weights_0_2_add, align 4" [conv/conv.cpp:26]   --->   Operation 144 'load' 'conv_weights_0_2_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 145 [2/2] (3.25ns)   --->   "%conv_weights_0_3_loa = load float* %conv_weights_0_3_add, align 4" [conv/conv.cpp:26]   --->   Operation 145 'load' 'conv_weights_0_3_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 146 [2/2] (3.25ns)   --->   "%conv_weights_0_4_loa = load float* %conv_weights_0_4_add, align 4" [conv/conv.cpp:26]   --->   Operation 146 'load' 'conv_weights_0_4_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 147 [2/2] (3.25ns)   --->   "%conv_weights_0_5_loa = load float* %conv_weights_0_5_add, align 4" [conv/conv.cpp:26]   --->   Operation 147 'load' 'conv_weights_0_5_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 148 [2/2] (3.25ns)   --->   "%conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4" [conv/conv.cpp:26]   --->   Operation 148 'load' 'conv_weights_1_0_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 149 [2/2] (3.25ns)   --->   "%conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4" [conv/conv.cpp:26]   --->   Operation 149 'load' 'conv_weights_1_1_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 150 [2/2] (3.25ns)   --->   "%conv_weights_1_2_loa = load float* %conv_weights_1_2_add, align 4" [conv/conv.cpp:26]   --->   Operation 150 'load' 'conv_weights_1_2_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 151 [2/2] (3.25ns)   --->   "%conv_weights_1_3_loa = load float* %conv_weights_1_3_add, align 4" [conv/conv.cpp:26]   --->   Operation 151 'load' 'conv_weights_1_3_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 152 [2/2] (3.25ns)   --->   "%conv_weights_1_4_loa = load float* %conv_weights_1_4_add, align 4" [conv/conv.cpp:26]   --->   Operation 152 'load' 'conv_weights_1_4_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 153 [2/2] (3.25ns)   --->   "%conv_weights_1_5_loa = load float* %conv_weights_1_5_add, align 4" [conv/conv.cpp:26]   --->   Operation 153 'load' 'conv_weights_1_5_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 154 [2/2] (3.25ns)   --->   "%conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4" [conv/conv.cpp:26]   --->   Operation 154 'load' 'conv_weights_2_0_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 155 [2/2] (3.25ns)   --->   "%conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4" [conv/conv.cpp:26]   --->   Operation 155 'load' 'conv_weights_2_1_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 156 [2/2] (3.25ns)   --->   "%conv_weights_2_2_loa = load float* %conv_weights_2_2_add, align 4" [conv/conv.cpp:26]   --->   Operation 156 'load' 'conv_weights_2_2_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 157 [2/2] (3.25ns)   --->   "%conv_weights_2_3_loa = load float* %conv_weights_2_3_add, align 4" [conv/conv.cpp:26]   --->   Operation 157 'load' 'conv_weights_2_3_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 158 [2/2] (3.25ns)   --->   "%conv_weights_2_4_loa = load float* %conv_weights_2_4_add, align 4" [conv/conv.cpp:26]   --->   Operation 158 'load' 'conv_weights_2_4_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 159 [2/2] (3.25ns)   --->   "%conv_weights_2_5_loa = load float* %conv_weights_2_5_add, align 4" [conv/conv.cpp:26]   --->   Operation 159 'load' 'conv_weights_2_5_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 14.7>
ST_3 : Operation 160 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:8]   --->   Operation 160 'add' 'r' <Predicate = (!icmp_ln8 & icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (1.02ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i4 %r, i4 %r_0" [conv/conv.cpp:35]   --->   Operation 161 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_12)   --->   "%select_ln35_2 = select i1 %icmp_ln11, i4 1, i4 %c" [conv/conv.cpp:35]   --->   Operation 162 'select' 'select_ln35_2' <Predicate = (!icmp_ln8 & !and_ln35_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_17)   --->   "%select_ln35_3 = select i1 %icmp_ln11, i4 2, i4 %add_ln26_2" [conv/conv.cpp:35]   --->   Operation 163 'select' 'select_ln35_3' <Predicate = (!icmp_ln8 & !and_ln35_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (1.73ns)   --->   "%add_ln26_3 = add i4 %select_ln35, 1" [conv/conv.cpp:26]   --->   Operation 164 'add' 'add_ln26_3' <Predicate = (!icmp_ln8 & and_ln35_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (1.02ns)   --->   "%select_ln35_5 = select i1 %and_ln35_1, i4 %add_ln26_3, i4 %select_ln35" [conv/conv.cpp:35]   --->   Operation 165 'select' 'select_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %select_ln35_5 to i8" [conv/conv.cpp:35]   --->   Operation 166 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.73ns)   --->   "%add_ln26_4 = add i4 %select_ln35, 2" [conv/conv.cpp:26]   --->   Operation 167 'add' 'add_ln26_4' <Predicate = (!icmp_ln8 & and_ln35_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_12)   --->   "%select_ln35_6 = select i1 %and_ln35_1, i4 %add_ln26_4, i4 %select_ln35_2" [conv/conv.cpp:35]   --->   Operation 168 'select' 'select_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_12)   --->   "%zext_ln35_2 = zext i4 %select_ln35_6 to i8" [conv/conv.cpp:35]   --->   Operation 169 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.73ns)   --->   "%add_ln26_5 = add i4 %select_ln35, 3" [conv/conv.cpp:26]   --->   Operation 170 'add' 'add_ln26_5' <Predicate = (!icmp_ln8 & and_ln35_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_17)   --->   "%select_ln35_7 = select i1 %and_ln35_1, i4 %add_ln26_5, i4 %select_ln35_3" [conv/conv.cpp:35]   --->   Operation 171 'select' 'select_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_17)   --->   "%zext_ln35_3 = zext i4 %select_ln35_7 to i8" [conv/conv.cpp:35]   --->   Operation 172 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %select_ln26 to i4" [conv/conv.cpp:18]   --->   Operation 173 'zext' 'zext_ln18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %zext_ln18, %select_ln35_1" [conv/conv.cpp:26]   --->   Operation 174 'add' 'add_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i4 %add_ln26 to i8" [conv/conv.cpp:26]   --->   Operation 175 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (3.49ns)   --->   "%mul_ln26 = mul i8 %zext_ln26_5, 13" [conv/conv.cpp:26]   --->   Operation 176 'mul' 'mul_ln26' <Predicate = (!icmp_ln8)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (1.91ns)   --->   "%add_ln26_7 = add i8 %mul_ln26, %zext_ln35_1" [conv/conv.cpp:26]   --->   Operation 177 'add' 'add_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_7, i3 0)" [conv/conv.cpp:26]   --->   Operation 178 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_7, i1 false)" [conv/conv.cpp:26]   --->   Operation 179 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i9 %tmp_1 to i11" [conv/conv.cpp:26]   --->   Operation 180 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (1.63ns)   --->   "%sub_ln26 = sub i11 %p_shl5_cast, %zext_ln26_6" [conv/conv.cpp:26]   --->   Operation 181 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i11 %sub_ln26 to i64" [conv/conv.cpp:26]   --->   Operation 182 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_7" [conv/conv.cpp:26]   --->   Operation 183 'getelementptr' 'input_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln26_2 = or i11 %sub_ln26, 1" [conv/conv.cpp:26]   --->   Operation 184 'or' 'or_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i11 %or_ln26_2 to i64" [conv/conv.cpp:26]   --->   Operation 185 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_8" [conv/conv.cpp:26]   --->   Operation 186 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln26_12 = add i8 %mul_ln26, %zext_ln35_2" [conv/conv.cpp:26]   --->   Operation 187 'add' 'add_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln26_17 = add i8 %mul_ln26, %zext_ln35_3" [conv/conv.cpp:26]   --->   Operation 188 'add' 'add_ln26_17' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/2] (3.25ns)   --->   "%conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4" [conv/conv.cpp:26]   --->   Operation 189 'load' 'conv_weights_0_0_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 190 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 190 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 191 [1/2] (3.25ns)   --->   "%conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4" [conv/conv.cpp:26]   --->   Operation 191 'load' 'conv_weights_0_1_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 192 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 192 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 193 [1/2] (3.25ns)   --->   "%conv_weights_0_2_loa = load float* %conv_weights_0_2_add, align 4" [conv/conv.cpp:26]   --->   Operation 193 'load' 'conv_weights_0_2_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 194 [1/2] (3.25ns)   --->   "%conv_weights_0_3_loa = load float* %conv_weights_0_3_add, align 4" [conv/conv.cpp:26]   --->   Operation 194 'load' 'conv_weights_0_3_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 195 [1/2] (3.25ns)   --->   "%conv_weights_0_4_loa = load float* %conv_weights_0_4_add, align 4" [conv/conv.cpp:26]   --->   Operation 195 'load' 'conv_weights_0_4_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 196 [1/2] (3.25ns)   --->   "%conv_weights_0_5_loa = load float* %conv_weights_0_5_add, align 4" [conv/conv.cpp:26]   --->   Operation 196 'load' 'conv_weights_0_5_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 197 [1/2] (3.25ns)   --->   "%conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4" [conv/conv.cpp:26]   --->   Operation 197 'load' 'conv_weights_1_0_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 198 [1/2] (3.25ns)   --->   "%conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4" [conv/conv.cpp:26]   --->   Operation 198 'load' 'conv_weights_1_1_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 199 [1/2] (3.25ns)   --->   "%conv_weights_1_2_loa = load float* %conv_weights_1_2_add, align 4" [conv/conv.cpp:26]   --->   Operation 199 'load' 'conv_weights_1_2_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 200 [1/2] (3.25ns)   --->   "%conv_weights_1_3_loa = load float* %conv_weights_1_3_add, align 4" [conv/conv.cpp:26]   --->   Operation 200 'load' 'conv_weights_1_3_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 201 [1/2] (3.25ns)   --->   "%conv_weights_1_4_loa = load float* %conv_weights_1_4_add, align 4" [conv/conv.cpp:26]   --->   Operation 201 'load' 'conv_weights_1_4_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 202 [1/2] (3.25ns)   --->   "%conv_weights_1_5_loa = load float* %conv_weights_1_5_add, align 4" [conv/conv.cpp:26]   --->   Operation 202 'load' 'conv_weights_1_5_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 203 [1/2] (3.25ns)   --->   "%conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4" [conv/conv.cpp:26]   --->   Operation 203 'load' 'conv_weights_2_0_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 204 [1/2] (3.25ns)   --->   "%conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4" [conv/conv.cpp:26]   --->   Operation 204 'load' 'conv_weights_2_1_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 205 [1/2] (3.25ns)   --->   "%conv_weights_2_2_loa = load float* %conv_weights_2_2_add, align 4" [conv/conv.cpp:26]   --->   Operation 205 'load' 'conv_weights_2_2_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 206 [1/2] (3.25ns)   --->   "%conv_weights_2_3_loa = load float* %conv_weights_2_3_add, align 4" [conv/conv.cpp:26]   --->   Operation 206 'load' 'conv_weights_2_3_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 207 [1/2] (3.25ns)   --->   "%conv_weights_2_4_loa = load float* %conv_weights_2_4_add, align 4" [conv/conv.cpp:26]   --->   Operation 207 'load' 'conv_weights_2_4_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 208 [1/2] (3.25ns)   --->   "%conv_weights_2_5_loa = load float* %conv_weights_2_5_add, align 4" [conv/conv.cpp:26]   --->   Operation 208 'load' 'conv_weights_2_5_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 209 [1/1] (1.63ns)   --->   "%add_ln26_8 = add i11 %sub_ln26, 2" [conv/conv.cpp:26]   --->   Operation 209 'add' 'add_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i11 %add_ln26_8 to i64" [conv/conv.cpp:26]   --->   Operation 210 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_9" [conv/conv.cpp:26]   --->   Operation 211 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (1.63ns)   --->   "%add_ln26_9 = add i11 %sub_ln26, 3" [conv/conv.cpp:26]   --->   Operation 212 'add' 'add_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i11 %add_ln26_9 to i64" [conv/conv.cpp:26]   --->   Operation 213 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_10" [conv/conv.cpp:26]   --->   Operation 214 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 215 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 215 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 216 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_0_loa, %input_load" [conv/conv.cpp:26]   --->   Operation 216 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 217 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 218 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 218 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 219 [2/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 219 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 220 [1/1] (1.63ns)   --->   "%add_ln26_10 = add i11 %sub_ln26, 4" [conv/conv.cpp:26]   --->   Operation 220 'add' 'add_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i11 %add_ln26_10 to i64" [conv/conv.cpp:26]   --->   Operation 221 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_11" [conv/conv.cpp:26]   --->   Operation 222 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (1.63ns)   --->   "%add_ln26_11 = add i11 %sub_ln26, 5" [conv/conv.cpp:26]   --->   Operation 223 'add' 'add_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i11 %add_ln26_11 to i64" [conv/conv.cpp:26]   --->   Operation 224 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_12" [conv/conv.cpp:26]   --->   Operation 225 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 226 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_0_loa, %input_load" [conv/conv.cpp:26]   --->   Operation 226 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_weights_0_1_loa, %input_load_1" [conv/conv.cpp:26]   --->   Operation 227 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 228 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 229 [1/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 229 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 230 [2/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 230 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 231 [2/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 231 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 232 [1/1] (0.69ns)   --->   "%select_ln26_1 = select i1 %or_ln26_1, float 0.000000e+00, float %w_sum_0" [conv/conv.cpp:26]   --->   Operation 232 'select' 'select_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_12, i3 0)" [conv/conv.cpp:26]   --->   Operation 233 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_12, i1 false)" [conv/conv.cpp:26]   --->   Operation 234 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i9 %tmp_2 to i11" [conv/conv.cpp:26]   --->   Operation 235 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (1.63ns)   --->   "%sub_ln26_1 = sub i11 %p_shl3_cast, %zext_ln26_13" [conv/conv.cpp:26]   --->   Operation 236 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i11 %sub_ln26_1 to i64" [conv/conv.cpp:26]   --->   Operation 237 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_14" [conv/conv.cpp:26]   --->   Operation 238 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%or_ln26_3 = or i11 %sub_ln26_1, 1" [conv/conv.cpp:26]   --->   Operation 239 'or' 'or_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i11 %or_ln26_3 to i64" [conv/conv.cpp:26]   --->   Operation 240 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_15" [conv/conv.cpp:26]   --->   Operation 241 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 242 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %select_ln26_1, %tmp_s" [conv/conv.cpp:26]   --->   Operation 242 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_weights_0_1_loa, %input_load_1" [conv/conv.cpp:26]   --->   Operation 243 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_weights_0_2_loa, %input_load_2" [conv/conv.cpp:26]   --->   Operation 244 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 245 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 246 [1/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 246 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 247 [2/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 247 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 248 [2/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 248 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 249 [1/1] (1.87ns)   --->   "%add_ln14 = add i7 %indvar_flatten, 1" [conv/conv.cpp:14]   --->   Operation 249 'add' 'add_ln14' <Predicate = (!icmp_ln8 & !or_ln35)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (1.73ns)   --->   "%add_ln11 = add i10 %indvar_flatten14, 1" [conv/conv.cpp:11]   --->   Operation 250 'add' 'add_ln11' <Predicate = (!icmp_ln8 & !icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 251 [1/1] (1.63ns)   --->   "%add_ln26_13 = add i11 %sub_ln26_1, 2" [conv/conv.cpp:26]   --->   Operation 251 'add' 'add_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i11 %add_ln26_13 to i64" [conv/conv.cpp:26]   --->   Operation 252 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_16" [conv/conv.cpp:26]   --->   Operation 253 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (1.63ns)   --->   "%add_ln26_14 = add i11 %sub_ln26_1, 3" [conv/conv.cpp:26]   --->   Operation 254 'add' 'add_ln26_14' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i11 %add_ln26_14 to i64" [conv/conv.cpp:26]   --->   Operation 255 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_17" [conv/conv.cpp:26]   --->   Operation 256 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 257 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %select_ln26_1, %tmp_s" [conv/conv.cpp:26]   --->   Operation 257 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_weights_0_2_loa, %input_load_2" [conv/conv.cpp:26]   --->   Operation 258 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [2/2] (12.3ns)   --->   "%tmp_1_0_3 = fmul float %conv_weights_0_3_loa, %input_load_3" [conv/conv.cpp:26]   --->   Operation 259 'fmul' 'tmp_1_0_3' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 260 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 261 [1/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 261 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 262 [2/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 262 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 263 [2/2] (3.25ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 263 'load' 'input_load_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 264 [1/1] (1.63ns)   --->   "%add_ln26_15 = add i11 %sub_ln26_1, 4" [conv/conv.cpp:26]   --->   Operation 264 'add' 'add_ln26_15' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i11 %add_ln26_15 to i64" [conv/conv.cpp:26]   --->   Operation 265 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_18" [conv/conv.cpp:26]   --->   Operation 266 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (1.63ns)   --->   "%add_ln26_16 = add i11 %sub_ln26_1, 5" [conv/conv.cpp:26]   --->   Operation 267 'add' 'add_ln26_16' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i11 %add_ln26_16 to i64" [conv/conv.cpp:26]   --->   Operation 268 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_19" [conv/conv.cpp:26]   --->   Operation 269 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 270 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %select_ln26_1, %tmp_s" [conv/conv.cpp:26]   --->   Operation 270 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/2] (12.3ns)   --->   "%tmp_1_0_3 = fmul float %conv_weights_0_3_loa, %input_load_3" [conv/conv.cpp:26]   --->   Operation 271 'fmul' 'tmp_1_0_3' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [2/2] (12.3ns)   --->   "%tmp_1_0_4 = fmul float %conv_weights_0_4_loa, %input_load_4" [conv/conv.cpp:26]   --->   Operation 272 'fmul' 'tmp_1_0_4' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 273 [1/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 273 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_8 : Operation 274 [1/2] (3.25ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 274 'load' 'input_load_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_8 : Operation 275 [2/2] (3.25ns)   --->   "%input_load_10 = load float* %input_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 275 'load' 'input_load_10' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_8 : Operation 276 [2/2] (3.25ns)   --->   "%input_load_11 = load float* %input_addr_11, align 4" [conv/conv.cpp:26]   --->   Operation 276 'load' 'input_load_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_17, i3 0)" [conv/conv.cpp:26]   --->   Operation 277 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_17, i1 false)" [conv/conv.cpp:26]   --->   Operation 278 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i9 %tmp_6 to i11" [conv/conv.cpp:26]   --->   Operation 279 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (1.63ns)   --->   "%sub_ln26_2 = sub i11 %p_shl_cast, %zext_ln26_20" [conv/conv.cpp:26]   --->   Operation 280 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i11 %sub_ln26_2 to i64" [conv/conv.cpp:26]   --->   Operation 281 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_21" [conv/conv.cpp:26]   --->   Operation 282 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%or_ln26_4 = or i11 %sub_ln26_2, 1" [conv/conv.cpp:26]   --->   Operation 283 'or' 'or_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i11 %or_ln26_4 to i64" [conv/conv.cpp:26]   --->   Operation 284 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_22" [conv/conv.cpp:26]   --->   Operation 285 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 286 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %select_ln26_1, %tmp_s" [conv/conv.cpp:26]   --->   Operation 286 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [1/2] (12.3ns)   --->   "%tmp_1_0_4 = fmul float %conv_weights_0_4_loa, %input_load_4" [conv/conv.cpp:26]   --->   Operation 287 'fmul' 'tmp_1_0_4' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [2/2] (12.3ns)   --->   "%tmp_1_0_5 = fmul float %conv_weights_0_5_loa, %input_load_5" [conv/conv.cpp:26]   --->   Operation 288 'fmul' 'tmp_1_0_5' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 289 [1/2] (3.25ns)   --->   "%input_load_10 = load float* %input_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 289 'load' 'input_load_10' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_9 : Operation 290 [1/2] (3.25ns)   --->   "%input_load_11 = load float* %input_addr_11, align 4" [conv/conv.cpp:26]   --->   Operation 290 'load' 'input_load_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_9 : Operation 291 [2/2] (3.25ns)   --->   "%input_load_12 = load float* %input_addr_12, align 4" [conv/conv.cpp:26]   --->   Operation 291 'load' 'input_load_12' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_9 : Operation 292 [2/2] (3.25ns)   --->   "%input_load_13 = load float* %input_addr_13, align 4" [conv/conv.cpp:26]   --->   Operation 292 'load' 'input_load_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 293 [1/1] (1.63ns)   --->   "%add_ln26_18 = add i11 %sub_ln26_2, 2" [conv/conv.cpp:26]   --->   Operation 293 'add' 'add_ln26_18' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i11 %add_ln26_18 to i64" [conv/conv.cpp:26]   --->   Operation 294 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_23" [conv/conv.cpp:26]   --->   Operation 295 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (1.63ns)   --->   "%add_ln26_19 = add i11 %sub_ln26_2, 3" [conv/conv.cpp:26]   --->   Operation 296 'add' 'add_ln26_19' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i11 %add_ln26_19 to i64" [conv/conv.cpp:26]   --->   Operation 297 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_24" [conv/conv.cpp:26]   --->   Operation 298 'getelementptr' 'input_addr_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 299 [1/1] (1.63ns)   --->   "%add_ln26_20 = add i11 %sub_ln26_2, 4" [conv/conv.cpp:26]   --->   Operation 299 'add' 'add_ln26_20' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 300 [1/1] (1.63ns)   --->   "%add_ln26_21 = add i11 %sub_ln26_2, 5" [conv/conv.cpp:26]   --->   Operation 300 'add' 'add_ln26_21' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 301 [4/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:26]   --->   Operation 301 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 302 [1/2] (12.3ns)   --->   "%tmp_1_0_5 = fmul float %conv_weights_0_5_loa, %input_load_5" [conv/conv.cpp:26]   --->   Operation 302 'fmul' 'tmp_1_0_5' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 303 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_0_loa, %input_load_6" [conv/conv.cpp:26]   --->   Operation 303 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 304 [1/2] (3.25ns)   --->   "%input_load_12 = load float* %input_addr_12, align 4" [conv/conv.cpp:26]   --->   Operation 304 'load' 'input_load_12' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_10 : Operation 305 [1/2] (3.25ns)   --->   "%input_load_13 = load float* %input_addr_13, align 4" [conv/conv.cpp:26]   --->   Operation 305 'load' 'input_load_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_10 : Operation 306 [2/2] (3.25ns)   --->   "%input_load_14 = load float* %input_addr_14, align 4" [conv/conv.cpp:26]   --->   Operation 306 'load' 'input_load_14' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_10 : Operation 307 [2/2] (3.25ns)   --->   "%input_load_15 = load float* %input_addr_15, align 4" [conv/conv.cpp:26]   --->   Operation 307 'load' 'input_load_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i11 %add_ln26_20 to i64" [conv/conv.cpp:26]   --->   Operation 308 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_25" [conv/conv.cpp:26]   --->   Operation 309 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i11 %add_ln26_21 to i64" [conv/conv.cpp:26]   --->   Operation 310 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_26" [conv/conv.cpp:26]   --->   Operation 311 'getelementptr' 'input_addr_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 312 [3/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:26]   --->   Operation 312 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_0_loa, %input_load_6" [conv/conv.cpp:26]   --->   Operation 313 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 314 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_weights_1_1_loa, %input_load_7" [conv/conv.cpp:26]   --->   Operation 314 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 315 [1/2] (3.25ns)   --->   "%input_load_14 = load float* %input_addr_14, align 4" [conv/conv.cpp:26]   --->   Operation 315 'load' 'input_load_14' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_11 : Operation 316 [1/2] (3.25ns)   --->   "%input_load_15 = load float* %input_addr_15, align 4" [conv/conv.cpp:26]   --->   Operation 316 'load' 'input_load_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_11 : Operation 317 [2/2] (3.25ns)   --->   "%input_load_16 = load float* %input_addr_16, align 4" [conv/conv.cpp:26]   --->   Operation 317 'load' 'input_load_16' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_11 : Operation 318 [2/2] (3.25ns)   --->   "%input_load_17 = load float* %input_addr_17, align 4" [conv/conv.cpp:26]   --->   Operation 318 'load' 'input_load_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 319 [2/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:26]   --->   Operation 319 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_weights_1_1_loa, %input_load_7" [conv/conv.cpp:26]   --->   Operation 320 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 321 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_weights_1_2_loa, %input_load_8" [conv/conv.cpp:26]   --->   Operation 321 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [1/2] (3.25ns)   --->   "%input_load_16 = load float* %input_addr_16, align 4" [conv/conv.cpp:26]   --->   Operation 322 'load' 'input_load_16' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_12 : Operation 323 [1/2] (3.25ns)   --->   "%input_load_17 = load float* %input_addr_17, align 4" [conv/conv.cpp:26]   --->   Operation 323 'load' 'input_load_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 13 <SV = 12> <Delay = 12.3>
ST_13 : Operation 324 [1/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:26]   --->   Operation 324 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 325 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_weights_1_2_loa, %input_load_8" [conv/conv.cpp:26]   --->   Operation 325 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 326 [2/2] (12.3ns)   --->   "%tmp_1_1_3 = fmul float %conv_weights_1_3_loa, %input_load_9" [conv/conv.cpp:26]   --->   Operation 326 'fmul' 'tmp_1_1_3' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.3>
ST_14 : Operation 327 [4/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:26]   --->   Operation 327 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 328 [1/2] (12.3ns)   --->   "%tmp_1_1_3 = fmul float %conv_weights_1_3_loa, %input_load_9" [conv/conv.cpp:26]   --->   Operation 328 'fmul' 'tmp_1_1_3' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 329 [2/2] (12.3ns)   --->   "%tmp_1_1_4 = fmul float %conv_weights_1_4_loa, %input_load_10" [conv/conv.cpp:26]   --->   Operation 329 'fmul' 'tmp_1_1_4' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.3>
ST_15 : Operation 330 [3/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:26]   --->   Operation 330 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 331 [1/2] (12.3ns)   --->   "%tmp_1_1_4 = fmul float %conv_weights_1_4_loa, %input_load_10" [conv/conv.cpp:26]   --->   Operation 331 'fmul' 'tmp_1_1_4' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 332 [2/2] (12.3ns)   --->   "%tmp_1_1_5 = fmul float %conv_weights_1_5_loa, %input_load_11" [conv/conv.cpp:26]   --->   Operation 332 'fmul' 'tmp_1_1_5' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.3>
ST_16 : Operation 333 [2/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:26]   --->   Operation 333 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 334 [1/2] (12.3ns)   --->   "%tmp_1_1_5 = fmul float %conv_weights_1_5_loa, %input_load_11" [conv/conv.cpp:26]   --->   Operation 334 'fmul' 'tmp_1_1_5' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 335 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_0_loa, %input_load_12" [conv/conv.cpp:26]   --->   Operation 335 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.3>
ST_17 : Operation 336 [1/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:26]   --->   Operation 336 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 337 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_0_loa, %input_load_12" [conv/conv.cpp:26]   --->   Operation 337 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 338 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_weights_2_1_loa, %input_load_13" [conv/conv.cpp:26]   --->   Operation 338 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 12.3>
ST_18 : Operation 339 [4/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:26]   --->   Operation 339 'fadd' 'w_sum_3_0_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 340 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_weights_2_1_loa, %input_load_13" [conv/conv.cpp:26]   --->   Operation 340 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 341 [2/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_weights_2_2_loa, %input_load_14" [conv/conv.cpp:26]   --->   Operation 341 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 342 [3/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:26]   --->   Operation 342 'fadd' 'w_sum_3_0_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 343 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_weights_2_2_loa, %input_load_14" [conv/conv.cpp:26]   --->   Operation 343 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 344 [2/2] (12.3ns)   --->   "%tmp_1_2_3 = fmul float %conv_weights_2_3_loa, %input_load_15" [conv/conv.cpp:26]   --->   Operation 344 'fmul' 'tmp_1_2_3' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 345 [2/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:26]   --->   Operation 345 'fadd' 'w_sum_3_0_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 346 [1/2] (12.3ns)   --->   "%tmp_1_2_3 = fmul float %conv_weights_2_3_loa, %input_load_15" [conv/conv.cpp:26]   --->   Operation 346 'fmul' 'tmp_1_2_3' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 347 [2/2] (12.3ns)   --->   "%tmp_1_2_4 = fmul float %conv_weights_2_4_loa, %input_load_16" [conv/conv.cpp:26]   --->   Operation 347 'fmul' 'tmp_1_2_4' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.3>
ST_21 : Operation 348 [1/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:26]   --->   Operation 348 'fadd' 'w_sum_3_0_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 349 [1/2] (12.3ns)   --->   "%tmp_1_2_4 = fmul float %conv_weights_2_4_loa, %input_load_16" [conv/conv.cpp:26]   --->   Operation 349 'fmul' 'tmp_1_2_4' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 350 [2/2] (12.3ns)   --->   "%tmp_1_2_5 = fmul float %conv_weights_2_5_loa, %input_load_17" [conv/conv.cpp:26]   --->   Operation 350 'fmul' 'tmp_1_2_5' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.3>
ST_22 : Operation 351 [4/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:26]   --->   Operation 351 'fadd' 'w_sum_3_0_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 352 [1/2] (12.3ns)   --->   "%tmp_1_2_5 = fmul float %conv_weights_2_5_loa, %input_load_17" [conv/conv.cpp:26]   --->   Operation 352 'fmul' 'tmp_1_2_5' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 353 [3/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:26]   --->   Operation 353 'fadd' 'w_sum_3_0_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.5>
ST_24 : Operation 354 [2/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:26]   --->   Operation 354 'fadd' 'w_sum_3_0_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 355 [1/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:26]   --->   Operation 355 'fadd' 'w_sum_3_0_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 356 [4/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:26]   --->   Operation 356 'fadd' 'w_sum_3_0_5' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 357 [3/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:26]   --->   Operation 357 'fadd' 'w_sum_3_0_5' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 358 [2/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:26]   --->   Operation 358 'fadd' 'w_sum_3_0_5' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 359 [1/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:26]   --->   Operation 359 'fadd' 'w_sum_3_0_5' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 360 [4/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 360 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 361 [3/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 361 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 362 [2/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 362 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 363 [1/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 363 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 364 [4/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:26]   --->   Operation 364 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 365 [3/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:26]   --->   Operation 365 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 366 [2/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:26]   --->   Operation 366 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 367 [1/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:26]   --->   Operation 367 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 368 [4/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:26]   --->   Operation 368 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 369 [3/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:26]   --->   Operation 369 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 370 [2/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:26]   --->   Operation 370 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 371 [1/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:26]   --->   Operation 371 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 372 [4/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:26]   --->   Operation 372 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 373 [3/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:26]   --->   Operation 373 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 10.5>
ST_44 : Operation 374 [2/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:26]   --->   Operation 374 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 10.5>
ST_45 : Operation 375 [1/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:26]   --->   Operation 375 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 10.5>
ST_46 : Operation 376 [4/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:26]   --->   Operation 376 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 10.5>
ST_47 : Operation 377 [3/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:26]   --->   Operation 377 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 10.5>
ST_48 : Operation 378 [2/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:26]   --->   Operation 378 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 10.5>
ST_49 : Operation 379 [1/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:26]   --->   Operation 379 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 10.5>
ST_50 : Operation 380 [4/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:26]   --->   Operation 380 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 10.5>
ST_51 : Operation 381 [3/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:26]   --->   Operation 381 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 10.5>
ST_52 : Operation 382 [2/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:26]   --->   Operation 382 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 10.5>
ST_53 : Operation 383 [1/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:26]   --->   Operation 383 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 10.5>
ST_54 : Operation 384 [4/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 384 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 10.5>
ST_55 : Operation 385 [3/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 385 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 10.5>
ST_56 : Operation 386 [2/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 386 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 10.5>
ST_57 : Operation 387 [1/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 387 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 10.5>
ST_58 : Operation 388 [4/4] (10.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv.cpp:26]   --->   Operation 388 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 10.5>
ST_59 : Operation 389 [3/4] (10.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv.cpp:26]   --->   Operation 389 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 10.5>
ST_60 : Operation 390 [2/4] (10.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv.cpp:26]   --->   Operation 390 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 10.5>
ST_61 : Operation 391 [1/4] (10.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv.cpp:26]   --->   Operation 391 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 10.5>
ST_62 : Operation 392 [4/4] (10.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv.cpp:26]   --->   Operation 392 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 10.5>
ST_63 : Operation 393 [3/4] (10.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv.cpp:26]   --->   Operation 393 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 10.5>
ST_64 : Operation 394 [2/4] (10.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv.cpp:26]   --->   Operation 394 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 10.5>
ST_65 : Operation 395 [1/4] (10.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv.cpp:26]   --->   Operation 395 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 10.5>
ST_66 : Operation 396 [4/4] (10.5ns)   --->   "%w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3" [conv/conv.cpp:26]   --->   Operation 396 'fadd' 'w_sum_3_2_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 10.5>
ST_67 : Operation 397 [3/4] (10.5ns)   --->   "%w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3" [conv/conv.cpp:26]   --->   Operation 397 'fadd' 'w_sum_3_2_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 10.5>
ST_68 : Operation 398 [2/4] (10.5ns)   --->   "%w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3" [conv/conv.cpp:26]   --->   Operation 398 'fadd' 'w_sum_3_2_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 10.5>
ST_69 : Operation 399 [1/4] (10.5ns)   --->   "%w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3" [conv/conv.cpp:26]   --->   Operation 399 'fadd' 'w_sum_3_2_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 10.5>
ST_70 : Operation 400 [4/4] (10.5ns)   --->   "%w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4" [conv/conv.cpp:26]   --->   Operation 400 'fadd' 'w_sum_3_2_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 10.5>
ST_71 : Operation 401 [3/4] (10.5ns)   --->   "%w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4" [conv/conv.cpp:26]   --->   Operation 401 'fadd' 'w_sum_3_2_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 10.5>
ST_72 : Operation 402 [2/4] (10.5ns)   --->   "%w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4" [conv/conv.cpp:26]   --->   Operation 402 'fadd' 'w_sum_3_2_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 10.5>
ST_73 : Operation 403 [1/4] (10.5ns)   --->   "%w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4" [conv/conv.cpp:26]   --->   Operation 403 'fadd' 'w_sum_3_2_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 404 [1/1] (1.56ns)   --->   "%wr = add i2 %select_ln26, 1" [conv/conv.cpp:18]   --->   Operation 404 'add' 'wr' <Predicate = (!icmp_ln8)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 405 [1/1] (0.99ns)   --->   "%select_ln14 = select i1 %or_ln35, i7 1, i7 %add_ln14" [conv/conv.cpp:14]   --->   Operation 405 'select' 'select_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 406 [1/1] (0.68ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i10 1, i10 %add_ln11" [conv/conv.cpp:11]   --->   Operation 406 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 407 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 407 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 10.5>
ST_74 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln35_1 to i8" [conv/conv.cpp:35]   --->   Operation 408 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_74 : Operation 409 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i8 %zext_ln35, 11" [conv/conv.cpp:35]   --->   Operation 409 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 410 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i8 %mul_ln35, %zext_ln35_1" [conv/conv.cpp:35]   --->   Operation 410 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln35, i4 0)" [conv/conv.cpp:26]   --->   Operation 411 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_74 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i5 %select_ln26_2 to i12" [conv/conv.cpp:26]   --->   Operation 412 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_74 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i5 %select_ln26_2 to i64" [conv/conv.cpp:26]   --->   Operation 413 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_74 : Operation 414 [1/1] (1.54ns)   --->   "%add_ln35_1 = add i12 %tmp_2_cast, %zext_ln26_1" [conv/conv.cpp:35]   --->   Operation 414 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i12 %add_ln35_1 to i64" [conv/conv.cpp:35]   --->   Operation 415 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_74 : Operation 416 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [conv/conv.cpp:35]   --->   Operation 416 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_74 : Operation 417 [4/4] (10.5ns)   --->   "%w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5" [conv/conv.cpp:26]   --->   Operation 417 'fadd' 'w_sum_3_2_5' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 418 [1/1] (0.95ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr, -1" [conv/conv.cpp:18]   --->   Operation 418 'icmp' 'icmp_ln18_1' <Predicate = (!icmp_ln8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 419 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %ifTrue, label %ifFalse" [conv/conv.cpp:18]   --->   Operation 419 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_74 : Operation 420 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_2" [conv/conv.cpp:31]   --->   Operation 420 'getelementptr' 'conv_bias_addr' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_74 : Operation 421 [2/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 421 'load' 'conv_bias_load' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 75 <SV = 74> <Delay = 10.5>
ST_75 : Operation 422 [3/4] (10.5ns)   --->   "%w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5" [conv/conv.cpp:26]   --->   Operation 422 'fadd' 'w_sum_3_2_5' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 423 [1/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 423 'load' 'conv_bias_load' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 76 <SV = 75> <Delay = 10.5>
ST_76 : Operation 424 [2/4] (10.5ns)   --->   "%w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5" [conv/conv.cpp:26]   --->   Operation 424 'fadd' 'w_sum_3_2_5' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 10.5>
ST_77 : Operation 425 [1/4] (10.5ns)   --->   "%w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5" [conv/conv.cpp:26]   --->   Operation 425 'fadd' 'w_sum_3_2_5' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 0.00>

State 79 <SV = 78> <Delay = 10.5>
ST_79 : Operation 426 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_5, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 426 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 10.5>
ST_80 : Operation 427 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_5, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 427 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 10.5>
ST_81 : Operation 428 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_5, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 428 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 15.9>
ST_82 : Operation 429 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_5, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 429 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 430 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 430 'fcmp' 'tmp_5' <Predicate = (icmp_ln18_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 9.66>
ST_83 : Operation 431 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Row_Loop_Filter2_Loo)"   --->   Operation 431 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_83 : Operation 432 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5808, i64 5808, i64 5808) nounwind"   --->   Operation 432 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_83 : Operation 433 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 433 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_83 : Operation 434 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @Filter2_Loop_W_Row_L)"   --->   Operation 434 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_83 : Operation 435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv/conv.cpp:19]   --->   Operation 435 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_83 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv.cpp:19]   --->   Operation 436 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_83 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [conv/conv.cpp:20]   --->   Operation 437 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_83 : Operation 438 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_4) nounwind" [conv/conv.cpp:29]   --->   Operation 438 'specregionend' 'empty_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_83 : Operation 439 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv.cpp:34]   --->   Operation 439 'bitcast' 'bitcast_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_83 : Operation 440 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 440 'partselect' 'tmp' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_83 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv.cpp:34]   --->   Operation 441 'trunc' 'trunc_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_83 : Operation 442 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv.cpp:34]   --->   Operation 442 'icmp' 'icmp_ln34' <Predicate = (icmp_ln18_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 443 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv.cpp:34]   --->   Operation 443 'icmp' 'icmp_ln34_1' <Predicate = (icmp_ln18_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv.cpp:34]   --->   Operation 444 'or' 'or_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 445 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 445 'fcmp' 'tmp_5' <Predicate = (icmp_ln18_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_5" [conv/conv.cpp:34]   --->   Operation 446 'and' 'and_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 447 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 447 'select' 'w_sum_1' <Predicate = (icmp_ln18_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 448 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv.cpp:35]   --->   Operation 448 'store' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_83 : Operation 449 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 449 'br' <Predicate = (icmp_ln18_1)> <Delay = 0.00>

State 84 <SV = 2> <Delay = 0.00>
ST_84 : Operation 450 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:41]   --->   Operation 450 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten47', conv/conv.cpp:8) with incoming values : ('add_ln8', conv/conv.cpp:8) [27]  (1.77 ns)

 <State 2>: 14ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten14', conv/conv.cpp:11) with incoming values : ('select_ln11', conv/conv.cpp:11) [29]  (0 ns)
	'icmp' operation ('icmp_ln11', conv/conv.cpp:11) [44]  (1.77 ns)
	'xor' operation ('xor_ln35', conv/conv.cpp:35) [51]  (0.978 ns)
	'and' operation ('and_ln35_1', conv/conv.cpp:35) [55]  (0.978 ns)
	'or' operation ('or_ln35', conv/conv.cpp:35) [58]  (0.978 ns)
	'select' operation ('select_ln35_4', conv/conv.cpp:35) [59]  (1.22 ns)
	'add' operation ('f', conv/conv.cpp:14) [73]  (1.78 ns)
	'select' operation ('select_ln26_2', conv/conv.cpp:26) [79]  (1.22 ns)
	'add' operation ('add_ln26_6', conv/conv.cpp:26) [92]  (1.83 ns)
	'getelementptr' operation ('conv_weights_0_0_add', conv/conv.cpp:26) [94]  (0 ns)
	'load' operation ('conv_weights_0_0_loa', conv/conv.cpp:26) on array 'conv_weights_0_0' [181]  (3.25 ns)

 <State 3>: 14.8ns
The critical path consists of the following:
	'add' operation ('r', conv/conv.cpp:8) [41]  (1.74 ns)
	'select' operation ('select_ln35_1', conv/conv.cpp:35) [46]  (1.02 ns)
	'add' operation ('add_ln26', conv/conv.cpp:26) [112]  (1.74 ns)
	'mul' operation ('mul_ln26', conv/conv.cpp:26) [114]  (3.49 ns)
	'add' operation ('add_ln26_7', conv/conv.cpp:26) [115]  (1.92 ns)
	'sub' operation ('sub_ln26', conv/conv.cpp:26) [119]  (1.64 ns)
	'getelementptr' operation ('input_addr', conv/conv.cpp:26) [121]  (0 ns)
	'load' operation ('input_load', conv/conv.cpp:26) on array 'input_r' [182]  (3.25 ns)

 <State 4>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_load', conv/conv.cpp:26) on array 'input_r' [182]  (3.25 ns)
	'fmul' operation ('tmp_s', conv/conv.cpp:26) [183]  (12.4 ns)

 <State 5>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', conv/conv.cpp:26) [183]  (12.4 ns)

 <State 6>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_1', conv/conv.cpp:26) [187]  (12.4 ns)

 <State 7>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_2', conv/conv.cpp:26) [191]  (12.4 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_3', conv/conv.cpp:26) [195]  (12.4 ns)

 <State 9>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_4', conv/conv.cpp:26) [199]  (12.4 ns)

 <State 10>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_5', conv/conv.cpp:26) [203]  (12.4 ns)

 <State 11>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1', conv/conv.cpp:26) [207]  (12.4 ns)

 <State 12>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_1', conv/conv.cpp:26) [211]  (12.4 ns)

 <State 13>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_2', conv/conv.cpp:26) [215]  (12.4 ns)

 <State 14>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_3', conv/conv.cpp:26) [219]  (12.4 ns)

 <State 15>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_4', conv/conv.cpp:26) [223]  (12.4 ns)

 <State 16>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_5', conv/conv.cpp:26) [227]  (12.4 ns)

 <State 17>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2', conv/conv.cpp:26) [231]  (12.4 ns)

 <State 18>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_1', conv/conv.cpp:26) [235]  (12.4 ns)

 <State 19>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_2', conv/conv.cpp:26) [239]  (12.4 ns)

 <State 20>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_3', conv/conv.cpp:26) [243]  (12.4 ns)

 <State 21>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_4', conv/conv.cpp:26) [247]  (12.4 ns)

 <State 22>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_5', conv/conv.cpp:26) [251]  (12.4 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4', conv/conv.cpp:26) [200]  (10.5 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4', conv/conv.cpp:26) [200]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4', conv/conv.cpp:26) [200]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:26) [204]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:26) [204]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:26) [204]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:26) [204]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [208]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [208]  (10.5 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [208]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [208]  (10.5 ns)

 <State 34>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:26) [212]  (10.5 ns)

 <State 35>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:26) [212]  (10.5 ns)

 <State 36>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:26) [212]  (10.5 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:26) [212]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:26) [216]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:26) [216]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:26) [216]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:26) [216]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:26) [220]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:26) [220]  (10.5 ns)

 <State 44>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:26) [220]  (10.5 ns)

 <State 45>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:26) [220]  (10.5 ns)

 <State 46>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:26) [224]  (10.5 ns)

 <State 47>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:26) [224]  (10.5 ns)

 <State 48>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:26) [224]  (10.5 ns)

 <State 49>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:26) [224]  (10.5 ns)

 <State 50>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:26) [228]  (10.5 ns)

 <State 51>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:26) [228]  (10.5 ns)

 <State 52>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:26) [228]  (10.5 ns)

 <State 53>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:26) [228]  (10.5 ns)

 <State 54>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [232]  (10.5 ns)

 <State 55>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [232]  (10.5 ns)

 <State 56>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [232]  (10.5 ns)

 <State 57>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [232]  (10.5 ns)

 <State 58>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv.cpp:26) [236]  (10.5 ns)

 <State 59>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv.cpp:26) [236]  (10.5 ns)

 <State 60>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv.cpp:26) [236]  (10.5 ns)

 <State 61>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv.cpp:26) [236]  (10.5 ns)

 <State 62>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv.cpp:26) [240]  (10.5 ns)

 <State 63>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv.cpp:26) [240]  (10.5 ns)

 <State 64>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv.cpp:26) [240]  (10.5 ns)

 <State 65>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv.cpp:26) [240]  (10.5 ns)

 <State 66>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_3', conv/conv.cpp:26) [244]  (10.5 ns)

 <State 67>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_3', conv/conv.cpp:26) [244]  (10.5 ns)

 <State 68>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_3', conv/conv.cpp:26) [244]  (10.5 ns)

 <State 69>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_3', conv/conv.cpp:26) [244]  (10.5 ns)

 <State 70>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_4', conv/conv.cpp:26) [248]  (10.5 ns)

 <State 71>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_4', conv/conv.cpp:26) [248]  (10.5 ns)

 <State 72>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_4', conv/conv.cpp:26) [248]  (10.5 ns)

 <State 73>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_4', conv/conv.cpp:26) [248]  (10.5 ns)

 <State 74>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_5', conv/conv.cpp:26) [252]  (10.5 ns)

 <State 75>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_5', conv/conv.cpp:26) [252]  (10.5 ns)

 <State 76>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_5', conv/conv.cpp:26) [252]  (10.5 ns)

 <State 77>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_5', conv/conv.cpp:26) [252]  (10.5 ns)

 <State 78>: 0ns
The critical path consists of the following:

 <State 79>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:31) [260]  (10.5 ns)

 <State 80>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:31) [260]  (10.5 ns)

 <State 81>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:31) [260]  (10.5 ns)

 <State 82>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:31) [260]  (10.5 ns)
	'fcmp' operation ('tmp_5', conv/conv.cpp:34) [267]  (5.43 ns)

 <State 83>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', conv/conv.cpp:34) [267]  (5.43 ns)
	'and' operation ('and_ln34', conv/conv.cpp:34) [268]  (0 ns)
	'select' operation ('w_sum', conv/conv.cpp:34) [269]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'w_sum', conv/conv.cpp:34 on array 'conv_out' [270]  (3.25 ns)

 <State 84>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
