#GPIO LEDs
set_property PACKAGE_PIN AB8 [get_ports mmcm_lock]
set_property IOSTANDARD LVCMOS15 [get_ports mmcm_lock]
set_property PACKAGE_PIN AA8 [get_ports init_calib_complete]
set_property IOSTANDARD LVCMOS15 [get_ports init_calib_complete]

# Enable internal termination resistor on LVDS 125MHz ref_clk
set_property DIFF_TERM TRUE [get_ports ref_clk_clk_p]
set_property DIFF_TERM TRUE [get_ports ref_clk_clk_n]

# Define I/O standards
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_fsel[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_0]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_oe[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[3]}]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_clk_n]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_1]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_2]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_3]

set_property PACKAGE_PIN H30 [get_ports {rgmii_port_1_rd[0]}]
set_property PACKAGE_PIN G30 [get_ports mdio_io_port_0_mdio_io]
set_property PACKAGE_PIN C30 [get_ports {rgmii_port_1_rd[2]}]
set_property PACKAGE_PIN B28 [get_ports {ref_clk_fsel[0]}]
set_property PACKAGE_PIN A28 [get_ports mdio_io_port_1_mdio_io]
set_property PACKAGE_PIN F21 [get_ports rgmii_port_3_rxc]
set_property PACKAGE_PIN E21 [get_ports rgmii_port_3_rx_ctl]
set_property PACKAGE_PIN C19 [get_ports {rgmii_port_3_rd[1]}]
set_property PACKAGE_PIN B19 [get_ports {rgmii_port_3_rd[3]}]
set_property PACKAGE_PIN D26 [get_ports rgmii_port_1_rxc]
set_property PACKAGE_PIN C26 [get_ports rgmii_port_1_rx_ctl]
set_property PACKAGE_PIN G29 [get_ports mdio_io_port_0_mdc]
set_property PACKAGE_PIN F30 [get_ports reset_port_0]
set_property PACKAGE_PIN B30 [get_ports {rgmii_port_1_rd[1]}]
set_property PACKAGE_PIN A30 [get_ports {rgmii_port_1_rd[3]}]
set_property PACKAGE_PIN A25 [get_ports {ref_clk_oe[0]}]
set_property PACKAGE_PIN A26 [get_ports mdio_io_port_1_mdc]
set_property PACKAGE_PIN F20 [get_ports rgmii_port_2_rxc]
set_property PACKAGE_PIN B22 [get_ports {rgmii_port_2_rd[2]}]
set_property PACKAGE_PIN A22 [get_ports {rgmii_port_2_rd[3]}]
set_property PACKAGE_PIN B18 [get_ports {rgmii_port_3_rd[0]}]
set_property PACKAGE_PIN A18 [get_ports {rgmii_port_3_rd[2]}]
set_property PACKAGE_PIN C25 [get_ports rgmii_port_0_rxc]
set_property PACKAGE_PIN B25 [get_ports rgmii_port_0_rx_ctl]
set_property PACKAGE_PIN H26 [get_ports {rgmii_port_0_rd[2]}]
set_property PACKAGE_PIN H27 [get_ports {rgmii_port_0_rd[3]}]
set_property PACKAGE_PIN E29 [get_ports {rgmii_port_0_td[1]}]
set_property PACKAGE_PIN E30 [get_ports {rgmii_port_0_td[2]}]
set_property PACKAGE_PIN B29 [get_ports {rgmii_port_1_td[0]}]
set_property PACKAGE_PIN B27 [get_ports {rgmii_port_1_td[2]}]
set_property PACKAGE_PIN A27 [get_ports {rgmii_port_1_td[3]}]
set_property PACKAGE_PIN E19 [get_ports rgmii_port_2_rx_ctl]
set_property PACKAGE_PIN D19 [get_ports {rgmii_port_2_rd[0]}]
set_property PACKAGE_PIN C20 [get_ports {rgmii_port_2_td[1]}]
set_property PACKAGE_PIN B20 [get_ports {rgmii_port_2_td[2]}]
set_property PACKAGE_PIN G17 [get_ports rgmii_port_2_tx_ctl]
set_property PACKAGE_PIN F17 [get_ports mdio_io_port_2_mdio_io]
set_property PACKAGE_PIN B17 [get_ports {rgmii_port_3_td[0]}]
set_property PACKAGE_PIN G22 [get_ports {rgmii_port_3_td[2]}]
set_property PACKAGE_PIN F22 [get_ports {rgmii_port_3_td[3]}]
set_property PACKAGE_PIN D27 [get_ports ref_clk_clk_p]
set_property PACKAGE_PIN C27 [get_ports ref_clk_clk_n]
set_property PACKAGE_PIN H24 [get_ports {rgmii_port_0_rd[0]}]
set_property PACKAGE_PIN H25 [get_ports {rgmii_port_0_rd[1]}]
set_property PACKAGE_PIN G28 [get_ports {rgmii_port_0_td[0]}]
set_property PACKAGE_PIN F28 [get_ports rgmii_port_0_txc]
set_property PACKAGE_PIN E28 [get_ports {rgmii_port_0_td[3]}]
set_property PACKAGE_PIN D28 [get_ports rgmii_port_0_tx_ctl]
set_property PACKAGE_PIN G27 [get_ports {rgmii_port_1_td[1]}]
set_property PACKAGE_PIN F27 [get_ports rgmii_port_1_txc]
set_property PACKAGE_PIN C24 [get_ports rgmii_port_1_tx_ctl]
set_property PACKAGE_PIN B24 [get_ports reset_port_1]
set_property PACKAGE_PIN G18 [get_ports {rgmii_port_2_rd[1]}]
set_property PACKAGE_PIN F18 [get_ports {rgmii_port_2_td[0]}]
set_property PACKAGE_PIN A20 [get_ports rgmii_port_2_txc]
set_property PACKAGE_PIN A21 [get_ports {rgmii_port_2_td[3]}]
set_property PACKAGE_PIN A16 [get_ports mdio_io_port_2_mdc]
set_property PACKAGE_PIN A17 [get_ports reset_port_2]
set_property PACKAGE_PIN D16 [get_ports {rgmii_port_3_td[1]}]
set_property PACKAGE_PIN C16 [get_ports rgmii_port_3_txc]
set_property PACKAGE_PIN D22 [get_ports rgmii_port_3_tx_ctl]
set_property PACKAGE_PIN C22 [get_ports mdio_io_port_3_mdc]
set_property PACKAGE_PIN D21 [get_ports mdio_io_port_3_mdio_io]
set_property PACKAGE_PIN C21 [get_ports reset_port_3]

create_clock -period 8.000 -name ref_clk_clk_p -waveform {0.000 4.000} [get_ports ref_clk_clk_p]

# Configuration via Quad SPI settings for KC705
#set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
#set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
#set_property CONFIG_VOLTAGE 2.8 [current_design]
#set_property CFGBVS GND [current_design]
#set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR YES [current_design]
#set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]

# Configuration via BPI flash for KC705
set_property BITSTREAM.CONFIG.BPI_SYNC_MODE DISABLE [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN DISABLE [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN Pullup [current_design]
set_property CONFIG_MODE BPI16 [current_design]
set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 2.5 [current_design]

