C:/lscc/diamond/3.14/bin/nt64/moduleparser.exe -PROJ sim_sum_correction_1bit -pf C:/lscc/diamond/3.14/cae_library/synthesis/vhdl/ecp5u.vhd -lib ecp5u -pf C:/lscc/diamond/3.14/cae_library/synthesis/verilog/ecp5u.v -pkg C:/lscc/diamond/3.14/cae_library/vhdl_packages/vdbs -lst D:/RTL_FPGA/VERILOG/aula21_bcd3bits/sim_sum_correction_1bit/source_files.lst