{"Source Block": ["verilog-ethernet/rtl/eth_axis_tx.v@199:237@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_ptr_reg <= 0;\n        input_eth_hdr_ready_reg <= 0;\n        input_eth_payload_tready_reg <= 0;\n        eth_dest_mac_reg <= 0;\n        eth_src_mac_reg <= 0;\n        eth_type_reg <= 0;\n        busy_reg <= 0;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        input_eth_hdr_ready_reg <= input_eth_hdr_ready_next;\n\n        input_eth_payload_tready_reg <= input_eth_payload_tready_next;\n\n        busy_reg <= state_next != STATE_IDLE;\n\n        // datapath\n        if (store_eth_hdr) begin\n            eth_dest_mac_reg <= input_eth_dest_mac;\n            eth_src_mac_reg <= input_eth_src_mac;\n            eth_type_reg <= input_eth_type;\n        end\n    end\nend\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[207, "        frame_ptr_reg <= 0;\n"], [208, "        input_eth_hdr_ready_reg <= 0;\n"], [209, "        input_eth_payload_tready_reg <= 0;\n"], [210, "        eth_dest_mac_reg <= 0;\n"], [211, "        eth_src_mac_reg <= 0;\n"], [212, "        eth_type_reg <= 0;\n"], [213, "        busy_reg <= 0;\n"], [226, "        if (store_eth_hdr) begin\n"], [227, "            eth_dest_mac_reg <= input_eth_dest_mac;\n"], [228, "            eth_src_mac_reg <= input_eth_src_mac;\n"], [229, "            eth_type_reg <= input_eth_type;\n"], [230, "        end\n"]], "Add": [[213, "        frame_ptr_reg <= 8'd0;\n"], [213, "        input_eth_hdr_ready_reg <= 1'b0;\n"], [213, "        input_eth_payload_tready_reg <= 1'b0;\n"], [213, "        busy_reg <= 1'b0;\n"], [223, "    end\n"], [230, "    if (store_eth_hdr) begin\n"], [230, "        eth_dest_mac_reg <= input_eth_dest_mac;\n"], [230, "        eth_src_mac_reg <= input_eth_src_mac;\n"], [230, "        eth_type_reg <= input_eth_type;\n"]]}}