#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 21 17:41:14 2019
# Process ID: 52052
# Current directory: D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent51932 D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.xpr
# Log file: D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/vivado.log
# Journal file: D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.xpr
INFO: [Project 1-313] Project file moved from 'D:/Users/Xilinx_projects/udp_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 754.082 ; gain = 137.066
update_compile_order -fileset sources_1
open_bd_design {D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <system> from BD file <D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1139.988 ; gain = 26.395
set_property location {2 629 365} [get_bd_cells ps7_0_axi_periph]
set_property location {3 927 259} [get_bd_cells axi_uartlite_0]
set_property location {1 236 245} [get_bd_cells processing_system7_0]
set_property location {1 234 401} [get_bd_cells rst_ps7_0_100M]
set_property location {2 634 220} [get_bd_cells ps7_0_axi_periph]
set_property location {2 636 493} [get_bd_cells ps7_0_axi_periph]
set_property location {2 629 300} [get_bd_cells ps7_0_axi_periph]
set_property location {2 628 301} [get_bd_cells ps7_0_axi_periph]
set_property location {2 630 315} [get_bd_cells ps7_0_axi_periph]
set_property location {2 631 333} [get_bd_cells ps7_0_axi_periph]
set_property location {1099 171} [get_bd_intf_ports FIXED_IO]
set_property location {1095 145} [get_bd_intf_ports DDR]
set_property location {2 633 334} [get_bd_cells ps7_0_axi_periph]
set_property location {1080 188} [get_bd_intf_ports FIXED_IO]
set_property location {1088 175} [get_bd_intf_ports FIXED_IO]
set_property location {3 922 243} [get_bd_cells axi_uartlite_0]
set_property location {1081 103} [get_bd_intf_ports FIXED_IO]
set_property location {1095 158} [get_bd_intf_ports FIXED_IO]
create_peripheral xilinx.com user Leastsquares 1.0 -dir D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:Leastsquares:1.0]
set_property VALUE 8 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:Leastsquares:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:Leastsquares:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:Leastsquares:1.0]
set_property  ip_repo_paths  D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/../ip_repo/Leastsquares_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_Leastsquares_v1_0 -directory D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/../ip_repo d:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0/hdl/Leastsquares_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0/hdl/Leastsquares_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.934 ; gain = 56.945
update_compile_order -fileset sources_1
close [ open D:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0/hdl/leastsquares.v w ]
add_files D:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0/hdl/leastsquares.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0/component.xml' ignored by IP packager.
launch_runs synth_1 -jobs 4
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0/hdl/Leastsquares_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0/hdl/Leastsquares_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0/hdl/Leastsquares_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0/hdl/Leastsquares_v1_0.v:]
[Thu Nov 21 17:54:32 2019] Launched synth_1...
Run output will be captured here: d:/vivado/pro/udp_test_v4.7_verilog/ip_repo/edit_Leastsquares_v1_0.runs/synth_1/runme.log
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Leastsquares:1.0 Leastsquares_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Leastsquares_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Leastsquares_0/S00_AXI]
Slave segment </Leastsquares_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
set_property location {3 748 31} [get_bd_cells Leastsquares_0]
set_property location {3 1086 530} [get_bd_cells Leastsquares_0]
set_property location {1 432 518} [get_bd_cells rst_ps7_0_100M]
set_property location {1 424 308} [get_bd_cells processing_system7_0]
regenerate_bd_layout -routing
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
save_bd_design
Wrote  : <D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Leastsquares_0 .
Exporting to file D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 6.348 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_processing_system7_0_0, cache-ID = 566381fa959a246b; cache size = 6.348 MB.
[Thu Nov 21 17:58:23 2019] Launched system_xbar_0_synth_1, system_Leastsquares_0_0_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.runs/system_xbar_0_synth_1/runme.log
system_Leastsquares_0_0_synth_1: D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.runs/system_Leastsquares_0_0_synth_1/runme.log
synth_1: D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.runs/synth_1/runme.log
[Thu Nov 21 17:58:23 2019] Launched impl_1...
Run output will be captured here: D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1303.863 ; gain = 47.422
file copy -force D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.runs/impl_1/system_wrapper.sysdef D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper.hdf

launch_sdk -workspace D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk -hwspec D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk -hwspec D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 21 19:15:40 2019] Launched impl_1...
Run output will be captured here: D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.runs/impl_1/runme.log
file copy -force D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.runs/impl_1/system_wrapper.sysdef D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper.hdf

launch_sdk -workspace D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk -hwspec D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk -hwspec D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_Leastsquares_0_0/system_Leastsquares_0_0.dcp' for cell 'system_i/Leastsquares_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [d:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [d:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [d:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [d:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/constrs_1/new/uart_pin.xdc]
Finished Parsing XDC File [D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/constrs_1/new/uart_pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1586.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1715.172 ; gain = 403.621
report_utilization -name utilization_1
open_bd_design {D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/system.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 20:41:02 2019...
