cocci_test_suite() {
	const struct nv50_disp_mthd_list cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/basenv50.c 62 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/basenv50.c 44 */;
	struct nvkm_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/basenv50.c 42 */;
	union {
		struct nv50_disp_base_channel_dma_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/basenv50.c 39 */;
	const struct nv50_disp_chan_mthd *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/basenv50.c 34 */;
	const struct nv50_disp_chan_func *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/basenv50.c 33 */;
	struct nv50_disp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/basenv50.c 115 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/basenv50.c 115 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/basenv50.c 114 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/basenv50.c 114 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/basenv50.c 114 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/basenv50.c 113 */;
	const struct nv50_disp_chan_mthd cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/basenv50.c 101 */;
}
