# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
set_param chipscope.maxJobs 2
set_param ced.repoPaths C:/Users/franc/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/ced_store
set_msg_config -id {HDL-1065} -limit 10000
create_project -in_memory -part xc7z020clg400-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir D:/uni/2019-2020/thesis/cogitantium/nvdla/nv_small_512_32_16_8_int8/nv_small_512_32_16_8_int8.cache/wt [current_project]
set_property parent.project_path D:/uni/2019-2020/thesis/cogitantium/nvdla/nv_small_512_32_16_8_int8/nv_small_512_32_16_8_int8.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
set_property ip_output_repo d:/uni/2019-2020/thesis/cogitantium/nvdla/nv_small_512_32_16_8_int8/nv_small_512_32_16_8_int8.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog {
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/include/simulate_x_tick.vh
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/include/NV_NVDLA_MCIF_define.vh
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/include/NV_HWACC_NVDLA_tick_defines.vh
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/MY_GLOBAL_DEFINE.vh
}
read_verilog -library xil_defaultlib {
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/apb_bridge_wrapper.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/CKLNQD12.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/MUX2D4.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/MUX2HDD2.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_BLKBOX_SINK.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_BLKBOX_SRC0.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_CLK_gate_power.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_CALC_int8.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_buffer.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_ctrl.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_calculator.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_buffer.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_dual_reg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_regfile.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_single_reg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_slcg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_DC_fifo.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_fifo.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/fifos/NV_NVDLA_CDMA_WT_8ATMM_fifo.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_fifo.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dma_mux.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dual_reg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_img.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_regfile.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_shared_buffer.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_single_reg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_slcg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_status.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_active.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_cfg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_mac.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_in.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_out.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_slcg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_dual.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_single.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_core.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_reg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_SG_dat_fifo.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_SG_wt_fifo.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_WL_dec.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dual_reg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_regfile.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_single_reg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_slcg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_DMAIF_wr.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/glb/NV_NVDLA_GLB_CSB_reg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/glb/NV_NVDLA_GLB_ic.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_saturate.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_shiftleftsu.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_shiftrightsatsu.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_read.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_write.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/fifos/NV_NVDLA_SDP_BRDMA_cq_lib.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_gate.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/fifos/NV_NVDLA_SDP_BRDMA_lat_fifo_lib.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_gate.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_pack.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_unpack.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_alu.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_mul.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_relu.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_trt.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_c.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_relu.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_sync2data.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_x1_int.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_din.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_dout.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/fifos/NV_NVDLA_SDP_MRDMA_EG_lat_fifo_lib.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/fifos/NV_NVDLA_SDP_MRDMA_cq_lib.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_eg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_gate.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_ig.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_single.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_dmaif.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_eg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_ig.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_pack.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_reg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_unpack.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_dual.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_single.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_in.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_out.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_dat.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_gate.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_brdma.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_cmux.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_mrdma.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_reg.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_wdma.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/apb2csb/NV_NVDLA_apb2csb.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_cacc.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_cdma.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_cmac.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/car/NV_NVDLA_core_reset.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_csc.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/glb/NV_NVDLA_glb.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_mcif.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_a.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_c.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_m.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_o.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_p.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/car/NV_NVDLA_reset.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_sdp.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/car/NV_NVDLA_sync3d.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/car/NV_NVDLA_sync3d_c.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/car/NV_NVDLA_sync3d_s.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_nvdla.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/OR2D1.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rws_16x256.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rws_16x272.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rws_16x64.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rws_256x3.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rws_256x64.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_128x11.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_128x6.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_16x14.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_16x16.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_16x65.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_8x65.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwst_256x8.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/oneHotClk_async_read_clock.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/oneHotClk_async_write_clock.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/p_SSYNC2DO_C_PP.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/p_SSYNC3DO.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/p_SSYNC3DO_C_PPP.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/p_SSYNC3DO_S_PPP.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/sync3d.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/sync3d_c_ppp.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/sync3d_s_ppp.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/sync_reset.v
  D:/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/nv_nvdla_wrapper.v
}
read_vhdl -library xil_defaultlib D:/uni/2019-2020/thesis/cogitantium/nvdla/nv_small_512_32_16_8_int8/nv_small_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/hdl/base_zynq_wrapper.vhd
read_ip -quiet D:/uni/2019-2020/thesis/cogitantium/nvdla/nv_small_512_32_16_8_int8/nv_small_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/axi_apb_bridge_0.xci
set_property used_in_implementation false [get_files -all d:/uni/2019-2020/thesis/cogitantium/nvdla/nv_small_512_32_16_8_int8/nv_small_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/axi_apb_bridge_0_ooc.xdc]

add_files D:/uni/2019-2020/thesis/cogitantium/nvdla/nv_small_512_32_16_8_int8/nv_small_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/base_zynq.bd
set_property used_in_implementation false [get_files -all d:/uni/2019-2020/thesis/cogitantium/nvdla/nv_small_512_32_16_8_int8/nv_small_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_processing_system7_0_0/base_zynq_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all d:/uni/2019-2020/thesis/cogitantium/nvdla/nv_small_512_32_16_8_int8/nv_small_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/base_zynq_rst_ps7_0_50M_0_board.xdc]
set_property used_in_implementation false [get_files -all d:/uni/2019-2020/thesis/cogitantium/nvdla/nv_small_512_32_16_8_int8/nv_small_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/base_zynq_rst_ps7_0_50M_0.xdc]
set_property used_in_implementation false [get_files -all d:/uni/2019-2020/thesis/cogitantium/nvdla/nv_small_512_32_16_8_int8/nv_small_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_auto_pc_0/base_zynq_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all D:/uni/2019-2020/thesis/cogitantium/nvdla/nv_small_512_32_16_8_int8/nv_small_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/base_zynq_ooc.xdc]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

synth_design -top base_zynq_wrapper -part xc7z020clg400-1 -gated_clock_conversion auto -keep_equivalent_registers


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef base_zynq_wrapper.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file base_zynq_wrapper_utilization_synth.rpt -pb base_zynq_wrapper_utilization_synth.pb"
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
