; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -O2 -o - %s | FileCheck %s
; RUN: clang -O2 -c -o /dev/null %s
; Ticket: T19709

target triple = "kvx-kalray-cos"

@jfdctint_CHECKSUM = constant i32 1668124
@jfdctint_data = global [64 x i32] zeroinitializer

define void @jfdctint_jpeg_fdct_islow() {
; CHECK-LABEL: jfdctint_jpeg_fdct_islow:
; CHECK:       # %bb.0:
; CHECK-NEXT:    make $r1 = -64
; CHECK-NEXT:    make $r2 = 0x187e0000187e
; CHECK-NEXT:    addd $r12 = $r12, -256
; CHECK-NEXT:    make $r16 = 0x115100001151
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    so 224[$r12] = $r28r29r30r31
; CHECK-NEXT:    make $r4 = 0xffffc4dfffffc4df
; CHECK-NEXT:    make $r10 = 0x40000000400
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    so 192[$r12] = $r24r25r26r27
; CHECK-NEXT:    make $r6 = 0x41b3000041b3
; CHECK-NEXT:    make $r42 = 0xffffc13bffffc13b
; CHECK-NEXT:    ;; # (end cycle 2)
; CHECK-NEXT:    so 160[$r12] = $r20r21r22r23
; CHECK-NEXT:    make $r0 = jfdctint_data
; CHECK-NEXT:    make $r44 = 0xfffff384fffff384
; CHECK-NEXT:    ;; # (end cycle 3)
; CHECK-NEXT:    sq 144[$r12] = $r18r19
; CHECK-NEXT:    copyd $r3 = $r16
; CHECK-NEXT:    make $r15 = jfdctint_data
; CHECK-NEXT:    ;; # (end cycle 4)
; CHECK-NEXT:    sq 128[$r12] = $r2r3
; CHECK-NEXT:    copyd $r3 = $r2
; CHECK-NEXT:    ;; # (end cycle 5)
; CHECK-NEXT:    sq 112[$r12] = $r2r3
; CHECK-NEXT:    make $r2 = 0x25a1000025a1
; CHECK-NEXT:    copyd $r3 = $r4
; CHECK-NEXT:    copyd $r5 = $r10
; CHECK-NEXT:    ;; # (end cycle 6)
; CHECK-NEXT:    sq 80[$r12] = $r2r3
; CHECK-NEXT:    copyd $r3 = $r2
; CHECK-NEXT:    make $r4 = 0x98e0000098e
; CHECK-NEXT:    ;; # (end cycle 7)
; CHECK-NEXT:    sq 96[$r12] = $r2r3
; CHECK-NEXT:    copyd $r3 = $r4
; CHECK-NEXT:    make $r4 = 0x300b0000300b
; CHECK-NEXT:    ;; # (end cycle 8)
; CHECK-NEXT:    sq 64[$r12] = $r2r3
; CHECK-NEXT:    make $r2 = 0x625400006254
; CHECK-NEXT:    copyd $r3 = $r6
; CHECK-NEXT:    make $r6 = 0xffffadfdffffadfd
; CHECK-NEXT:    ;; # (end cycle 9)
; CHECK-NEXT:    sq 48[$r12] = $r2r3
; CHECK-NEXT:    make $r2 = 0xffffe333ffffe333
; CHECK-NEXT:    copyd $r35 = $r2
; CHECK-NEXT:    copyd $r37 = $r4
; CHECK-NEXT:    ;; # (end cycle 10)
; CHECK-NEXT:    copyd $r3 = $r6
; CHECK-NEXT:    copyd $r39 = $r2
; CHECK-NEXT:    ;; # (end cycle 11)
; CHECK-NEXT:    sq 32[$r12] = $r2r3
; CHECK-NEXT:    copyd $r3 = $r42
; CHECK-NEXT:    ;; # (end cycle 12)
; CHECK-NEXT:    sq 16[$r12] = $r2r3
; CHECK-NEXT:    copyd $r3 = $r44
; CHECK-NEXT:    ;; # (end cycle 13)
; CHECK-NEXT:    sq 0[$r12] = $r2r3
; CHECK-NEXT:    ;; # (end cycle 14)
; CHECK-NEXT:  .LBB0_1: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT:    addx4d $r3 = $r1, 256
; CHECK-NEXT:    addd $r48 = $r15, 4
; CHECK-NEXT:    addd $r50 = $r15, 28
; CHECK-NEXT:    lwz $r58 = 0[$r15]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    iord $r18 = $r3, 64
; CHECK-NEXT:    iord $r19 = $r3, 96
; CHECK-NEXT:    iord $r21 = $r3, 32
; CHECK-NEXT:    lwz $r62 = 0[$r50]
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    addd $r46 = $r0, $r18
; CHECK-NEXT:    addd $r47 = $r0, $r19
; CHECK-NEXT:    lwz $r54 = $r21[$r0]
; CHECK-NEXT:    addd $r56 = $r0, $r21
; CHECK-NEXT:    ;; # (end cycle 2)
; CHECK-NEXT:    lwz $r23 = 4[$r46]
; CHECK-NEXT:    addd $r49 = $r56, 4
; CHECK-NEXT:    addd $r51 = $r56, 28
; CHECK-NEXT:    addd $r52 = $r15, 24
; CHECK-NEXT:    ;; # (end cycle 3)
; CHECK-NEXT:    lwz $r6 = 4[$r47]
; CHECK-NEXT:    addd $r57 = $r56, 24
; CHECK-NEXT:    addd $r60 = $r15, 8
; CHECK-NEXT:    addd $r63 = $r56, 8
; CHECK-NEXT:    ;; # (end cycle 4)
; CHECK-NEXT:    addd $r9 = $r56, 16
; CHECK-NEXT:    addd $r53 = $r56, 20
; CHECK-NEXT:    addd $r55 = $r56, 12
; CHECK-NEXT:    lwz $r59 = $r18[$r0]
; CHECK-NEXT:    ;; # (end cycle 5)
; CHECK-NEXT:    lwz $r26 = $r19[$r0]
; CHECK-NEXT:    addd $r54 = $r15, 12
; CHECK-NEXT:    addd $r56 = $r15, 20
; CHECK-NEXT:    insf $r58 = $r54, 63, 32
; CHECK-NEXT:    ;; # (end cycle 6)
; CHECK-NEXT:    addd $r1 = $r1, 32
; CHECK-NEXT:    addd $r6 = $r15, 16
; CHECK-NEXT:    insf $r23 = $r6, 63, 32
; CHECK-NEXT:    lwz $r28 = 0[$r51]
; CHECK-NEXT:    ;; # (end cycle 7)
; CHECK-NEXT:    lwz $r61 = 28[$r46]
; CHECK-NEXT:    ;; # (end cycle 8)
; CHECK-NEXT:    lwz $r3 = 28[$r47]
; CHECK-NEXT:    insf $r59 = $r26, 63, 32
; CHECK-NEXT:    ;; # (end cycle 9)
; CHECK-NEXT:    lwz $r20 = 0[$r48]
; CHECK-NEXT:    insf $r62 = $r28, 63, 32
; CHECK-NEXT:    ;; # (end cycle 10)
; CHECK-NEXT:    lwz $r7 = 0[$r49]
; CHECK-NEXT:    ;; # (end cycle 11)
; CHECK-NEXT:    lwz $r22 = 0[$r52]
; CHECK-NEXT:    insf $r61 = $r3, 63, 32
; CHECK-NEXT:    ;; # (end cycle 12)
; CHECK-NEXT:    lwz $r32 = 0[$r57]
; CHECK-NEXT:    ;; # (end cycle 13)
; CHECK-NEXT:    insf $r20 = $r7, 63, 32
; CHECK-NEXT:    lwz $r24 = 0[$r60]
; CHECK-NEXT:    ;; # (end cycle 14)
; CHECK-NEXT:    lwz $r34 = 0[$r63]
; CHECK-NEXT:    ;; # (end cycle 15)
; CHECK-NEXT:    insf $r22 = $r32, 63, 32
; CHECK-NEXT:    addwp $r32 = $r62, $r58
; CHECK-NEXT:    lwz $r38 = 0[$r53]
; CHECK-NEXT:    sbfwp $r58 = $r62, $r58
; CHECK-NEXT:    ;; # (end cycle 16)
; CHECK-NEXT:    lwz $r4 = 0[$r55]
; CHECK-NEXT:    sbfwp $r62 = $r22, $r20
; CHECK-NEXT:    ;; # (end cycle 17)
; CHECK-NEXT:    insf $r24 = $r34, 63, 32
; CHECK-NEXT:    addwp $r34 = $r22, $r20
; CHECK-NEXT:    lwz $r40 = 0[$r9]
; CHECK-NEXT:    ;; # (end cycle 18)
; CHECK-NEXT:    lwz $r26 = 0[$r56]
; CHECK-NEXT:    ;; # (end cycle 19)
; CHECK-NEXT:    lwz $r28 = 0[$r54]
; CHECK-NEXT:    ;; # (end cycle 20)
; CHECK-NEXT:    lwz $r30 = 0[$r6]
; CHECK-NEXT:    ;; # (end cycle 21)
; CHECK-NEXT:    insf $r26 = $r38, 63, 32
; CHECK-NEXT:    lwz $r36 = 8[$r47]
; CHECK-NEXT:    ;; # (end cycle 22)
; CHECK-NEXT:    sbfwp $r20 = $r26, $r24
; CHECK-NEXT:    lwz $r27 = 8[$r46]
; CHECK-NEXT:    insf $r28 = $r4, 63, 32
; CHECK-NEXT:    ;; # (end cycle 23)
; CHECK-NEXT:    lwz $r25 = 24[$r46]
; CHECK-NEXT:    insf $r30 = $r40, 63, 32
; CHECK-NEXT:    ;; # (end cycle 24)
; CHECK-NEXT:    sbfwp $r22 = $r30, $r28
; CHECK-NEXT:    lwz $r33 = 24[$r47]
; CHECK-NEXT:    addwp $r38 = $r30, $r28
; CHECK-NEXT:    ;; # (end cycle 25)
; CHECK-NEXT:    lwz $r2 = 20[$r47]
; CHECK-NEXT:    insf $r27 = $r36, 63, 32
; CHECK-NEXT:    addwp $r36 = $r26, $r24
; CHECK-NEXT:    ;; # (end cycle 26)
; CHECK-NEXT:    addwp $r4 = $r36, $r34
; CHECK-NEXT:    lwz $r8 = 12[$r47]
; CHECK-NEXT:    ;; # (end cycle 27)
; CHECK-NEXT:    insf $r25 = $r33, 63, 32
; CHECK-NEXT:    lwz $r29 = 20[$r46]
; CHECK-NEXT:    ;; # (end cycle 28)
; CHECK-NEXT:    lwz $r31 = 12[$r46]
; CHECK-NEXT:    addwp $r33 = $r25, $r23
; CHECK-NEXT:    ;; # (end cycle 29)
; CHECK-NEXT:    lwz $r7 = 16[$r47]
; CHECK-NEXT:    ;; # (end cycle 30)
; CHECK-NEXT:    addwp $r2 = $r38, $r32
; CHECK-NEXT:    lwz $r3 = 16[$r46]
; CHECK-NEXT:    insf $r29 = $r2, 63, 32
; CHECK-NEXT:    ;; # (end cycle 31)
; CHECK-NEXT:    sbfwp $r2 = $r4, $r2
; CHECK-NEXT:    addwp $r8 = $r2, $r4
; CHECK-NEXT:    insf $r31 = $r8, 63, 32
; CHECK-NEXT:    addwp $r41 = $r29, $r27
; CHECK-NEXT:    ;; # (end cycle 32)
; CHECK-NEXT:    sllwps $r2 = $r2, 2
; CHECK-NEXT:    sllwps $r8 = $r8, 2
; CHECK-NEXT:    addwp $r11 = $r41, $r33
; CHECK-NEXT:    ;; # (end cycle 33)
; CHECK-NEXT:    sw 0[$r15] = $r8
; CHECK-NEXT:    insf $r3 = $r7, 63, 32
; CHECK-NEXT:    addwp $r7 = $r61, $r59
; CHECK-NEXT:    srad $r8 = $r8, 32
; CHECK-NEXT:    ;; # (end cycle 34)
; CHECK-NEXT:    sw $r21[$r0] = $r8
; CHECK-NEXT:    addwp $r43 = $r3, $r31
; CHECK-NEXT:    sbfwp $r59 = $r61, $r59
; CHECK-NEXT:    sbfwp $r61 = $r25, $r23
; CHECK-NEXT:    ;; # (end cycle 35)
; CHECK-NEXT:    addd $r15 = $r15, 128
; CHECK-NEXT:    sbfwp $r21 = $r29, $r27
; CHECK-NEXT:    sbfwp $r23 = $r3, $r31
; CHECK-NEXT:    addwp $r45 = $r43, $r7
; CHECK-NEXT:    ;; # (end cycle 36)
; CHECK-NEXT:    sbfwp $r11 = $r11, $r45
; CHECK-NEXT:    addwp $r17 = $r45, $r11
; CHECK-NEXT:    ;; # (end cycle 37)
; CHECK-NEXT:    sllwps $r8 = $r17, 2
; CHECK-NEXT:    sbfwp $r17 = $r43, $r7
; CHECK-NEXT:    ;; # (end cycle 38)
; CHECK-NEXT:    srad $r4 = $r8, 32
; CHECK-NEXT:    make $r8 = 0x187e0000187e
; CHECK-NEXT:    sbfwp $r18 = $r36, $r34
; CHECK-NEXT:    sw $r18[$r0] = $r8
; CHECK-NEXT:    ;; # (end cycle 39)
; CHECK-NEXT:    sw $r19[$r0] = $r4
; CHECK-NEXT:    ;; # (end cycle 40)
; CHECK-NEXT:    sw 0[$r6] = $r2
; CHECK-NEXT:    srad $r2 = $r2, 32
; CHECK-NEXT:    ;; # (end cycle 41)
; CHECK-NEXT:    sw 0[$r9] = $r2
; CHECK-NEXT:    sbfwp $r2 = $r38, $r32
; CHECK-NEXT:    copyd $r6 = $r10
; CHECK-NEXT:    sbfwp $r9 = $r41, $r33
; CHECK-NEXT:    ;; # (end cycle 42)
; CHECK-NEXT:    lq $r40r41 = 128[$r12]
; CHECK-NEXT:    addwp $r4 = $r2, $r18
; CHECK-NEXT:    copyd $r7 = $r5
; CHECK-NEXT:    addwp $r33 = $r17, $r9
; CHECK-NEXT:    ;; # (end cycle 43)
; CHECK-NEXT:    maddwp $r6 = $r4, $r16
; CHECK-NEXT:    ;; # (end cycle 44)
; CHECK-NEXT:    copyd $r4 = $r6
; CHECK-NEXT:    maddwp $r7 = $r33, $r41
; CHECK-NEXT:    ;; # (end cycle 46)
; CHECK-NEXT:    sllwps $r2 = $r11, 2
; CHECK-NEXT:    maddwp $r4 = $r2, $r8
; CHECK-NEXT:    make $r8 = 0xffffc4dfffffc4df
; CHECK-NEXT:    addwp $r11 = $r23, $r61
; CHECK-NEXT:    ;; # (end cycle 47)
; CHECK-NEXT:    lq $r40r41 = 112[$r12]
; CHECK-NEXT:    maddwp $r6 = $r18, $r8
; CHECK-NEXT:    copyd $r33 = $r7
; CHECK-NEXT:    ;; # (end cycle 48)
; CHECK-NEXT:    sw 16[$r46] = $r2
; CHECK-NEXT:    srad $r2 = $r2, 32
; CHECK-NEXT:    srawps $r3 = $r4, 11
; CHECK-NEXT:    addwp $r4 = $r22, $r62
; CHECK-NEXT:    ;; # (end cycle 49)
; CHECK-NEXT:    sw 16[$r47] = $r2
; CHECK-NEXT:    srad $r2 = $r3, 32
; CHECK-NEXT:    ;; # (end cycle 50)
; CHECK-NEXT:    sw 0[$r60] = $r3
; CHECK-NEXT:    ;; # (end cycle 51)
; CHECK-NEXT:    sw 0[$r63] = $r2
; CHECK-NEXT:    addwp $r2 = $r20, $r58
; CHECK-NEXT:    ;; # (end cycle 52)
; CHECK-NEXT:    lq $r18r19 = 96[$r12]
; CHECK-NEXT:    addwp $r17 = $r21, $r59
; CHECK-NEXT:    maddwp $r33 = $r17, $r41
; CHECK-NEXT:    addwp $r40 = $r4, $r2
; CHECK-NEXT:    ;; # (end cycle 53)
; CHECK-NEXT:    addwp $r41 = $r11, $r17
; CHECK-NEXT:    ;; # (end cycle 54)
; CHECK-NEXT:    mulwq $r18r19 = $r40r41, $r18r19
; CHECK-NEXT:    lq $r40r41 = 80[$r12]
; CHECK-NEXT:    ;; # (end cycle 56)
; CHECK-NEXT:    maddwp $r18 = $r2, $r44
; CHECK-NEXT:    copyd $r60 = $r18
; CHECK-NEXT:    copyd $r63 = $r19
; CHECK-NEXT:    ;; # (end cycle 58)
; CHECK-NEXT:    lq $r8r9 = 16[$r12]
; CHECK-NEXT:    maddwp $r7 = $r9, $r41
; CHECK-NEXT:    ;; # (end cycle 59)
; CHECK-NEXT:    lq $r2r3 = 0[$r12]
; CHECK-NEXT:    addwp $r4 = $r22, $r58
; CHECK-NEXT:    maddwp $r60 = $r4, $r42
; CHECK-NEXT:    ;; # (end cycle 60)
; CHECK-NEXT:    srawps $r2 = $r33, 11
; CHECK-NEXT:    ;; # (end cycle 61)
; CHECK-NEXT:    sw 8[$r46] = $r2
; CHECK-NEXT:    srad $r2 = $r2, 32
; CHECK-NEXT:    ;; # (end cycle 62)
; CHECK-NEXT:    srawps $r3 = $r6, 11
; CHECK-NEXT:    make $r6 = 0xffffadfdffffadfd
; CHECK-NEXT:    maddwp $r19 = $r17, $r3
; CHECK-NEXT:    ;; # (end cycle 63)
; CHECK-NEXT:    sw 8[$r47] = $r2
; CHECK-NEXT:    srad $r2 = $r3, 32
; CHECK-NEXT:    ;; # (end cycle 64)
; CHECK-NEXT:    sw 0[$r52] = $r3
; CHECK-NEXT:    ;; # (end cycle 65)
; CHECK-NEXT:    sw 0[$r57] = $r2
; CHECK-NEXT:    make $r2 = 0xffffe333ffffe333
; CHECK-NEXT:    copyd $r3 = $r5
; CHECK-NEXT:    copyd $r52 = $r10
; CHECK-NEXT:    ;; # (end cycle 66)
; CHECK-NEXT:    make $r4 = 0x98e0000098e
; CHECK-NEXT:    maddwp $r52 = $r4, $r2
; CHECK-NEXT:    ;; # (end cycle 67)
; CHECK-NEXT:    addwp $r9 = $r23, $r59
; CHECK-NEXT:    addwp $r11 = $r21, $r61
; CHECK-NEXT:    maddwp $r63 = $r11, $r9
; CHECK-NEXT:    ;; # (end cycle 68)
; CHECK-NEXT:    copyd $r2 = $r52
; CHECK-NEXT:    maddwp $r3 = $r9, $r39
; CHECK-NEXT:    ;; # (end cycle 69)
; CHECK-NEXT:    maddwp $r2 = $r22, $r4
; CHECK-NEXT:    srawps $r4 = $r7, 11
; CHECK-NEXT:    ;; # (end cycle 70)
; CHECK-NEXT:    lq $r32r33 = 64[$r12]
; CHECK-NEXT:    maddwp $r3 = $r59, $r37
; CHECK-NEXT:    copyd $r9 = $r3
; CHECK-NEXT:    ;; # (end cycle 71)
; CHECK-NEXT:    sw 24[$r46] = $r4
; CHECK-NEXT:    addwp $r2 = $r2, $r60
; CHECK-NEXT:    srad $r4 = $r4, 32
; CHECK-NEXT:    ;; # (end cycle 72)
; CHECK-NEXT:    sw 24[$r47] = $r4
; CHECK-NEXT:    srawps $r2 = $r2, 11
; CHECK-NEXT:    addwp $r3 = $r3, $r19
; CHECK-NEXT:    ;; # (end cycle 73)
; CHECK-NEXT:    sw 0[$r50] = $r2
; CHECK-NEXT:    addwp $r2 = $r20, $r62
; CHECK-NEXT:    srad $r4 = $r2, 32
; CHECK-NEXT:    ;; # (end cycle 74)
; CHECK-NEXT:    sw 0[$r51] = $r4
; CHECK-NEXT:    copyd $r4 = $r10
; CHECK-NEXT:    copyd $r7 = $r5
; CHECK-NEXT:    ;; # (end cycle 75)
; CHECK-NEXT:    lq $r32r33 = 32[$r12]
; CHECK-NEXT:    maddwp $r9 = $r23, $r33
; CHECK-NEXT:    ;; # (end cycle 76)
; CHECK-NEXT:    maddwp $r4 = $r2, $r6
; CHECK-NEXT:    make $r6 = 0x41b3000041b3
; CHECK-NEXT:    ;; # (end cycle 77)
; CHECK-NEXT:    addwp $r9 = $r9, $r63
; CHECK-NEXT:    ;; # (end cycle 78)
; CHECK-NEXT:    copyd $r2 = $r4
; CHECK-NEXT:    maddwp $r7 = $r11, $r33
; CHECK-NEXT:    ;; # (end cycle 79)
; CHECK-NEXT:    maddwp $r2 = $r20, $r6
; CHECK-NEXT:    srawps $r6 = $r9, 11
; CHECK-NEXT:    ;; # (end cycle 80)
; CHECK-NEXT:    lq $r32r33 = 48[$r12]
; CHECK-NEXT:    maddwp $r7 = $r61, $r35
; CHECK-NEXT:    copyd $r11 = $r7
; CHECK-NEXT:    ;; # (end cycle 81)
; CHECK-NEXT:    sw 28[$r46] = $r6
; CHECK-NEXT:    addwp $r2 = $r2, $r18
; CHECK-NEXT:    srad $r6 = $r6, 32
; CHECK-NEXT:    ;; # (end cycle 82)
; CHECK-NEXT:    sw 28[$r47] = $r6
; CHECK-NEXT:    srawps $r2 = $r2, 11
; CHECK-NEXT:    addwp $r7 = $r7, $r63
; CHECK-NEXT:    ;; # (end cycle 83)
; CHECK-NEXT:    sw 0[$r56] = $r2
; CHECK-NEXT:    srad $r2 = $r2, 32
; CHECK-NEXT:    ;; # (end cycle 84)
; CHECK-NEXT:    maddwp $r11 = $r21, $r33
; CHECK-NEXT:    ;; # (end cycle 85)
; CHECK-NEXT:    sw 0[$r53] = $r2
; CHECK-NEXT:    make $r2 = 0x625400006254
; CHECK-NEXT:    ;; # (end cycle 86)
; CHECK-NEXT:    maddwp $r4 = $r62, $r2
; CHECK-NEXT:    addwp $r9 = $r11, $r19
; CHECK-NEXT:    ;; # (end cycle 87)
; CHECK-NEXT:    srawps $r2 = $r9, 11
; CHECK-NEXT:    ;; # (end cycle 88)
; CHECK-NEXT:    sw 20[$r46] = $r2
; CHECK-NEXT:    srad $r2 = $r2, 32
; CHECK-NEXT:    addwp $r4 = $r4, $r60
; CHECK-NEXT:    ;; # (end cycle 89)
; CHECK-NEXT:    sw 20[$r47] = $r2
; CHECK-NEXT:    srawps $r4 = $r4, 11
; CHECK-NEXT:    ;; # (end cycle 90)
; CHECK-NEXT:    sw 0[$r54] = $r4
; CHECK-NEXT:    srad $r2 = $r4, 32
; CHECK-NEXT:    ;; # (end cycle 91)
; CHECK-NEXT:    sw 0[$r55] = $r2
; CHECK-NEXT:    make $r2 = 0x300b0000300b
; CHECK-NEXT:    ;; # (end cycle 92)
; CHECK-NEXT:    srawps $r2 = $r7, 11
; CHECK-NEXT:    maddwp $r52 = $r58, $r2
; CHECK-NEXT:    ;; # (end cycle 93)
; CHECK-NEXT:    sw 12[$r46] = $r2
; CHECK-NEXT:    srad $r2 = $r2, 32
; CHECK-NEXT:    ;; # (end cycle 94)
; CHECK-NEXT:    sw 12[$r47] = $r2
; CHECK-NEXT:    addwp $r4 = $r52, $r18
; CHECK-NEXT:    ;; # (end cycle 95)
; CHECK-NEXT:    srawps $r4 = $r4, 11
; CHECK-NEXT:    ;; # (end cycle 96)
; CHECK-NEXT:    sw 0[$r48] = $r4
; CHECK-NEXT:    srad $r2 = $r4, 32
; CHECK-NEXT:    ;; # (end cycle 97)
; CHECK-NEXT:    sw 0[$r49] = $r2
; CHECK-NEXT:    srawps $r2 = $r3, 11
; CHECK-NEXT:    ;; # (end cycle 98)
; CHECK-NEXT:    sw 4[$r46] = $r2
; CHECK-NEXT:    srad $r2 = $r2, 32
; CHECK-NEXT:    ;; # (end cycle 99)
; CHECK-NEXT:    sw 4[$r47] = $r2
; CHECK-NEXT:    cb.dnez $r1 ? .LBB0_1
; CHECK-NEXT:    ;; # (end cycle 100)
; CHECK-NEXT:  # %bb.2:
; CHECK-NEXT:    lq $r18r19 = 144[$r12]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    lo $r20r21r22r23 = 160[$r12]
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    lo $r24r25r26r27 = 192[$r12]
; CHECK-NEXT:    ;; # (end cycle 2)
; CHECK-NEXT:    lo $r28r29r30r31 = 224[$r12]
; CHECK-NEXT:    addd $r12 = $r12, 256
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
  br label %1

1:
  %2 = phi i64 [ 0, %0 ], [ %209, %1 ]
  %3 = shl i64 %2, 3
  %4 = getelementptr [64 x i32], ptr @jfdctint_data, i64 0, i64 %3
  %5 = shl i64 %2, 3
  %6 = or i64 %5, 8
  %7 = getelementptr [64 x i32], ptr @jfdctint_data, i64 0, i64 %6
  %8 = shl i64 %2, 3
  %9 = or i64 %8, 16
  %10 = getelementptr [64 x i32], ptr @jfdctint_data, i64 0, i64 %9
  %11 = shl i64 %2, 3
  %12 = or i64 %11, 24
  %13 = getelementptr [64 x i32], ptr @jfdctint_data, i64 0, i64 %12
  %14 = load i32, ptr %4
  %15 = load i32, ptr %7
  %16 = load i32, ptr %10
  %17 = load i32, ptr %13
  %18 = insertelement <4 x i32> poison, i32 %14, i32 0
  %19 = insertelement <4 x i32> %18, i32 %15, i32 1
  %20 = insertelement <4 x i32> %19, i32 %16, i32 2
  %21 = insertelement <4 x i32> %20, i32 %17, i32 3
  %22 = insertelement <2 x ptr > poison, ptr %4, i32 0
  %23 = insertelement <2 x ptr > %22, ptr %7, i32 1
  %24 = getelementptr i32, <2 x ptr > %23, <2 x i64> <i64 7, i64 7>
  %25 = getelementptr inbounds i32, ptr %10, i64 7
  %26 = getelementptr inbounds i32, ptr %13, i64 7
  %27 = call <2 x i32> @llvm.masked.gather.v2i32.v2p0i32(<2 x ptr > %24, i32 4, <2 x i1> <i1 true, i1 true>, <2 x i32> undef)
  %28 = extractelement <2 x ptr > %24, i32 0
  %29 = load i32, ptr %25
  %30 = load i32, ptr %26
  %31 = extractelement <2 x i32> %27, i32 0
  %32 = insertelement <4 x i32> poison, i32 %31, i32 0
  %33 = extractelement <2 x i32> %27, i32 1
  %34 = insertelement <4 x i32> %32, i32 %33, i32 1
  %35 = insertelement <4 x i32> %34, i32 %29, i32 2
  %36 = insertelement <4 x i32> %35, i32 %30, i32 3
  %37 = add nsw <4 x i32> %36, %21
  %38 = sub nsw <4 x i32> %21, %36
  %39 = getelementptr i32, <2 x ptr > %23, <2 x i64> <i64 1, i64 1>
  %40 = getelementptr inbounds i32, ptr %10, i64 1
  %41 = getelementptr inbounds i32, ptr %13, i64 1
  %42 = call <2 x i32> @llvm.masked.gather.v2i32.v2p0i32(<2 x ptr > %39, i32 4, <2 x i1> <i1 true, i1 true>, <2 x i32> undef)
  %43 = extractelement <2 x ptr > %39, i32 0
  %44 = load i32, ptr %40
  %45 = load i32, ptr %41
  %46 = extractelement <2 x i32> %42, i32 0
  %47 = insertelement <4 x i32> poison, i32 %46, i32 0
  %48 = extractelement <2 x i32> %42, i32 1
  %49 = insertelement <4 x i32> %47, i32 %48, i32 1
  %50 = insertelement <4 x i32> %49, i32 %44, i32 2
  %51 = insertelement <4 x i32> %50, i32 %45, i32 3
  %52 = getelementptr i32, <2 x ptr > %23, <2 x i64> <i64 6, i64 6>
  %53 = getelementptr inbounds i32, ptr %10, i64 6
  %54 = getelementptr inbounds i32, ptr %13, i64 6
  %55 = call <2 x i32> @llvm.masked.gather.v2i32.v2p0i32(<2 x ptr > %52, i32 4, <2 x i1> <i1 true, i1 true>, <2 x i32> undef)
  %56 = extractelement <2 x ptr > %52, i32 0
  %57 = load i32, ptr %53
  %58 = load i32, ptr %54
  %59 = extractelement <2 x i32> %55, i32 0
  %60 = insertelement <4 x i32> poison, i32 %59, i32 0
  %61 = extractelement <2 x i32> %55, i32 1
  %62 = insertelement <4 x i32> %60, i32 %61, i32 1
  %63 = insertelement <4 x i32> %62, i32 %57, i32 2
  %64 = insertelement <4 x i32> %63, i32 %58, i32 3
  %65 = add nsw <4 x i32> %64, %51
  %66 = sub nsw <4 x i32> %51, %64
  %67 = getelementptr i32, <2 x ptr > %23, <2 x i64> <i64 2, i64 2>
  %68 = getelementptr inbounds i32, ptr %10, i64 2
  %69 = getelementptr inbounds i32, ptr %13, i64 2
  %70 = call <2 x i32> @llvm.masked.gather.v2i32.v2p0i32(<2 x ptr > %67, i32 4, <2 x i1> <i1 true, i1 true>, <2 x i32> undef)
  %71 = extractelement <2 x ptr > %67, i32 0
  %72 = load i32, ptr %68
  %73 = load i32, ptr %69
  %74 = extractelement <2 x i32> %70, i32 0
  %75 = insertelement <4 x i32> poison, i32 %74, i32 0
  %76 = extractelement <2 x i32> %70, i32 1
  %77 = insertelement <4 x i32> %75, i32 %76, i32 1
  %78 = insertelement <4 x i32> %77, i32 %72, i32 2
  %79 = insertelement <4 x i32> %78, i32 %73, i32 3
  %80 = getelementptr i32, <2 x ptr > %23, <2 x i64> <i64 5, i64 5>
  %81 = getelementptr inbounds i32, ptr %10, i64 5
  %82 = getelementptr inbounds i32, ptr %13, i64 5
  %83 = call <2 x i32> @llvm.masked.gather.v2i32.v2p0i32(<2 x ptr > %80, i32 4, <2 x i1> <i1 true, i1 true>, <2 x i32> undef)
  %84 = extractelement <2 x ptr > %80, i32 0
  %85 = load i32, ptr %81
  %86 = load i32, ptr %82
  %87 = extractelement <2 x i32> %83, i32 0
  %88 = insertelement <4 x i32> poison, i32 %87, i32 0
  %89 = extractelement <2 x i32> %83, i32 1
  %90 = insertelement <4 x i32> %88, i32 %89, i32 1
  %91 = insertelement <4 x i32> %90, i32 %85, i32 2
  %92 = insertelement <4 x i32> %91, i32 %86, i32 3
  %93 = add nsw <4 x i32> %92, %79
  %94 = sub nsw <4 x i32> %79, %92
  %95 = getelementptr i32, <2 x ptr > %23, <2 x i64> <i64 3, i64 3>
  %96 = getelementptr inbounds i32, ptr %10, i64 3
  %97 = getelementptr inbounds i32, ptr %13, i64 3
  %98 = call <2 x i32> @llvm.masked.gather.v2i32.v2p0i32(<2 x ptr > %95, i32 4, <2 x i1> <i1 true, i1 true>, <2 x i32> undef)
  %99 = extractelement <2 x ptr > %95, i32 0
  %100 = load i32, ptr %96
  %101 = load i32, ptr %97
  %102 = extractelement <2 x i32> %98, i32 0
  %103 = insertelement <4 x i32> poison, i32 %102, i32 0
  %104 = extractelement <2 x i32> %98, i32 1
  %105 = insertelement <4 x i32> %103, i32 %104, i32 1
  %106 = insertelement <4 x i32> %105, i32 %100, i32 2
  %107 = insertelement <4 x i32> %106, i32 %101, i32 3
  %108 = getelementptr i32, <2 x ptr > %23, <2 x i64> <i64 4, i64 4>
  %109 = getelementptr inbounds i32, ptr %10, i64 4
  %110 = getelementptr inbounds i32, ptr %13, i64 4
  %111 = call <2 x i32> @llvm.masked.gather.v2i32.v2p0i32(<2 x ptr > %108, i32 4, <2 x i1> <i1 true, i1 true>, <2 x i32> undef)
  %112 = extractelement <2 x ptr > %108, i32 0
  %113 = load i32, ptr %109
  %114 = load i32, ptr %110
  %115 = extractelement <2 x i32> %111, i32 0
  %116 = insertelement <4 x i32> poison, i32 %115, i32 0
  %117 = extractelement <2 x i32> %111, i32 1
  %118 = insertelement <4 x i32> %116, i32 %117, i32 1
  %119 = insertelement <4 x i32> %118, i32 %113, i32 2
  %120 = insertelement <4 x i32> %119, i32 %114, i32 3
  %121 = add nsw <4 x i32> %120, %107
  %122 = sub nsw <4 x i32> %107, %120
  %123 = add nsw <4 x i32> %121, %37
  %124 = sub nsw <4 x i32> %37, %121
  %125 = add nsw <4 x i32> %93, %65
  %126 = sub nsw <4 x i32> %65, %93
  %127 = add nsw <4 x i32> %123, %125
  %128 = shl <4 x i32> %127, <i32 2, i32 2, i32 2, i32 2>
  %129 = extractelement <4 x i32> %128, i32 0
  store i32 %129, ptr %4
  %130 = extractelement <4 x i32> %128, i32 1
  store i32 %130, ptr %7
  %131 = extractelement <4 x i32> %128, i32 2
  store i32 %131, ptr %10
  %132 = extractelement <4 x i32> %128, i32 3
  store i32 %132, ptr %13
  %133 = sub nsw <4 x i32> %123, %125
  %134 = shl <4 x i32> %133, <i32 2, i32 2, i32 2, i32 2>
  %135 = extractelement <4 x i32> %134, i32 0
  store i32 %135, ptr %112
  %136 = extractelement <4 x i32> %134, i32 1
  %137 = extractelement <2 x ptr > %108, i32 1
  store i32 %136, ptr %137
  %138 = extractelement <4 x i32> %134, i32 2
  store i32 %138, ptr %109
  %139 = extractelement <4 x i32> %134, i32 3
  store i32 %139, ptr %110
  %140 = add nsw <4 x i32> %124, %126
  %141 = mul nsw <4 x i32> %140, <i32 4433, i32 4433, i32 4433, i32 4433>
  %142 = mul nsw <4 x i32> %124, <i32 6270, i32 6270, i32 6270, i32 6270>
  %143 = add <4 x i32> %141, <i32 1024, i32 1024, i32 1024, i32 1024>
  %144 = add <4 x i32> %143, %142
  %145 = ashr <4 x i32> %144, <i32 11, i32 11, i32 11, i32 11>
  %146 = extractelement <4 x i32> %145, i32 0
  store i32 %146, ptr %71
  %147 = extractelement <4 x i32> %145, i32 1
  %148 = extractelement <2 x ptr > %67, i32 1
  store i32 %147, ptr %148
  %149 = extractelement <4 x i32> %145, i32 2
  store i32 %149, ptr %68
  %150 = extractelement <4 x i32> %145, i32 3
  store i32 %150, ptr %69
  %151 = mul nsw <4 x i32> %126, <i32 -15137, i32 -15137, i32 -15137, i32 -15137>
  %152 = add <4 x i32> %143, %151
  %153 = ashr <4 x i32> %152, <i32 11, i32 11, i32 11, i32 11>
  %154 = extractelement <4 x i32> %153, i32 0
  store i32 %154, ptr %56
  %155 = extractelement <4 x i32> %153, i32 1
  %156 = extractelement <2 x ptr > %52, i32 1
  store i32 %155, ptr %156
  %157 = extractelement <4 x i32> %153, i32 2
  store i32 %157, ptr %53
  %158 = extractelement <4 x i32> %153, i32 3
  store i32 %158, ptr %54
  %159 = add nsw <4 x i32> %122, %38
  %160 = add nsw <4 x i32> %94, %66
  %161 = add nsw <4 x i32> %122, %66
  %162 = add nsw <4 x i32> %94, %38
  %163 = add nsw <4 x i32> %161, %162
  %164 = mul nsw <4 x i32> %163, <i32 9633, i32 9633, i32 9633, i32 9633>
  %165 = mul nsw <4 x i32> %122, <i32 2446, i32 2446, i32 2446, i32 2446>
  %166 = mul nsw <4 x i32> %94, <i32 16819, i32 16819, i32 16819, i32 16819>
  %167 = mul nsw <4 x i32> %66, <i32 25172, i32 25172, i32 25172, i32 25172>
  %168 = mul nsw <4 x i32> %38, <i32 12299, i32 12299, i32 12299, i32 12299>
  %169 = mul nsw <4 x i32> %159, <i32 -7373, i32 -7373, i32 -7373, i32 -7373>
  %170 = mul nsw <4 x i32> %160, <i32 -20995, i32 -20995, i32 -20995, i32 -20995>
  %171 = mul nsw <4 x i32> %161, <i32 -16069, i32 -16069, i32 -16069, i32 -16069>
  %172 = mul nsw <4 x i32> %162, <i32 -3196, i32 -3196, i32 -3196, i32 -3196>
  %173 = add nsw <4 x i32> %164, %171
  %174 = add nsw <4 x i32> %164, %172
  %175 = add <4 x i32> %169, <i32 1024, i32 1024, i32 1024, i32 1024>
  %176 = add <4 x i32> %175, %165
  %177 = add <4 x i32> %176, %173
  %178 = ashr <4 x i32> %177, <i32 11, i32 11, i32 11, i32 11>
  %179 = extractelement <4 x i32> %178, i32 0
  store i32 %179, ptr %28
  %180 = extractelement <4 x i32> %178, i32 1
  %181 = extractelement <2 x ptr > %24, i32 1
  store i32 %180, ptr %181
  %182 = extractelement <4 x i32> %178, i32 2
  store i32 %182, ptr %25
  %183 = extractelement <4 x i32> %178, i32 3
  store i32 %183, ptr %26
  %184 = add <4 x i32> %170, <i32 1024, i32 1024, i32 1024, i32 1024>
  %185 = add <4 x i32> %184, %166
  %186 = add <4 x i32> %185, %174
  %187 = ashr <4 x i32> %186, <i32 11, i32 11, i32 11, i32 11>
  %188 = extractelement <4 x i32> %187, i32 0
  store i32 %188, ptr %84
  %189 = extractelement <4 x i32> %187, i32 1
  %190 = extractelement <2 x ptr > %80, i32 1
  store i32 %189, ptr %190
  %191 = extractelement <4 x i32> %187, i32 2
  store i32 %191, ptr %81
  %192 = extractelement <4 x i32> %187, i32 3
  store i32 %192, ptr %82
  %193 = add <4 x i32> %184, %167
  %194 = add <4 x i32> %193, %173
  %195 = ashr <4 x i32> %194, <i32 11, i32 11, i32 11, i32 11>
  %196 = extractelement <4 x i32> %195, i32 0
  store i32 %196, ptr %99
  %197 = extractelement <4 x i32> %195, i32 1
  %198 = extractelement <2 x ptr > %95, i32 1
  store i32 %197, ptr %198
  %199 = extractelement <4 x i32> %195, i32 2
  store i32 %199, ptr %96
  %200 = extractelement <4 x i32> %195, i32 3
  store i32 %200, ptr %97
  %201 = add <4 x i32> %175, %168
  %202 = add <4 x i32> %201, %174
  %203 = ashr <4 x i32> %202, <i32 11, i32 11, i32 11, i32 11>
  %204 = extractelement <4 x i32> %203, i32 0
  store i32 %204, ptr %43
  %205 = extractelement <4 x i32> %203, i32 1
  %206 = extractelement <2 x ptr > %39, i32 1
  store i32 %205, ptr %206
  %207 = extractelement <4 x i32> %203, i32 2
  store i32 %207, ptr %40
  %208 = extractelement <4 x i32> %203, i32 3
  store i32 %208, ptr %41
  %209 = add i64 %2, 4
  %210 = icmp eq i64 %209, 8
  br i1 %210, label %211, label %1

211:
  ret void
}

declare <2 x i32> @llvm.masked.gather.v2i32.v2p0i32(<2 x ptr >, i32 immarg, <2 x i1>, <2 x i32>)

