## Introduction
AES-128 encryption accelerator integrated with FSIC and Caravel SoC

## Folder structure
* `algo`: Self-contained C++ code.
* `catapult`: Catapult HLS source code.
* `doc`: Presentation slides, report, and reference data. You can find more implementation details here.
* `fsic`: Integration with FSIC. See [README](fsic/README.md)
* `fsic_fpga`: Integration with FSIC and Caravel SoC. See [README](fsic_fpga/README.md)
* `icflow`: Synopsys ASIC design flow.
* `test`: Test values.

## Reference
- https://github.com/bol-edu/fsic_fpga
- https://github.com/bol-edu/caravel-soc_fpga-lab
- https://csrc.nist.gov/pubs/fips/197/final

