<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Andcircuit_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="andcirkt.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="andcirkt.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="andcirkt.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="andcirkt.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="andcirkt.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="andcirkt.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="andcirkt.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="andcirkt.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="andcirkt.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="andcirkt.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="andcirkt.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="andcirkt.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="andcirkt.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="andcirkt.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="andcirkt.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="andcirkt.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="andcirkt.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="andcirkt.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="andcirkt.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="andcirkt.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="andcirkt.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="andcirkt_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="andcirkt_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="andcirkt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="andcirkt_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="andcirkt_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="andcirkt_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="andcirkt_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="andcirkt_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="andcirkt_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="andcirkt_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="andcirkt_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="andcirkt_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="andcirkt_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="andcirkt_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="andcirkt_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="andcirkt_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="andcirkt_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1497438459" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1497438459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497438459" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1497438459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497438459" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4434143089461769312" xil_pn:start_ts="1497438459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497438461" xil_pn:in_ck="5075843029594688444" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2156315766817411230" xil_pn:start_ts="1497438459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="andcirkt.vf"/>
    </transform>
    <transform xil_pn:end_ts="1497438461" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5027110858331241717" xil_pn:start_ts="1497438461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497438462" xil_pn:in_ck="153813425139233082" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1497438461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="andcirkt.vf"/>
    </transform>
    <transform xil_pn:end_ts="1497438465" xil_pn:in_ck="153813425139233082" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5330162554626533722" xil_pn:start_ts="1497438462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="andcirkt_beh.prj"/>
      <outfile xil_pn:name="andcirkt_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1553316836" xil_pn:in_ck="-6320080397368450561" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-252891096918893559" xil_pn:start_ts="1553316836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="andcirkt_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1497438382" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1497438382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497438384" xil_pn:in_ck="5075843029594688444" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9093361041510783198" xil_pn:start_ts="1497438382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="andcirkt.vf"/>
    </transform>
    <transform xil_pn:end_ts="1497438384" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5027110858331241717" xil_pn:start_ts="1497438384">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497438384" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1497438384">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497438384" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4434143089461769312" xil_pn:start_ts="1497438384">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497438384" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1497438384">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497438384" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4416871903425896257" xil_pn:start_ts="1497438384">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497438392" xil_pn:in_ck="153813425139233082" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5452103741737078275" xil_pn:start_ts="1497438384">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="andcirkt.jhd"/>
      <outfile xil_pn:name="andcirkt.lso"/>
      <outfile xil_pn:name="andcirkt.ngc"/>
      <outfile xil_pn:name="andcirkt.ngr"/>
      <outfile xil_pn:name="andcirkt.prj"/>
      <outfile xil_pn:name="andcirkt.stx"/>
      <outfile xil_pn:name="andcirkt.syr"/>
      <outfile xil_pn:name="andcirkt.xst"/>
      <outfile xil_pn:name="andcirkt_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1497438392" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893420855590258" xil_pn:start_ts="1497438392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497438399" xil_pn:in_ck="5075843029594683126" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8840533773253313130" xil_pn:start_ts="1497438392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="andcirkt.bld"/>
      <outfile xil_pn:name="andcirkt.ngd"/>
      <outfile xil_pn:name="andcirkt_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1497438406" xil_pn:in_ck="5075843029594683127" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1497438399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="andcirkt.pcf"/>
      <outfile xil_pn:name="andcirkt_map.map"/>
      <outfile xil_pn:name="andcirkt_map.mrp"/>
      <outfile xil_pn:name="andcirkt_map.ncd"/>
      <outfile xil_pn:name="andcirkt_map.ngm"/>
      <outfile xil_pn:name="andcirkt_map.xrpt"/>
      <outfile xil_pn:name="andcirkt_summary.xml"/>
      <outfile xil_pn:name="andcirkt_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1497438418" xil_pn:in_ck="7315369142118754704" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1497438406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="andcirkt.ncd"/>
      <outfile xil_pn:name="andcirkt.pad"/>
      <outfile xil_pn:name="andcirkt.par"/>
      <outfile xil_pn:name="andcirkt.ptwx"/>
      <outfile xil_pn:name="andcirkt.unroutes"/>
      <outfile xil_pn:name="andcirkt.xpi"/>
      <outfile xil_pn:name="andcirkt_pad.csv"/>
      <outfile xil_pn:name="andcirkt_pad.txt"/>
      <outfile xil_pn:name="andcirkt_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1497438418" xil_pn:in_ck="5075843029594682995" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1497438413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="andcirkt.twr"/>
      <outfile xil_pn:name="andcirkt.twx"/>
    </transform>
  </transforms>

</generated_project>
