Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Dec 26 12:21:55 2020
| Host         : DESKTOP-PT8V2KT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topDesign_control_sets_placed.rpt
| Design       : topDesign
| Device       : xa7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             125 |           35 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             276 |          107 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+----------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | d3/E[0]                    |                        |                2 |              4 |
|  clk_IBUF_BUFG | spc/dp/alu/sub/E[0]        | d1/SR[0]               |                2 |              4 |
|  clk_IBUF_BUFG | sc/registers_reg[6][7][0]  | d1/SR[0]               |                5 |              8 |
|  clk_IBUF_BUFG | sc/registers_reg[7][7][0]  | d1/SR[0]               |                5 |              8 |
|  clk_IBUF_BUFG | sc/registers_reg[8][7][0]  | d1/SR[0]               |                4 |              8 |
|  clk_IBUF_BUFG | sc/registers_reg[9][7][0]  | d1/SR[0]               |                6 |              8 |
|  clk_IBUF_BUFG | sc/E[0]                    | d1/SR[0]               |                2 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[0][7][0]     | d1/SR[0]               |                2 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[10][7][0]    | d1/SR[0]               |                3 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[11][7][0]    | d1/SR[0]               |                2 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[12][7][0]    | d1/SR[0]               |                4 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[13][7][0]    | d1/SR[0]               |                2 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[14][7][0]    | d1/SR[0]               |                5 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[15][7][0]    | d1/SR[0]               |                2 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[1][7][0]     | d1/SR[0]               |                3 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[2][7][0]     | d1/SR[0]               |                1 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[3][7][0]     | d1/SR[0]               |                2 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[4][7][0]     | d1/SR[0]               |                1 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[5][7][0]     | d1/SR[0]               |                3 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[6][7][0]     | d1/SR[0]               |                1 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[7][7][0]     | d1/SR[0]               |                5 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[8][7][0]     | d1/SR[0]               |                7 |              8 |
|  clk_IBUF_BUFG | sc/memory_reg[9][7][0]     | d1/SR[0]               |                6 |              8 |
|  clk_IBUF_BUFG | sc/registers_reg[0][7][0]  | d1/SR[0]               |                4 |              8 |
|  clk_IBUF_BUFG | sc/registers_reg[10][7][0] | d1/SR[0]               |                2 |              8 |
|  clk_IBUF_BUFG | sc/registers_reg[11][7][0] | d1/SR[0]               |                3 |              8 |
|  clk_IBUF_BUFG | sc/registers_reg[12][7][0] | d1/SR[0]               |                3 |              8 |
|  clk_IBUF_BUFG | sc/registers_reg[13][7][0] | d1/SR[0]               |                2 |              8 |
|  clk_IBUF_BUFG | sc/registers_reg[14][7][0] | d1/SR[0]               |                2 |              8 |
|  clk_IBUF_BUFG | sc/registers_reg[1][7][0]  | d1/SR[0]               |                2 |              8 |
|  clk_IBUF_BUFG | sc/registers_reg[2][7][0]  | d1/SR[0]               |                2 |              8 |
|  clk_IBUF_BUFG | sc/registers_reg[3][7][0]  | d1/SR[0]               |                2 |              8 |
|  clk_IBUF_BUFG | sc/registers_reg[4][7][0]  | d1/SR[0]               |                1 |              8 |
|  clk_IBUF_BUFG | sc/registers_reg[5][7][0]  | d1/SR[0]               |                4 |              8 |
|  clk_IBUF_BUFG | d4/E[0]                    | d1/SR[0]               |                7 |             16 |
|  clk_IBUF_BUFG |                            | d5/timer[0]_i_1__3_n_0 |                7 |             25 |
|  clk_IBUF_BUFG |                            | d3/timer[0]_i_1__1_n_0 |                7 |             25 |
|  clk_IBUF_BUFG |                            | d1/timer[0]_i_1_n_0    |                7 |             25 |
|  clk_IBUF_BUFG |                            | d2/timer[0]_i_1__0_n_0 |                7 |             25 |
|  clk_IBUF_BUFG |                            | d4/timer[0]_i_1__2_n_0 |                7 |             25 |
|  clk_IBUF_BUFG |                            |                        |               10 |             28 |
+----------------+----------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 8      |                    32 |
| 16+    |                     7 |
+--------+-----------------------+


