m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation
vadder
!s110 1532428058
!i10b 1
!s100 Y2?[<gS;`>MZk=31_THOD2
IJj29g0o`9F8ocS04@R28k2
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1532403903
8C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/adder.v
FC:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/adder.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1532428058.000000
!s107 C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/adder.v|
!s90 -reportprogress|300|-work|work2|-stats=none|C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/adder.v|
!i113 1
Z3 o-work work2
Z4 tCvgOpt 0
vd_ff
Z5 !s110 1532428059
!i10b 1
!s100 _4Zg_Z@EXA3nnFAM>TTZU2
IWoSS2BADcA5<cZj37K5_Q0
R1
R0
Z6 w1532403902
8C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/d_ff.v
FC:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/d_ff.v
L0 1
R2
r1
!s85 0
31
Z7 !s108 1532428059.000000
!s107 C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/d_ff.v|
!s90 -reportprogress|300|-work|work2|-stats=none|C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/d_ff.v|
!i113 1
R3
R4
vgenerate_processing_element
R5
!i10b 1
!s100 >F[=eC71YkfE9SIoMdjTY3
IWRlSQ:B0`FUZe1U9L;=CZ3
R1
R0
w1532428051
8C:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\processing_element_generation\work2\generate_processing_element.v
FC:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\processing_element_generation\work2\generate_processing_element.v
L0 1
R2
r1
!s85 0
31
R7
!s107 C:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\processing_element_generation\work2\generate_processing_element.v|
!s90 -reportprogress|300|-work|work2|-stats=none|C:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\processing_element_generation\work2\generate_processing_element.v|
!i113 1
R3
R4
vmultiply
R5
!i10b 1
!s100 ;]IaOfGXzo?Xf5z0`>RZk3
I?13k?nWQ;In2=AXhVbI`23
R1
R0
R6
8C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/multiply.v
FC:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/multiply.v
L0 1
R2
r1
!s85 0
31
R7
!s107 C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/multiply.v|
!s90 -reportprogress|300|-work|work2|-stats=none|C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/multiply.v|
!i113 1
R3
R4
vprocessing_element
R5
!i10b 1
!s100 n:^=1KazN07MQR@Cn_kiX3
IQQSXKZX9P3C=d6c_eEfca0
R1
R0
w1532416023
8C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/processing_element.v
FC:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/processing_element.v
L0 1
R2
r1
!s85 0
31
R7
!s107 C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/processing_element.v|
!s90 -reportprogress|300|-work|work2|-stats=none|C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element_generation/work2/processing_element.v|
!i113 1
R3
R4
vtb_generate_processing_element
R5
!i10b 1
!s100 z7:fo?`[99je_mCA<]0>H1
Ii;>l1X?]PlmRb5^8[o;5Y3
R1
R0
w1532427700
8C:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\processing_element_generation\work2\tb_generate_processing_element.v
FC:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\processing_element_generation\work2\tb_generate_processing_element.v
L0 2
R2
r1
!s85 0
31
R7
!s107 C:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\processing_element_generation\work2\tb_generate_processing_element.v|
!s90 -reportprogress|300|-work|work2|-stats=none|C:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\processing_element_generation\work2\tb_generate_processing_element.v|
!i113 1
R3
R4
