library ieee;
use ieee.std_logic_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity register_file is
	port(
		clk	: in std_logic;
		en		: in std_logic;
		A1		: in std_logic(2 downto 0);
		A2		: in std_logic(2 downto 0);
		A3		: in std_logic(2 downto 0);
		D1		: out std_logic(2 downto 0);
		D2		: out std_logic(2 downto 0);
		D3		: out std_logic(2 downto 0);
	);
end entity;