#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jul 14 18:45:39 2025
# Process ID         : 28099
# Current directory  : /home/psh/work/test/test.runs/impl_1
# Command line       : vivado -log not_gate.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source not_gate.tcl -notrace
# Log file           : /home/psh/work/test/test.runs/impl_1/not_gate.vdi
# Journal file       : /home/psh/work/test/test.runs/impl_1/vivado.jou
# Running On         : min
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-1035G7 CPU @ 1.20GHz
# CPU Frequency      : 2999.969 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16395 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20690 MB
# Available Virtual  : 15612 MB
#-----------------------------------------------------------
source not_gate.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1487.098 ; gain = 42.840 ; free physical = 3769 ; free virtual = 14462
Command: link_design -top not_gate -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1663.324 ; gain = 0.000 ; free physical = 3599 ; free virtual = 14293
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/psh/work/test/test.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'b'. [/home/psh/work/test/test.srcs/constrs_1/imports/work/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/test/test.srcs/constrs_1/imports/work/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/psh/work/test/test.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1825.887 ; gain = 0.000 ; free physical = 3504 ; free virtual = 14198
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1843.730 ; gain = 11.906 ; free physical = 3472 ; free virtual = 14167

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25604fe9a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2282.559 ; gain = 438.828 ; free physical = 2954 ; free virtual = 13647

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 25604fe9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.449 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13327

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.449 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13327
Phase 1 Initialization | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.449 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13327

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2619.449 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13327

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2619.449 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13327
Phase 2 Timer Update And Timing Data Collection | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2619.449 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13327

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2619.449 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13327
Retarget | Checksum: 25604fe9a
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2619.449 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13327
Constant propagation | Checksum: 25604fe9a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.449 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13327
Phase 5 Sweep | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2619.449 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13327
Sweep | Checksum: 25604fe9a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2651.465 ; gain = 32.016 ; free physical = 2632 ; free virtual = 13327
BUFG optimization | Checksum: 25604fe9a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2651.465 ; gain = 32.016 ; free physical = 2632 ; free virtual = 13327
Shift Register Optimization | Checksum: 25604fe9a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2651.465 ; gain = 32.016 ; free physical = 2632 ; free virtual = 13327
Post Processing Netlist | Checksum: 25604fe9a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2651.465 ; gain = 32.016 ; free physical = 2632 ; free virtual = 13327

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.465 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13327
Phase 9.2 Verifying Netlist Connectivity | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2651.465 ; gain = 32.016 ; free physical = 2632 ; free virtual = 13327
Phase 9 Finalization | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2651.465 ; gain = 32.016 ; free physical = 2632 ; free virtual = 13327
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2651.465 ; gain = 32.016 ; free physical = 2632 ; free virtual = 13327

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 25604fe9a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2651.465 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13327

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25604fe9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.465 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13327

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.465 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13327
Ending Netlist Obfuscation Task | Checksum: 25604fe9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.465 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13327
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2651.465 ; gain = 819.641 ; free physical = 2632 ; free virtual = 13327
INFO: [Vivado 12-24828] Executing command : report_drc -file not_gate_drc_opted.rpt -pb not_gate_drc_opted.pb -rpx not_gate_drc_opted.rpx
Command: report_drc -file not_gate_drc_opted.rpt -pb not_gate_drc_opted.pb -rpx not_gate_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/psh/tools/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/test/test.runs/impl_1/not_gate_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.340 ; gain = 0.000 ; free physical = 2623 ; free virtual = 13316
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.340 ; gain = 0.000 ; free physical = 2623 ; free virtual = 13316
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.340 ; gain = 0.000 ; free physical = 2623 ; free virtual = 13316
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2667.340 ; gain = 0.000 ; free physical = 2622 ; free virtual = 13315
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.340 ; gain = 0.000 ; free physical = 2622 ; free virtual = 13315
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2667.340 ; gain = 0.000 ; free physical = 2621 ; free virtual = 13315
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2667.340 ; gain = 0.000 ; free physical = 2621 ; free virtual = 13315
INFO: [Common 17-1381] The checkpoint '/home/psh/work/test/test.runs/impl_1/not_gate_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.289 ; gain = 0.000 ; free physical = 2608 ; free virtual = 13301
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19c3a794d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.289 ; gain = 0.000 ; free physical = 2608 ; free virtual = 13301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.289 ; gain = 0.000 ; free physical = 2608 ; free virtual = 13301

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19c3a794d

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2729.305 ; gain = 32.016 ; free physical = 2608 ; free virtual = 13301

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dc6c39b9

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2729.305 ; gain = 32.016 ; free physical = 2608 ; free virtual = 13301

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dc6c39b9

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2729.305 ; gain = 32.016 ; free physical = 2608 ; free virtual = 13301
Phase 1 Placer Initialization | Checksum: 1dc6c39b9

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2729.305 ; gain = 32.016 ; free physical = 2608 ; free virtual = 13301

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1dc6c39b9

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2729.305 ; gain = 32.016 ; free physical = 2608 ; free virtual = 13301

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1dc6c39b9

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2729.305 ; gain = 32.016 ; free physical = 2608 ; free virtual = 13301

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1dc6c39b9

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2729.305 ; gain = 32.016 ; free physical = 2608 ; free virtual = 13301

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1b2a401ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2634 ; free virtual = 13327

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 1f75ed888

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2635 ; free virtual = 13328
Phase 2 Global Placement | Checksum: 1f75ed888

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2635 ; free virtual = 13328

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f75ed888

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2635 ; free virtual = 13328

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20711f996

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2635 ; free virtual = 13328

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28ca37d97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2635 ; free virtual = 13328

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 28ca37d97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2635 ; free virtual = 13328

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19f0bed59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2640 ; free virtual = 13333

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19f0bed59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2640 ; free virtual = 13333

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19f0bed59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2640 ; free virtual = 13333
Phase 3 Detail Placement | Checksum: 19f0bed59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2640 ; free virtual = 13333

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 19f0bed59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2640 ; free virtual = 13333

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19f0bed59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2640 ; free virtual = 13333

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19f0bed59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2640 ; free virtual = 13333
Phase 4.3 Placer Reporting | Checksum: 19f0bed59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2640 ; free virtual = 13333

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2640 ; free virtual = 13333

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2640 ; free virtual = 13333
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19f0bed59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2640 ; free virtual = 13333
Ending Placer Task | Checksum: 11cc820d5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2753.316 ; gain = 56.027 ; free physical = 2640 ; free virtual = 13333
44 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file not_gate_utilization_placed.rpt -pb not_gate_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file not_gate_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2629 ; free virtual = 13322
INFO: [Vivado 12-24828] Executing command : report_io -file not_gate_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2625 ; free virtual = 13318
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2625 ; free virtual = 13318
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2625 ; free virtual = 13318
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2625 ; free virtual = 13318
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2625 ; free virtual = 13318
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2625 ; free virtual = 13318
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2625 ; free virtual = 13318
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2625 ; free virtual = 13318
INFO: [Common 17-1381] The checkpoint '/home/psh/work/test/test.runs/impl_1/not_gate_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2619 ; free virtual = 13312
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2619 ; free virtual = 13312
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2619 ; free virtual = 13312
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2619 ; free virtual = 13312
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2619 ; free virtual = 13312
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2619 ; free virtual = 13312
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2618 ; free virtual = 13313
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2753.316 ; gain = 0.000 ; free physical = 2618 ; free virtual = 13312
INFO: [Common 17-1381] The checkpoint '/home/psh/work/test/test.runs/impl_1/not_gate_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3733c8a5 ConstDB: 0 ShapeSum: 4512fbd9 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 5678c165 | NumContArr: fb27ea41 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d6f2a0e0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2816.207 ; gain = 62.891 ; free physical = 2405 ; free virtual = 13137

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d6f2a0e0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2847.207 ; gain = 93.891 ; free physical = 2382 ; free virtual = 13113

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d6f2a0e0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2847.207 ; gain = 93.891 ; free physical = 2382 ; free virtual = 13113

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2d6f2a0e0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2367 ; free virtual = 13098

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2d6f2a0e0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2367 ; free virtual = 13098

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 22881b8e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2369 ; free virtual = 13100
Phase 4 Initial Routing | Checksum: 22881b8e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2369 ; free virtual = 13100

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
Phase 5.1 Global Iteration 0 | Checksum: 22881b8e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2368 ; free virtual = 13099
Phase 5 Rip-up And Reroute | Checksum: 22881b8e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2368 ; free virtual = 13099

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 22881b8e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2368 ; free virtual = 13099

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 22881b8e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2368 ; free virtual = 13099
Phase 7 Post Hold Fix | Checksum: 22881b8e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2368 ; free virtual = 13099

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000797257 %
  Global Horizontal Routing Utilization  = 0.000780843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 22881b8e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2368 ; free virtual = 13099

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 22881b8e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2368 ; free virtual = 13099

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2c217092b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2368 ; free virtual = 13099

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2c217092b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2368 ; free virtual = 13099
Total Elapsed time in route_design: 18.09 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 141501be2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2368 ; free virtual = 13099
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 141501be2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2368 ; free virtual = 13099

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.207 ; gain = 111.891 ; free physical = 2368 ; free virtual = 13099
INFO: [Vivado 12-24828] Executing command : report_drc -file not_gate_drc_routed.rpt -pb not_gate_drc_routed.pb -rpx not_gate_drc_routed.rpx
Command: report_drc -file not_gate_drc_routed.rpt -pb not_gate_drc_routed.pb -rpx not_gate_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/test/test.runs/impl_1/not_gate_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file not_gate_methodology_drc_routed.rpt -pb not_gate_methodology_drc_routed.pb -rpx not_gate_methodology_drc_routed.rpx
Command: report_methodology -file not_gate_methodology_drc_routed.rpt -pb not_gate_methodology_drc_routed.pb -rpx not_gate_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/psh/work/test/test.runs/impl_1/not_gate_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file not_gate_timing_summary_routed.rpt -pb not_gate_timing_summary_routed.pb -rpx not_gate_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file not_gate_route_status.rpt -pb not_gate_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file not_gate_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file not_gate_bus_skew_routed.rpt -pb not_gate_bus_skew_routed.pb -rpx not_gate_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file not_gate_power_routed.rpt -pb not_gate_power_summary_routed.pb -rpx not_gate_power_routed.rpx
Command: report_power -file not_gate_power_routed.rpt -pb not_gate_power_summary_routed.pb -rpx not_gate_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file not_gate_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.980 ; gain = 0.000 ; free physical = 2337 ; free virtual = 13068
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.980 ; gain = 0.000 ; free physical = 2337 ; free virtual = 13068
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.980 ; gain = 0.000 ; free physical = 2337 ; free virtual = 13068
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2940.980 ; gain = 0.000 ; free physical = 2337 ; free virtual = 13068
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.980 ; gain = 0.000 ; free physical = 2337 ; free virtual = 13068
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.980 ; gain = 0.000 ; free physical = 2336 ; free virtual = 13068
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2940.980 ; gain = 0.000 ; free physical = 2336 ; free virtual = 13068
INFO: [Common 17-1381] The checkpoint '/home/psh/work/test/test.runs/impl_1/not_gate_routed.dcp' has been generated.
Command: write_bitstream -force not_gate.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 16116384 bits.
Writing bitstream ./not_gate.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3209.996 ; gain = 269.016 ; free physical = 2149 ; free virtual = 12812
INFO: [Common 17-206] Exiting Vivado at Mon Jul 14 18:46:38 2025...
