# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:24 on Jun 03,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 00:46:24 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:24 on Jun 03,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 00:46:24 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:24 on Jun 03,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 00:46:24 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:24 on Jun 03,2022
# vlog -reportprogress 300 ./vgaOutputs.sv 
# -- Compiling module vgaOutputs
# -- Compiling module vgaOutputs_testbench
# 
# Top level modules:
# 	vgaOutputs_testbench
# End time: 00:46:24 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:24 on Jun 03,2022
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 00:46:24 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:24 on Jun 03,2022
# vlog -reportprogress 300 ./n8_driver.sv 
# -- Compiling module n8_driver
# 
# Top level modules:
# 	n8_driver
# End time: 00:46:24 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:24 on Jun 03,2022
# vlog -reportprogress 300 ./serial_driver.sv 
# -- Compiling module serial_driver
# ** Error: ./serial_driver.sv(26): (vlog-2730) Undefined variable: 'count'.
# End time: 00:46:24 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 13
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./serial_driver.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:41 on Jun 03,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 00:46:41 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:41 on Jun 03,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 00:46:41 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:41 on Jun 03,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 00:46:41 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:41 on Jun 03,2022
# vlog -reportprogress 300 ./vgaOutputs.sv 
# -- Compiling module vgaOutputs
# -- Compiling module vgaOutputs_testbench
# 
# Top level modules:
# 	vgaOutputs_testbench
# End time: 00:46:41 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work vgaOutputs_testbench 
# Start time: 00:46:42 on Jun 03,2022
# Loading sv_std.std
# Loading work.vgaOutputs_testbench
# Loading work.vgaOutputs
# ** Error: Cannot open macro file: vgaOutputs_wave.do
# Error in macro ./runlab.do line 20
# Cannot open macro file: vgaOutputs_wave.do
#     while executing
# "do vgaOutputs_wave.do"
add wave -position end  sim:/vgaOutputs_testbench/clk
add wave -position end  sim:/vgaOutputs_testbench/reset
add wave -position end  sim:/vgaOutputs_testbench/moveLeft
add wave -position end  sim:/vgaOutputs_testbench/moveRight
add wave -position end  sim:/vgaOutputs_testbench/lose
add wave -position end  sim:/vgaOutputs_testbench/x
add wave -position end  sim:/vgaOutputs_testbench/y
add wave -position end  sim:/vgaOutputs_testbench/xCirclePosition
add wave -position end  sim:/vgaOutputs_testbench/yCirclePosition
add wave -position end  sim:/vgaOutputs_testbench/r
add wave -position end  sim:/vgaOutputs_testbench/g
add wave -position end  sim:/vgaOutputs_testbench/b
add wave -position end  sim:/vgaOutputs_testbench/x_paddle1_left
add wave -position end  sim:/vgaOutputs_testbench/x_paddle1_right
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/vgaOutputs_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:31 on Jun 03,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 00:47:31 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:31 on Jun 03,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 00:47:31 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:31 on Jun 03,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 00:47:31 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:31 on Jun 03,2022
# vlog -reportprogress 300 ./vgaOutputs.sv 
# -- Compiling module vgaOutputs
# -- Compiling module vgaOutputs_testbench
# 
# Top level modules:
# 	vgaOutputs_testbench
# End time: 00:47:31 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:47:32 on Jun 03,2022, Elapsed time: 0:00:50
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work vgaOutputs_testbench 
# Start time: 00:47:32 on Jun 03,2022
# Loading sv_std.std
# Loading work.vgaOutputs_testbench
# Loading work.vgaOutputs
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./vgaOutputs.sv(129)
#    Time: 6550 ps  Iteration: 1  Instance: /vgaOutputs_testbench
# Break in Module vgaOutputs_testbench at ./vgaOutputs.sv line 129
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:15 on Jun 03,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 00:48:15 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:15 on Jun 03,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 00:48:15 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:15 on Jun 03,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 00:48:15 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:15 on Jun 03,2022
# vlog -reportprogress 300 ./vgaOutputs.sv 
# -- Compiling module vgaOutputs
# -- Compiling module vgaOutputs_testbench
# 
# Top level modules:
# 	vgaOutputs_testbench
# End time: 00:48:15 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:48:18 on Jun 03,2022, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work vgaOutputs_testbench 
# Start time: 00:48:18 on Jun 03,2022
# Loading sv_std.std
# Loading work.vgaOutputs_testbench
# Loading work.vgaOutputs
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./vgaOutputs.sv(129)
#    Time: 6550 ps  Iteration: 1  Instance: /vgaOutputs_testbench
# Break in Module vgaOutputs_testbench at ./vgaOutputs.sv line 129
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:03 on Jun 03,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 00:49:03 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:03 on Jun 03,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 00:49:03 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:03 on Jun 03,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 00:49:03 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:03 on Jun 03,2022
# vlog -reportprogress 300 ./vgaOutputs.sv 
# -- Compiling module vgaOutputs
# -- Compiling module vgaOutputs_testbench
# 
# Top level modules:
# 	vgaOutputs_testbench
# End time: 00:49:03 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:49:07 on Jun 03,2022, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work vgaOutputs_testbench 
# Start time: 00:49:07 on Jun 03,2022
# Loading sv_std.std
# Loading work.vgaOutputs_testbench
# Loading work.vgaOutputs
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./vgaOutputs.sv(127)
#    Time: 1550 ps  Iteration: 1  Instance: /vgaOutputs_testbench
# Break in Module vgaOutputs_testbench at ./vgaOutputs.sv line 127
