vendor_name = ModelSim
source_file = 1, C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_bridge.vhd
source_file = 1, C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/spi_to_i2c.vhd
source_file = 1, C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_master.vhd
source_file = 1, C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/output_files/Chain1.cdf
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/db/i2c_test.cbx.xml
design_name = i2c_bridge
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, i2c_bridge, 1
instance = comp, \LED1~output , LED1~output, i2c_bridge, 1
instance = comp, \LED2~output , LED2~output, i2c_bridge, 1
instance = comp, \LED5~output , LED5~output, i2c_bridge, 1
instance = comp, \sioc~output , sioc~output, i2c_bridge, 1
instance = comp, \siod~output , siod~output, i2c_bridge, 1
instance = comp, \clock~input , clock~input, i2c_bridge, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, i2c_bridge, 1
instance = comp, \sioc~input , sioc~input, i2c_bridge, 1
instance = comp, \i2c_master_0|Equal0~2 , i2c_master_0|Equal0~2, i2c_bridge, 1
instance = comp, \i2c_master_0|Add0~8 , i2c_master_0|Add0~8, i2c_bridge, 1
instance = comp, \i2c_master_0|process_0~0 , i2c_master_0|process_0~0, i2c_bridge, 1
instance = comp, \i2c_master_0|process_0~7 , i2c_master_0|process_0~7, i2c_bridge, 1
instance = comp, \i2c_master_0|Add0~0 , i2c_master_0|Add0~0, i2c_bridge, 1
instance = comp, \i2c_master_0|process_0~5 , i2c_master_0|process_0~5, i2c_bridge, 1
instance = comp, \i2c_master_0|process_0~6 , i2c_master_0|process_0~6, i2c_bridge, 1
instance = comp, \i2c_master_0|process_0~8 , i2c_master_0|process_0~8, i2c_bridge, 1
instance = comp, \i2c_master_0|stretch~0 , i2c_master_0|stretch~0, i2c_bridge, 1
instance = comp, \reset_n~input , reset_n~input, i2c_bridge, 1
instance = comp, \i2c_master_0|stretch , i2c_master_0|stretch, i2c_bridge, 1
instance = comp, \i2c_master_0|Add0~2 , i2c_master_0|Add0~2, i2c_bridge, 1
instance = comp, \i2c_master_0|count~3 , i2c_master_0|count~3, i2c_bridge, 1
instance = comp, \i2c_master_0|count[1] , i2c_master_0|count[1], i2c_bridge, 1
instance = comp, \i2c_master_0|Add0~4 , i2c_master_0|Add0~4, i2c_bridge, 1
instance = comp, \i2c_master_0|count~0 , i2c_master_0|count~0, i2c_bridge, 1
instance = comp, \i2c_master_0|count[2] , i2c_master_0|count[2], i2c_bridge, 1
instance = comp, \i2c_master_0|Add0~6 , i2c_master_0|Add0~6, i2c_bridge, 1
instance = comp, \i2c_master_0|count~2 , i2c_master_0|count~2, i2c_bridge, 1
instance = comp, \i2c_master_0|count[3] , i2c_master_0|count[3], i2c_bridge, 1
instance = comp, \i2c_master_0|Add0~10 , i2c_master_0|Add0~10, i2c_bridge, 1
instance = comp, \i2c_master_0|count~6 , i2c_master_0|count~6, i2c_bridge, 1
instance = comp, \i2c_master_0|count[5] , i2c_master_0|count[5], i2c_bridge, 1
instance = comp, \i2c_master_0|Add0~12 , i2c_master_0|Add0~12, i2c_bridge, 1
instance = comp, \i2c_master_0|count~5 , i2c_master_0|count~5, i2c_bridge, 1
instance = comp, \i2c_master_0|count[6] , i2c_master_0|count[6], i2c_bridge, 1
instance = comp, \i2c_master_0|Add0~14 , i2c_master_0|Add0~14, i2c_bridge, 1
instance = comp, \i2c_master_0|Add0~16 , i2c_master_0|Add0~16, i2c_bridge, 1
instance = comp, \i2c_master_0|count~1 , i2c_master_0|count~1, i2c_bridge, 1
instance = comp, \i2c_master_0|count[8] , i2c_master_0|count[8], i2c_bridge, 1
instance = comp, \i2c_master_0|Equal0~0 , i2c_master_0|Equal0~0, i2c_bridge, 1
instance = comp, \i2c_master_0|count~7 , i2c_master_0|count~7, i2c_bridge, 1
instance = comp, \i2c_master_0|count[4] , i2c_master_0|count[4], i2c_bridge, 1
instance = comp, \i2c_master_0|Equal0~1 , i2c_master_0|Equal0~1, i2c_bridge, 1
instance = comp, \i2c_master_0|count~8 , i2c_master_0|count~8, i2c_bridge, 1
instance = comp, \i2c_master_0|count[0] , i2c_master_0|count[0], i2c_bridge, 1
instance = comp, \i2c_master_0|count~4 , i2c_master_0|count~4, i2c_bridge, 1
instance = comp, \i2c_master_0|count[7] , i2c_master_0|count[7], i2c_bridge, 1
instance = comp, \i2c_master_0|process_0~3 , i2c_master_0|process_0~3, i2c_bridge, 1
instance = comp, \i2c_master_0|process_0~2 , i2c_master_0|process_0~2, i2c_bridge, 1
instance = comp, \i2c_master_0|process_0~1 , i2c_master_0|process_0~1, i2c_bridge, 1
instance = comp, \i2c_master_0|process_0~4 , i2c_master_0|process_0~4, i2c_bridge, 1
instance = comp, \i2c_master_0|LessThan1~0 , i2c_master_0|LessThan1~0, i2c_bridge, 1
instance = comp, \i2c_master_0|data_clk~0 , i2c_master_0|data_clk~0, i2c_bridge, 1
instance = comp, \i2c_master_0|data_clk , i2c_master_0|data_clk, i2c_bridge, 1
instance = comp, \i2c_master_0|data_clk~clkctrl , i2c_master_0|data_clk~clkctrl, i2c_bridge, 1
instance = comp, \i2c_master_0|bit_cnt[0]~0 , i2c_master_0|bit_cnt[0]~0, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector19~0 , i2c_master_0|Selector19~0, i2c_bridge, 1
instance = comp, \i2c_master_0|state.command , i2c_master_0|state.command, i2c_bridge, 1
instance = comp, \i2c_master_0|WideOr8~0 , i2c_master_0|WideOr8~0, i2c_bridge, 1
instance = comp, \i2c_master_0|bit_cnt[0] , i2c_master_0|bit_cnt[0], i2c_bridge, 1
instance = comp, \i2c_master_0|Selector26~0 , i2c_master_0|Selector26~0, i2c_bridge, 1
instance = comp, \i2c_master_0|bit_cnt[1] , i2c_master_0|bit_cnt[1], i2c_bridge, 1
instance = comp, \i2c_master_0|Add1~0 , i2c_master_0|Add1~0, i2c_bridge, 1
instance = comp, \i2c_master_0|bit_cnt[2] , i2c_master_0|bit_cnt[2], i2c_bridge, 1
instance = comp, \i2c_master_0|Equal1~0 , i2c_master_0|Equal1~0, i2c_bridge, 1
instance = comp, \i2c_master_0|state~14 , i2c_master_0|state~14, i2c_bridge, 1
instance = comp, \i2c_master_0|state.slv_ack1 , i2c_master_0|state.slv_ack1, i2c_bridge, 1
instance = comp, \i2c_master_0|state~13 , i2c_master_0|state~13, i2c_bridge, 1
instance = comp, \i2c_master_0|state.slv_ack2 , i2c_master_0|state.slv_ack2, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector20~0 , i2c_master_0|Selector20~0, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector20~1 , i2c_master_0|Selector20~1, i2c_bridge, 1
instance = comp, \i2c_master_0|state.wr , i2c_master_0|state.wr, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector22~0 , i2c_master_0|Selector22~0, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector0~0 , i2c_master_0|Selector0~0, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector0~1 , i2c_master_0|Selector0~1, i2c_bridge, 1
instance = comp, \i2c_master_0|busy~reg0 , i2c_master_0|busy~reg0, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[24] , spi_to_i2c_0|i2c_busy_cnt[24], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[0] , spi_to_i2c_0|i2c_busy_cnt[0], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~0 , spi_to_i2c_0|Add0~0, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~2 , spi_to_i2c_0|Add0~2, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~4 , spi_to_i2c_0|Add0~4, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[2] , spi_to_i2c_0|i2c_busy_cnt[2], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~6 , spi_to_i2c_0|Add0~6, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[3] , spi_to_i2c_0|i2c_busy_cnt[3], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~8 , spi_to_i2c_0|Add0~8, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[4] , spi_to_i2c_0|i2c_busy_cnt[4], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~10 , spi_to_i2c_0|Add0~10, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[5] , spi_to_i2c_0|i2c_busy_cnt[5], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~12 , spi_to_i2c_0|Add0~12, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[6] , spi_to_i2c_0|i2c_busy_cnt[6], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~14 , spi_to_i2c_0|Add0~14, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[7] , spi_to_i2c_0|i2c_busy_cnt[7], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~16 , spi_to_i2c_0|Add0~16, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[8] , spi_to_i2c_0|i2c_busy_cnt[8], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~18 , spi_to_i2c_0|Add0~18, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[9] , spi_to_i2c_0|i2c_busy_cnt[9], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~20 , spi_to_i2c_0|Add0~20, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[10] , spi_to_i2c_0|i2c_busy_cnt[10], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~22 , spi_to_i2c_0|Add0~22, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[11] , spi_to_i2c_0|i2c_busy_cnt[11], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~24 , spi_to_i2c_0|Add0~24, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[12] , spi_to_i2c_0|i2c_busy_cnt[12], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~26 , spi_to_i2c_0|Add0~26, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[13] , spi_to_i2c_0|i2c_busy_cnt[13], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~28 , spi_to_i2c_0|Add0~28, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[14] , spi_to_i2c_0|i2c_busy_cnt[14], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~30 , spi_to_i2c_0|Add0~30, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[15] , spi_to_i2c_0|i2c_busy_cnt[15], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~32 , spi_to_i2c_0|Add0~32, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[16] , spi_to_i2c_0|i2c_busy_cnt[16], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~34 , spi_to_i2c_0|Add0~34, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[17] , spi_to_i2c_0|i2c_busy_cnt[17], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~36 , spi_to_i2c_0|Add0~36, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[18] , spi_to_i2c_0|i2c_busy_cnt[18], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~38 , spi_to_i2c_0|Add0~38, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[19] , spi_to_i2c_0|i2c_busy_cnt[19], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~40 , spi_to_i2c_0|Add0~40, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[20] , spi_to_i2c_0|i2c_busy_cnt[20], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~42 , spi_to_i2c_0|Add0~42, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[21] , spi_to_i2c_0|i2c_busy_cnt[21], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~44 , spi_to_i2c_0|Add0~44, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[22] , spi_to_i2c_0|i2c_busy_cnt[22], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~46 , spi_to_i2c_0|Add0~46, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[23] , spi_to_i2c_0|i2c_busy_cnt[23], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~48 , spi_to_i2c_0|Add0~48, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[25] , spi_to_i2c_0|i2c_busy_cnt[25], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~50 , spi_to_i2c_0|Add0~50, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Equal0~6 , spi_to_i2c_0|Equal0~6, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Equal0~7 , spi_to_i2c_0|Equal0~7, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Equal0~8 , spi_to_i2c_0|Equal0~8, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Equal0~1 , spi_to_i2c_0|Equal0~1, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Equal0~2 , spi_to_i2c_0|Equal0~2, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Equal0~3 , spi_to_i2c_0|Equal0~3, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Equal0~4 , spi_to_i2c_0|Equal0~4, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Equal0~5 , spi_to_i2c_0|Equal0~5, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[31] , spi_to_i2c_0|i2c_busy_cnt[31], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~52 , spi_to_i2c_0|Add0~52, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[26] , spi_to_i2c_0|i2c_busy_cnt[26], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~54 , spi_to_i2c_0|Add0~54, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[27] , spi_to_i2c_0|i2c_busy_cnt[27], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~56 , spi_to_i2c_0|Add0~56, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[28] , spi_to_i2c_0|i2c_busy_cnt[28], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~58 , spi_to_i2c_0|Add0~58, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[29] , spi_to_i2c_0|i2c_busy_cnt[29], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~60 , spi_to_i2c_0|Add0~60, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[30] , spi_to_i2c_0|i2c_busy_cnt[30], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Add0~62 , spi_to_i2c_0|Add0~62, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Equal0~0 , spi_to_i2c_0|Equal0~0, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Equal0~11 , spi_to_i2c_0|Equal0~11, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Equal0~12 , spi_to_i2c_0|Equal0~12, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|run_once~0 , spi_to_i2c_0|run_once~0, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|run_once , spi_to_i2c_0|run_once, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_prev~0 , spi_to_i2c_0|i2c_busy_prev~0, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_prev , spi_to_i2c_0|i2c_busy_prev, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|process_0~0 , spi_to_i2c_0|process_0~0, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Equal0~9 , spi_to_i2c_0|Equal0~9, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Equal0~10 , spi_to_i2c_0|Equal0~10, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt~0 , spi_to_i2c_0|i2c_busy_cnt~0, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_busy_cnt[1] , spi_to_i2c_0|i2c_busy_cnt[1], i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Selector0~0 , spi_to_i2c_0|Selector0~0, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_ena , spi_to_i2c_0|i2c_ena, i2c_bridge, 1
instance = comp, \i2c_master_0|state.stop , i2c_master_0|state.stop, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector17~0 , i2c_master_0|Selector17~0, i2c_bridge, 1
instance = comp, \i2c_master_0|state.ready , i2c_master_0|state.ready, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector18~0 , i2c_master_0|Selector18~0, i2c_bridge, 1
instance = comp, \i2c_master_0|state.start , i2c_master_0|state.start, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector23~0 , i2c_master_0|Selector23~0, i2c_bridge, 1
instance = comp, \i2c_master_0|scl_ena , i2c_master_0|scl_ena, i2c_bridge, 1
instance = comp, \i2c_master_0|scl_clk~1 , i2c_master_0|scl_clk~1, i2c_bridge, 1
instance = comp, \i2c_master_0|scl_clk~en , i2c_master_0|scl_clk~en, i2c_bridge, 1
instance = comp, \i2c_master_0|scl~1 , i2c_master_0|scl~1, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector24~2 , i2c_master_0|Selector24~2, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector24~3 , i2c_master_0|Selector24~3, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|Selector2~0 , spi_to_i2c_0|Selector2~0, i2c_bridge, 1
instance = comp, \spi_to_i2c_0|i2c_data_wr[4] , spi_to_i2c_0|i2c_data_wr[4], i2c_bridge, 1
instance = comp, \i2c_master_0|addr_rw[5]~0 , i2c_master_0|addr_rw[5]~0, i2c_bridge, 1
instance = comp, \i2c_master_0|data_tx[4]~0 , i2c_master_0|data_tx[4]~0, i2c_bridge, 1
instance = comp, \i2c_master_0|data_tx[4] , i2c_master_0|data_tx[4], i2c_bridge, 1
instance = comp, \i2c_master_0|Selector24~0 , i2c_master_0|Selector24~0, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector24~1 , i2c_master_0|Selector24~1, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector24~4 , i2c_master_0|Selector24~4, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector24~6 , i2c_master_0|Selector24~6, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector24~7 , i2c_master_0|Selector24~7, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector24~5 , i2c_master_0|Selector24~5, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector24~8 , i2c_master_0|Selector24~8, i2c_bridge, 1
instance = comp, \i2c_master_0|sda_int , i2c_master_0|sda_int, i2c_bridge, 1
instance = comp, \i2c_master_0|Selector29~0 , i2c_master_0|Selector29~0, i2c_bridge, 1
instance = comp, \A[0]~input , A[0]~input, i2c_bridge, 1
instance = comp, \A[1]~input , A[1]~input, i2c_bridge, 1
instance = comp, \B[0]~input , B[0]~input, i2c_bridge, 1
instance = comp, \B[1]~input , B[1]~input, i2c_bridge, 1
instance = comp, \LED1~input , LED1~input, i2c_bridge, 1
instance = comp, \LED2~input , LED2~input, i2c_bridge, 1
instance = comp, \LED5~input , LED5~input, i2c_bridge, 1
instance = comp, \siod~input , siod~input, i2c_bridge, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, i2c_bridge, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, i2c_bridge, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
