
---------- Begin Simulation Statistics ----------
final_tick                               581148151500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74183                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701596                       # Number of bytes of host memory used
host_op_rate                                    74430                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8257.75                       # Real time elapsed on the host
host_tick_rate                               70376073                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612585756                       # Number of instructions simulated
sim_ops                                     614623319                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.581148                       # Number of seconds simulated
sim_ticks                                581148151500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.548395                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78305617                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90476105                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7153461                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122855988                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11226078                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11373862                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          147784                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157674818                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062241                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018166                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4996923                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143210930                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16377655                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058402                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45442900                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580321368                       # Number of instructions committed
system.cpu0.commit.committedOps             581340837                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1042905125                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.557424                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.307627                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    753269077     72.23%     72.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    177851518     17.05%     89.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42157364      4.04%     93.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36254200      3.48%     96.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10299215      0.99%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3146787      0.30%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2385207      0.23%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1164102      0.11%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16377655      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1042905125                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887532                       # Number of function calls committed.
system.cpu0.commit.int_insts                561322323                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179958671                       # Number of loads committed
system.cpu0.commit.membars                    2037563                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037569      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322248092     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137061      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180976829     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70923461     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581340837                       # Class of committed instruction
system.cpu0.commit.refs                     251900318                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580321368                       # Number of Instructions Simulated
system.cpu0.committedOps                    581340837                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.987492                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.987492                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            190677475                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2168363                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77495638                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             642660402                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               409693491                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                443306409                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5002818                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7253455                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3242614                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157674818                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 98874393                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    636052574                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1968372                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     655354453                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14318714                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136706                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408710786                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89531695                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.568201                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1051922807                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.623976                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.903012                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               587497931     55.85%     55.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               345053450     32.80%     88.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68968578      6.56%     95.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37779853      3.59%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8211181      0.78%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2333787      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   37438      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018892      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021697      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1051922807                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      101461388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5103596                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149380224                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537982                       # Inst execution rate
system.cpu0.iew.exec_refs                   275961490                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76972003                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              156904869                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199381283                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021608                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3430518                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77671316                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          626763349                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198989487                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3746530                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            620500315                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                883253                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4062262                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5002818                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6166911                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        77352                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11150334                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         9738                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6205                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2907931                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19422612                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5729658                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6205                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       878073                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4225523                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270981869                       # num instructions consuming a value
system.cpu0.iew.wb_count                    613745668                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.835314                       # average fanout of values written-back
system.cpu0.iew.wb_producers                226355064                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.532126                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     613810583                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               756689549                       # number of integer regfile reads
system.cpu0.int_regfile_writes              392043010                       # number of integer regfile writes
system.cpu0.ipc                              0.503147                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.503147                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038407      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339343701     54.36%     54.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212853      0.67%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018311      0.16%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           201474571     32.27%     87.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           76158951     12.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             624246846                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1606927                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002574                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 514222     32.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                929191     57.82%     89.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               163512     10.18%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             623815312                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2302107987                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    613745617                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        672191023                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 623704019                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                624246846                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059330                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45422427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            84668                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           928                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13209602                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1051922807                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.593434                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.843611                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          605506682     57.56%     57.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          316682745     30.11%     87.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95194805      9.05%     96.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26070767      2.48%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5527239      0.53%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1390065      0.13%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1039970      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             421183      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              89351      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1051922807                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.541231                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10367690                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          784417                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199381283                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77671316                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    870                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1153384195                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8912289                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              170394058                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370591079                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6999644                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               415925095                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6657843                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13698                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            777885107                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             636826701                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          408873312                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                439744737                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6773189                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5002818                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20663416                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38282166                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       777885063                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        192683                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2800                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14527465                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2800                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1653300352                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1262595046                       # The number of ROB writes
system.cpu0.timesIdled                       15030760                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  837                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            71.235111                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4529461                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6358467                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           820538                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7787250                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            216641                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         373282                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          156641                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8728204                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3210                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           485140                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095575                       # Number of branches committed
system.cpu1.commit.bw_lim_events               747014                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054415                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3629857                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264388                       # Number of instructions committed
system.cpu1.commit.committedOps              33282482                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    192530800                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172868                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.818589                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    178572444     92.75%     92.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7086630      3.68%     96.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2316947      1.20%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2038866      1.06%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       510818      0.27%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       190737      0.10%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       999117      0.52%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        68227      0.04%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       747014      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    192530800                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320844                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049282                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248745                       # Number of loads committed
system.cpu1.commit.membars                    2035970                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035970      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083404     57.34%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266671     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896299      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282482                       # Class of committed instruction
system.cpu1.commit.refs                      12162982                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264388                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282482                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.998506                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.998506                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            172897546                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               338954                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4343035                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39522099                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5286771                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12383084                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                485331                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               567181                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2303314                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8728204                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5114637                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    186765168                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                76181                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40428617                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1641458                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045098                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5770148                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4746102                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208892                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         193356046                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.214357                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.649203                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               168384982     87.09%     87.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14639064      7.57%     94.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5823881      3.01%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3076690      1.59%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1230523      0.64%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197830      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2805      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     262      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           193356046                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         182094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              513634                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7641989                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.185001                       # Inst execution rate
system.cpu1.iew.exec_refs                    12906296                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2941794                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              149969639                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10047639                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018685                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           704568                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2968995                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36905332                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9964502                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           373511                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35804797                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                900715                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1600465                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                485331                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3608238                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20749                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          134435                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3972                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          337                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       798894                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        54758                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           158                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91449                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        422185                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20836599                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35550297                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.868174                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18089787                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.183686                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35557065                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44106077                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24144440                       # number of integer regfile writes
system.cpu1.ipc                              0.166708                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166708                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036062      5.63%      5.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21138659     58.43%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11074027     30.61%     94.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1929419      5.33%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36178308                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1131653                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031280                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 210924     18.64%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                814189     71.95%     90.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               106538      9.41%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35273885                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         266914797                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35550285                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40528286                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33850500                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36178308                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054832                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3622849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            70508                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           417                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1408343                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    193356046                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.187107                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.643339                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          171180310     88.53%     88.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14648212      7.58%     96.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4151089      2.15%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1352637      0.70%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1432864      0.74%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             245499      0.13%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             242705      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67014      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              35716      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      193356046                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.186931                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6160266                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          525402                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10047639                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2968995                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     92                       # number of misc regfile reads
system.cpu1.numCycles                       193538140                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   968741064                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              161079453                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413740                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6603483                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6364541                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1208931                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4454                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47556272                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38589368                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26572230                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13122900                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4363052                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                485331                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12285090                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4158490                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47556260                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18731                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               604                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13192562                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           604                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   228695982                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74651058                       # The number of ROB writes
system.cpu1.timesIdled                           2094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2583505                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               606895                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3581769                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3772                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                888097                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3648233                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7258780                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        65841                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        35278                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32868610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2161466                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65712147                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2196744                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2241652                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1627325                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1983093                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              332                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            255                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1405851                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1405851                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2241652                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           272                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10906283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10906283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    337588992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               337588992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              521                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3648362                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3648362    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3648362                       # Request fanout histogram
system.membus.respLayer1.occupancy        19123551529                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14661852406                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   581148151500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   581148151500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1114036625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1310659348.842684                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      9939500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2934847500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   576692005000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4456146500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     80999456                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        80999456                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     80999456                       # number of overall hits
system.cpu0.icache.overall_hits::total       80999456                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17874937                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17874937                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17874937                       # number of overall misses
system.cpu0.icache.overall_misses::total     17874937                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 237750859999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 237750859999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 237750859999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 237750859999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     98874393                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     98874393                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     98874393                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     98874393                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.180784                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.180784                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.180784                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.180784                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13300.794291                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13300.794291                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13300.794291                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13300.794291                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2932                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.424242                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16859744                       # number of writebacks
system.cpu0.icache.writebacks::total         16859744                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1015160                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1015160                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1015160                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1015160                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16859777                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16859777                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16859777                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16859777                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 211306483500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 211306483500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 211306483500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 211306483500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.170517                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.170517                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.170517                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.170517                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12533.171910                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12533.171910                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12533.171910                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12533.171910                       # average overall mshr miss latency
system.cpu0.icache.replacements              16859744                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     80999456                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       80999456                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17874937                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17874937                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 237750859999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 237750859999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     98874393                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     98874393                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.180784                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.180784                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13300.794291                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13300.794291                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1015160                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1015160                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16859777                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16859777                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 211306483500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 211306483500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.170517                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.170517                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12533.171910                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12533.171910                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999903                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           97858995                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16859744                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.804299                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999903                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        214608562                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       214608562                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    234476559                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       234476559                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    234476559                       # number of overall hits
system.cpu0.dcache.overall_hits::total      234476559                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     21036188                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      21036188                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     21036188                       # number of overall misses
system.cpu0.dcache.overall_misses::total     21036188                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 566557289698                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 566557289698                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 566557289698                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 566557289698                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    255512747                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    255512747                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    255512747                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    255512747                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.082329                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082329                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.082329                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082329                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26932.507434                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26932.507434                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26932.507434                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26932.507434                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3703743                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       250621                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            87352                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3181                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.400208                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.786859                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14946808                       # number of writebacks
system.cpu0.dcache.writebacks::total         14946808                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6482329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6482329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6482329                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6482329                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14553859                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14553859                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14553859                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14553859                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 259711578578                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 259711578578                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 259711578578                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 259711578578                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056959                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056959                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056959                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056959                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17844.860156                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17844.860156                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17844.860156                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17844.860156                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14946808                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167534417                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167534417                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17056679                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17056679                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 395762067000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 395762067000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184591096                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184591096                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.092403                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.092403                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23202.762214                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23202.762214                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3877618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3877618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13179061                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13179061                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 203952656000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 203952656000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071396                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071396                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15475.507398                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15475.507398                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66942142                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66942142                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3979509                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3979509                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 170795222698                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 170795222698                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70921651                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70921651                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.056111                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056111                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42918.667277                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42918.667277                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2604711                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2604711                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1374798                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1374798                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  55758922578                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  55758922578                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019385                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019385                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40557.902018                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40557.902018                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1058                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1058                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          805                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          805                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     58317500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     58317500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.432099                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.432099                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 72444.099379                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 72444.099379                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          792                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          792                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       688500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       688500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006978                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006978                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 52961.538462                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52961.538462                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1667                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1667                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          163                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       777500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       777500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1830                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1830                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.089071                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.089071                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4769.938650                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4769.938650                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       614500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       614500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089071                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089071                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3769.938650                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3769.938650                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612335                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612335                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405831                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405831                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34202701500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34202701500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018166                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018166                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398590                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398590                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84278.188458                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84278.188458                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405831                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405831                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33796870500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33796870500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398590                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398590                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83278.188458                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83278.188458                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.971349                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250051487                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14959444                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.715293                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.971349                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999105                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999105                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        528028688                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       528028688                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16800136                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13727233                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 865                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              167044                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30695278                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16800136                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13727233                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                865                       # number of overall hits
system.l2.overall_hits::.cpu1.data             167044                       # number of overall hits
system.l2.overall_hits::total                30695278                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             59641                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1218597                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1577                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            866356                       # number of demand (read+write) misses
system.l2.demand_misses::total                2146171                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            59641                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1218597                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1577                       # number of overall misses
system.l2.overall_misses::.cpu1.data           866356                       # number of overall misses
system.l2.overall_misses::total               2146171                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5182254499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 119347765294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    140161000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  86180664390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     210850845183                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5182254499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 119347765294                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    140161000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  86180664390                       # number of overall miss cycles
system.l2.overall_miss_latency::total    210850845183                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16859777                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14945830                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2442                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1033400                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32841449                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16859777                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14945830                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2442                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1033400                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32841449                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003537                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.081534                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.645782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.838355                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065349                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003537                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.081534                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.645782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.838355                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065349                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86890.804966                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97938.666593                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88878.249841                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99474.886063                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98245.128269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86890.804966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97938.666593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88878.249841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99474.886063                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98245.128269                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              81587                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2224                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.684802                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1211894                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1627325                       # number of writebacks
system.l2.writebacks::total                   1627325                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          31775                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6406                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               38206                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         31775                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6406                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              38206                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        59626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1186822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       859950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2107965                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        59626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1186822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       859950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1565047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3673012                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4584947499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 105282998821                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    123904000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  77080144398                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 187071994718                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4584947499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 105282998821                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    123904000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  77080144398                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 142389224759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 329461219477                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.079408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.641687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.832156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064186                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.079408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.641687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.832156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.111841                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76895.104468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88710.016179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79070.835992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89633.286119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88745.303987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76895.104468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88710.016179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79070.835992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89633.286119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90980.797867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89697.833679                       # average overall mshr miss latency
system.l2.replacements                        5768480                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2714562                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2714562                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2714562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2714562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30063950                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30063950                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30063950                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30063950                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1565047                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1565047                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 142389224759                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 142389224759                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90980.797867                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90980.797867                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 61                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       478500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       478500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.892857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.687500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.847222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         9570                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7844.262295                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1006000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       219500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1225500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.892857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.687500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.847222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20120                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19954.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20090.163934                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        22125                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        22125                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           990312                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            85112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1075424                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         776900                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         650197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1427097                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  75185818925                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  63725809468                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  138911628393                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1767212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2502521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.439619                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.884250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.570264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96776.700895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98010.002304                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97338.603047                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        17292                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         4342                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            21634                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       759608                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       645855                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1405463                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  66272881441                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56917425971                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 123190307412                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.429834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.878345                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.561619                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87246.160442                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88127.251428                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87651.049805                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16800136                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           865                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16801001                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        59641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            61218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5182254499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    140161000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5322415499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16859777                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16862219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.645782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86890.804966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88878.249841                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86942.002336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        59626                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        61193                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4584947499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    123904000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4708851499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003537                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.641687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003629                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76895.104468                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79070.835992                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76950.819522                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12736921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        81932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12818853                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       441697                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       216159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          657856                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  44161946369                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  22454854922                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  66616801291                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13178618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       298091                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13476709                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.725144                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048814                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99982.445815                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103881.193575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101263.500357                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        14483                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2064                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        16547                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       427214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       214095                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       641309                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39010117380                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20162718427                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  59172835807                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.718220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047586                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91312.825376                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94176.503080                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92268.837342                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          205                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               218                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          289                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             315                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2069496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       309500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2378996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          494                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           533                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.585020                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.590994                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7160.885813                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11903.846154                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7552.368254                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           40                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          249                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          271                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4958492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       469993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5428485                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.504049                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.564103                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.508443                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19913.622490                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21363.318182                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20031.309963                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999846                       # Cycle average of tags in use
system.l2.tags.total_refs                    67121423                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5768741                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.635368                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.880281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.607622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.110922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.741232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.654069                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.420004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.071994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.173608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.042832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.291470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.796875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 530733397                       # Number of tag accesses
system.l2.tags.data_accesses                530733397                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3816064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      75982144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        100288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      55042368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     98499328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          233440192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3816064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       100288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3916352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104148800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104148800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          59626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1187221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         860037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1539052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3647503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1627325                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1627325                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6566422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        130744878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           172569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         94713143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    169490908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             401687920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6566422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       172569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6738991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      179212133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            179212133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      179212133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6566422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       130744878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          172569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        94713143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    169490908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            580900053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1607568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     59626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1150428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    846016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1536515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004242309750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97834                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97834                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7328409                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1514057                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3647503                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1627325                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3647503                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1627325                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  53351                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19757                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            165464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            164148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            161123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            158979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            382542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            360318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            261668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            234950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            206408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            238872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           245303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           218181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           224342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           186026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           208790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           177038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             81293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            154767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            124518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            145707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           150006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           126834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           106852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            81014                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 125910095092                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17970760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            193300445092                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35031.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53781.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2436265                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1014904                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3647503                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1627325                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1290653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  733519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  273106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  199857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  167568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  144525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  127353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  111802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   96978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   84609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  83535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 111859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  59866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  37540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  28483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  20823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  14180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  98807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  99772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 100729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 106851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1750511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.175289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.611384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.239118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1050292     60.00%     60.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       362385     20.70%     80.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        92436      5.28%     85.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        49799      2.84%     88.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        36036      2.06%     90.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28194      1.61%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21735      1.24%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15416      0.88%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        94218      5.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1750511                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.737126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.164396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    224.874487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        97829     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97834                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.431302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.402036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80260     82.04%     82.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2333      2.38%     84.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9276      9.48%     93.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3991      4.08%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1194      1.22%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              422      0.43%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              205      0.21%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               85      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               36      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97834                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              230025728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3414464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               102882560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               233440192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104148800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       395.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       177.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    401.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  581148085000                       # Total gap between requests
system.mem_ctrls.avgGap                     110173.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3816064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     73627392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       100288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54145024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     98336960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    102882560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6566421.987492117099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 126692981.488387301564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 172568.732673668332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 93169054.844700813293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 169211516.454423427582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 177033274.104804575443                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        59626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1187221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1567                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       860037                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1539052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1627325                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2119709674                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  56244169600                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     58282059                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41422765161                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  93455518598                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13872022465441                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35550.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47374.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37193.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48163.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60722.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8524432.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6747028680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3586104225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12173414400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4672187100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45874885680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     131978531880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     112021074240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       317053226205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.563511                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 289720952135                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19405620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 272021579365                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5751705540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3057085020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13488830880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3719171700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45874885680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     177159158940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      73974230400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       323025068160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.839449                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 190325140187                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19405620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 371417391313                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5975543061.728395                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28272803870.885387                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     96.30%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221404442500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97129163500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 484018988000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5111003                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5111003                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5111003                       # number of overall hits
system.cpu1.icache.overall_hits::total        5111003                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3634                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3634                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3634                       # number of overall misses
system.cpu1.icache.overall_misses::total         3634                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    217489500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    217489500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    217489500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    217489500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5114637                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5114637                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5114637                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5114637                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000711                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000711                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000711                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000711                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59848.514034                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59848.514034                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59848.514034                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59848.514034                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          548                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   182.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2410                       # number of writebacks
system.cpu1.icache.writebacks::total             2410                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1192                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1192                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1192                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1192                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2442                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2442                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2442                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2442                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    153554000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    153554000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    153554000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    153554000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000477                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000477                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000477                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000477                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62880.425880                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62880.425880                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62880.425880                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62880.425880                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2410                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5111003                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5111003                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3634                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3634                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    217489500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    217489500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5114637                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5114637                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000711                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000711                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59848.514034                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59848.514034                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1192                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1192                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2442                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2442                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    153554000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    153554000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62880.425880                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62880.425880                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980108                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4922874                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2410                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2042.686307                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        360148000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980108                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999378                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999378                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10231716                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10231716                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9157610                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9157610                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9157610                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9157610                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2482376                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2482376                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2482376                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2482376                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 206259420839                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 206259420839                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 206259420839                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 206259420839                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11639986                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11639986                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11639986                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11639986                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.213263                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.213263                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.213263                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.213263                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83089.516189                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83089.516189                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83089.516189                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83089.516189                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1024263                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       184835                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20404                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2603                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.199128                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.008452                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1033449                       # number of writebacks
system.cpu1.dcache.writebacks::total          1033449                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1862444                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1862444                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1862444                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1862444                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       619932                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       619932                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       619932                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       619932                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54347608358                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54347608358                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54347608358                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54347608358                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053259                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053259                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053259                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053259                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87667.047931                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87667.047931                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87667.047931                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87667.047931                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1033449                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8254135                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8254135                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1489967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1489967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 117385550500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 117385550500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9744102                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9744102                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152910                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152910                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78783.993538                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78783.993538                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1191168                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1191168                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       298799                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       298799                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  23967195500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  23967195500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030665                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030665                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80211.766104                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80211.766104                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       903475                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        903475                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       992409                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       992409                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  88873870339                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  88873870339                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.523454                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.523454                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 89553.672265                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89553.672265                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       671276                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       671276                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321133                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321133                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  30380412858                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  30380412858                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169384                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169384                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94603.833483                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94603.833483                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          382                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          382                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          112                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          112                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3423500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3423500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.226721                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.226721                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30566.964286                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30566.964286                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2472000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2472000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095142                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095142                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 52595.744681                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52595.744681                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           95                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           95                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       400000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       400000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.223005                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.223005                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4210.526316                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4210.526316                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           95                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           95                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       305000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       305000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.223005                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.223005                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3210.526316                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3210.526316                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591160                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591160                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426766                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426766                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36102709000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36102709000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419251                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419251                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84596.029206                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84596.029206                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426766                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426766                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35675943000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35675943000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419251                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419251                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83596.029206                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83596.029206                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.816285                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10788597                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1046601                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.308223                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        360159500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.816285                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.900509                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900509                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26364292                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26364292                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 581148151500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30340133                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4341887                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30127841                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4141155                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2814143                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             342                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           258                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2527658                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2527656                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16862219                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13477915                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          533                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          533                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50579297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44853055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3113741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98553387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2158049280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1913128576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       310528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132278016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4203766400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8609488                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105834816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41451953                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.233697                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39163673     94.48%     94.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2253002      5.44%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35278      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41451953                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65698874701                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22440275276                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25291151020                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1570439641                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3671982                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               922892488500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 130237                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724228                       # Number of bytes of host memory used
host_op_rate                                   131397                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6669.72                       # Real time elapsed on the host
host_tick_rate                               51238174                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   868645382                       # Number of instructions simulated
sim_ops                                     876379657                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.341744                       # Number of seconds simulated
sim_ticks                                341744337000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.005195                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               36027351                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            36389354                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          5703477                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         58507134                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             59852                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         100524                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           40672                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59726959                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12298                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        725999                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3701289                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  25752785                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7211750                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6325171                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       70850300                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           127437149                       # Number of instructions committed
system.cpu0.commit.committedOps             130233902                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    649566345                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.200494                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.966179                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    598453587     92.13%     92.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27506489      4.23%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      9609559      1.48%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3379830      0.52%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1981816      0.31%     98.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       959718      0.15%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       296221      0.05%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       167375      0.03%     98.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7211750      1.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    649566345                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  10805585                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               87520                       # Number of function calls committed.
system.cpu0.commit.int_insts                121863635                       # Number of committed integer instructions.
system.cpu0.commit.loads                     33023803                       # Number of loads committed
system.cpu0.commit.membars                    4555502                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4555697      3.50%      3.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        81536022     62.61%     66.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2892      0.00%     66.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             480      0.00%     66.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1046768      0.80%     66.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        607250      0.47%     67.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1760375      1.35%     68.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       713200      0.55%     69.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1320369      1.01%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          224      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       30881164     23.71%     94.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2452062      1.88%     95.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2868638      2.20%     98.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      2488761      1.91%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        130233902                       # Class of committed instruction
system.cpu0.commit.refs                      38690625                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  127437149                       # Number of Instructions Simulated
system.cpu0.committedOps                    130233902                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.256466                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.256466                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            529874133                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2005409                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            27440325                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218053908                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                34534144                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 86319601                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3716956                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4675525                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6540984                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59726959                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 28433015                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    621476508                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               757395                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          291                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     270708889                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               11438288                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.089162                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          33789757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          36087203                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.404122                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         660985818                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.423990                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.949767                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               487909143     73.82%     73.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               120642369     18.25%     92.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25337023      3.83%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                13982398      2.12%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7418303      1.12%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  332269      0.05%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2919100      0.44%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1422800      0.22%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1022413      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           660985818                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11588536                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 9088822                       # number of floating regfile writes
system.cpu0.idleCycles                        8883263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4070384                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                33074069                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.276411                       # Inst execution rate
system.cpu0.iew.exec_refs                    65209361                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6061163                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              104550138                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             51023460                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2414790                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2511419                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             7330613                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          200384838                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             59148198                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2425314                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            185158868                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                844845                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             95596648                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3716956                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             96907323                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2862926                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            9983                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          190                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13177                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17999657                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1663802                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13177                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       936982                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3133402                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                137057245                       # num instructions consuming a value
system.cpu0.iew.wb_count                    168312365                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821911                       # average fanout of values written-back
system.cpu0.iew.wb_producers                112648821                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.251262                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     168596922                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               234295612                       # number of integer regfile reads
system.cpu0.int_regfile_writes              117683210                       # number of integer regfile writes
system.cpu0.ipc                              0.190242                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.190242                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4558325      2.43%      2.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            110367159     58.84%     61.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3232      0.00%     61.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  515      0.00%     61.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1106277      0.59%     61.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             645266      0.34%     62.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2228482      1.19%     63.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         713322      0.38%     63.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1320628      0.70%     64.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            796874      0.42%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            55915067     29.81%     94.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2480244      1.32%     96.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        4537029      2.42%     98.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       2911761      1.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             187584181                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               15159092                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           29810009                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12593110                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          20235193                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4387197                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.023388                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 752848     17.16%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     13      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   50      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1239      0.03%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           157477      3.59%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               481865     10.98%     31.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               75816      1.73%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2704016     61.63%     95.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                30864      0.70%     95.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           169248      3.86%     99.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           13758      0.31%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             172253961                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1011782852                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    155719255                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        250313830                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 192365996                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                187584181                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            8018842                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       70151020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1051483                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1693671                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     40283485                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    660985818                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.283795                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.788573                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          548770490     83.02%     83.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           71393541     10.80%     93.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23688358      3.58%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7093390      1.07%     98.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5576118      0.84%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2153003      0.33%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1842294      0.28%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             338489      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             130135      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      660985818                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.280031                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14791536                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1115944                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            51023460                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7330613                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10778463                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5448186                       # number of misc regfile writes
system.cpu0.numCycles                       669869081                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13619598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              247896485                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             96076478                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6505832                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41144580                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              59765750                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2081774                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            284361738                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             208513710                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          155651254                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 84697091                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7061207                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3716956                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             73174387                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59574843                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         17277968                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       267083770                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     210356319                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1683510                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 35713798                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1686194                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   843412979                       # The number of ROB reads
system.cpu0.rob.rob_writes                  413593249                       # The number of ROB writes
system.cpu0.timesIdled                          98587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2628                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.323757                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               35053979                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            35292643                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          5206838                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         57543952                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             58845                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          88169                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           29324                       # Number of indirect misses.
system.cpu1.branchPred.lookups               58778548                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         6409                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        748959                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3457008                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  25963875                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7311271                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6554020                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       71458918                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           128622477                       # Number of instructions committed
system.cpu1.commit.committedOps             131522436                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    654617606                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.200915                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.968290                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    603126164     92.13%     92.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27783407      4.24%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9417678      1.44%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3516573      0.54%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2092655      0.32%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       900507      0.14%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       294826      0.05%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       174525      0.03%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7311271      1.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    654617606                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  10899774                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               69250                       # Number of function calls committed.
system.cpu1.commit.int_insts                122917988                       # Number of committed integer instructions.
system.cpu1.commit.loads                     33442031                       # Number of loads committed
system.cpu1.commit.membars                    4722052                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4722052      3.59%      3.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        82297909     62.57%     66.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            596      0.00%     66.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1062681      0.81%     66.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        607122      0.46%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1791464      1.36%     68.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       728747      0.55%     69.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1335851      1.02%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          111      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       31306587     23.80%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2295326      1.75%     95.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2884403      2.19%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      2489395      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        131522436                       # Class of committed instruction
system.cpu1.commit.refs                      38975711                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  128622477                       # Number of Instructions Simulated
system.cpu1.committedOps                    131522436                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.209996                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.209996                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            538257362                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1752784                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27274037                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             219783480                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                32566373                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 84890600                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3471764                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3967521                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6713088                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   58778548                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 28386729                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    628367884                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               742090                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     270536930                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               10443188                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.087713                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          32309635                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          35112824                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.403713                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         665899187                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.418238                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.932425                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               491747144     73.85%     73.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               122027665     18.33%     92.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25527899      3.83%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14236752      2.14%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 7377178      1.11%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  301902      0.05%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2153392      0.32%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1446290      0.22%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1080965      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           665899187                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 11688420                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 9177434                       # number of floating regfile writes
system.cpu1.idleCycles                        4223424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3835744                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                33402560                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.279260                       # Inst execution rate
system.cpu1.iew.exec_refs                    65651986                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5916774                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              105994612                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             51536308                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2432650                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2243839                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7134406                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          202279294                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59735212                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2418445                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            187138343                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                855649                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             95516907                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3471764                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             96850197                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2869152                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            6140                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12743                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     18094277                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1600726                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12743                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       941277                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2894467                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                139298994                       # num instructions consuming a value
system.cpu1.iew.wb_count                    170260147                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822938                       # average fanout of values written-back
system.cpu1.iew.wb_producers                114634378                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.254073                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     170547847                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               236665522                       # number of integer regfile reads
system.cpu1.int_regfile_writes              119245132                       # number of integer regfile writes
system.cpu1.ipc                              0.191939                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.191939                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4724301      2.49%      2.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            111676118     58.91%     61.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 629      0.00%     61.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1120671      0.59%     62.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             645183      0.34%     62.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2256968      1.19%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         728875      0.38%     63.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1336119      0.70%     64.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            796853      0.42%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            56484436     29.80%     94.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2318257      1.22%     96.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        4564297      2.41%     98.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       2903889      1.53%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             189556788                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               15273668                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           30018160                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12674906                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          20311624                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4416224                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023298                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 764792     17.32%     17.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   34      0.00%     17.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    4      0.00%     17.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1344      0.03%     17.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           160373      3.63%     20.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               496377     11.24%     32.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               75867      1.72%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2718528     61.56%     95.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                12091      0.27%     95.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           172863      3.91%     99.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           13951      0.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             173975043                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1020473861                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    157585241                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        252737112                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 194126908                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                189556788                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8152386                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       70756858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1063034                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1598366                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     40343507                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    665899187                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.284663                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.792054                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          553194081     83.07%     83.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           71217203     10.69%     93.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23865626      3.58%     97.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7338274      1.10%     98.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5760662      0.87%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2188038      0.33%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1866184      0.28%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             339383      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             129736      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      665899187                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.282869                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15536105                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1184266                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            51536308                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7134406                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               10929067                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5525976                       # number of misc regfile writes
system.cpu1.numCycles                       670122611                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13266583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              249668861                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             97173827                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6478248                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                38852519                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              59342078                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2096081                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            286668859                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             210249428                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          157142865                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 83748248                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6530291                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3471764                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             72462900                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                59969038                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         17381620                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       269287239                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     217694895                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1679530                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 37302291                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1683091                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   850269410                       # The number of ROB reads
system.cpu1.rob.rob_writes                  417249507                       # The number of ROB writes
system.cpu1.timesIdled                          52547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5713879                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2099996                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9970794                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             121228                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3655697                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15803960                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      31076094                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1028035                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       463407                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14977889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9892931                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     29942277                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10356338                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14077403                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3027488                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12247292                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            10468                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8310                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1704601                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1704499                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14077404                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           499                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     46857964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               46857964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1203800960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1203800960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14643                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15801282                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15801282    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15801282                       # Request fanout histogram
system.membus.respLayer1.occupancy        83251941214                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         46618366487                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   341744337000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   341744337000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1282                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          641                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10624211.388456                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   62627928.289617                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          641    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    742857500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            641                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   334934217500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6810119500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     28329529                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        28329529                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     28329529                       # number of overall hits
system.cpu0.icache.overall_hits::total       28329529                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       103484                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        103484                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       103484                       # number of overall misses
system.cpu0.icache.overall_misses::total       103484                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7404592997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7404592997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7404592997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7404592997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     28433013                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     28433013                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     28433013                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     28433013                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003640                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003640                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003640                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003640                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71553.022661                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71553.022661                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71553.022661                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71553.022661                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         7405                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              155                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.774194                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        95763                       # number of writebacks
system.cpu0.icache.writebacks::total            95763                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7720                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7720                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7720                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7720                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        95764                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        95764                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        95764                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        95764                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6856308497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6856308497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6856308497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6856308497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003368                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003368                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003368                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003368                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71595.886732                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71595.886732                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71595.886732                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71595.886732                       # average overall mshr miss latency
system.cpu0.icache.replacements                 95763                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     28329529                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       28329529                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       103484                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       103484                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7404592997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7404592997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     28433013                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     28433013                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003640                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003640                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71553.022661                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71553.022661                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7720                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7720                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        95764                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        95764                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6856308497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6856308497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003368                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003368                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71595.886732                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71595.886732                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           28425529                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            95795                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           296.732909                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         56961789                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        56961789                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     33774156                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        33774156                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     33774156                       # number of overall hits
system.cpu0.dcache.overall_hits::total       33774156                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13729905                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13729905                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13729905                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13729905                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1103403938549                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1103403938549                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1103403938549                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1103403938549                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47504061                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47504061                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47504061                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47504061                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.289026                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.289026                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.289026                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.289026                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80365.008975                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80365.008975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80365.008975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80365.008975                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    174338752                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         7500                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3131453                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            115                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.673437                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.217391                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7368140                       # number of writebacks
system.cpu0.dcache.writebacks::total          7368140                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6890796                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6890796                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6890796                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6890796                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6839109                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6839109                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6839109                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6839109                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 610160369348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 610160369348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 610160369348                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 610160369348                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.143969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.143969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.143969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.143969                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 89216.353965                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89216.353965                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 89216.353965                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89216.353965                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7368140                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32153342                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32153342                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11450743                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11450743                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 950319465000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 950319465000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43604085                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43604085                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.262607                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.262607                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82991.947771                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82991.947771                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5148190                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5148190                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6302553                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6302553                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 566486408000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 566486408000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.144540                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.144540                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89882.053828                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89882.053828                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1620814                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1620814                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2279162                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2279162                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 153084473549                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 153084473549                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3899976                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3899976                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.584404                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.584404                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67166.999778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67166.999778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1742606                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1742606                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       536556                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       536556                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  43673961348                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  43673961348                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.137579                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.137579                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81396.837139                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81396.837139                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1040172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1040172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2399                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2399                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     71171000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     71171000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1042571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1042571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.002301                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.002301                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29666.944560                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29666.944560                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          596                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          596                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         1803                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1803                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     37350500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     37350500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001729                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001729                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 20715.751525                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20715.751525                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1035529                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1035529                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5166                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5166                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     52124500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     52124500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1040695                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1040695                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.004964                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004964                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10089.914828                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10089.914828                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     47052500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     47052500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.004940                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004940                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9152.402256                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9152.402256                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1162500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1162500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1093500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1093500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       172952                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         172952                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       553047                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       553047                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  48141833750                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  48141833750                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       725999                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       725999                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.761774                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.761774                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87048.358910                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87048.358910                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       553038                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       553038                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  47588756250                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  47588756250                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.761761                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.761761                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86049.704089                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86049.704089                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.911760                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43424197                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7388594                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.877194                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.911760                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997243                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997243                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108015214                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108015214                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22015                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1277464                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               18570                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1289784                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2607833                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22015                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1277464                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              18570                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1289784                       # number of overall hits
system.l2.overall_hits::total                 2607833                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             73749                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6087952                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             35462                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6124100                       # number of demand (read+write) misses
system.l2.demand_misses::total               12321263                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            73749                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6087952                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            35462                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6124100                       # number of overall misses
system.l2.overall_misses::total              12321263                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6457659478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 629042887566                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3353492975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 632658091118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1271512131137                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6457659478                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 629042887566                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3353492975                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 632658091118                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1271512131137                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           95764                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7365416                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           54032                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7413884                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14929096                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          95764                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7365416                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          54032                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7413884                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14929096                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.770112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.826559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.656315                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.826031                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.825319                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.770112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.826559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.656315                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.826031                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.825319                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87562.671738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103325.861893                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94565.816226                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103306.296618                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103196.574177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87562.671738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103325.861893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94565.816226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103306.296618                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103196.574177                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             752150                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     25419                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.590070                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3107444                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3027488                       # number of writebacks
system.l2.writebacks::total                   3027488                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1053                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          91397                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1071                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          89625                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              183146                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1053                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         91397                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1071                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         89625                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             183146                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        72696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5996555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        34391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6034475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12138117                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        72696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5996555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        34391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6034475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3746456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15884573                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5658660984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 563022608362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2935951980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 566474243888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1138091465214                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5658660984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 563022608362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2935951980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 566474243888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 342802241274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1480893706488                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.759116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.814150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.636493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.813942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.813051                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.759116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.814150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.636493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.813942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.064001                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77840.059756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93891.010482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85369.776395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93872.995395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93761.780778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77840.059756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93891.010482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85369.776395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93872.995395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91500.404989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93228.423986                       # average overall mshr miss latency
system.l2.replacements                       25505563                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3459657                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3459657                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3459657                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3459657                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     10485431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10485431                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     10485431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10485431                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3746456                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3746456                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 342802241274                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 342802241274                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91500.404989                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91500.404989                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             558                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             583                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1141                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1084                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1376                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2460                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      8549000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      9441500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     17990500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1642                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1959                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3601                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.660171                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.702399                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.683144                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7886.531365                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6861.555233                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7313.211382                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1081                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1370                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2451                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     21615498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     27240499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     48855997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.658343                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.699336                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.680644                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19995.835338                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19883.575912                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19933.087311                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           926                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           911                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1837                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          784                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          775                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1559                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     15556500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     14933000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     30489500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1710                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1686                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3396                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.458480                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.459668                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.459069                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 19842.474490                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 19268.387097                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 19557.087877                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          779                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          772                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1551                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     15659500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     15468500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     31128000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.455556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.457888                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.456714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20102.053915                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20036.917098                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20069.632495                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           199191                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           193385                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                392576                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         874760                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         879636                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1754396                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  87083070260                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  87565807295                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  174648877555                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1073951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1073021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2146972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.814525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.819775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.817149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99550.814235                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99547.775779                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99549.290784                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        26457                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        23986                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            50443                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       848303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       855650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1703953                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  76494024873                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  77142612395                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 153636637268                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.789890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.797421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.793654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90172.998178                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90156.737445                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90164.832755                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22015                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         18570                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              40585                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        73749                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        35462                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           109211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6457659478                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3353492975                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9811152453                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        95764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        54032                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         149796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.770112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.656315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.729065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87562.671738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94565.816226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89836.668953                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1053                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1071                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2124                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        72696                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        34391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       107087                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5658660984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2935951980                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8594612964                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.759116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.636493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.714886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77840.059756                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85369.776395                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80258.228954                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1078273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1096399                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2174672                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5213192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5244464                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10457656                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 541959817306                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 545092283823                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1087052101129                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6291465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6340863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12632328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.828613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.827090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.827849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103959.305030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103936.700457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103947.968945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        64940                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        65639                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       130579                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5148252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5178825                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10327077                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 486528583489                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 489331631493                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 975860214982                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.818291                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.816738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.817512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94503.645798                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94486.998787                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94495.297651                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          390                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          185                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               575                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          379                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          228                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             607                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5642984                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1853491                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7496475                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          769                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          413                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1182                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.492848                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.552058                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.513536                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14889.139842                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8129.346491                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12350.041186                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           80                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           31                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          111                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          299                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          197                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          496                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6243930                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4221693                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10465623                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.388817                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.476998                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.419628                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20882.709030                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21429.913706                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21100.046371                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999932                       # Cycle average of tags in use
system.l2.tags.total_refs                    32340318                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  25506310                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.267934                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.658960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.339507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       15.727222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.134400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       15.941340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     8.198502                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.369671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.245738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.249083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.128102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 256566254                       # Number of tag accesses
system.l2.tags.data_accesses                256566254                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4652480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     383901568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2201024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     386320064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    232966592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1010041728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4652480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2201024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6853504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    193759232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       193759232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          72695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5998462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          34391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6036251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3640103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15781902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3027488                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3027488                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13613920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1123358975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6440557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1130435891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    681698471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2955547814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13613920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6440557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20054477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      566971303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            566971303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      566971303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13613920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1123358975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6440557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1130435891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    681698471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3522519116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2972027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     72696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5934486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     34391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5972307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3632218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001043702750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       181910                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       181910                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            26849304                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2802670                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    15781903                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3027488                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15781903                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3027488                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 135805                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 55461                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            590494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            601606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            573360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1005860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1310593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1074020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            809671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            702051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            541187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            770010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           836488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1836116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2175023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1222266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           868530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           728823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            147207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            148204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            145107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            157864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            167192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            195821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            163937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            164951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            148992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            236748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           260836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           251524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           249859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           198188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           172938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162662                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 567320073120                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                78230490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            860684410620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36259.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55009.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        32                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9418158                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1997887                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15781903                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3027488                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2644976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2736622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2487729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2152253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1555910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1032881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  676905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  471898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  345550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  286585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 283406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 368031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 191923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 132924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 105129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  80531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  55992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  29672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 126782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 153119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 167386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 179841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 183699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 185868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 188393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 194195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 188202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 186224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 184477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 183634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 182956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 183706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    108                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7202084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    165.446823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.855156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.166297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4221834     58.62%     58.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1825459     25.35%     83.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       420578      5.84%     89.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       190782      2.65%     92.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       112389      1.56%     94.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        74576      1.04%     95.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        53818      0.75%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39970      0.55%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       262678      3.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7202084                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       181910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      86.009692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.332481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    124.786688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        176173     96.85%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         4286      2.36%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          717      0.39%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          294      0.16%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          155      0.09%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           84      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           62      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           35      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           22      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           21      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           13      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            7      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            6      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863           17      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        181910                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       181910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.337914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.303781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.185652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           159593     87.73%     87.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3350      1.84%     89.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11504      6.32%     95.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3751      2.06%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1435      0.79%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              690      0.38%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              394      0.22%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              242      0.13%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              215      0.12%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              138      0.08%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              131      0.07%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              113      0.06%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               94      0.05%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               66      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               47      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               56      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               31      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               24      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        181910                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1001350272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8691520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190209920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1010041792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            193759232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2930.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       556.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2955.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    566.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  341744380000                       # Total gap between requests
system.mem_ctrls.avgGap                      18168.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4652544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    379807104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2201024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    382227648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    232461952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190209920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13614107.086140245199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1111377901.194014549255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6440557.345651055686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1118460810.076276302338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 680221811.546799659729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 556585433.630755305290                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        72696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5998462                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        34391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6036251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3640103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3027488                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2640443511                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 313829444387                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1500549692                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 315715003441                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 226998969589                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8576907477359                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36321.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52318.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43632.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52303.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62360.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2833011.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          27570574500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14654119260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         64106083020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8778719340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26977164240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     152809148820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2548436640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       297444245820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        870.370665                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5310961606                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11411660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 325021715394                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          23852298120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12677789520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         47607056700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6735277260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26977164240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     150718738230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4308782400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       272877106470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        798.483184                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9884632885                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11411660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 320448044115                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1688                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          845                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7909412.426036                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   35211546.585874                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          845    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    657222000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            845                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   335060883500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6683453500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     28327912                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        28327912                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     28327912                       # number of overall hits
system.cpu1.icache.overall_hits::total       28327912                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        58817                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         58817                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        58817                       # number of overall misses
system.cpu1.icache.overall_misses::total        58817                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3996648999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3996648999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3996648999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3996648999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     28386729                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     28386729                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     28386729                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     28386729                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002072                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002072                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002072                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002072                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67950.575497                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67950.575497                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67950.575497                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67950.575497                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3563                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.637681                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        54032                       # number of writebacks
system.cpu1.icache.writebacks::total            54032                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4785                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4785                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4785                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4785                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        54032                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        54032                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        54032                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        54032                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3646754499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3646754499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3646754499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3646754499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001903                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001903                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001903                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001903                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67492.495170                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67492.495170                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67492.495170                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67492.495170                       # average overall mshr miss latency
system.cpu1.icache.replacements                 54032                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     28327912                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       28327912                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        58817                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        58817                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3996648999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3996648999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     28386729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     28386729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002072                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002072                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67950.575497                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67950.575497                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4785                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4785                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        54032                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        54032                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3646754499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3646754499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001903                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001903                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67492.495170                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67492.495170                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           28572515                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            54064                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           528.494285                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         56827490                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        56827490                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     34127604                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34127604                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     34127604                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34127604                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13707656                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13707656                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13707656                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13707656                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1104662889459                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1104662889459                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1104662889459                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1104662889459                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47835260                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47835260                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47835260                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47835260                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.286560                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.286560                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.286560                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.286560                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80587.292930                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80587.292930                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80587.292930                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80587.292930                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    175018171                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         5869                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3137301                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             82                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.786222                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.573171                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7414937                       # number of writebacks
system.cpu1.dcache.writebacks::total          7414937                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6838067                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6838067                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6838067                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6838067                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6869589                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6869589                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6869589                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6869589                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 612775074113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 612775074113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 612775074113                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 612775074113                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.143609                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.143609                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.143609                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.143609                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89201.126023                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89201.126023                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89201.126023                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89201.126023                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7414936                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32582373                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32582373                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     11548926                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     11548926                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 958197092500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 958197092500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     44131299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     44131299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.261695                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.261695                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82968.502223                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82968.502223                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5197468                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5197468                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6351458                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6351458                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 569919432000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 569919432000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.143922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.143922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89730.488968                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89730.488968                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1545231                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1545231                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2158730                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2158730                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 146465796959                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 146465796959                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3703961                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3703961                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.582817                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.582817                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67848.131521                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67848.131521                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1640599                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1640599                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       518131                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       518131                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  42855642113                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  42855642113                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139886                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139886                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82711.982323                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82711.982323                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1080113                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1080113                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2325                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2325                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     66170000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     66170000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1082438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1082438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002148                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002148                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28460.215054                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28460.215054                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          269                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          269                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2056                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2056                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     55394000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     55394000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.001899                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.001899                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 26942.607004                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26942.607004                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1075450                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1075450                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5172                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5172                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     51503000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     51503000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1080622                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1080622                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.004786                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004786                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9958.043310                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9958.043310                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     46427000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     46427000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.004765                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.004765                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9016.702272                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9016.702272                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1329500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1329500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1256500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1256500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       178742                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         178742                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       570217                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       570217                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  49404822915                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  49404822915                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       748959                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       748959                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.761346                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.761346                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 86642.143105                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 86642.143105                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            7                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       570210                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       570210                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  48834605915                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  48834605915                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.761337                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.761337                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 85643.194463                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 85643.194463                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.876999                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43918645                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7436281                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.905996                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.876999                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996156                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996156                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        108930812                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       108930812                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 341744337000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12807619                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6487145                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11473193                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        22478075                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6407844                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11390                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10148                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          21538                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          142                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          142                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2165667                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2165669                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        149796                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12657825                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1182                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1182                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       287290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22136880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       162096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22280014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44866280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12257664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    942947456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6916096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    949043648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1911164864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31972287                       # Total snoops (count)
system.tol2bus.snoopTraffic                 196596928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         46916620                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.253248                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.457021                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35498493     75.66%     75.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10954717     23.35%     99.01% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 463410      0.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           46916620                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29910580265                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11100110635                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         144253279                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11172236944                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          81662268                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7506                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
