Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Aug 25 19:39:56 2018
| Host         : DESKTOP-6F3MM83 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 80 register/latch pins with no clock driven by root clock pin: my_timing/vsync_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.402        0.000                      0                  228        0.059        0.000                      0                  228        3.000        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0        8.402        0.000                      0                  228        0.059        0.000                      0                  228       12.000        0.000                       0                   147  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.402ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.222ns  (logic 3.921ns (24.172%)  route 12.301ns (75.828%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 23.514 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.546    -0.966    my_gremlins/clk_out2
    SLICE_X41Y25         FDRE                                         r  my_gremlins/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  my_gremlins/hcount_out_reg[0]/Q
                         net (fo=19, routed)          1.777     1.268    my_gremlins/vs_reg[10]
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.392 r  my_gremlins/g48_b0__0_i_39/O
                         net (fo=1, routed)           0.000     1.392    my_gremlins/g48_b0__0_i_39_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.924 r  my_gremlins/g48_b0__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.924    my_gremlins/g48_b0__0_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.081 r  my_gremlins/g48_b0__0_i_14/CO[1]
                         net (fo=1, routed)           0.742     2.823    my_gremlins/MyCar2/rgb_out52_in
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.329     3.152 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.423     3.575    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.699 r  my_gremlins/g48_b0__0_i_7/O
                         net (fo=4, routed)           0.468     4.166    MyCar2/mycar/p_4_in
    SLICE_X46Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.290 r  MyCar2/mycar/g48_b0__0_i_5/O
                         net (fo=783, routed)         3.047     7.338    my_gremlins/hcount_out_reg[3]_3[1]
    SLICE_X30Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.462 f  my_gremlins/g62_b0__4/O
                         net (fo=1, routed)           0.000     7.462    MyCar2/mycar/hcount_out_reg[3]_141
    SLICE_X30Y50         MUXF7 (Prop_muxf7_I0_O)      0.241     7.703 f  MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_138/O
                         net (fo=1, routed)           0.992     8.694    MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_138_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I0_O)        0.298     8.992 f  MyCar2/mycar/p_0_out_inferred__2/i_/r[0]_i_45/O
                         net (fo=1, routed)           0.000     8.992    MyCar2/mycar/p_0_out_inferred__2/i_/r[0]_i_45_n_0
    SLICE_X30Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.206 f  MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_21/O
                         net (fo=1, routed)           0.816    10.022    MyCar2/mycar/rgb14[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.297    10.319 f  MyCar2/mycar//r[0]_i_9/O
                         net (fo=1, routed)           0.000    10.319    MyCar2/mycar//r[0]_i_9_n_0
    SLICE_X35Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    10.536 f  MyCar2/mycar//r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    10.536    MyCar2/mycar//r_reg[0]_i_5_n_0
    SLICE_X35Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    10.630 f  MyCar2/mycar//r_reg[0]_i_3/O
                         net (fo=2, routed)           1.209    11.839    my_gremlins/p_0_in_8[0]
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.316    12.155 r  my_gremlins/r[3]_i_3/O
                         net (fo=9, routed)           0.625    12.781    my_gremlins/r[3]_i_3_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124    12.905 r  my_gremlins/g[3]_i_5/O
                         net (fo=5, routed)           0.619    13.523    my_gremlins/g[3]_i_5_n_0
    SLICE_X32Y31         LUT3 (Prop_lut3_I1_O)        0.150    13.673 r  my_gremlins/b[3]_i_1/O
                         net (fo=4, routed)           1.583    15.256    my_gremlins_n_152
    SLICE_X0Y31          FDRE                                         r  b_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.509    23.514    pclk
    SLICE_X0Y31          FDRE                                         r  b_reg[3]_lopt_replica_3/C
                         clock pessimism              0.492    24.005    
                         clock uncertainty           -0.087    23.918    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.260    23.658    b_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         23.658    
                         arrival time                         -15.256    
  -------------------------------------------------------------------
                         slack                                  8.402    

Slack (MET) :             8.580ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.035ns  (logic 3.921ns (24.452%)  route 12.114ns (75.548%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 23.514 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.546    -0.966    my_gremlins/clk_out2
    SLICE_X41Y25         FDRE                                         r  my_gremlins/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  my_gremlins/hcount_out_reg[0]/Q
                         net (fo=19, routed)          1.777     1.268    my_gremlins/vs_reg[10]
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.392 r  my_gremlins/g48_b0__0_i_39/O
                         net (fo=1, routed)           0.000     1.392    my_gremlins/g48_b0__0_i_39_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.924 r  my_gremlins/g48_b0__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.924    my_gremlins/g48_b0__0_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.081 r  my_gremlins/g48_b0__0_i_14/CO[1]
                         net (fo=1, routed)           0.742     2.823    my_gremlins/MyCar2/rgb_out52_in
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.329     3.152 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.423     3.575    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.699 r  my_gremlins/g48_b0__0_i_7/O
                         net (fo=4, routed)           0.468     4.166    MyCar2/mycar/p_4_in
    SLICE_X46Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.290 r  MyCar2/mycar/g48_b0__0_i_5/O
                         net (fo=783, routed)         3.047     7.338    my_gremlins/hcount_out_reg[3]_3[1]
    SLICE_X30Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.462 f  my_gremlins/g62_b0__4/O
                         net (fo=1, routed)           0.000     7.462    MyCar2/mycar/hcount_out_reg[3]_141
    SLICE_X30Y50         MUXF7 (Prop_muxf7_I0_O)      0.241     7.703 f  MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_138/O
                         net (fo=1, routed)           0.992     8.694    MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_138_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I0_O)        0.298     8.992 f  MyCar2/mycar/p_0_out_inferred__2/i_/r[0]_i_45/O
                         net (fo=1, routed)           0.000     8.992    MyCar2/mycar/p_0_out_inferred__2/i_/r[0]_i_45_n_0
    SLICE_X30Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.206 f  MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_21/O
                         net (fo=1, routed)           0.816    10.022    MyCar2/mycar/rgb14[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.297    10.319 f  MyCar2/mycar//r[0]_i_9/O
                         net (fo=1, routed)           0.000    10.319    MyCar2/mycar//r[0]_i_9_n_0
    SLICE_X35Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    10.536 f  MyCar2/mycar//r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    10.536    MyCar2/mycar//r_reg[0]_i_5_n_0
    SLICE_X35Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    10.630 f  MyCar2/mycar//r_reg[0]_i_3/O
                         net (fo=2, routed)           1.209    11.839    my_gremlins/p_0_in_8[0]
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.316    12.155 r  my_gremlins/r[3]_i_3/O
                         net (fo=9, routed)           0.625    12.781    my_gremlins/r[3]_i_3_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124    12.905 r  my_gremlins/g[3]_i_5/O
                         net (fo=5, routed)           0.619    13.523    my_gremlins/g[3]_i_5_n_0
    SLICE_X32Y31         LUT3 (Prop_lut3_I1_O)        0.150    13.673 r  my_gremlins/b[3]_i_1/O
                         net (fo=4, routed)           1.396    15.070    my_gremlins_n_152
    SLICE_X0Y31          FDRE                                         r  b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.509    23.514    pclk
    SLICE_X0Y31          FDRE                                         r  b_reg[3]/C
                         clock pessimism              0.492    24.005    
                         clock uncertainty           -0.087    23.918    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.269    23.649    b_reg[3]
  -------------------------------------------------------------------
                         required time                         23.649    
                         arrival time                         -15.070    
  -------------------------------------------------------------------
                         slack                                  8.580    

Slack (MET) :             8.592ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.029ns  (logic 3.921ns (24.461%)  route 12.108ns (75.539%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 23.514 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.546    -0.966    my_gremlins/clk_out2
    SLICE_X41Y25         FDRE                                         r  my_gremlins/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  my_gremlins/hcount_out_reg[0]/Q
                         net (fo=19, routed)          1.777     1.268    my_gremlins/vs_reg[10]
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.392 r  my_gremlins/g48_b0__0_i_39/O
                         net (fo=1, routed)           0.000     1.392    my_gremlins/g48_b0__0_i_39_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.924 r  my_gremlins/g48_b0__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.924    my_gremlins/g48_b0__0_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.081 r  my_gremlins/g48_b0__0_i_14/CO[1]
                         net (fo=1, routed)           0.742     2.823    my_gremlins/MyCar2/rgb_out52_in
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.329     3.152 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.423     3.575    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.699 r  my_gremlins/g48_b0__0_i_7/O
                         net (fo=4, routed)           0.468     4.166    MyCar2/mycar/p_4_in
    SLICE_X46Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.290 r  MyCar2/mycar/g48_b0__0_i_5/O
                         net (fo=783, routed)         3.047     7.338    my_gremlins/hcount_out_reg[3]_3[1]
    SLICE_X30Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.462 f  my_gremlins/g62_b0__4/O
                         net (fo=1, routed)           0.000     7.462    MyCar2/mycar/hcount_out_reg[3]_141
    SLICE_X30Y50         MUXF7 (Prop_muxf7_I0_O)      0.241     7.703 f  MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_138/O
                         net (fo=1, routed)           0.992     8.694    MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_138_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I0_O)        0.298     8.992 f  MyCar2/mycar/p_0_out_inferred__2/i_/r[0]_i_45/O
                         net (fo=1, routed)           0.000     8.992    MyCar2/mycar/p_0_out_inferred__2/i_/r[0]_i_45_n_0
    SLICE_X30Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.206 f  MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_21/O
                         net (fo=1, routed)           0.816    10.022    MyCar2/mycar/rgb14[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.297    10.319 f  MyCar2/mycar//r[0]_i_9/O
                         net (fo=1, routed)           0.000    10.319    MyCar2/mycar//r[0]_i_9_n_0
    SLICE_X35Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    10.536 f  MyCar2/mycar//r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    10.536    MyCar2/mycar//r_reg[0]_i_5_n_0
    SLICE_X35Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    10.630 f  MyCar2/mycar//r_reg[0]_i_3/O
                         net (fo=2, routed)           1.209    11.839    my_gremlins/p_0_in_8[0]
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.316    12.155 r  my_gremlins/r[3]_i_3/O
                         net (fo=9, routed)           0.625    12.781    my_gremlins/r[3]_i_3_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124    12.905 r  my_gremlins/g[3]_i_5/O
                         net (fo=5, routed)           0.619    13.523    my_gremlins/g[3]_i_5_n_0
    SLICE_X32Y31         LUT3 (Prop_lut3_I1_O)        0.150    13.673 r  my_gremlins/b[3]_i_1/O
                         net (fo=4, routed)           1.390    15.064    my_gremlins_n_152
    SLICE_X0Y31          FDRE                                         r  b_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.509    23.514    pclk
    SLICE_X0Y31          FDRE                                         r  b_reg[3]_lopt_replica_2/C
                         clock pessimism              0.492    24.005    
                         clock uncertainty           -0.087    23.918    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.263    23.655    b_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         23.655    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                  8.592    

Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.840ns  (logic 3.921ns (24.754%)  route 11.919ns (75.246%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 23.514 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.546    -0.966    my_gremlins/clk_out2
    SLICE_X41Y25         FDRE                                         r  my_gremlins/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  my_gremlins/hcount_out_reg[0]/Q
                         net (fo=19, routed)          1.777     1.268    my_gremlins/vs_reg[10]
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.392 r  my_gremlins/g48_b0__0_i_39/O
                         net (fo=1, routed)           0.000     1.392    my_gremlins/g48_b0__0_i_39_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.924 r  my_gremlins/g48_b0__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.924    my_gremlins/g48_b0__0_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.081 r  my_gremlins/g48_b0__0_i_14/CO[1]
                         net (fo=1, routed)           0.742     2.823    my_gremlins/MyCar2/rgb_out52_in
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.329     3.152 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.423     3.575    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.699 r  my_gremlins/g48_b0__0_i_7/O
                         net (fo=4, routed)           0.468     4.166    MyCar2/mycar/p_4_in
    SLICE_X46Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.290 r  MyCar2/mycar/g48_b0__0_i_5/O
                         net (fo=783, routed)         3.047     7.338    my_gremlins/hcount_out_reg[3]_3[1]
    SLICE_X30Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.462 f  my_gremlins/g62_b0__4/O
                         net (fo=1, routed)           0.000     7.462    MyCar2/mycar/hcount_out_reg[3]_141
    SLICE_X30Y50         MUXF7 (Prop_muxf7_I0_O)      0.241     7.703 f  MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_138/O
                         net (fo=1, routed)           0.992     8.694    MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_138_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I0_O)        0.298     8.992 f  MyCar2/mycar/p_0_out_inferred__2/i_/r[0]_i_45/O
                         net (fo=1, routed)           0.000     8.992    MyCar2/mycar/p_0_out_inferred__2/i_/r[0]_i_45_n_0
    SLICE_X30Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.206 f  MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_21/O
                         net (fo=1, routed)           0.816    10.022    MyCar2/mycar/rgb14[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.297    10.319 f  MyCar2/mycar//r[0]_i_9/O
                         net (fo=1, routed)           0.000    10.319    MyCar2/mycar//r[0]_i_9_n_0
    SLICE_X35Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    10.536 f  MyCar2/mycar//r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    10.536    MyCar2/mycar//r_reg[0]_i_5_n_0
    SLICE_X35Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    10.630 f  MyCar2/mycar//r_reg[0]_i_3/O
                         net (fo=2, routed)           1.209    11.839    my_gremlins/p_0_in_8[0]
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.316    12.155 r  my_gremlins/r[3]_i_3/O
                         net (fo=9, routed)           0.625    12.781    my_gremlins/r[3]_i_3_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124    12.905 r  my_gremlins/g[3]_i_5/O
                         net (fo=5, routed)           0.619    13.523    my_gremlins/g[3]_i_5_n_0
    SLICE_X32Y31         LUT3 (Prop_lut3_I1_O)        0.150    13.673 r  my_gremlins/b[3]_i_1/O
                         net (fo=4, routed)           1.201    14.875    my_gremlins_n_152
    SLICE_X0Y31          FDRE                                         r  b_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.509    23.514    pclk
    SLICE_X0Y31          FDRE                                         r  b_reg[3]_lopt_replica/C
                         clock pessimism              0.492    24.005    
                         clock uncertainty           -0.087    23.918    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.283    23.635    b_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.635    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             10.064ns  (required time - arrival time)
  Source:                 MyCar/xpos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.773ns  (logic 4.496ns (30.435%)  route 10.277ns (69.565%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 23.440 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.548    -0.964    MyCar/clk_out2
    SLICE_X42Y23         FDCE                                         r  MyCar/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478    -0.486 r  MyCar/xpos_reg[3]/Q
                         net (fo=19, routed)          0.656     0.171    my_gremlins/Q[3]
    SLICE_X43Y23         LUT2 (Prop_lut2_I1_O)        0.295     0.466 r  my_gremlins/g48_b0_i_28/O
                         net (fo=1, routed)           0.000     0.466    my_gremlins/g48_b0_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.867 r  my_gremlins/g48_b0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.867    my_gremlins/g48_b0_i_18_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.201 f  my_gremlins/g48_b0_i_13/O[1]
                         net (fo=1, routed)           0.805     2.006    my_gremlins/g48_b0_i_13_n_6
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.303     2.309 r  my_gremlins/g48_b0_i_9/O
                         net (fo=3, routed)           1.001     3.310    my_gremlins/g48_b0_i_9_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.152     3.462 r  my_gremlins/g48_b0_i_7/O
                         net (fo=4, routed)           0.782     4.243    MyCar/mycar/p_4_in
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.326     4.569 r  MyCar/mycar/g48_b0_i_5/O
                         net (fo=783, routed)         2.228     6.797    my_gremlins/hcount_out_reg[3]_2[1]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.921 f  my_gremlins/g58_b1__2/O
                         net (fo=1, routed)           0.000     6.921    MyCar/mycar/ypos_reg[0]_28
    SLICE_X42Y5          MUXF7 (Prop_muxf7_I1_O)      0.214     7.135 f  MyCar/mycar/p_0_out_inferred__5/i_/g_reg[1]_i_94/O
                         net (fo=1, routed)           0.941     8.076    MyCar/mycar/p_0_out_inferred__5/i_/g_reg[1]_i_94_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I1_O)        0.297     8.373 f  MyCar/mycar/p_0_out_inferred__5/i_/g[1]_i_33/O
                         net (fo=1, routed)           0.000     8.373    MyCar/mycar/p_0_out_inferred__5/i_/g[1]_i_33_n_0
    SLICE_X42Y6          MUXF7 (Prop_muxf7_I0_O)      0.209     8.582 f  MyCar/mycar/p_0_out_inferred__5/i_/g_reg[1]_i_15/O
                         net (fo=1, routed)           1.322     9.905    MyCar/mycar/rgb12[1]
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.297    10.202 f  MyCar/mycar//g[1]_i_7/O
                         net (fo=1, routed)           0.000    10.202    MyCar/mycar//g[1]_i_7_n_0
    SLICE_X37Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.414 f  MyCar/mycar//g_reg[1]_i_4/O
                         net (fo=1, routed)           0.000    10.414    MyCar/mycar//g_reg[1]_i_4_n_0
    SLICE_X37Y13         MUXF8 (Prop_muxf8_I1_O)      0.094    10.508 f  MyCar/mycar//g_reg[1]_i_2/O
                         net (fo=3, routed)           1.241    11.749    my_gremlins/vcount_out_reg[3]_3
    SLICE_X34Y30         LUT6 (Prop_lut6_I2_O)        0.316    12.065 r  my_gremlins/r[3]_i_8/O
                         net (fo=6, routed)           0.488    12.553    my_gremlins/r[3]_i_8_n_0
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.116    12.669 r  my_gremlins/g[3]_i_4/O
                         net (fo=5, routed)           0.812    13.481    my_gremlins/vga_bus[0][25]
    SLICE_X33Y31         LUT5 (Prop_lut5_I2_O)        0.328    13.809 r  my_gremlins/g[1]_i_1/O
                         net (fo=1, routed)           0.000    13.809    my_gremlins_n_149
    SLICE_X33Y31         FDRE                                         r  g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.435    23.440    pclk
    SLICE_X33Y31         FDRE                                         r  g_reg[1]/C
                         clock pessimism              0.492    23.931    
                         clock uncertainty           -0.087    23.844    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.029    23.873    g_reg[1]
  -------------------------------------------------------------------
                         required time                         23.873    
                         arrival time                         -13.809    
  -------------------------------------------------------------------
                         slack                                 10.064    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 MyCar/xpos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.615ns  (logic 4.496ns (30.762%)  route 10.119ns (69.238%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 23.440 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.548    -0.964    MyCar/clk_out2
    SLICE_X42Y23         FDCE                                         r  MyCar/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478    -0.486 r  MyCar/xpos_reg[3]/Q
                         net (fo=19, routed)          0.656     0.171    my_gremlins/Q[3]
    SLICE_X43Y23         LUT2 (Prop_lut2_I1_O)        0.295     0.466 r  my_gremlins/g48_b0_i_28/O
                         net (fo=1, routed)           0.000     0.466    my_gremlins/g48_b0_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.867 r  my_gremlins/g48_b0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.867    my_gremlins/g48_b0_i_18_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.201 f  my_gremlins/g48_b0_i_13/O[1]
                         net (fo=1, routed)           0.805     2.006    my_gremlins/g48_b0_i_13_n_6
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.303     2.309 r  my_gremlins/g48_b0_i_9/O
                         net (fo=3, routed)           1.001     3.310    my_gremlins/g48_b0_i_9_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.152     3.462 r  my_gremlins/g48_b0_i_7/O
                         net (fo=4, routed)           0.782     4.243    MyCar/mycar/p_4_in
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.326     4.569 r  MyCar/mycar/g48_b0_i_5/O
                         net (fo=783, routed)         2.228     6.797    my_gremlins/hcount_out_reg[3]_2[1]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.921 f  my_gremlins/g58_b1__2/O
                         net (fo=1, routed)           0.000     6.921    MyCar/mycar/ypos_reg[0]_28
    SLICE_X42Y5          MUXF7 (Prop_muxf7_I1_O)      0.214     7.135 f  MyCar/mycar/p_0_out_inferred__5/i_/g_reg[1]_i_94/O
                         net (fo=1, routed)           0.941     8.076    MyCar/mycar/p_0_out_inferred__5/i_/g_reg[1]_i_94_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I1_O)        0.297     8.373 f  MyCar/mycar/p_0_out_inferred__5/i_/g[1]_i_33/O
                         net (fo=1, routed)           0.000     8.373    MyCar/mycar/p_0_out_inferred__5/i_/g[1]_i_33_n_0
    SLICE_X42Y6          MUXF7 (Prop_muxf7_I0_O)      0.209     8.582 f  MyCar/mycar/p_0_out_inferred__5/i_/g_reg[1]_i_15/O
                         net (fo=1, routed)           1.322     9.905    MyCar/mycar/rgb12[1]
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.297    10.202 f  MyCar/mycar//g[1]_i_7/O
                         net (fo=1, routed)           0.000    10.202    MyCar/mycar//g[1]_i_7_n_0
    SLICE_X37Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.414 f  MyCar/mycar//g_reg[1]_i_4/O
                         net (fo=1, routed)           0.000    10.414    MyCar/mycar//g_reg[1]_i_4_n_0
    SLICE_X37Y13         MUXF8 (Prop_muxf8_I1_O)      0.094    10.508 f  MyCar/mycar//g_reg[1]_i_2/O
                         net (fo=3, routed)           1.241    11.749    my_gremlins/vcount_out_reg[3]_3
    SLICE_X34Y30         LUT6 (Prop_lut6_I2_O)        0.316    12.065 r  my_gremlins/r[3]_i_8/O
                         net (fo=6, routed)           0.488    12.553    my_gremlins/r[3]_i_8_n_0
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.116    12.669 r  my_gremlins/g[3]_i_4/O
                         net (fo=5, routed)           0.655    13.324    my_gremlins/vga_bus[0][25]
    SLICE_X32Y31         LUT5 (Prop_lut5_I2_O)        0.328    13.652 r  my_gremlins/g[3]_i_1/O
                         net (fo=1, routed)           0.000    13.652    my_gremlins_n_151
    SLICE_X32Y31         FDRE                                         r  g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.435    23.440    pclk
    SLICE_X32Y31         FDRE                                         r  g_reg[3]/C
                         clock pessimism              0.492    23.931    
                         clock uncertainty           -0.087    23.844    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.029    23.873    g_reg[3]
  -------------------------------------------------------------------
                         required time                         23.873    
                         arrival time                         -13.652    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.249ns  (required time - arrival time)
  Source:                 MyCar/xpos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.590ns  (logic 4.496ns (30.816%)  route 10.094ns (69.184%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.548    -0.964    MyCar/clk_out2
    SLICE_X42Y23         FDCE                                         r  MyCar/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478    -0.486 r  MyCar/xpos_reg[3]/Q
                         net (fo=19, routed)          0.656     0.171    my_gremlins/Q[3]
    SLICE_X43Y23         LUT2 (Prop_lut2_I1_O)        0.295     0.466 r  my_gremlins/g48_b0_i_28/O
                         net (fo=1, routed)           0.000     0.466    my_gremlins/g48_b0_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.867 r  my_gremlins/g48_b0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.867    my_gremlins/g48_b0_i_18_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.201 f  my_gremlins/g48_b0_i_13/O[1]
                         net (fo=1, routed)           0.805     2.006    my_gremlins/g48_b0_i_13_n_6
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.303     2.309 r  my_gremlins/g48_b0_i_9/O
                         net (fo=3, routed)           1.001     3.310    my_gremlins/g48_b0_i_9_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.152     3.462 r  my_gremlins/g48_b0_i_7/O
                         net (fo=4, routed)           0.782     4.243    MyCar/mycar/p_4_in
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.326     4.569 r  MyCar/mycar/g48_b0_i_5/O
                         net (fo=783, routed)         2.228     6.797    my_gremlins/hcount_out_reg[3]_2[1]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.921 f  my_gremlins/g58_b1__2/O
                         net (fo=1, routed)           0.000     6.921    MyCar/mycar/ypos_reg[0]_28
    SLICE_X42Y5          MUXF7 (Prop_muxf7_I1_O)      0.214     7.135 f  MyCar/mycar/p_0_out_inferred__5/i_/g_reg[1]_i_94/O
                         net (fo=1, routed)           0.941     8.076    MyCar/mycar/p_0_out_inferred__5/i_/g_reg[1]_i_94_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I1_O)        0.297     8.373 f  MyCar/mycar/p_0_out_inferred__5/i_/g[1]_i_33/O
                         net (fo=1, routed)           0.000     8.373    MyCar/mycar/p_0_out_inferred__5/i_/g[1]_i_33_n_0
    SLICE_X42Y6          MUXF7 (Prop_muxf7_I0_O)      0.209     8.582 f  MyCar/mycar/p_0_out_inferred__5/i_/g_reg[1]_i_15/O
                         net (fo=1, routed)           1.322     9.905    MyCar/mycar/rgb12[1]
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.297    10.202 f  MyCar/mycar//g[1]_i_7/O
                         net (fo=1, routed)           0.000    10.202    MyCar/mycar//g[1]_i_7_n_0
    SLICE_X37Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.414 f  MyCar/mycar//g_reg[1]_i_4/O
                         net (fo=1, routed)           0.000    10.414    MyCar/mycar//g_reg[1]_i_4_n_0
    SLICE_X37Y13         MUXF8 (Prop_muxf8_I1_O)      0.094    10.508 f  MyCar/mycar//g_reg[1]_i_2/O
                         net (fo=3, routed)           1.241    11.749    my_gremlins/vcount_out_reg[3]_3
    SLICE_X34Y30         LUT6 (Prop_lut6_I2_O)        0.316    12.065 r  my_gremlins/r[3]_i_8/O
                         net (fo=6, routed)           0.488    12.553    my_gremlins/r[3]_i_8_n_0
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.116    12.669 r  my_gremlins/g[3]_i_4/O
                         net (fo=5, routed)           0.629    13.298    my_gremlins/vga_bus[0][25]
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.328    13.626 r  my_gremlins/g[2]_i_1/O
                         net (fo=1, routed)           0.000    13.626    my_gremlins_n_150
    SLICE_X32Y32         FDRE                                         r  g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.437    23.442    pclk
    SLICE_X32Y32         FDRE                                         r  g_reg[2]/C
                         clock pessimism              0.492    23.933    
                         clock uncertainty           -0.087    23.846    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.029    23.875    g_reg[2]
  -------------------------------------------------------------------
                         required time                         23.875    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                 10.249    

Slack (MET) :             10.300ns  (required time - arrival time)
  Source:                 MyCar/xpos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.539ns  (logic 4.496ns (30.925%)  route 10.043ns (69.075%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.548    -0.964    MyCar/clk_out2
    SLICE_X42Y23         FDCE                                         r  MyCar/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478    -0.486 r  MyCar/xpos_reg[3]/Q
                         net (fo=19, routed)          0.656     0.171    my_gremlins/Q[3]
    SLICE_X43Y23         LUT2 (Prop_lut2_I1_O)        0.295     0.466 r  my_gremlins/g48_b0_i_28/O
                         net (fo=1, routed)           0.000     0.466    my_gremlins/g48_b0_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.867 r  my_gremlins/g48_b0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.867    my_gremlins/g48_b0_i_18_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.201 f  my_gremlins/g48_b0_i_13/O[1]
                         net (fo=1, routed)           0.805     2.006    my_gremlins/g48_b0_i_13_n_6
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.303     2.309 r  my_gremlins/g48_b0_i_9/O
                         net (fo=3, routed)           1.001     3.310    my_gremlins/g48_b0_i_9_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.152     3.462 r  my_gremlins/g48_b0_i_7/O
                         net (fo=4, routed)           0.782     4.243    MyCar/mycar/p_4_in
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.326     4.569 r  MyCar/mycar/g48_b0_i_5/O
                         net (fo=783, routed)         2.228     6.797    my_gremlins/hcount_out_reg[3]_2[1]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.921 f  my_gremlins/g58_b1__2/O
                         net (fo=1, routed)           0.000     6.921    MyCar/mycar/ypos_reg[0]_28
    SLICE_X42Y5          MUXF7 (Prop_muxf7_I1_O)      0.214     7.135 f  MyCar/mycar/p_0_out_inferred__5/i_/g_reg[1]_i_94/O
                         net (fo=1, routed)           0.941     8.076    MyCar/mycar/p_0_out_inferred__5/i_/g_reg[1]_i_94_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I1_O)        0.297     8.373 f  MyCar/mycar/p_0_out_inferred__5/i_/g[1]_i_33/O
                         net (fo=1, routed)           0.000     8.373    MyCar/mycar/p_0_out_inferred__5/i_/g[1]_i_33_n_0
    SLICE_X42Y6          MUXF7 (Prop_muxf7_I0_O)      0.209     8.582 f  MyCar/mycar/p_0_out_inferred__5/i_/g_reg[1]_i_15/O
                         net (fo=1, routed)           1.322     9.905    MyCar/mycar/rgb12[1]
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.297    10.202 f  MyCar/mycar//g[1]_i_7/O
                         net (fo=1, routed)           0.000    10.202    MyCar/mycar//g[1]_i_7_n_0
    SLICE_X37Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.414 f  MyCar/mycar//g_reg[1]_i_4/O
                         net (fo=1, routed)           0.000    10.414    MyCar/mycar//g_reg[1]_i_4_n_0
    SLICE_X37Y13         MUXF8 (Prop_muxf8_I1_O)      0.094    10.508 f  MyCar/mycar//g_reg[1]_i_2/O
                         net (fo=3, routed)           1.241    11.749    my_gremlins/vcount_out_reg[3]_3
    SLICE_X34Y30         LUT6 (Prop_lut6_I2_O)        0.316    12.065 r  my_gremlins/r[3]_i_8/O
                         net (fo=6, routed)           0.488    12.553    my_gremlins/r[3]_i_8_n_0
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.116    12.669 r  my_gremlins/g[3]_i_4/O
                         net (fo=5, routed)           0.578    13.247    my_gremlins/vga_bus[0][25]
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.328    13.575 r  my_gremlins/g[0]_i_1/O
                         net (fo=1, routed)           0.000    13.575    my_gremlins_n_148
    SLICE_X33Y32         FDRE                                         r  g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.437    23.442    pclk
    SLICE_X33Y32         FDRE                                         r  g_reg[0]/C
                         clock pessimism              0.492    23.933    
                         clock uncertainty           -0.087    23.846    
    SLICE_X33Y32         FDRE (Setup_fdre_C_D)        0.029    23.875    g_reg[0]
  -------------------------------------------------------------------
                         required time                         23.875    
                         arrival time                         -13.575    
  -------------------------------------------------------------------
                         slack                                 10.300    

Slack (MET) :             10.352ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.538ns  (logic 3.895ns (26.791%)  route 10.643ns (73.209%))
  Logic Levels:           16  (CARRY4=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.546    -0.966    my_gremlins/clk_out2
    SLICE_X41Y25         FDRE                                         r  my_gremlins/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  my_gremlins/hcount_out_reg[0]/Q
                         net (fo=19, routed)          1.777     1.268    my_gremlins/vs_reg[10]
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.392 r  my_gremlins/g48_b0__0_i_39/O
                         net (fo=1, routed)           0.000     1.392    my_gremlins/g48_b0__0_i_39_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.924 r  my_gremlins/g48_b0__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.924    my_gremlins/g48_b0__0_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.081 r  my_gremlins/g48_b0__0_i_14/CO[1]
                         net (fo=1, routed)           0.742     2.823    my_gremlins/MyCar2/rgb_out52_in
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.329     3.152 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.423     3.575    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.699 r  my_gremlins/g48_b0__0_i_7/O
                         net (fo=4, routed)           0.468     4.166    MyCar2/mycar/p_4_in
    SLICE_X46Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.290 r  MyCar2/mycar/g48_b0__0_i_5/O
                         net (fo=783, routed)         3.047     7.338    my_gremlins/hcount_out_reg[3]_3[1]
    SLICE_X30Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.462 f  my_gremlins/g62_b0__4/O
                         net (fo=1, routed)           0.000     7.462    MyCar2/mycar/hcount_out_reg[3]_141
    SLICE_X30Y50         MUXF7 (Prop_muxf7_I0_O)      0.241     7.703 f  MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_138/O
                         net (fo=1, routed)           0.992     8.694    MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_138_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I0_O)        0.298     8.992 f  MyCar2/mycar/p_0_out_inferred__2/i_/r[0]_i_45/O
                         net (fo=1, routed)           0.000     8.992    MyCar2/mycar/p_0_out_inferred__2/i_/r[0]_i_45_n_0
    SLICE_X30Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.206 f  MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_21/O
                         net (fo=1, routed)           0.816    10.022    MyCar2/mycar/rgb14[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.297    10.319 f  MyCar2/mycar//r[0]_i_9/O
                         net (fo=1, routed)           0.000    10.319    MyCar2/mycar//r[0]_i_9_n_0
    SLICE_X35Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    10.536 f  MyCar2/mycar//r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    10.536    MyCar2/mycar//r_reg[0]_i_5_n_0
    SLICE_X35Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    10.630 f  MyCar2/mycar//r_reg[0]_i_3/O
                         net (fo=2, routed)           1.209    11.839    my_gremlins/p_0_in_8[0]
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.316    12.155 r  my_gremlins/r[3]_i_3/O
                         net (fo=9, routed)           0.499    12.655    my_gremlins/r[3]_i_3_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.779 r  my_gremlins/r[3]_i_4/O
                         net (fo=1, routed)           0.670    13.449    my_gremlins/vga_bus[1][29]
    SLICE_X34Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.573 r  my_gremlins/r[3]_i_2/O
                         net (fo=1, routed)           0.000    13.573    my_gremlins_n_1333
    SLICE_X34Y31         FDRE                                         r  r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.434    23.439    pclk
    SLICE_X34Y31         FDRE                                         r  r_reg[3]/C
                         clock pessimism              0.492    23.930    
                         clock uncertainty           -0.087    23.843    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.081    23.924    r_reg[3]
  -------------------------------------------------------------------
                         required time                         23.924    
                         arrival time                         -13.573    
  -------------------------------------------------------------------
                         slack                                 10.352    

Slack (MET) :             10.458ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.434ns  (logic 3.895ns (26.986%)  route 10.539ns (73.014%))
  Logic Levels:           16  (CARRY4=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.546    -0.966    my_gremlins/clk_out2
    SLICE_X41Y25         FDRE                                         r  my_gremlins/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  my_gremlins/hcount_out_reg[0]/Q
                         net (fo=19, routed)          1.777     1.268    my_gremlins/vs_reg[10]
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.392 r  my_gremlins/g48_b0__0_i_39/O
                         net (fo=1, routed)           0.000     1.392    my_gremlins/g48_b0__0_i_39_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.924 r  my_gremlins/g48_b0__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.924    my_gremlins/g48_b0__0_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.081 r  my_gremlins/g48_b0__0_i_14/CO[1]
                         net (fo=1, routed)           0.742     2.823    my_gremlins/MyCar2/rgb_out52_in
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.329     3.152 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.423     3.575    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.699 r  my_gremlins/g48_b0__0_i_7/O
                         net (fo=4, routed)           0.468     4.166    MyCar2/mycar/p_4_in
    SLICE_X46Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.290 r  MyCar2/mycar/g48_b0__0_i_5/O
                         net (fo=783, routed)         3.047     7.338    my_gremlins/hcount_out_reg[3]_3[1]
    SLICE_X30Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.462 f  my_gremlins/g62_b0__4/O
                         net (fo=1, routed)           0.000     7.462    MyCar2/mycar/hcount_out_reg[3]_141
    SLICE_X30Y50         MUXF7 (Prop_muxf7_I0_O)      0.241     7.703 f  MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_138/O
                         net (fo=1, routed)           0.992     8.694    MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_138_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I0_O)        0.298     8.992 f  MyCar2/mycar/p_0_out_inferred__2/i_/r[0]_i_45/O
                         net (fo=1, routed)           0.000     8.992    MyCar2/mycar/p_0_out_inferred__2/i_/r[0]_i_45_n_0
    SLICE_X30Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.206 f  MyCar2/mycar/p_0_out_inferred__2/i_/r_reg[0]_i_21/O
                         net (fo=1, routed)           0.816    10.022    MyCar2/mycar/rgb14[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.297    10.319 f  MyCar2/mycar//r[0]_i_9/O
                         net (fo=1, routed)           0.000    10.319    MyCar2/mycar//r[0]_i_9_n_0
    SLICE_X35Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    10.536 f  MyCar2/mycar//r_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    10.536    MyCar2/mycar//r_reg[0]_i_5_n_0
    SLICE_X35Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    10.630 f  MyCar2/mycar//r_reg[0]_i_3/O
                         net (fo=2, routed)           1.209    11.839    my_gremlins/p_0_in_8[0]
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.316    12.155 r  my_gremlins/r[3]_i_3/O
                         net (fo=9, routed)           0.524    12.680    my_gremlins/r[3]_i_3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.804 r  my_gremlins/r[2]_i_2/O
                         net (fo=1, routed)           0.541    13.344    my_gremlins/vga_bus[1][28]
    SLICE_X34Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.468 r  my_gremlins/r[2]_i_1/O
                         net (fo=1, routed)           0.000    13.468    my_gremlins_n_1334
    SLICE_X34Y32         FDRE                                         r  r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         1.436    23.441    pclk
    SLICE_X34Y32         FDRE                                         r  r_reg[2]/C
                         clock pessimism              0.492    23.932    
                         clock uncertainty           -0.087    23.845    
    SLICE_X34Y32         FDRE (Setup_fdre_C_D)        0.081    23.926    r_reg[2]
  -------------------------------------------------------------------
                         required time                         23.926    
                         arrival time                         -13.468    
  -------------------------------------------------------------------
                         slack                                 10.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 my_timing/hsync_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.746%)  route 0.243ns (63.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.553    -0.628    my_timing/clk_out2
    SLICE_X36Y28         FDCE                                         r  my_timing/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  my_timing/hsync_out_reg/Q
                         net (fo=2, routed)           0.243    -0.245    my_gremlins/vga_bus[-2][22]
    SLICE_X34Y29         FDRE                                         r  my_gremlins/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.820    -0.870    my_gremlins/clk_out2
    SLICE_X34Y29         FDRE                                         r  my_gremlins/hsync_out_reg/C
                         clock pessimism              0.503    -0.366    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.063    -0.303    my_gremlins/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.310ns
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.265    -1.042    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y31         FDCE                                         r  myClk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.901 r  myClk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.845    myClk/inst/seq_reg2[0]
    SLICE_X35Y31         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.488    -1.310    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y31         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.268    -1.042    
    SLICE_X35Y31         FDCE (Hold_fdce_C_D)         0.075    -0.967    myClk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.967    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 my_timing/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (58.883%)  route 0.089ns (41.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.550    -0.631    my_timing/clk_out2
    SLICE_X40Y25         FDCE                                         r  my_timing/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.128    -0.503 r  my_timing/hcount_out_reg[2]/Q
                         net (fo=11, routed)          0.089    -0.414    my_gremlins/vga_bus[-2][13]
    SLICE_X41Y25         FDRE                                         r  my_gremlins/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.817    -0.873    my_gremlins/clk_out2
    SLICE_X41Y25         FDRE                                         r  my_gremlins/hcount_out_reg[2]/C
                         clock pessimism              0.254    -0.618    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.016    -0.602    my_gremlins/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.310ns
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.265    -1.042    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y31         FDCE                                         r  myClk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.128    -0.914 r  myClk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.859    myClk/inst/seq_reg2[6]
    SLICE_X35Y31         FDCE                                         r  myClk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.488    -1.310    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y31         FDCE                                         r  myClk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.268    -1.042    
    SLICE_X35Y31         FDCE (Hold_fdce_C_D)        -0.006    -1.048    myClk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.048    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 my_timing/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.969%)  route 0.149ns (44.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.553    -0.628    my_timing/clk_out2
    SLICE_X39Y28         FDCE                                         r  my_timing/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  my_timing/vcount_out_reg[2]/Q
                         net (fo=14, routed)          0.149    -0.339    my_timing/vga_bus[-2][2]
    SLICE_X38Y28         LUT4 (Prop_lut4_I1_O)        0.048    -0.291 r  my_timing/vcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    my_timing/vcount_out[3]_i_1_n_0
    SLICE_X38Y28         FDCE                                         r  my_timing/vcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.820    -0.870    my_timing/clk_out2
    SLICE_X38Y28         FDCE                                         r  my_timing/vcount_out_reg[3]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y28         FDCE (Hold_fdce_C_D)         0.133    -0.482    my_timing/vcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Game_bg/Prescaler_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Game_bg/Prescaler_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.249%)  route 0.113ns (37.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.561    -0.620    Game_bg/clk_out2
    SLICE_X49Y33         FDCE                                         r  Game_bg/Prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.479 f  Game_bg/Prescaler_reg[5]/Q
                         net (fo=7, routed)           0.113    -0.367    Game_bg/Prescaler_reg__0[5]
    SLICE_X48Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.322 r  Game_bg/Prescaler[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    Game_bg/p_0_in[4]
    SLICE_X48Y33         FDCE                                         r  Game_bg/Prescaler_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.829    -0.861    Game_bg/clk_out2
    SLICE_X48Y33         FDCE                                         r  Game_bg/Prescaler_reg[4]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X48Y33         FDCE (Hold_fdce_C_D)         0.092    -0.515    Game_bg/Prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Game_bg/Prescaler_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Game_bg/Prescaler_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.042%)  route 0.114ns (37.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.561    -0.620    Game_bg/clk_out2
    SLICE_X49Y33         FDCE                                         r  Game_bg/Prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.479 f  Game_bg/Prescaler_reg[5]/Q
                         net (fo=7, routed)           0.114    -0.366    Game_bg/Prescaler_reg__0[5]
    SLICE_X48Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.321 r  Game_bg/Prescaler[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    Game_bg/p_0_in[1]
    SLICE_X48Y33         FDCE                                         r  Game_bg/Prescaler_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.829    -0.861    Game_bg/clk_out2
    SLICE_X48Y33         FDCE                                         r  Game_bg/Prescaler_reg[1]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X48Y33         FDCE (Hold_fdce_C_D)         0.091    -0.516    Game_bg/Prescaler_reg[1]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 my_timing/hblnk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/hblnk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.200%)  route 0.140ns (49.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.553    -0.628    my_timing/clk_out2
    SLICE_X37Y28         FDCE                                         r  my_timing/hblnk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  my_timing/hblnk_out_reg/Q
                         net (fo=3, routed)           0.140    -0.347    my_gremlins/vga_bus[-2][25]
    SLICE_X36Y29         FDRE                                         r  my_gremlins/hblnk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.821    -0.869    my_gremlins/clk_out2
    SLICE_X36Y29         FDRE                                         r  my_gremlins/hblnk_out_reg/C
                         clock pessimism              0.255    -0.613    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.070    -0.543    my_gremlins/hblnk_out_reg
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Game_bg/Prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Game_bg/Prescaler_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.316%)  route 0.117ns (38.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.561    -0.620    Game_bg/clk_out2
    SLICE_X48Y33         FDCE                                         r  Game_bg/Prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Game_bg/Prescaler_reg[4]/Q
                         net (fo=7, routed)           0.117    -0.362    Game_bg/Prescaler_reg__0[4]
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.045    -0.317 r  Game_bg/Prescaler[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    Game_bg/p_0_in[5]
    SLICE_X49Y33         FDCE                                         r  Game_bg/Prescaler_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.829    -0.861    Game_bg/clk_out2
    SLICE_X49Y33         FDCE                                         r  Game_bg/Prescaler_reg[5]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X49Y33         FDCE (Hold_fdce_C_D)         0.092    -0.515    Game_bg/Prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 my_gremlins/vblnk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.246ns (42.129%)  route 0.338ns (57.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.554    -0.627    my_gremlins/clk_out2
    SLICE_X38Y29         FDRE                                         r  my_gremlins/vblnk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.148    -0.479 f  my_gremlins/vblnk_out_reg/Q
                         net (fo=12, routed)          0.338    -0.141    my_gremlins/vga_bus[-1][36]
    SLICE_X34Y31         LUT6 (Prop_lut6_I0_O)        0.098    -0.043 r  my_gremlins/r[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.043    my_gremlins_n_1333
    SLICE_X34Y31         FDRE                                         r  r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=136, routed)         0.822    -0.868    pclk
    SLICE_X34Y31         FDRE                                         r  r_reg[3]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.121    -0.243    r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    myClk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y0      myClk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X49Y33     Game_bg/Prescaler_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X48Y33     Game_bg/Prescaler_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X49Y33     Game_bg/Prescaler_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X49Y33     Game_bg/Prescaler_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X48Y33     Game_bg/Prescaler_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X49Y33     Game_bg/Prescaler_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y22     MyCar/en_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X40Y25     my_timing/hcount_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X40Y25     my_timing/hcount_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X40Y25     my_timing/hcount_out_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X40Y26     my_timing/hcount_out_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X39Y29     my_timing/vblnk_out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X39Y29     my_timing/vcount_out_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X39Y29     my_timing/vsync_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y29     vs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y22     MyCar/st_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y37     MyCar2/en_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X37Y28     my_timing/hblnk_out_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X48Y32     Game_bg/Timer_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X48Y32     Game_bg/Timer_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X48Y32     Game_bg/Timer_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X48Y31     Game_bg/Timer_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y22     MyCar/en_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X37Y26     my_timing/hcount_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X37Y28     my_timing/hcount_out_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X40Y25     my_timing/hcount_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    myClk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT



