{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 07 20:33:40 2015 " "Info: Processing started: Tue Jul 07 20:33:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp4 -c exp4 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp4 -c exp4" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "T3 " "Info: Assuming node \"T3\" is an undefined clock" {  } { { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { 688 -200 -32 704 "T3" "" } { -949 -72 56 -937 "T3" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "T3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "T3 " "Info: No valid register-to-register data paths exist for clock \"T3\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst25 MIR0 T3 0.112 ns register " "Info: tsu for register \"inst25\" (data pin = \"MIR0\", clock pin = \"T3\") is 0.112 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.560 ns + Longest pin register " "Info: + Longest pin to register delay is 6.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns MIR0 1 PIN PIN_84 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_84; Fanout = 1; PIN Node = 'MIR0'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { MIR0 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -1088 -448 -280 -1072 "MIR0" "" } { -989 1112 1132 -906 "MIR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.837 ns) + CELL(0.591 ns) 6.560 ns inst25 2 REG LC_X2_Y3_N7 1 " "Info: 2: + IC(4.837 ns) + CELL(0.591 ns) = 6.560 ns; Loc. = LC_X2_Y3_N7; Fanout = 1; REG Node = 'inst25'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.428 ns" { MIR0 inst25 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -1053 1056 1136 -989 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 26.27 % ) " "Info: Total cell delay = 1.723 ns ( 26.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.837 ns ( 73.73 % ) " "Info: Total interconnect delay = 4.837 ns ( 73.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.560 ns" { MIR0 inst25 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.560 ns" { MIR0 MIR0~combout inst25 } { 0.000ns 0.000ns 4.837ns } { 0.000ns 1.132ns 0.591ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -1053 1056 1136 -989 "inst25" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T3 destination 6.781 ns - Shortest register " "Info: - Shortest clock path from clock \"T3\" to destination register is 6.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns T3 1 CLK PIN_48 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_48; Fanout = 7; CLK Node = 'T3'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { 688 -200 -32 704 "T3" "" } { -949 -72 56 -937 "T3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.731 ns) + CELL(0.918 ns) 6.781 ns inst25 2 REG LC_X2_Y3_N7 1 " "Info: 2: + IC(4.731 ns) + CELL(0.918 ns) = 6.781 ns; Loc. = LC_X2_Y3_N7; Fanout = 1; REG Node = 'inst25'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.649 ns" { T3 inst25 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -1053 1056 1136 -989 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.23 % ) " "Info: Total cell delay = 2.050 ns ( 30.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.731 ns ( 69.77 % ) " "Info: Total interconnect delay = 4.731 ns ( 69.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.781 ns" { T3 inst25 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.781 ns" { T3 T3~combout inst25 } { 0.000ns 0.000ns 4.731ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.560 ns" { MIR0 inst25 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.560 ns" { MIR0 MIR0~combout inst25 } { 0.000ns 0.000ns 4.837ns } { 0.000ns 1.132ns 0.591ns } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.781 ns" { T3 inst25 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.781 ns" { T3 T3~combout inst25 } { 0.000ns 0.000ns 4.731ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "T3 MAR4 inst21 12.185 ns register " "Info: tco from clock \"T3\" to destination pin \"MAR4\" through register \"inst21\" is 12.185 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T3 source 6.781 ns + Longest register " "Info: + Longest clock path from clock \"T3\" to source register is 6.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns T3 1 CLK PIN_48 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_48; Fanout = 7; CLK Node = 'T3'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { 688 -200 -32 704 "T3" "" } { -949 -72 56 -937 "T3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.731 ns) + CELL(0.918 ns) 6.781 ns inst21 2 REG LC_X6_Y2_N2 1 " "Info: 2: + IC(4.731 ns) + CELL(0.918 ns) = 6.781 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; REG Node = 'inst21'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.649 ns" { T3 inst21 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -1053 360 440 -989 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.23 % ) " "Info: Total cell delay = 2.050 ns ( 30.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.731 ns ( 69.77 % ) " "Info: Total interconnect delay = 4.731 ns ( 69.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.781 ns" { T3 inst21 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.781 ns" { T3 T3~combout inst21 } { 0.000ns 0.000ns 4.731ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -1053 360 440 -989 "inst21" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.028 ns + Longest register pin " "Info: + Longest register to pin delay is 5.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst21 1 REG LC_X6_Y2_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; REG Node = 'inst21'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { inst21 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -1053 360 440 -989 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.706 ns) + CELL(2.322 ns) 5.028 ns MAR4 2 PIN PIN_6 0 " "Info: 2: + IC(2.706 ns) + CELL(2.322 ns) = 5.028 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'MAR4'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.028 ns" { inst21 MAR4 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -1088 1296 1472 -1072 "MAR4" "" } { -1222 400 416 -1181 "MAR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 46.18 % ) " "Info: Total cell delay = 2.322 ns ( 46.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.706 ns ( 53.82 % ) " "Info: Total interconnect delay = 2.706 ns ( 53.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.028 ns" { inst21 MAR4 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "5.028 ns" { inst21 MAR4 } { 0.000ns 2.706ns } { 0.000ns 2.322ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.781 ns" { T3 inst21 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.781 ns" { T3 T3~combout inst21 } { 0.000ns 0.000ns 4.731ns } { 0.000ns 1.132ns 0.918ns } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.028 ns" { inst21 MAR4 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "5.028 ns" { inst21 MAR4 } { 0.000ns 2.706ns } { 0.000ns 2.322ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "U6_3 TX_6 12.121 ns Longest " "Info: Longest tpd from source pin \"U6_3\" to destination pin \"TX_6\" is 12.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns U6_3 1 PIN PIN_1 15 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_1; Fanout = 15; PIN Node = 'U6_3'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { U6_3 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { 944 0 168 960 "U6_3" "" } { 504 593 608 635 "U6_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.017 ns) + CELL(0.740 ns) 4.889 ns a74138:inst50\|19~142 2 COMB LC_X4_Y2_N9 5 " "Info: 2: + IC(3.017 ns) + CELL(0.740 ns) = 4.889 ns; Loc. = LC_X4_Y2_N9; Fanout = 5; COMB Node = 'a74138:inst50\|19~142'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "3.757 ns" { U6_3 a74138:inst50|19~142 } "NODE_NAME" } } { "a74138.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/a74138.bdf" { { 304 568 632 376 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.740 ns) 6.375 ns a7411:inst37\|5~39 3 COMB LC_X4_Y2_N6 1 " "Info: 3: + IC(0.746 ns) + CELL(0.740 ns) = 6.375 ns; Loc. = LC_X4_Y2_N6; Fanout = 1; COMB Node = 'a7411:inst37\|5~39'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "1.486 ns" { a74138:inst50|19~142 a7411:inst37|5~39 } "NODE_NAME" } } { "a7411.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/a7411.bdf" { { 160 296 360 200 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.880 ns a7411:inst37\|5~40 4 COMB LC_X4_Y2_N7 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.880 ns; Loc. = LC_X4_Y2_N7; Fanout = 1; COMB Node = 'a7411:inst37\|5~40'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.505 ns" { a7411:inst37|5~39 a7411:inst37|5~40 } "NODE_NAME" } } { "a7411.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/a7411.bdf" { { 160 296 360 200 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.385 ns a7411:inst37\|5~41 5 COMB LC_X4_Y2_N8 1 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 7.385 ns; Loc. = LC_X4_Y2_N8; Fanout = 1; COMB Node = 'a7411:inst37\|5~41'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.505 ns" { a7411:inst37|5~40 a7411:inst37|5~41 } "NODE_NAME" } } { "a7411.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/a7411.bdf" { { 160 296 360 200 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.414 ns) + CELL(2.322 ns) 12.121 ns TX_6 6 PIN PIN_73 0 " "Info: 6: + IC(2.414 ns) + CELL(2.322 ns) = 12.121 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 'TX_6'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.736 ns" { a7411:inst37|5~41 TX_6 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -888 1296 1472 -872 "TX_6" "" } { -1013 951 968 -750 "TX_6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.334 ns ( 44.01 % ) " "Info: Total cell delay = 5.334 ns ( 44.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.787 ns ( 55.99 % ) " "Info: Total interconnect delay = 6.787 ns ( 55.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "12.121 ns" { U6_3 a74138:inst50|19~142 a7411:inst37|5~39 a7411:inst37|5~40 a7411:inst37|5~41 TX_6 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "12.121 ns" { U6_3 U6_3~combout a74138:inst50|19~142 a7411:inst37|5~39 a7411:inst37|5~40 a7411:inst37|5~41 TX_6 } { 0.000ns 0.000ns 3.017ns 0.746ns 0.305ns 0.305ns 2.414ns } { 0.000ns 1.132ns 0.740ns 0.740ns 0.200ns 0.200ns 2.322ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst22 MIR3 T3 1.073 ns register " "Info: th for register \"inst22\" (data pin = \"MIR3\", clock pin = \"T3\") is 1.073 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T3 destination 6.781 ns + Longest register " "Info: + Longest clock path from clock \"T3\" to destination register is 6.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns T3 1 CLK PIN_48 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_48; Fanout = 7; CLK Node = 'T3'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { 688 -200 -32 704 "T3" "" } { -949 -72 56 -937 "T3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.731 ns) + CELL(0.918 ns) 6.781 ns inst22 2 REG LC_X5_Y4_N2 1 " "Info: 2: + IC(4.731 ns) + CELL(0.918 ns) = 6.781 ns; Loc. = LC_X5_Y4_N2; Fanout = 1; REG Node = 'inst22'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.649 ns" { T3 inst22 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -1053 528 608 -989 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.23 % ) " "Info: Total cell delay = 2.050 ns ( 30.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.731 ns ( 69.77 % ) " "Info: Total interconnect delay = 4.731 ns ( 69.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.781 ns" { T3 inst22 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.781 ns" { T3 T3~combout inst22 } { 0.000ns 0.000ns 4.731ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -1053 528 608 -989 "inst22" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.929 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns MIR3 1 PIN PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'MIR3'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { MIR3 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -1016 -448 -280 -1000 "MIR3" "" } { -989 568 584 -893 "MIR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.206 ns) + CELL(0.591 ns) 5.929 ns inst22 2 REG LC_X5_Y4_N2 1 " "Info: 2: + IC(4.206 ns) + CELL(0.591 ns) = 5.929 ns; Loc. = LC_X5_Y4_N2; Fanout = 1; REG Node = 'inst22'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.797 ns" { MIR3 inst22 } "NODE_NAME" } } { "G1.bdf" "" { Schematic "C:/Users/fsszns/Desktop/exp4/G1.bdf" { { -1053 528 608 -989 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 29.06 % ) " "Info: Total cell delay = 1.723 ns ( 29.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.206 ns ( 70.94 % ) " "Info: Total interconnect delay = 4.206 ns ( 70.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.929 ns" { MIR3 inst22 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "5.929 ns" { MIR3 MIR3~combout inst22 } { 0.000ns 0.000ns 4.206ns } { 0.000ns 1.132ns 0.591ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.781 ns" { T3 inst22 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.781 ns" { T3 T3~combout inst22 } { 0.000ns 0.000ns 4.731ns } { 0.000ns 1.132ns 0.918ns } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.929 ns" { MIR3 inst22 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "5.929 ns" { MIR3 MIR3~combout inst22 } { 0.000ns 0.000ns 4.206ns } { 0.000ns 1.132ns 0.591ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 07 20:33:40 2015 " "Info: Processing ended: Tue Jul 07 20:33:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
