nCPUs = 32
cpucore[0] = 'ProcDesc0'
cpucore[1] = 'ProcDesc1'
cpucore[2] = 'ProcDesc2'
cpucore[3] = 'ProcDesc3'
cpucore[4] = 'ProcDesc4'
cpucore[5] = 'ProcDesc5'
cpucore[6] = 'ProcDesc6'
cpucore[7] = 'ProcDesc7'
cpucore[8] = 'ProcDesc8'
cpucore[9] = 'ProcDesc9'
cpucore[10] = 'ProcDesc10'
cpucore[11] = 'ProcDesc11'
cpucore[12] = 'ProcDesc12'
cpucore[13] = 'ProcDesc13'
cpucore[14] = 'ProcDesc14'
cpucore[15] = 'ProcDesc15'
cpucore[16] = 'ProcDesc16'
cpucore[17] = 'ProcDesc17'
cpucore[18] = 'ProcDesc18'
cpucore[19] = 'ProcDesc19'
cpucore[20] = 'ProcDesc20'
cpucore[21] = 'ProcDesc21'
cpucore[22] = 'ProcDesc22'
cpucore[23] = 'ProcDesc23'
cpucore[24] = 'ProcDesc24'
cpucore[25] = 'ProcDesc25'
cpucore[26] = 'ProcDesc26'
cpucore[27] = 'ProcDesc27'
cpucore[28] = 'ProcDesc28'
cpucore[29] = 'ProcDesc29'
cpucore[30] = 'ProcDesc30'
cpucore[31] = 'ProcDesc31'

<shared.conf>

[ProcDesc0]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_0 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_0]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+0
Port_0[0] = 2048+0
Port_0[1] = 0
NodeID = 0
Level = 1

[ProcDesc1]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_1 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_1]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+1
Port_0[0] = 2048+1
Port_0[1] = 0
NodeID = 1
Level = 1

[ProcDesc2]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_2 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_2]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+2
Port_0[0] = 2048+2
Port_0[1] = 0
NodeID = 2
Level = 1

[ProcDesc3]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_3 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_3]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+3
Port_0[0] = 2048+3
Port_0[1] = 0
NodeID = 3
Level = 1

[ProcDesc4]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_4 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_4]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+4
Port_0[0] = 2048+4
Port_0[1] = 0
NodeID = 4
Level = 1

[ProcDesc5]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_5 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_5]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+5
Port_0[0] = 2048+5
Port_0[1] = 0
NodeID = 5
Level = 1

[ProcDesc6]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_6 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_6]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+6
Port_0[0] = 2048+6
Port_0[1] = 0
NodeID = 6
Level = 1

[ProcDesc7]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_7 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_7]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+7
Port_0[0] = 2048+7
Port_0[1] = 0
NodeID = 7
Level = 1

[ProcDesc8]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_8 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_8]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+8
Port_0[0] = 2048+8
Port_0[1] = 0
NodeID = 8
Level = 1

[ProcDesc9]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_9 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_9]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+9
Port_0[0] = 2048+9
Port_0[1] = 0
NodeID = 9
Level = 1

[ProcDesc10]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_10 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_10]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+10
Port_0[0] = 2048+10
Port_0[1] = 0
NodeID = 10
Level = 1

[ProcDesc11]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_11 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_11]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+11
Port_0[0] = 2048+11
Port_0[1] = 0
NodeID = 11
Level = 1

[ProcDesc12]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_12 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_12]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+12
Port_0[0] = 2048+12
Port_0[1] = 0
NodeID = 12
Level = 1

[ProcDesc13]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_13 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_13]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+13
Port_0[0] = 2048+13
Port_0[1] = 0
NodeID = 13
Level = 1

[ProcDesc14]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_14 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_14]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+14
Port_0[0] = 2048+14
Port_0[1] = 0
NodeID = 14
Level = 1

[ProcDesc15]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_15 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_15]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+15
Port_0[0] = 2048+15
Port_0[1] = 0
NodeID = 15
Level = 1

[ProcDesc16]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_16 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_16]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+16
Port_0[0] = 2048+16
Port_0[1] = 0
NodeID = 16
Level = 1

[ProcDesc17]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_17 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_17]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+17
Port_0[0] = 2048+17
Port_0[1] = 0
NodeID = 17
Level = 1

[ProcDesc18]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_18 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_18]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+18
Port_0[0] = 2048+18
Port_0[1] = 0
NodeID = 18
Level = 1

[ProcDesc19]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_19 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_19]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+19
Port_0[0] = 2048+19
Port_0[1] = 0
NodeID = 19
Level = 1

[ProcDesc20]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_20 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_20]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+20
Port_0[0] = 2048+20
Port_0[1] = 0
NodeID = 20
Level = 1

[ProcDesc21]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_21 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_21]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+21
Port_0[0] = 2048+21
Port_0[1] = 0
NodeID = 21
Level = 1

[ProcDesc22]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_22 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_22]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+22
Port_0[0] = 2048+22
Port_0[1] = 0
NodeID = 22
Level = 1

[ProcDesc23]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_23 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_23]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+23
Port_0[0] = 2048+23
Port_0[1] = 0
NodeID = 23
Level = 1

[ProcDesc24]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_24 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_24]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+24
Port_0[0] = 2048+24
Port_0[1] = 0
NodeID = 24
Level = 1

[ProcDesc25]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_25 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_25]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+25
Port_0[0] = 2048+25
Port_0[1] = 0
NodeID = 25
Level = 1

[ProcDesc26]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_26 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_26]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+26
Port_0[0] = 2048+26
Port_0[1] = 0
NodeID = 26
Level = 1

[ProcDesc27]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_27 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_27]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+27
Port_0[0] = 2048+27
Port_0[1] = 0
NodeID = 27
Level = 1

[ProcDesc28]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_28 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_28]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+28
Port_0[0] = 2048+28
Port_0[1] = 0
NodeID = 28
Level = 1

[ProcDesc29]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_29 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_29]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+29
Port_0[0] = 2048+29
Port_0[1] = 0
NodeID = 29
Level = 1

[ProcDesc30]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_30 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_30]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+30
Port_0[0] = 2048+30
Port_0[1] = 0
NodeID = 30
Level = 1

[ProcDesc31]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_31 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_31]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+31
Port_0[0] = 2048+31
Port_0[1] = 0
NodeID = 31
Level = 1

[InstSource]
deviceType  = 'niceCache'
size        = 1024
assoc       =    1
bsize       =   64
writePolicy = 'WB'
replPolicy  = 'LRU'
numPorts    =     1
portOccp    =     1
hitDelay    =   1   # 5GHz: ~100ns is 500 cycles (10 L1 + L2 miss)
missDelay   =   1600000 # Not valid
MSHR        = 'BigMemMSHR'
lowerLevel  = 'voidDevice'

