// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [9:0] p_read;
input  [9:0] p_read1;
input  [9:0] p_read2;
input  [9:0] p_read3;
input  [9:0] p_read4;
input  [9:0] p_read5;
input  [9:0] p_read6;
input  [9:0] p_read7;
input  [9:0] p_read8;
input  [9:0] p_read9;
input  [9:0] p_read10;
input  [9:0] p_read11;
input  [9:0] p_read12;
input  [9:0] p_read13;
input  [9:0] p_read14;
input  [9:0] p_read15;
input  [9:0] p_read16;
input  [9:0] p_read17;
input  [9:0] p_read18;
input  [9:0] p_read19;
input  [9:0] p_read20;
input  [9:0] p_read21;
input  [9:0] p_read22;
input  [9:0] p_read23;
input  [9:0] p_read24;
input  [9:0] p_read25;
input  [9:0] p_read26;
input  [9:0] p_read27;
input  [9:0] p_read28;
input  [9:0] p_read29;
input  [9:0] p_read30;
input  [9:0] p_read31;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;

reg ap_done;
reg ap_idle;
reg ap_ready;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_start;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_done;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_idle;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_ready;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_0;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_0_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_1;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_1_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_2;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_2_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_3;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_3_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_4;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_4_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_5;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_5_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_6;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_6_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_7;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_7_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_8;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_8_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_9;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_9_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_10;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_10_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_11;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_11_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_12;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_12_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_13;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_13_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_14;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_14_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_15;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_15_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_16;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_16_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_17;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_17_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_18;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_18_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_19;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_19_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_20;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_20_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_21;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_21_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_22;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_22_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_23;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_23_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_24;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_24_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_25;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_25_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_26;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_26_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_27;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_27_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_28;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_28_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_29;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_29_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_30;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_30_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_31;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_31_ap_vld;
reg    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_start_reg;
reg    ap_block_state1_ignore_call64;
wire    ap_CS_fsm_state2;
reg   [15:0] res_0_copy_fu_196;
reg   [15:0] res_1_copy_fu_192;
reg   [15:0] res_2_copy_fu_188;
reg   [15:0] res_3_copy_fu_184;
reg   [15:0] res_4_copy_fu_180;
reg   [15:0] res_5_copy_fu_176;
reg   [15:0] res_6_copy_fu_172;
reg   [15:0] res_7_copy_fu_168;
reg   [15:0] res_8_copy_fu_164;
reg   [15:0] res_9_copy_fu_160;
reg   [15:0] res_10_copy_fu_156;
reg   [15:0] res_11_copy_fu_152;
reg   [15:0] res_12_copy_fu_148;
reg   [15:0] res_13_copy_fu_144;
reg   [15:0] res_14_copy_fu_140;
reg   [15:0] res_15_copy_fu_136;
reg   [15:0] res_16_copy_fu_132;
reg   [15:0] res_17_copy_fu_128;
reg   [15:0] res_18_copy_fu_124;
reg   [15:0] res_19_copy_fu_120;
reg   [15:0] res_20_copy_fu_116;
reg   [15:0] res_21_copy_fu_112;
reg   [15:0] res_22_copy_fu_108;
reg   [15:0] res_23_copy_fu_104;
reg   [15:0] res_24_copy_fu_100;
reg   [15:0] res_25_copy_fu_96;
reg   [15:0] res_26_copy_fu_92;
reg   [15:0] res_27_copy_fu_88;
reg   [15:0] res_28_copy_fu_84;
reg   [15:0] res_29_copy_fu_80;
reg   [15:0] res_30_copy_fu_76;
reg   [15:0] res_31_copy_fu_72;
wire    ap_CS_fsm_state3;
reg    ap_block_state1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_start_reg = 1'b0;
end

alveo_hls4ml_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_start),
    .ap_done(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_done),
    .ap_idle(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_idle),
    .ap_ready(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_ready),
    .p_read(p_read),
    .p_read1(p_read1),
    .p_read2(p_read2),
    .p_read3(p_read3),
    .p_read4(p_read4),
    .p_read5(p_read5),
    .p_read6(p_read6),
    .p_read7(p_read7),
    .p_read8(p_read8),
    .p_read9(p_read9),
    .p_read10(p_read10),
    .p_read11(p_read11),
    .p_read12(p_read12),
    .p_read13(p_read13),
    .p_read14(p_read14),
    .p_read15(p_read15),
    .p_read16(p_read16),
    .p_read17(p_read17),
    .p_read18(p_read18),
    .p_read19(p_read19),
    .p_read20(p_read20),
    .p_read21(p_read21),
    .p_read22(p_read22),
    .p_read23(p_read23),
    .p_read24(p_read24),
    .p_read25(p_read25),
    .p_read26(p_read26),
    .p_read27(p_read27),
    .p_read28(p_read28),
    .p_read29(p_read29),
    .p_read30(p_read30),
    .p_read31(p_read31),
    .res_0(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_0),
    .res_0_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_0_ap_vld),
    .res_1(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_1),
    .res_1_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_1_ap_vld),
    .res_2(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_2),
    .res_2_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_2_ap_vld),
    .res_3(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_3),
    .res_3_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_3_ap_vld),
    .res_4(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_4),
    .res_4_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_4_ap_vld),
    .res_5(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_5),
    .res_5_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_5_ap_vld),
    .res_6(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_6),
    .res_6_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_6_ap_vld),
    .res_7(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_7),
    .res_7_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_7_ap_vld),
    .res_8(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_8),
    .res_8_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_8_ap_vld),
    .res_9(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_9),
    .res_9_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_9_ap_vld),
    .res_10(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_10),
    .res_10_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_10_ap_vld),
    .res_11(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_11),
    .res_11_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_11_ap_vld),
    .res_12(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_12),
    .res_12_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_12_ap_vld),
    .res_13(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_13),
    .res_13_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_13_ap_vld),
    .res_14(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_14),
    .res_14_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_14_ap_vld),
    .res_15(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_15),
    .res_15_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_15_ap_vld),
    .res_16(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_16),
    .res_16_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_16_ap_vld),
    .res_17(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_17),
    .res_17_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_17_ap_vld),
    .res_18(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_18),
    .res_18_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_18_ap_vld),
    .res_19(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_19),
    .res_19_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_19_ap_vld),
    .res_20(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_20),
    .res_20_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_20_ap_vld),
    .res_21(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_21),
    .res_21_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_21_ap_vld),
    .res_22(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_22),
    .res_22_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_22_ap_vld),
    .res_23(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_23),
    .res_23_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_23_ap_vld),
    .res_24(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_24),
    .res_24_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_24_ap_vld),
    .res_25(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_25),
    .res_25_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_25_ap_vld),
    .res_26(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_26),
    .res_26_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_26_ap_vld),
    .res_27(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_27),
    .res_27_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_27_ap_vld),
    .res_28(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_28),
    .res_28_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_28_ap_vld),
    .res_29(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_29),
    .res_29_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_29_ap_vld),
    .res_30(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_30),
    .res_30_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_30_ap_vld),
    .res_31(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_31),
    .res_31_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_31_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_start_reg <= 1'b1;
        end else if ((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_ready == 1'b1)) begin
            grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_0_ap_vld == 1'b1))) begin
        res_0_copy_fu_196 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_10_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_10_copy_fu_156 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_10;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_11_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_11_copy_fu_152 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_11;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_12_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_12_copy_fu_148 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_12;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_13_copy_fu_144 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_13;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_14_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_14_copy_fu_140 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_14;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_15_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_15_copy_fu_136 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_15;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_16_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_16_copy_fu_132 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_16;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_17_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_17_copy_fu_128 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_17;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_18_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_18_copy_fu_124 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_18;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_19_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_19_copy_fu_120 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_1_ap_vld == 1'b1))) begin
        res_1_copy_fu_192 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_20_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_20_copy_fu_116 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_20;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_21_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_21_copy_fu_112 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_21;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_22_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_22_copy_fu_108 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_22;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_23_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_23_copy_fu_104 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_23;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_24_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_24_copy_fu_100 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_24;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_25_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_25_copy_fu_96 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_25;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_26_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_26_copy_fu_92 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_26;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_27_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_27_copy_fu_88 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_27;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_28_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_28_copy_fu_84 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_28;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_29_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_29_copy_fu_80 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_29;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_2_ap_vld == 1'b1))) begin
        res_2_copy_fu_188 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_30_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_30_copy_fu_76 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_30;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_31_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_31_copy_fu_72 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_31;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_3_ap_vld == 1'b1))) begin
        res_3_copy_fu_184 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_4_copy_fu_180 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_5_copy_fu_176 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_5;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_6_copy_fu_172 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_6;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_7_copy_fu_168 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_7;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_8_copy_fu_164 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_8;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_9_copy_fu_160 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_res_9;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call64 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_return_0 = res_0_copy_fu_196;

assign ap_return_1 = res_1_copy_fu_192;

assign ap_return_10 = res_10_copy_fu_156;

assign ap_return_11 = res_11_copy_fu_152;

assign ap_return_12 = res_12_copy_fu_148;

assign ap_return_13 = res_13_copy_fu_144;

assign ap_return_14 = res_14_copy_fu_140;

assign ap_return_15 = res_15_copy_fu_136;

assign ap_return_16 = res_16_copy_fu_132;

assign ap_return_17 = res_17_copy_fu_128;

assign ap_return_18 = res_18_copy_fu_124;

assign ap_return_19 = res_19_copy_fu_120;

assign ap_return_2 = res_2_copy_fu_188;

assign ap_return_20 = res_20_copy_fu_116;

assign ap_return_21 = res_21_copy_fu_112;

assign ap_return_22 = res_22_copy_fu_108;

assign ap_return_23 = res_23_copy_fu_104;

assign ap_return_24 = res_24_copy_fu_100;

assign ap_return_25 = res_25_copy_fu_96;

assign ap_return_26 = res_26_copy_fu_92;

assign ap_return_27 = res_27_copy_fu_88;

assign ap_return_28 = res_28_copy_fu_84;

assign ap_return_29 = res_29_copy_fu_80;

assign ap_return_3 = res_3_copy_fu_184;

assign ap_return_30 = res_30_copy_fu_76;

assign ap_return_31 = res_31_copy_fu_72;

assign ap_return_4 = res_4_copy_fu_180;

assign ap_return_5 = res_5_copy_fu_176;

assign ap_return_6 = res_6_copy_fu_172;

assign ap_return_7 = res_7_copy_fu_168;

assign ap_return_8 = res_8_copy_fu_164;

assign ap_return_9 = res_9_copy_fu_160;

assign grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_start = grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_start_reg;

endmodule //alveo_hls4ml_conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
