#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-952-g8f873719)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x1bba130 .scope module, "programable_8_bit_microprocessor_tb" "programable_8_bit_microprocessor_tb" 2 5;
 .timescale -9 -9;
v0x1c98f80_0 .var "DATA_IN_A", 7 0;
v0x1c990f0_0 .var "DATA_IN_B", 7 0;
v0x1c99240_0 .net "DATA_OUT", 7 0, L_0x1ca1320;  1 drivers
v0x1c992e0_0 .var "GO_BAR", 0 0;
v0x1c99410_0 .var "JAM", 0 0;
v0x1c994b0_0 .net "MICROADDRESS", 7 0, L_0x1c9ff30;  1 drivers
v0x1c99600_0 .net "MW", 23 0, L_0x1cb9a90;  1 drivers
v0x1c996c0_0 .var "OPCODE", 3 0;
v0x1c99780_0 .var "RESET", 0 0;
v0x1c998b0_0 .var "SYSTEM_CLK", 0 0;
S_0x1bdbe40 .scope module, "CS" "control_store" 2 34, 3 5 0, S_0x1bba130;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "microaddress";
    .port_info 1 /OUTPUT 24 "microword";
v0x1bc0700_0 .var "ALU_DEST", 23 21;
v0x1c360a0_0 .var "ALU_FUNC", 19 15;
v0x1c0cd00_0 .var "A_SOURCE", 0 0;
v0x1c0d140_0 .var "BOP", 12 9;
v0x1c0d580_0 .var "B_SOURCE", 0 0;
v0x1c0ab30_0 .var "CIN", 0 0;
v0x1c0af40_0 .var "COUNT", 0 0;
v0x1c0b380_0 .var "MICRO_AD_HIGH", 7 4;
v0x1c0b7c0_0 .var "MICRO_AD_LOW", 3 0;
v0x1c0c040_0 .net *"_ivl_0", 10 0, L_0x1cb97c0;  1 drivers
L_0x7f9055980330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1c0c480_0 .net *"_ivl_5", 1 0, L_0x7f9055980330;  1 drivers
v0x1c0c8c0_0 .net *"_ivl_6", 25 0, L_0x1cb99a0;  1 drivers
v0x1bfa9f0_0 .net "control_bits", 23 11, L_0x1cb9860;  1 drivers
v0x1c310b0_0 .net "microaddress", 7 0, L_0x1c9ff30;  alias, 1 drivers
v0x1c314e0_0 .net "microword", 23 0, L_0x1cb9a90;  alias, 1 drivers
E_0x1c43490 .event edge, v0x1c310b0_0;
LS_0x1cb97c0_0_0 .concat [ 1 1 5 1], v0x1c0cd00_0, v0x1c0d580_0, v0x1c360a0_0, v0x1c0ab30_0;
LS_0x1cb97c0_0_4 .concat [ 3 0 0 0], v0x1bc0700_0;
L_0x1cb97c0 .concat [ 8 3 0 0], LS_0x1cb97c0_0_0, LS_0x1cb97c0_0_4;
L_0x1cb9860 .concat [ 11 2 0 0], L_0x1cb97c0, L_0x7f9055980330;
LS_0x1cb99a0_0_0 .concat [ 4 4 1 4], v0x1c0b7c0_0, v0x1c0b380_0, v0x1c0af40_0, v0x1c0d140_0;
LS_0x1cb99a0_0_4 .concat [ 13 0 0 0], L_0x1cb9860;
L_0x1cb99a0 .concat [ 13 13 0 0], LS_0x1cb99a0_0_0, LS_0x1cb99a0_0_4;
L_0x1cb9a90 .part L_0x1cb99a0, 0, 24;
S_0x1bd0b60 .scope module, "uut" "programable_8_bit_microprocessor" 2 20, 4 54 0, S_0x1bba130;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 8 "DATA_IN_A";
    .port_info 2 /INPUT 8 "DATA_IN_B";
    .port_info 3 /INPUT 1 "GO_BAR";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /INPUT 1 "JAM";
    .port_info 6 /INPUT 1 "SYSTEM_CLK";
    .port_info 7 /INPUT 24 "MW";
    .port_info 8 /OUTPUT 8 "MICROADDRESS";
    .port_info 9 /OUTPUT 8 "DATA_OUT";
v0x1c35a10_0 .net "CONTROL_BITS", 23 13, L_0x1c99d10;  1 drivers
v0x1c98440_0 .net "DATA_IN_A", 7 0, v0x1c98f80_0;  1 drivers
v0x1c984e0_0 .net "DATA_IN_B", 7 0, v0x1c990f0_0;  1 drivers
v0x1c98580_0 .net "DATA_OUT", 7 0, L_0x1ca1320;  alias, 1 drivers
v0x1c98620_0 .net "EIL_BAR", 0 0, L_0x1c9ffd0;  1 drivers
v0x1c98710_0 .net "GO_BAR", 0 0, v0x1c992e0_0;  1 drivers
v0x1c987b0_0 .net "JAM", 0 0, v0x1c99410_0;  1 drivers
v0x1c988e0_0 .net "MICROADDRESS", 7 0, L_0x1c9ff30;  alias, 1 drivers
v0x1c98980_0 .net "MW", 23 0, L_0x1cb9a90;  alias, 1 drivers
v0x1c98ab0_0 .net "OPCODE", 3 0, v0x1c996c0_0;  1 drivers
v0x1c98be0_0 .net "RESET", 0 0, v0x1c99780_0;  1 drivers
v0x1c98c80_0 .net "STATUS_BITS", 3 0, L_0x1cb9720;  1 drivers
v0x1c98d40_0 .net "SYSTEM_CLK", 0 0, v0x1c998b0_0;  1 drivers
S_0x1bb09d0 .scope module, "CONTROL_SECTION" "control" 4 74, 5 6 0, S_0x1bd0b60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 1 "GO_BAR";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "JAM";
    .port_info 4 /INPUT 1 "SYSTEM_CLK";
    .port_info 5 /INPUT 4 "STATUS_BITS";
    .port_info 6 /INPUT 24 "MW";
    .port_info 7 /OUTPUT 8 "MICROADDRESS";
    .port_info 8 /OUTPUT 11 "CONTROL_BITS";
    .port_info 9 /OUTPUT 1 "EIL_BAR";
v0x1be5e90_0 .net "BOP", 12 9, L_0x1c99c70;  1 drivers
v0x1be5950_0 .net "BUFFER_IN", 7 0, L_0x1c9f9f0;  1 drivers
v0x1be5a40_0 .net "COND_OUT", 0 0, L_0x1ca0840;  1 drivers
v0x1be5560_0 .net "CONTROL_BITS", 23 13, L_0x1c99d10;  alias, 1 drivers
v0x1be5600_0 .net "COUNT", 0 0, L_0x1c99bd0;  1 drivers
v0x1bcdaf0_0 .net "COUNTER_IN_HIGH_SIG", 7 4, v0x1c48a00_0;  1 drivers
v0x1bc3240_0 .net "EIL_BAR", 0 0, L_0x1c9ffd0;  alias, 1 drivers
v0x1bc32e0_0 .net "GO_BAR", 0 0, v0x1c992e0_0;  alias, 1 drivers
L_0x7f9055980018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1bc2e50_0 .net "HIGH", 0 0, L_0x7f9055980018;  1 drivers
L_0x7f9055980060 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x1bc2a40_0 .net "HIGH8", 7 0, L_0x7f9055980060;  1 drivers
v0x1bc2b00_0 .net "JAM", 0 0, v0x1c99410_0;  alias, 1 drivers
L_0x7f90559800a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1bc2650_0 .net "LOW", 0 0, L_0x7f90559800a8;  1 drivers
v0x1bc3e60_0 .net "MICROADDRESS", 7 0, L_0x1c9ff30;  alias, 1 drivers
v0x1bc3f00_0 .net "MICRO_AD_HIGH", 7 4, L_0x1c99aa0;  1 drivers
v0x1bc3a20_0 .net "MICRO_AD_LOW", 3 0, L_0x1c99950;  1 drivers
v0x1bc3ae0_0 .net "MPC_LOAD_BAR", 0 0, L_0x1ca10e0;  1 drivers
v0x1bc3630_0 .net "MW", 23 0, L_0x1cb9a90;  alias, 1 drivers
v0x1bc2ef0_0 .net "NOTHING", 0 0, v0x1c3c3a0_0;  1 drivers
v0x1c3f5d0_0 .net "OPCODE", 3 0, v0x1c996c0_0;  alias, 1 drivers
v0x1c3f670_0 .net "RESET", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1c3f1e0_0 .net "STATUS_BITS", 3 0, L_0x1cb9720;  alias, 1 drivers
v0x1c3f2c0_0 .net "SYSTEM_CLK", 0 0, v0x1c998b0_0;  alias, 1 drivers
L_0x1c99950 .part L_0x1cb9a90, 0, 4;
L_0x1c99aa0 .part L_0x1cb9a90, 4, 4;
L_0x1c99bd0 .part L_0x1cb9a90, 8, 1;
L_0x1c99c70 .part L_0x1cb9a90, 9, 4;
L_0x1c99d10 .part L_0x1cb9a90, 13, 11;
L_0x1ca0960 .part L_0x1cb9720, 2, 1;
L_0x1ca0a40 .part L_0x1cb9720, 0, 1;
L_0x1ca0bc0 .part L_0x1cb9720, 1, 1;
L_0x1ca0cb0 .part L_0x1cb9720, 3, 1;
L_0x1ca0da0 .part L_0x1c99c70, 0, 1;
L_0x1ca0e90 .part L_0x1c99c70, 1, 1;
L_0x1ca1040 .part L_0x1c99c70, 2, 1;
L_0x1ca1150 .part L_0x1c99c70, 3, 1;
S_0x1b8a0c0 .scope module, "COND_SELECT" "ta151_bar" 5 76, 6 7 0, S_0x1bb09d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "D2";
    .port_info 3 /INPUT 1 "D3";
    .port_info 4 /INPUT 1 "D4";
    .port_info 5 /INPUT 1 "D5";
    .port_info 6 /INPUT 1 "D6";
    .port_info 7 /INPUT 1 "D7";
    .port_info 8 /INPUT 1 "A";
    .port_info 9 /INPUT 1 "B";
    .port_info 10 /INPUT 1 "C";
    .port_info 11 /INPUT 1 "EN_BAR";
    .port_info 12 /OUTPUT 1 "Y";
    .port_info 13 /OUTPUT 1 "W";
L_0x1ca0780 .functor NOT 1, L_0x7f90559800a8, C4<0>, C4<0>, C4<0>;
v0x1c3b800_0 .net "A", 0 0, L_0x1ca0da0;  1 drivers
v0x1c3ac60_0 .net "B", 0 0, L_0x1ca0e90;  1 drivers
v0x1c3a0c0_0 .net "C", 0 0, L_0x1ca1040;  1 drivers
v0x1c394f0_0 .net "D0", 0 0, L_0x1ca0960;  1 drivers
v0x1c37040_0 .net "D1", 0 0, L_0x7f90559800a8;  alias, 1 drivers
v0x1c41ad0_0 .net "D2", 0 0, L_0x1ca0a40;  1 drivers
v0x1bea810_0 .net "D3", 0 0, L_0x1ca0bc0;  1 drivers
v0x1bc1760_0 .net "D4", 0 0, v0x1c992e0_0;  alias, 1 drivers
v0x1bc0bb0_0 .net "D5", 0 0, L_0x1ca0cb0;  1 drivers
v0x1bbf470_0 .net "D6", 0 0, L_0x7f90559800a8;  alias, 1 drivers
v0x1bbdd10_0 .net "D7", 0 0, L_0x7f90559800a8;  alias, 1 drivers
v0x1bbd1c0_0 .net "EN", 0 0, L_0x1ca0780;  1 drivers
v0x1bbadf0_0 .net "EN_BAR", 0 0, L_0x7f90559800a8;  alias, 1 drivers
v0x1bc5740_0 .net "W", 0 0, L_0x1ca0840;  alias, 1 drivers
v0x1bccc00_0 .net "Y", 0 0, v0x1c3c3a0_0;  alias, 1 drivers
S_0x1b89c70 .scope module, "U1" "jeff_74x151" 6 28, 7 2 0, S_0x1b8a0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "d4";
    .port_info 5 /INPUT 1 "d5";
    .port_info 6 /INPUT 1 "d6";
    .port_info 7 /INPUT 1 "d7";
    .port_info 8 /INPUT 1 "a";
    .port_info 9 /INPUT 1 "b";
    .port_info 10 /INPUT 1 "c";
    .port_info 11 /INPUT 1 "en";
    .port_info 12 /OUTPUT 1 "y";
    .port_info 13 /OUTPUT 1 "w";
L_0x1ca0840 .functor NOT 1, v0x1c3c3a0_0, C4<0>, C4<0>, C4<0>;
v0x1c2f800_0 .net "a", 0 0, L_0x1ca0da0;  alias, 1 drivers
v0x1c2fbc0_0 .net "b", 0 0, L_0x1ca0e90;  alias, 1 drivers
v0x1c2fff0_0 .net "c", 0 0, L_0x1ca1040;  alias, 1 drivers
v0x1c30420_0 .net "d0", 0 0, L_0x1ca0960;  alias, 1 drivers
v0x1c30850_0 .net "d1", 0 0, L_0x7f90559800a8;  alias, 1 drivers
v0x1c30c80_0 .net "d2", 0 0, L_0x1ca0a40;  alias, 1 drivers
v0x1c1ed60_0 .net "d3", 0 0, L_0x1ca0bc0;  alias, 1 drivers
v0x1c0fec0_0 .net "d4", 0 0, v0x1c992e0_0;  alias, 1 drivers
v0x1c32200_0 .net "d5", 0 0, L_0x1ca0cb0;  alias, 1 drivers
v0x1c341d0_0 .net "d6", 0 0, L_0x7f90559800a8;  alias, 1 drivers
v0x1c0e690_0 .net "d7", 0 0, L_0x7f90559800a8;  alias, 1 drivers
v0x1c3dae0_0 .net "en", 0 0, L_0x1ca0780;  alias, 1 drivers
v0x1c3cf40_0 .net "w", 0 0, L_0x1ca0840;  alias, 1 drivers
v0x1c3c3a0_0 .var "y", 0 0;
E_0x1c0c120/0 .event edge, v0x1c3dae0_0, v0x1c2fff0_0, v0x1c2fbc0_0, v0x1c2f800_0;
E_0x1c0c120/1 .event edge, v0x1c30420_0, v0x1c30850_0, v0x1c30c80_0, v0x1c1ed60_0;
E_0x1c0c120/2 .event edge, v0x1c0fec0_0, v0x1c32200_0, v0x1c30850_0, v0x1c30850_0;
E_0x1c0c120 .event/or E_0x1c0c120/0, E_0x1c0c120/1, E_0x1c0c120/2;
S_0x1bacc90 .scope module, "COUNTER_8" "counter8" 5 47, 8 4 0, S_0x1bb09d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "COUNTER_IN_LOW";
    .port_info 1 /INPUT 4 "COUNTER_IN_HIGH";
    .port_info 2 /INPUT 1 "MPC_LOAD_BAR";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "COUNT";
    .port_info 5 /INPUT 1 "SYSTEM_CLK";
    .port_info 6 /OUTPUT 8 "COUNTER_OUT";
v0x1b8a320_0 .net "CARRY", 0 0, L_0x1c9a1e0;  1 drivers
v0x1b8a3c0_0 .net "COUNT", 0 0, L_0x1c99bd0;  alias, 1 drivers
v0x1bb2890_0 .net "COUNTER_IN_HIGH", 7 4, v0x1c48a00_0;  alias, 1 drivers
v0x1bb2930_0 .net "COUNTER_IN_LOW", 3 0, L_0x1c99950;  alias, 1 drivers
v0x1b8aec0_0 .net "COUNTER_OUT", 7 0, L_0x1c9f9f0;  alias, 1 drivers
L_0x7f90559800f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1b8af80_0 .net "HIGH", 0 0, L_0x7f90559800f0;  1 drivers
v0x1b9d620_0 .net "MPC_LOAD_BAR", 0 0, L_0x1ca10e0;  alias, 1 drivers
v0x1ba2370_0 .net "NOTHING", 0 0, L_0x1c9ceb0;  1 drivers
v0x1ba2410_0 .net "RESET", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1b9eb70_0 .net "SYSTEM_CLK", 0 0, v0x1c998b0_0;  alias, 1 drivers
L_0x1c9c620 .part L_0x1c99950, 0, 1;
L_0x1c9c750 .part L_0x1c99950, 1, 1;
L_0x1c9c910 .part L_0x1c99950, 2, 1;
L_0x1c9ca40 .part L_0x1c99950, 3, 1;
L_0x1c9f420 .part v0x1c48a00_0, 0, 1;
L_0x1c9f550 .part v0x1c48a00_0, 1, 1;
L_0x1c9f680 .part v0x1c48a00_0, 2, 1;
L_0x1c9f7b0 .part v0x1c48a00_0, 3, 1;
LS_0x1c9f9f0_0_0 .concat8 [ 1 1 1 1], v0x1bc6560_0, v0x1bdccc0_0, v0x1c34630_0, v0x1bb3530_0;
LS_0x1c9f9f0_0_4 .concat8 [ 1 1 1 1], v0x1b91360_0, v0x1be6ca0_0, v0x1bed560_0, v0x1b8a6f0_0;
L_0x1c9f9f0 .concat8 [ 4 4 0 0], LS_0x1c9f9f0_0_0, LS_0x1c9f9f0_0_4;
S_0x1bd0800 .scope module, "COUNTER1" "ta161_bar" 8 22, 9 7 0, S_0x1bacc90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x1bb0da0_0 .net "A", 0 0, L_0x1c9c620;  1 drivers
v0x1baffe0_0 .net "B", 0 0, L_0x1c9c750;  1 drivers
v0x1baeda0_0 .net "C", 0 0, L_0x1c9c910;  1 drivers
v0x1baee40_0 .net "CLK", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1baeaf0_0 .net "CLR_BAR", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1bac960_0 .net "D", 0 0, L_0x1c9ca40;  1 drivers
v0x1b9c6d0_0 .net "ENP", 0 0, L_0x1c99bd0;  alias, 1 drivers
v0x1b9c770_0 .net "ENT", 0 0, L_0x7f90559800f0;  alias, 1 drivers
v0x1b9c3c0_0 .net "LD_BAR", 0 0, L_0x1ca10e0;  alias, 1 drivers
v0x1b9c460_0 .net "QA", 0 0, v0x1bc6560_0;  1 drivers
v0x1b9c0b0_0 .net "QB", 0 0, v0x1bdccc0_0;  1 drivers
v0x1b9c150_0 .net "QC", 0 0, v0x1c34630_0;  1 drivers
v0x1b9dac0_0 .net "QD", 0 0, v0x1bb3530_0;  1 drivers
v0x1b9db60_0 .net "RCO", 0 0, L_0x1c9a1e0;  alias, 1 drivers
S_0x1bb95d0 .scope module, "U1" "jeff_74x161" 9 20, 10 6 0, S_0x1bd0800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x1c999f0 .functor AND 1, L_0x7f90559800f0, v0x1bb3530_0, C4<1>, C4<1>;
L_0x1c99fe0 .functor AND 1, L_0x1c999f0, v0x1c34630_0, C4<1>, C4<1>;
L_0x1c9a0e0 .functor AND 1, L_0x1c99fe0, v0x1bdccc0_0, C4<1>, C4<1>;
L_0x1c9a1e0 .functor AND 1, L_0x1c9a0e0, v0x1bc6560_0, C4<1>, C4<1>;
L_0x1c9a2e0 .functor NOT 1, L_0x1ca10e0, C4<0>, C4<0>, C4<0>;
L_0x1c9a350 .functor AND 1, L_0x7f90559800f0, L_0x1c99bd0, C4<1>, C4<1>;
L_0x1c9a3c0 .functor AND 1, L_0x1c9a350, v0x1c34630_0, C4<1>, C4<1>;
L_0x1c9a430 .functor AND 1, L_0x1c9a3c0, v0x1bdccc0_0, C4<1>, C4<1>;
L_0x1c9a4a0 .functor AND 1, L_0x1c9a430, v0x1bc6560_0, C4<1>, C4<1>;
L_0x1c9abd0 .functor AND 1, L_0x1c9a350, v0x1bdccc0_0, C4<1>, C4<1>;
L_0x1c9acc0 .functor AND 1, L_0x1c9abd0, v0x1bc6560_0, C4<1>, C4<1>;
L_0x1c9b440 .functor AND 1, L_0x1c9a350, v0x1bc6560_0, C4<1>, C4<1>;
L_0x1c9bc90 .functor BUFZ 1, L_0x1c9a350, C4<0>, C4<0>, C4<0>;
v0x1bce380_0 .net *"_ivl_0", 0 0, L_0x1c999f0;  1 drivers
v0x1bd0ea0_0 .net *"_ivl_12", 0 0, L_0x1c9a3c0;  1 drivers
v0x1bd04f0_0 .net *"_ivl_14", 0 0, L_0x1c9a430;  1 drivers
v0x1bd01e0_0 .net *"_ivl_18", 0 0, L_0x1c9abd0;  1 drivers
v0x1bcfed0_0 .net *"_ivl_2", 0 0, L_0x1c99fe0;  1 drivers
v0x1bcfbc0_0 .net *"_ivl_4", 0 0, L_0x1c9a0e0;  1 drivers
v0x1bba3d0_0 .net "a", 0 0, L_0x1c9c620;  alias, 1 drivers
v0x1bba470_0 .net "b", 0 0, L_0x1c9c750;  alias, 1 drivers
v0x1bba890_0 .net "c", 0 0, L_0x1c9c910;  alias, 1 drivers
v0x1bba930_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c0eaf0_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1bbc670_0 .net "d", 0 0, L_0x1c9ca40;  alias, 1 drivers
v0x1c36b30_0 .net "enp", 0 0, L_0x1c99bd0;  alias, 1 drivers
v0x1c36bd0_0 .net "ent", 0 0, L_0x7f90559800f0;  alias, 1 drivers
v0x1c38450_0 .net "ent_and_enp", 0 0, L_0x1c9a350;  1 drivers
v0x1c384f0_0 .net "feedback_qa", 0 0, L_0x1c9bc90;  1 drivers
v0x1c374a0_0 .net "feedback_qb", 0 0, L_0x1c9b440;  1 drivers
v0x1c37540_0 .net "feedback_qc", 0 0, L_0x1c9acc0;  1 drivers
v0x1c35c50_0 .net "feedback_qd", 0 0, L_0x1c9a4a0;  1 drivers
v0x1c355b0_0 .net "ld", 0 0, L_0x1c9a2e0;  1 drivers
v0x1c35650_0 .net "ld_bar", 0 0, L_0x1ca10e0;  alias, 1 drivers
v0x1c11330_0 .net "qa", 0 0, v0x1bc6560_0;  alias, 1 drivers
v0x1c113d0_0 .net "qb", 0 0, v0x1bdccc0_0;  alias, 1 drivers
v0x1c0a960_0 .net "qc", 0 0, v0x1c34630_0;  alias, 1 drivers
v0x1bb3060_0 .net "qd", 0 0, v0x1bb3530_0;  alias, 1 drivers
v0x1bb0ce0_0 .net "rco", 0 0, L_0x1c9a1e0;  alias, 1 drivers
S_0x1bb9a50 .scope module, "OUTPUT_QA" "output_section" 10 62, 11 4 0, S_0x1bb95d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1c9bd70 .functor OR 1, L_0x1c9bc90, L_0x1c9a2e0, C4<0>, C4<0>;
L_0x1c9be00 .functor AND 1, L_0x1c9a2e0, L_0x1c9c110, C4<1>, C4<1>;
L_0x1c9a720 .functor NOT 1, L_0x1c9be00, C4<0>, C4<0>, C4<0>;
L_0x1c9c0a0 .functor AND 1, L_0x1c9c620, L_0x1c9a2e0, C4<1>, C4<1>;
L_0x1c9c110 .functor NOT 1, L_0x1c9c0a0, C4<0>, C4<0>, C4<0>;
L_0x1c9c1d0 .functor AND 1, L_0x1c9a720, L_0x1c9bd70, C4<1>, C4<1>;
L_0x1c9c370 .functor AND 1, L_0x1c9c110, L_0x1c9bd70, C4<1>, C4<1>;
v0x1bcf3b0_0 .net "NOTHING", 0 0, L_0x1c9c430;  1 drivers
v0x1bd7f10_0 .net *"_ivl_2", 0 0, L_0x1c9be00;  1 drivers
v0x1bd7370_0 .net *"_ivl_6", 0 0, L_0x1c9c0a0;  1 drivers
v0x1bd67d0_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1bd5c30_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1bd5090_0 .net "data", 0 0, L_0x1c9c620;  alias, 1 drivers
v0x1bd44f0_0 .net "feedback", 0 0, L_0x1c9bc90;  alias, 1 drivers
v0x1bd3920_0 .net "j", 0 0, L_0x1c9c1d0;  1 drivers
v0x1bd15c0_0 .net "k", 0 0, L_0x1c9c370;  1 drivers
v0x1bda690_0 .net "ld", 0 0, L_0x1c9a2e0;  alias, 1 drivers
v0x1bd8eb0_0 .net "q", 0 0, v0x1bc6560_0;  alias, 1 drivers
v0x1bd92a0_0 .net "to_j", 0 0, L_0x1c9a720;  1 drivers
v0x1be3690_0 .net "to_j_and_k", 0 0, L_0x1c9bd70;  1 drivers
v0x1be2ae0_0 .net "to_k", 0 0, L_0x1c9c110;  1 drivers
S_0x1bb8340 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1bb9a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1c9c430 .functor NOT 1, v0x1bc6560_0, C4<0>, C4<0>, C4<0>;
v0x1bc9d40_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1bc9190_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1bc85b0_0 .net "j", 0 0, L_0x1c9c1d0;  alias, 1 drivers
v0x1bc7980_0 .net "k", 0 0, L_0x1c9c370;  alias, 1 drivers
v0x1bc6560_0 .var "q", 0 0;
v0x1bc60f0_0 .net "q_bar", 0 0, L_0x1c9c430;  alias, 1 drivers
E_0x1bca990/0 .event negedge, v0x1bc9190_0;
E_0x1bca990/1 .event posedge, v0x1bc9d40_0;
E_0x1bca990 .event/or E_0x1bca990/0, E_0x1bca990/1;
S_0x1c46ba0 .scope module, "OUTPUT_QB" "output_section" 10 51, 11 4 0, S_0x1bb95d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1c9b620 .functor OR 1, L_0x1c9b440, L_0x1c9a2e0, C4<0>, C4<0>;
L_0x1c9b6b0 .functor AND 1, L_0x1c9a2e0, L_0x1c9b820, C4<1>, C4<1>;
L_0x1c9b740 .functor NOT 1, L_0x1c9b6b0, C4<0>, C4<0>, C4<0>;
L_0x1c9b7b0 .functor AND 1, L_0x1c9c750, L_0x1c9a2e0, C4<1>, C4<1>;
L_0x1c9b820 .functor NOT 1, L_0x1c9b7b0, C4<0>, C4<0>, C4<0>;
L_0x1c9b930 .functor AND 1, L_0x1c9b740, L_0x1c9b620, C4<1>, C4<1>;
L_0x1c9bad0 .functor AND 1, L_0x1c9b820, L_0x1c9b620, C4<1>, C4<1>;
v0x1c42fe0_0 .net "NOTHING", 0 0, L_0x1c9bb90;  1 drivers
v0x1c44020_0 .net *"_ivl_2", 0 0, L_0x1c9b6b0;  1 drivers
v0x1c45030_0 .net *"_ivl_6", 0 0, L_0x1c9b7b0;  1 drivers
v0x1bb88b0_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c480c0_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1bd1810_0 .net "data", 0 0, L_0x1c9c750;  alias, 1 drivers
v0x1bd9a60_0 .net "feedback", 0 0, L_0x1c9b440;  alias, 1 drivers
v0x1bd9680_0 .net "j", 0 0, L_0x1c9b930;  1 drivers
v0x1bd9720_0 .net "k", 0 0, L_0x1c9bad0;  1 drivers
v0x1bdac60_0 .net "ld", 0 0, L_0x1c9a2e0;  alias, 1 drivers
v0x1bd9e40_0 .net "q", 0 0, v0x1bdccc0_0;  alias, 1 drivers
v0x1bce780_0 .net "to_j", 0 0, L_0x1c9b740;  1 drivers
v0x1bce820_0 .net "to_j_and_k", 0 0, L_0x1c9b620;  1 drivers
v0x1bcf8f0_0 .net "to_k", 0 0, L_0x1c9b820;  1 drivers
S_0x1bdbae0 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1c46ba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1c9bb90 .functor NOT 1, v0x1bdccc0_0, C4<0>, C4<0>, C4<0>;
v0x1be07d0_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1bdfc20_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1bdf040_0 .net "j", 0 0, L_0x1c9b930;  alias, 1 drivers
v0x1bde410_0 .net "k", 0 0, L_0x1c9bad0;  alias, 1 drivers
v0x1bdccc0_0 .var "q", 0 0;
v0x1be7670_0 .net "q_bar", 0 0, L_0x1c9bb90;  alias, 1 drivers
S_0x1bddf60 .scope module, "OUTPUT_QC" "output_section" 10 40, 11 4 0, S_0x1bb95d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1c9ad80 .functor OR 1, L_0x1c9acc0, L_0x1c9a2e0, C4<0>, C4<0>;
L_0x1c9ae10 .functor AND 1, L_0x1c9a2e0, L_0x1c9afd0, C4<1>, C4<1>;
L_0x1c9aea0 .functor NOT 1, L_0x1c9ae10, C4<0>, C4<0>, C4<0>;
L_0x1c9af60 .functor AND 1, L_0x1c9c910, L_0x1c9a2e0, C4<1>, C4<1>;
L_0x1c9afd0 .functor NOT 1, L_0x1c9af60, C4<0>, C4<0>, C4<0>;
L_0x1c9b0e0 .functor AND 1, L_0x1c9aea0, L_0x1c9ad80, C4<1>, C4<1>;
L_0x1c9b280 .functor AND 1, L_0x1c9afd0, L_0x1c9ad80, C4<1>, C4<1>;
v0x1c33950_0 .net "NOTHING", 0 0, L_0x1c9b340;  1 drivers
v0x1c339f0_0 .net *"_ivl_2", 0 0, L_0x1c9ae10;  1 drivers
v0x1c33570_0 .net *"_ivl_6", 0 0, L_0x1c9af60;  1 drivers
v0x1c33190_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c33230_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1c32d90_0 .net "data", 0 0, L_0x1c9c910;  alias, 1 drivers
v0x1c325c0_0 .net "feedback", 0 0, L_0x1c9acc0;  alias, 1 drivers
v0x1c10ad0_0 .net "j", 0 0, L_0x1c9b0e0;  1 drivers
v0x1c10b70_0 .net "k", 0 0, L_0x1c9b280;  1 drivers
v0x1c102b0_0 .net "ld", 0 0, L_0x1c9a2e0;  alias, 1 drivers
v0x1c10350_0 .net "q", 0 0, v0x1c34630_0;  alias, 1 drivers
v0x1c0f640_0 .net "to_j", 0 0, L_0x1c9aea0;  1 drivers
v0x1c0f6e0_0 .net "to_j_and_k", 0 0, L_0x1c9ad80;  1 drivers
v0x1c0f260_0 .net "to_k", 0 0, L_0x1c9afd0;  1 drivers
S_0x1bdd760 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1bddf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1c9b340 .functor NOT 1, v0x1c34630_0, C4<0>, C4<0>, C4<0>;
v0x1c0ea50_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c34db0_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1c34a30_0 .net "j", 0 0, L_0x1c9b0e0;  alias, 1 drivers
v0x1c34590_0 .net "k", 0 0, L_0x1c9b280;  alias, 1 drivers
v0x1c34630_0 .var "q", 0 0;
v0x1c0e280_0 .net "q_bar", 0 0, L_0x1c9b340;  alias, 1 drivers
S_0x1bd2050 .scope module, "OUTPUT_QD" "output_section" 10 29, 11 4 0, S_0x1bb95d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1c9a510 .functor OR 1, L_0x1c9a4a0, L_0x1c9a2e0, C4<0>, C4<0>;
L_0x1c9a580 .functor AND 1, L_0x1c9a2e0, L_0x1c349a0, C4<1>, C4<1>;
L_0x1c9a5f0 .functor NOT 1, L_0x1c9a580, C4<0>, C4<0>, C4<0>;
L_0x1c9a6b0 .functor AND 1, L_0x1c9ca40, L_0x1c9a2e0, C4<1>, C4<1>;
L_0x1c349a0 .functor NOT 1, L_0x1c9a6b0, C4<0>, C4<0>, C4<0>;
L_0x1c9a8d0 .functor AND 1, L_0x1c9a5f0, L_0x1c9a510, C4<1>, C4<1>;
L_0x1c9aa30 .functor AND 1, L_0x1c349a0, L_0x1c9a510, C4<1>, C4<1>;
v0x1a57de0_0 .net "NOTHING", 0 0, L_0x1c9aaf0;  1 drivers
v0x1bdc180_0 .net *"_ivl_2", 0 0, L_0x1c9a580;  1 drivers
v0x1bdc240_0 .net *"_ivl_6", 0 0, L_0x1c9a6b0;  1 drivers
v0x1bdb7d0_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1bdb870_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1bdb4c0_0 .net "data", 0 0, L_0x1c9ca40;  alias, 1 drivers
v0x1bdb560_0 .net "feedback", 0 0, L_0x1c9a4a0;  alias, 1 drivers
v0x1bdb1b0_0 .net "j", 0 0, L_0x1c9a8d0;  1 drivers
v0x1bdb250_0 .net "k", 0 0, L_0x1c9aa30;  1 drivers
v0x1bdaf60_0 .net "ld", 0 0, L_0x1c9a2e0;  alias, 1 drivers
v0x1bd2880_0 .net "q", 0 0, v0x1bb3530_0;  alias, 1 drivers
v0x1bd19c0_0 .net "to_j", 0 0, L_0x1c9a5f0;  1 drivers
v0x1bd1a60_0 .net "to_j_and_k", 0 0, L_0x1c9a510;  1 drivers
v0x1bd2cf0_0 .net "to_k", 0 0, L_0x1c349a0;  1 drivers
S_0x1bc74d0 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1bd2050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1c9aaf0 .functor NOT 1, v0x1bb3530_0, C4<0>, C4<0>, C4<0>;
v0x1bb70d0_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1bb7170_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1bb6d00_0 .net "j", 0 0, L_0x1c9a8d0;  alias, 1 drivers
v0x1bb3490_0 .net "k", 0 0, L_0x1c9aa30;  alias, 1 drivers
v0x1bb3530_0 .var "q", 0 0;
v0x1b9b810_0 .net "q_bar", 0 0, L_0x1c9aaf0;  alias, 1 drivers
S_0x1bc6ce0 .scope module, "COUNTER2" "ta161_bar" 8 40, 9 7 0, S_0x1bacc90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x1bf5920_0 .net "A", 0 0, L_0x1c9f420;  1 drivers
v0x1bfa420_0 .net "B", 0 0, L_0x1c9f550;  1 drivers
v0x1bf8cb0_0 .net "C", 0 0, L_0x1c9f680;  1 drivers
v0x1bf8da0_0 .net "CLK", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c09350_0 .net "CLR_BAR", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1c09440_0 .net "D", 0 0, L_0x1c9f7b0;  1 drivers
v0x1c08390_0 .net "ENP", 0 0, L_0x1c99bd0;  alias, 1 drivers
v0x1c08430_0 .net "ENT", 0 0, L_0x1c9a1e0;  alias, 1 drivers
v0x1c06bd0_0 .net "LD_BAR", 0 0, L_0x1ca10e0;  alias, 1 drivers
v0x1c06c70_0 .net "QA", 0 0, v0x1b91360_0;  1 drivers
v0x1c09fb0_0 .net "QB", 0 0, v0x1be6ca0_0;  1 drivers
v0x1c0a050_0 .net "QC", 0 0, v0x1bed560_0;  1 drivers
v0x1b8aa90_0 .net "QD", 0 0, v0x1b8a6f0_0;  1 drivers
v0x1b8ab30_0 .net "RCO", 0 0, L_0x1c9ceb0;  alias, 1 drivers
S_0x1bc49c0 .scope module, "U1" "jeff_74x161" 9 20, 10 6 0, S_0x1bc6ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x1c9cb70 .functor AND 1, L_0x1c9a1e0, v0x1b8a6f0_0, C4<1>, C4<1>;
L_0x1c9cc90 .functor AND 1, L_0x1c9cb70, v0x1bed560_0, C4<1>, C4<1>;
L_0x1c9cdb0 .functor AND 1, L_0x1c9cc90, v0x1be6ca0_0, C4<1>, C4<1>;
L_0x1c9ceb0 .functor AND 1, L_0x1c9cdb0, v0x1b91360_0, C4<1>, C4<1>;
L_0x1c9cfb0 .functor NOT 1, L_0x1ca10e0, C4<0>, C4<0>, C4<0>;
L_0x1b9d6c0 .functor AND 1, L_0x1c9a1e0, L_0x1c99bd0, C4<1>, C4<1>;
L_0x1bfa530 .functor AND 1, L_0x1b9d6c0, v0x1bed560_0, C4<1>, C4<1>;
L_0x1c9d240 .functor AND 1, L_0x1bfa530, v0x1be6ca0_0, C4<1>, C4<1>;
L_0x1c9d2b0 .functor AND 1, L_0x1c9d240, v0x1b91360_0, C4<1>, C4<1>;
L_0x1c9da50 .functor AND 1, L_0x1b9d6c0, v0x1be6ca0_0, C4<1>, C4<1>;
L_0x1c9dae0 .functor AND 1, L_0x1c9da50, v0x1b91360_0, C4<1>, C4<1>;
L_0x1c9e260 .functor AND 1, L_0x1b9d6c0, v0x1b91360_0, C4<1>, C4<1>;
L_0x1c9ea70 .functor BUFZ 1, L_0x1b9d6c0, C4<0>, C4<0>, C4<0>;
v0x1c1d0c0_0 .net *"_ivl_0", 0 0, L_0x1c9cb70;  1 drivers
v0x1c1d1c0_0 .net *"_ivl_12", 0 0, L_0x1bfa530;  1 drivers
v0x1c2d790_0 .net *"_ivl_14", 0 0, L_0x1c9d240;  1 drivers
v0x1c2d860_0 .net *"_ivl_18", 0 0, L_0x1c9da50;  1 drivers
v0x1c2c7d0_0 .net *"_ivl_2", 0 0, L_0x1c9cc90;  1 drivers
v0x1c2c8b0_0 .net *"_ivl_4", 0 0, L_0x1c9cdb0;  1 drivers
v0x1c2b010_0 .net "a", 0 0, L_0x1c9f420;  alias, 1 drivers
v0x1c2b0b0_0 .net "b", 0 0, L_0x1c9f550;  alias, 1 drivers
v0x1c2e3f0_0 .net "c", 0 0, L_0x1c9f680;  alias, 1 drivers
v0x1c2e490_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1bfe990_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1bfea30_0 .net "d", 0 0, L_0x1c9f7b0;  alias, 1 drivers
v0x1c01630_0 .net "enp", 0 0, L_0x1c99bd0;  alias, 1 drivers
v0x1c016d0_0 .net "ent", 0 0, L_0x1c9a1e0;  alias, 1 drivers
v0x1c032a0_0 .net "ent_and_enp", 0 0, L_0x1b9d6c0;  1 drivers
v0x1c03340_0 .net "feedback_qa", 0 0, L_0x1c9ea70;  1 drivers
v0x1c042d0_0 .net "feedback_qb", 0 0, L_0x1c9e260;  1 drivers
v0x1c04370_0 .net "feedback_qc", 0 0, L_0x1c9dae0;  1 drivers
v0x1bef160_0 .net "feedback_qd", 0 0, L_0x1c9d2b0;  1 drivers
v0x1bef200_0 .net "ld", 0 0, L_0x1c9cfb0;  1 drivers
v0x1bf3d00_0 .net "ld_bar", 0 0, L_0x1ca10e0;  alias, 1 drivers
v0x1bf3da0_0 .net "qa", 0 0, v0x1b91360_0;  alias, 1 drivers
v0x1bf2590_0 .net "qb", 0 0, v0x1be6ca0_0;  alias, 1 drivers
v0x1bf2680_0 .net "qc", 0 0, v0x1bed560_0;  alias, 1 drivers
v0x1bf7090_0 .net "qd", 0 0, v0x1b8a6f0_0;  alias, 1 drivers
v0x1bf7180_0 .net "rco", 0 0, L_0x1c9ceb0;  alias, 1 drivers
S_0x1bbb9d0 .scope module, "OUTPUT_QA" "output_section" 10 62, 11 4 0, S_0x1bc49c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1c9eb50 .functor OR 1, L_0x1c9ea70, L_0x1c9cfb0, C4<0>, C4<0>;
L_0x1c9ebe0 .functor AND 1, L_0x1c9cfb0, L_0x1c9eef0, C4<1>, C4<1>;
L_0x1c9d5a0 .functor NOT 1, L_0x1c9ebe0, C4<0>, C4<0>, C4<0>;
L_0x1c9ee80 .functor AND 1, L_0x1c9f420, L_0x1c9cfb0, C4<1>, C4<1>;
L_0x1c9eef0 .functor NOT 1, L_0x1c9ee80, C4<0>, C4<0>, C4<0>;
L_0x1c9efb0 .functor AND 1, L_0x1c9d5a0, L_0x1c9eb50, C4<1>, C4<1>;
L_0x1c9f150 .functor AND 1, L_0x1c9eef0, L_0x1c9eb50, C4<1>, C4<1>;
v0x1b96010_0 .net "NOTHING", 0 0, L_0x1c9f230;  1 drivers
v0x1b960d0_0 .net *"_ivl_2", 0 0, L_0x1c9ebe0;  1 drivers
v0x1b95bd0_0 .net *"_ivl_6", 0 0, L_0x1c9ee80;  1 drivers
v0x1b95c90_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1b96480_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1b99370_0 .net "data", 0 0, L_0x1c9f420;  alias, 1 drivers
v0x1b99430_0 .net "feedback", 0 0, L_0x1c9ea70;  alias, 1 drivers
v0x1b98f30_0 .net "j", 0 0, L_0x1c9efb0;  1 drivers
v0x1b98fd0_0 .net "k", 0 0, L_0x1c9f150;  1 drivers
v0x1b997e0_0 .net "ld", 0 0, L_0x1c9cfb0;  alias, 1 drivers
v0x1b99880_0 .net "q", 0 0, v0x1b91360_0;  alias, 1 drivers
v0x1bb42d0_0 .net "to_j", 0 0, L_0x1c9d5a0;  1 drivers
v0x1bb4370_0 .net "to_j_and_k", 0 0, L_0x1c9eb50;  1 drivers
v0x1bb8ce0_0 .net "to_k", 0 0, L_0x1c9eef0;  1 drivers
S_0x1c366d0 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1bbb9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1c9f230 .functor NOT 1, v0x1b91360_0, C4<0>, C4<0>, C4<0>;
v0x1b92bf0_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1b92c90_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1b927b0_0 .net "j", 0 0, L_0x1c9efb0;  alias, 1 drivers
v0x1b92850_0 .net "k", 0 0, L_0x1c9f150;  alias, 1 drivers
v0x1b91360_0 .var "q", 0 0;
v0x1b93060_0 .net "q_bar", 0 0, L_0x1c9f230;  alias, 1 drivers
S_0x1c37c20 .scope module, "OUTPUT_QB" "output_section" 10 51, 11 4 0, S_0x1bc49c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1c9e440 .functor OR 1, L_0x1c9e260, L_0x1c9cfb0, C4<0>, C4<0>;
L_0x1c9e4d0 .functor AND 1, L_0x1c9cfb0, L_0x1c9e640, C4<1>, C4<1>;
L_0x1c9e560 .functor NOT 1, L_0x1c9e4d0, C4<0>, C4<0>, C4<0>;
L_0x1c9e5d0 .functor AND 1, L_0x1c9f550, L_0x1c9cfb0, C4<1>, C4<1>;
L_0x1c9e640 .functor NOT 1, L_0x1c9e5d0, C4<0>, C4<0>, C4<0>;
L_0x1c9e750 .functor AND 1, L_0x1c9e560, L_0x1c9e440, C4<1>, C4<1>;
L_0x1c9e8b0 .functor AND 1, L_0x1c9e640, L_0x1c9e440, C4<1>, C4<1>;
v0x1be65e0_0 .net "NOTHING", 0 0, L_0x1c9e970;  1 drivers
v0x1be6680_0 .net *"_ivl_2", 0 0, L_0x1c9e4d0;  1 drivers
v0x1bc5990_0 .net *"_ivl_6", 0 0, L_0x1c9e5d0;  1 drivers
v0x1bc52f0_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1bc5390_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1bc4fe0_0 .net "data", 0 0, L_0x1c9f550;  alias, 1 drivers
v0x1bc5080_0 .net "feedback", 0 0, L_0x1c9e260;  alias, 1 drivers
v0x1bc4cd0_0 .net "j", 0 0, L_0x1c9e750;  1 drivers
v0x1bc4d70_0 .net "k", 0 0, L_0x1c9e8b0;  1 drivers
v0x1bc46b0_0 .net "ld", 0 0, L_0x1c9cfb0;  alias, 1 drivers
v0x1c41d20_0 .net "q", 0 0, v0x1be6ca0_0;  alias, 1 drivers
v0x1c41680_0 .net "to_j", 0 0, L_0x1c9e560;  1 drivers
v0x1c41720_0 .net "to_j_and_k", 0 0, L_0x1c9e440;  1 drivers
v0x1c41370_0 .net "to_k", 0 0, L_0x1c9e640;  1 drivers
S_0x1c22dd0 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1c37c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1c9e970 .functor NOT 1, v0x1be6ca0_0, C4<0>, C4<0>, C4<0>;
v0x1be7220_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1be72c0_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1be6f10_0 .net "j", 0 0, L_0x1c9e750;  alias, 1 drivers
v0x1be6c00_0 .net "k", 0 0, L_0x1c9e8b0;  alias, 1 drivers
v0x1be6ca0_0 .var "q", 0 0;
v0x1be68f0_0 .net "q_bar", 0 0, L_0x1c9e970;  alias, 1 drivers
S_0x1c25a70 .scope module, "OUTPUT_QC" "output_section" 10 40, 11 4 0, S_0x1bc49c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1c9dba0 .functor OR 1, L_0x1c9dae0, L_0x1c9cfb0, C4<0>, C4<0>;
L_0x1c9dc30 .functor AND 1, L_0x1c9cfb0, L_0x1c9ddf0, C4<1>, C4<1>;
L_0x1c9dcc0 .functor NOT 1, L_0x1c9dc30, C4<0>, C4<0>, C4<0>;
L_0x1c9dd80 .functor AND 1, L_0x1c9f680, L_0x1c9cfb0, C4<1>, C4<1>;
L_0x1c9ddf0 .functor NOT 1, L_0x1c9dd80, C4<0>, C4<0>, C4<0>;
L_0x1c9df00 .functor AND 1, L_0x1c9dcc0, L_0x1c9dba0, C4<1>, C4<1>;
L_0x1c9e0a0 .functor AND 1, L_0x1c9ddf0, L_0x1c9dba0, C4<1>, C4<1>;
v0x1badaf0_0 .net "NOTHING", 0 0, L_0x1c9e160;  1 drivers
v0x1badbb0_0 .net *"_ivl_2", 0 0, L_0x1c9dc30;  1 drivers
v0x1bad7e0_0 .net *"_ivl_6", 0 0, L_0x1c9dd80;  1 drivers
v0x1bad4d0_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1bad570_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1c110a0_0 .net "data", 0 0, L_0x1c9f680;  alias, 1 drivers
v0x1c11140_0 .net "feedback", 0 0, L_0x1c9dae0;  alias, 1 drivers
v0x1bda220_0 .net "j", 0 0, L_0x1c9df00;  1 drivers
v0x1bda2c0_0 .net "k", 0 0, L_0x1c9e0a0;  1 drivers
v0x1bdaa20_0 .net "ld", 0 0, L_0x1c9cfb0;  alias, 1 drivers
v0x1bdaac0_0 .net "q", 0 0, v0x1bed560_0;  alias, 1 drivers
v0x1bcef40_0 .net "to_j", 0 0, L_0x1c9dcc0;  1 drivers
v0x1bcefe0_0 .net "to_j_and_k", 0 0, L_0x1c9dba0;  1 drivers
v0x1bcf740_0 .net "to_k", 0 0, L_0x1c9ddf0;  1 drivers
S_0x1c276e0 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1c25a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1c9e160 .functor NOT 1, v0x1bed560_0, C4<0>, C4<0>, C4<0>;
v0x1c40d50_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c40df0_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1c40a40_0 .net "j", 0 0, L_0x1c9df00;  alias, 1 drivers
v0x1c40ae0_0 .net "k", 0 0, L_0x1c9e0a0;  alias, 1 drivers
v0x1bed560_0 .var "q", 0 0;
v0x1c2eda0_0 .net "q_bar", 0 0, L_0x1c9e160;  alias, 1 drivers
S_0x1c28710 .scope module, "OUTPUT_QD" "output_section" 10 29, 11 4 0, S_0x1bc49c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1c9d370 .functor OR 1, L_0x1c9d2b0, L_0x1c9cfb0, C4<0>, C4<0>;
L_0x1c9d3e0 .functor AND 1, L_0x1c9cfb0, L_0x1bf09e0, C4<1>, C4<1>;
L_0x1c9d470 .functor NOT 1, L_0x1c9d3e0, C4<0>, C4<0>, C4<0>;
L_0x1c9d530 .functor AND 1, L_0x1c9f7b0, L_0x1c9cfb0, C4<1>, C4<1>;
L_0x1bf09e0 .functor NOT 1, L_0x1c9d530, C4<0>, C4<0>, C4<0>;
L_0x1c9d750 .functor AND 1, L_0x1c9d470, L_0x1c9d370, C4<1>, C4<1>;
L_0x1c9d8b0 .functor AND 1, L_0x1bf09e0, L_0x1c9d370, C4<1>, C4<1>;
v0x1bb3c60_0 .net "NOTHING", 0 0, L_0x1c9d970;  1 drivers
v0x1bb3d20_0 .net *"_ivl_2", 0 0, L_0x1c9d3e0;  1 drivers
v0x1c13550_0 .net *"_ivl_6", 0 0, L_0x1c9d530;  1 drivers
v0x1c13610_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c18110_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1c18200_0 .net "data", 0 0, L_0x1c9f7b0;  alias, 1 drivers
v0x1c169a0_0 .net "feedback", 0 0, L_0x1c9d2b0;  alias, 1 drivers
v0x1c16a40_0 .net "j", 0 0, L_0x1c9d750;  1 drivers
v0x1c1b4a0_0 .net "k", 0 0, L_0x1c9d8b0;  1 drivers
v0x1c1b570_0 .net "ld", 0 0, L_0x1c9cfb0;  alias, 1 drivers
v0x1c19d30_0 .net "q", 0 0, v0x1b8a6f0_0;  alias, 1 drivers
v0x1c19dd0_0 .net "to_j", 0 0, L_0x1c9d470;  1 drivers
v0x1c1e830_0 .net "to_j_and_k", 0 0, L_0x1c9d370;  1 drivers
v0x1c1e8d0_0 .net "to_k", 0 0, L_0x1bf09e0;  1 drivers
S_0x1c14cc0 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1c28710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1c9d970 .functor NOT 1, v0x1b8a6f0_0, C4<0>, C4<0>, C4<0>;
v0x1c0fa20_0 .net "clk", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c0fac0_0 .net "clr_bar", 0 0, v0x1c99780_0;  alias, 1 drivers
v0x1bbc200_0 .net "j", 0 0, L_0x1c9d750;  alias, 1 drivers
v0x1bbb250_0 .net "k", 0 0, L_0x1c9d8b0;  alias, 1 drivers
v0x1b8a6f0_0 .var "q", 0 0;
v0x1b8a7b0_0 .net "q_bar", 0 0, L_0x1c9d970;  alias, 1 drivers
S_0x1ba0000 .scope module, "MUX8" "ta157_8" 5 58, 13 7 0, S_0x1bb09d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1bcdb90 .functor NOT 1, L_0x7f90559800a8, C4<0>, C4<0>, C4<0>;
v0x1b8d5b0_0 .net "A8", 7 0, L_0x1c9f9f0;  alias, 1 drivers
v0x1b8d690_0 .net "B8", 7 0, L_0x7f9055980060;  alias, 1 drivers
v0x1b8ead0_0 .net "EN", 0 0, L_0x1bcdb90;  1 drivers
v0x1b8ebc0_0 .net "EN_BAR", 0 0, L_0x7f90559800a8;  alias, 1 drivers
v0x1b8e2e0_0 .net "S", 0 0, v0x1c99410_0;  alias, 1 drivers
v0x1b92340_0 .net "Y8", 7 0, L_0x1c9ff30;  alias, 1 drivers
L_0x1c9fcb0 .part L_0x1c9f9f0, 0, 4;
L_0x1c9fd50 .part L_0x7f9055980060, 0, 4;
L_0x1c9fdf0 .part L_0x1c9f9f0, 4, 4;
L_0x1c9fe90 .part L_0x7f9055980060, 4, 4;
L_0x1c9ff30 .concat8 [ 4 4 0 0], v0x1ba6d00_0, v0x1b8c0f0_0;
S_0x1b9f810 .scope module, "MUX0" "jeff_74x157" 13 20, 14 2 0, S_0x1ba0000;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1ba3890_0 .net "a", 3 0, L_0x1c9fcb0;  1 drivers
v0x1ba3990_0 .net "b", 3 0, L_0x1c9fd50;  1 drivers
v0x1ba30a0_0 .net "en", 0 0, L_0x1bcdb90;  alias, 1 drivers
v0x1ba3140_0 .net "s", 0 0, v0x1c99410_0;  alias, 1 drivers
v0x1ba6d00_0 .var "y", 3 0;
E_0x1c0a110 .event edge, v0x1ba30a0_0, v0x1ba3140_0, v0x1ba3890_0, v0x1ba3990_0;
S_0x1ba6510 .scope module, "MUX1" "jeff_74x157" 13 29, 14 2 0, S_0x1ba0000;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1baa090_0 .net "a", 3 0, L_0x1c9fdf0;  1 drivers
v0x1baa190_0 .net "b", 3 0, L_0x1c9fe90;  1 drivers
v0x1ba98a0_0 .net "en", 0 0, L_0x1bcdb90;  alias, 1 drivers
v0x1ba9940_0 .net "s", 0 0, v0x1c99410_0;  alias, 1 drivers
v0x1b8c0f0_0 .var "y", 3 0;
E_0x1bd39c0 .event edge, v0x1ba30a0_0, v0x1ba3140_0, v0x1baa090_0, v0x1baa190_0;
S_0x1b91b50 .scope module, "OPCODEDEC0" "opcodedec" 5 67, 15 6 0, S_0x1bb09d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 4 "MW_AD_HIGH";
    .port_info 2 /INPUT 4 "MW_BOP";
    .port_info 3 /OUTPUT 4 "TO_COUNTER";
    .port_info 4 /OUTPUT 1 "EIL_BAR";
L_0x1c9ffd0 .functor BUFZ 1, L_0x1ca0310, C4<0>, C4<0>, C4<0>;
v0x1c44aa0_0 .net "EIL_BAR", 0 0, L_0x1c9ffd0;  alias, 1 drivers
L_0x7f9055980138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c44b60_0 .net "LOW", 0 0, L_0x7f9055980138;  1 drivers
v0x1c446b0_0 .net "MW_AD_HIGH", 7 4, L_0x1c99aa0;  alias, 1 drivers
v0x1c447a0_0 .net "MW_BOP", 12 9, L_0x1c99c70;  alias, 1 drivers
v0x1be5170_0 .net "OPCODE", 3 0, v0x1c996c0_0;  alias, 1 drivers
v0x1be4d80_0 .net "TO_COUNTER", 7 4, v0x1c48a00_0;  alias, 1 drivers
v0x1be4e40_0 .net "W1", 0 0, L_0x1ca0310;  1 drivers
L_0x1ca0380 .part L_0x1c99c70, 0, 1;
L_0x1ca0470 .part L_0x1c99c70, 1, 1;
L_0x1ca05f0 .part L_0x1c99c70, 2, 1;
L_0x1ca0690 .part L_0x1c99c70, 3, 1;
S_0x1b95760 .scope module, "U1" "ta157_4" 15 22, 16 7 0, S_0x1b91b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A4";
    .port_info 1 /INPUT 4 "B4";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 4 "Y4";
L_0x1ca0150 .functor NOT 1, L_0x7f9055980138, C4<0>, C4<0>, C4<0>;
v0x1c11690_0 .net "A4", 3 0, v0x1c996c0_0;  alias, 1 drivers
v0x1c11750_0 .net "B4", 3 0, L_0x1c99aa0;  alias, 1 drivers
v0x1c43a90_0 .net "EN", 0 0, L_0x1ca0150;  1 drivers
v0x1c43b90_0 .net "EN_BAR", 0 0, L_0x7f9055980138;  alias, 1 drivers
v0x1c436a0_0 .net "S", 0 0, L_0x1ca0310;  alias, 1 drivers
v0x1c43790_0 .net "Y4", 3 0, v0x1c48a00_0;  alias, 1 drivers
S_0x1b94f70 .scope module, "MUX0" "jeff_74x157" 16 19, 14 2 0, S_0x1b95760;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1b98ac0_0 .net "a", 3 0, v0x1c996c0_0;  alias, 1 drivers
v0x1b98ba0_0 .net "b", 3 0, L_0x1c99aa0;  alias, 1 drivers
v0x1b982d0_0 .net "en", 0 0, L_0x1ca0150;  alias, 1 drivers
v0x1b98370_0 .net "s", 0 0, L_0x1ca0310;  alias, 1 drivers
v0x1c48a00_0 .var "y", 3 0;
E_0x1be1420 .event edge, v0x1b982d0_0, v0x1b98370_0, v0x1b98ac0_0, v0x1b98ba0_0;
S_0x1c42a20 .scope module, "U2" "nand4" 15 32, 17 2 0, S_0x1b91b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x1ca01c0 .functor AND 1, L_0x1ca0380, L_0x1ca0470, C4<1>, C4<1>;
L_0x1ca0230 .functor AND 1, L_0x1ca01c0, L_0x1ca05f0, C4<1>, C4<1>;
L_0x1ca02a0 .functor AND 1, L_0x1ca0230, L_0x1ca0690, C4<1>, C4<1>;
L_0x1ca0310 .functor NOT 1, L_0x1ca02a0, C4<0>, C4<0>, C4<0>;
v0x1c47ab0_0 .net *"_ivl_0", 0 0, L_0x1ca01c0;  1 drivers
v0x1c47bb0_0 .net *"_ivl_2", 0 0, L_0x1ca0230;  1 drivers
v0x1c472c0_0 .net *"_ivl_4", 0 0, L_0x1ca02a0;  1 drivers
v0x1c473a0_0 .net "a", 0 0, L_0x1ca0380;  1 drivers
v0x1c45ab0_0 .net "b", 0 0, L_0x1ca0470;  1 drivers
v0x1c45bc0_0 .net "c", 0 0, L_0x1ca05f0;  1 drivers
v0x1c456c0_0 .net "d", 0 0, L_0x1ca0690;  1 drivers
v0x1c45780_0 .net "y", 0 0, L_0x1ca0310;  alias, 1 drivers
S_0x1be4970 .scope module, "XOR_2" "xor2" 5 94, 18 2 0, S_0x1bb09d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1ca10e0 .functor XOR 1, L_0x1ca1150, L_0x1ca0840, C4<0>, C4<0>;
v0x1be4580_0 .net "a", 0 0, L_0x1ca1150;  1 drivers
v0x1be4660_0 .net "b", 0 0, L_0x1ca0840;  alias, 1 drivers
v0x1be5d90_0 .net "y", 0 0, L_0x1ca10e0;  alias, 1 drivers
S_0x1c3edd0 .scope module, "PROCESSOR_SECTION" "processor" 4 88, 19 4 0, S_0x1bd0b60;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN_A";
    .port_info 1 /INPUT 8 "DATA_IN_B";
    .port_info 2 /INPUT 1 "SYSTEM_CLK";
    .port_info 3 /INPUT 1 "EIL_BAR";
    .port_info 4 /INPUT 11 "CONTROL_BITS";
    .port_info 5 /OUTPUT 4 "STATUS_BITS";
    .port_info 6 /OUTPUT 8 "DATA_OUT";
L_0x1ca1320 .functor BUFZ 8, L_0x1c7d570, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1c96d80_0 .net "ALU_DEST", 23 21, L_0x1ca1620;  1 drivers
v0x1c96e60_0 .net "ALU_FUNC", 19 15, L_0x1ca14e0;  1 drivers
v0x1c96f50_0 .net "ALU_IN_A", 7 0, L_0x1ca77f0;  1 drivers
v0x1c97070_0 .net "ALU_IN_B", 7 0, L_0x1ca7b80;  1 drivers
v0x1c97160_0 .net "ALU_OUT", 7 0, L_0x1cb6ed0;  1 drivers
v0x1c97270_0 .net "A_SOURCE", 0 0, L_0x1ca11f0;  1 drivers
v0x1c97310_0 .net "B_SOURCE", 0 0, L_0x1ca13b0;  1 drivers
v0x1c973b0_0 .net "CIN", 0 0, L_0x1ca1580;  1 drivers
v0x1c97560_0 .net "CONTROL_BITS", 23 13, L_0x1c99d10;  alias, 1 drivers
v0x1c97620_0 .net "DATA_IN_A", 7 0, v0x1c98f80_0;  alias, 1 drivers
v0x1c976c0_0 .net "DATA_IN_B", 7 0, v0x1c990f0_0;  alias, 1 drivers
v0x1c977d0_0 .net "DATA_OUT", 7 0, L_0x1ca1320;  alias, 1 drivers
v0x1c978b0_0 .net "DATA_OUT_A", 7 0, L_0x1ca2b10;  1 drivers
v0x1c97970_0 .net "DATA_OUT_B", 7 0, L_0x1ca4100;  1 drivers
v0x1c97a30_0 .net "DATA_OUT_TA", 7 0, L_0x1ca5900;  1 drivers
v0x1c97af0_0 .net "DATA_OUT_TB", 7 0, L_0x1ca7230;  1 drivers
v0x1c97bb0_0 .net "EIL_BAR", 0 0, L_0x1c9ffd0;  alias, 1 drivers
v0x1c97d60_0 .net "IN_ZP", 7 0, L_0x1c7d570;  1 drivers
L_0x7f9055980180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c97e00_0 .net "LOW", 0 0, L_0x7f9055980180;  1 drivers
v0x1c97ea0_0 .net "STATUS_BITS", 3 0, L_0x1cb9720;  alias, 1 drivers
v0x1c97f40_0 .net "SYSTEM_CLK", 0 0, v0x1c998b0_0;  alias, 1 drivers
L_0x1ca11f0 .part L_0x1c99d10, 0, 1;
L_0x1ca13b0 .part L_0x1c99d10, 1, 1;
L_0x1ca14e0 .part L_0x1c99d10, 2, 5;
L_0x1ca1580 .part L_0x1c99d10, 7, 1;
L_0x1ca1620 .part L_0x1c99d10, 8, 3;
L_0x1ca5a80 .part L_0x1ca1620, 0, 1;
L_0x1ca73b0 .part L_0x1ca1620, 1, 1;
L_0x1c75d70 .part L_0x1ca1620, 2, 1;
L_0x1cb9720 .concat8 [ 1 1 1 1], L_0x1ca7c20, L_0x1cb4ee0, L_0x1caf430, L_0x1cb90f0;
S_0x1c401f0 .scope module, "ALU1" "alu" 19 92, 20 4 0, S_0x1c3edd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "IN_A";
    .port_info 1 /INPUT 8 "IN_B";
    .port_info 2 /INPUT 1 "CIN";
    .port_info 3 /INPUT 5 "ALU_FUNC";
    .port_info 4 /OUTPUT 8 "OUT8";
    .port_info 5 /OUTPUT 1 "C4";
    .port_info 6 /OUTPUT 1 "C8";
    .port_info 7 /OUTPUT 1 "Z";
L_0x1ca7c20 .functor BUFZ 1, L_0x1cad610, C4<0>, C4<0>, C4<0>;
v0x1c42c00_0 .net "AEQB1", 0 0, L_0x1cadc40;  1 drivers
v0x1c70bb0_0 .net "AEQB2", 0 0, L_0x1cb5550;  1 drivers
v0x1c70d00_0 .net "ALU_FUNC", 19 15, L_0x1ca14e0;  alias, 1 drivers
v0x1c70da0_0 .net "C4", 0 0, L_0x1ca7c20;  1 drivers
v0x1c70e60_0 .net "C8", 0 0, L_0x1cb4ee0;  1 drivers
v0x1c70f00_0 .net "CARRY", 0 0, L_0x1cad610;  1 drivers
v0x1c70fa0_0 .net "CIN", 0 0, L_0x1ca1580;  alias, 1 drivers
v0x1c71040_0 .net "IN_A", 7 0, L_0x1ca77f0;  alias, 1 drivers
v0x1c71120_0 .net "IN_B", 7 0, L_0x1ca7b80;  alias, 1 drivers
v0x1c71290_0 .net "NOTHING1", 0 0, L_0x1cad9d0;  1 drivers
v0x1c71330_0 .net "NOTHING2", 0 0, L_0x1cad240;  1 drivers
v0x1c713d0_0 .net "NOTHING3", 0 0, L_0x1cb52e0;  1 drivers
v0x1c71470_0 .net "NOTHING4", 0 0, L_0x1cb4b10;  1 drivers
v0x1c71510_0 .net "OUT8", 7 0, L_0x1cb6ed0;  alias, 1 drivers
v0x1c715f0_0 .net "Z", 0 0, L_0x1caf430;  1 drivers
L_0x1caeae0 .part L_0x1ca77f0, 3, 1;
L_0x1caec30 .part L_0x1ca77f0, 2, 1;
L_0x1caecd0 .part L_0x1ca77f0, 1, 1;
L_0x1caed70 .part L_0x1ca77f0, 0, 1;
L_0x1caee10 .part L_0x1ca7b80, 3, 1;
L_0x1caef40 .part L_0x1ca7b80, 2, 1;
L_0x1caefe0 .part L_0x1ca7b80, 1, 1;
L_0x1caf080 .part L_0x1ca7b80, 0, 1;
L_0x1caf120 .part L_0x1ca14e0, 3, 1;
L_0x1caf1c0 .part L_0x1ca14e0, 2, 1;
L_0x1caf2f0 .part L_0x1ca14e0, 1, 1;
L_0x1caf390 .part L_0x1ca14e0, 0, 1;
L_0x1caf4a0 .part L_0x1ca14e0, 4, 1;
L_0x1cb63f0 .part L_0x1ca77f0, 7, 1;
L_0x1cb65a0 .part L_0x1ca77f0, 6, 1;
L_0x1cb6640 .part L_0x1ca77f0, 5, 1;
L_0x1cb66e0 .part L_0x1ca77f0, 4, 1;
L_0x1cb6780 .part L_0x1ca7b80, 7, 1;
L_0x1cb69d0 .part L_0x1ca7b80, 6, 1;
L_0x1cb6a70 .part L_0x1ca7b80, 5, 1;
L_0x1cb6930 .part L_0x1ca7b80, 4, 1;
L_0x1cb6bc0 .part L_0x1ca14e0, 3, 1;
L_0x1cb6b10 .part L_0x1ca14e0, 2, 1;
L_0x1cb6e30 .part L_0x1ca14e0, 1, 1;
L_0x1cb6d70 .part L_0x1ca14e0, 0, 1;
L_0x1cb6fa0 .part L_0x1ca14e0, 4, 1;
LS_0x1cb6ed0_0_0 .concat8 [ 1 1 1 1], L_0x1cae9e0, L_0x1cae8e0, L_0x1cae7e0, L_0x1cae700;
LS_0x1cb6ed0_0_4 .concat8 [ 1 1 1 1], L_0x1cb62f0, L_0x1cb61f0, L_0x1cb60f0, L_0x1cb6010;
L_0x1cb6ed0 .concat8 [ 4 4 0 0], LS_0x1cb6ed0_0_0, LS_0x1cb6ed0_0_4;
S_0x1c3fdb0 .scope module, "AND1" "and2" 20 73, 21 2 0, S_0x1c401f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1caf430 .functor AND 1, L_0x1cadc40, L_0x1cb5550, C4<1>, C4<1>;
v0x1c3f9c0_0 .net "a", 0 0, L_0x1cadc40;  alias, 1 drivers
v0x1c3fa80_0 .net "b", 0 0, L_0x1cb5550;  alias, 1 drivers
v0x1b89800_0 .net "y", 0 0, L_0x1caf430;  alias, 1 drivers
S_0x1b88ea0 .scope module, "U1" "ta181_bar" 20 23, 22 8 0, S_0x1c401f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
v0x1bebcb0_0 .net "A0_BAR", 0 0, L_0x1caed70;  1 drivers
v0x1c5b2f0_0 .net "A0_SIG", 0 0, L_0x1cadfe0;  1 drivers
v0x1c5b390_0 .net "A1_BAR", 0 0, L_0x1caecd0;  1 drivers
v0x1c5b430_0 .net "A1_SIG", 0 0, L_0x1cadee0;  1 drivers
v0x1c5b4d0_0 .net "A2_BAR", 0 0, L_0x1caec30;  1 drivers
v0x1c5b570_0 .net "A2_SIG", 0 0, L_0x1cadde0;  1 drivers
v0x1c5b610_0 .net "A3_BAR", 0 0, L_0x1caeae0;  1 drivers
v0x1c5b6b0_0 .net "A3_SIG", 0 0, L_0x1cadd00;  1 drivers
v0x1c5b750_0 .net "AEQB", 0 0, L_0x1cadc40;  alias, 1 drivers
v0x1c5b880_0 .net "B0_BAR", 0 0, L_0x1caf080;  1 drivers
v0x1c5b920_0 .net "B0_SIG", 0 0, L_0x1cae580;  1 drivers
v0x1c5b9c0_0 .net "B1_BAR", 0 0, L_0x1caefe0;  1 drivers
v0x1c5ba60_0 .net "B1_SIG", 0 0, L_0x1cae400;  1 drivers
v0x1c5bb00_0 .net "B2_BAR", 0 0, L_0x1caef40;  1 drivers
v0x1c5bba0_0 .net "B2_SIG", 0 0, L_0x1cae280;  1 drivers
v0x1c5bc40_0 .net "B3_BAR", 0 0, L_0x1caee10;  1 drivers
v0x1c5bce0_0 .net "B3_SIG", 0 0, L_0x1cae0e0;  1 drivers
v0x1c5be90_0 .net "CI", 0 0, L_0x1ca1580;  alias, 1 drivers
v0x1c5bf30_0 .net "CO", 0 0, L_0x1cad610;  alias, 1 drivers
v0x1c5bfd0_0 .net "F0_BAR", 0 0, L_0x1cae9e0;  1 drivers
v0x1c5c070_0 .net "F0_SIG", 0 0, L_0x1cac980;  1 drivers
v0x1c5c110_0 .net "F1_BAR", 0 0, L_0x1cae8e0;  1 drivers
v0x1c5c1b0_0 .net "F1_SIG", 0 0, L_0x1cac580;  1 drivers
v0x1c5c2e0_0 .net "F2_BAR", 0 0, L_0x1cae7e0;  1 drivers
v0x1c5c380_0 .net "F2_SIG", 0 0, L_0x1cac090;  1 drivers
v0x1c5c4b0_0 .net "F3_BAR", 0 0, L_0x1cae700;  1 drivers
v0x1c5c550_0 .net "F3_SIG", 0 0, L_0x1cab700;  1 drivers
v0x1c5c680_0 .net "G_BAR", 0 0, L_0x1cad240;  alias, 1 drivers
v0x1c5c720_0 .net "M", 0 0, L_0x1caf4a0;  1 drivers
v0x1c5c7c0_0 .net "P_BAR", 0 0, L_0x1cad9d0;  alias, 1 drivers
v0x1c5c860_0 .net "S0", 0 0, L_0x1caf390;  1 drivers
o0x7f90559d6138 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c5c900_0 .net "S0_SIG", 0 0, o0x7f90559d6138;  0 drivers
v0x1c5c9a0_0 .net "S1", 0 0, L_0x1caf2f0;  1 drivers
o0x7f90559d6168 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c5bd80_0 .net "S1_SIG", 0 0, o0x7f90559d6168;  0 drivers
v0x1c5cc50_0 .net "S2", 0 0, L_0x1caf1c0;  1 drivers
o0x7f90559d6198 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c5ccf0_0 .net "S2_SIG", 0 0, o0x7f90559d6198;  0 drivers
v0x1c5cd90_0 .net "S3", 0 0, L_0x1caf120;  1 drivers
o0x7f90559d61c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c5ce30_0 .net "S3_SIG", 0 0, o0x7f90559d61c8;  0 drivers
S_0x1c10eb0 .scope module, "INV1" "not1" 22 53, 23 2 0, S_0x1b88ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cadd00 .functor NOT 1, L_0x1caeae0, C4<0>, C4<0>, C4<0>;
v0x1c42cc0_0 .net "a", 0 0, L_0x1caeae0;  alias, 1 drivers
v0x1b89310_0 .net "y", 0 0, L_0x1cadd00;  alias, 1 drivers
S_0x1a9e620 .scope module, "INV10" "not1" 22 62, 23 2 0, S_0x1b88ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cae7e0 .functor NOT 1, L_0x1cac090, C4<0>, C4<0>, C4<0>;
v0x1b89430_0 .net "a", 0 0, L_0x1cac090;  alias, 1 drivers
v0x1aa73d0_0 .net "y", 0 0, L_0x1cae7e0;  alias, 1 drivers
S_0x1ba1b70 .scope module, "INV11" "not1" 22 63, 23 2 0, S_0x1b88ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cae8e0 .functor NOT 1, L_0x1cac580, C4<0>, C4<0>, C4<0>;
v0x1c47e80_0 .net "a", 0 0, L_0x1cac580;  alias, 1 drivers
v0x1c47f40_0 .net "y", 0 0, L_0x1cae8e0;  alias, 1 drivers
S_0x1c42610 .scope module, "INV12" "not1" 22 64, 23 2 0, S_0x1b88ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cae9e0 .functor NOT 1, L_0x1cac980, C4<0>, C4<0>, C4<0>;
v0x1beccc0_0 .net "a", 0 0, L_0x1cac980;  alias, 1 drivers
v0x1becda0_0 .net "y", 0 0, L_0x1cae9e0;  alias, 1 drivers
S_0x1beb7c0 .scope module, "INV2" "not1" 22 54, 23 2 0, S_0x1b88ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cadde0 .functor NOT 1, L_0x1caec30, C4<0>, C4<0>, C4<0>;
v0x1bea050_0 .net "a", 0 0, L_0x1caec30;  alias, 1 drivers
v0x1bea130_0 .net "y", 0 0, L_0x1cadde0;  alias, 1 drivers
S_0x1be8b00 .scope module, "INV3" "not1" 22 55, 23 2 0, S_0x1b88ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cadee0 .functor NOT 1, L_0x1caecd0, C4<0>, C4<0>, C4<0>;
v0x1c0de00_0 .net "a", 0 0, L_0x1caecd0;  alias, 1 drivers
v0x1c0dee0_0 .net "y", 0 0, L_0x1cadee0;  alias, 1 drivers
S_0x1c498d0 .scope module, "INV4" "not1" 22 56, 23 2 0, S_0x1b88ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cadfe0 .functor NOT 1, L_0x1caed70, C4<0>, C4<0>, C4<0>;
v0x1c47700_0 .net "a", 0 0, L_0x1caed70;  alias, 1 drivers
v0x1c477c0_0 .net "y", 0 0, L_0x1cadfe0;  alias, 1 drivers
S_0x1bcdee0 .scope module, "INV5" "not1" 22 57, 23 2 0, S_0x1b88ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cae0e0 .functor NOT 1, L_0x1caee10, C4<0>, C4<0>, C4<0>;
v0x1c44cc0_0 .net "a", 0 0, L_0x1caee10;  alias, 1 drivers
v0x1c44d80_0 .net "y", 0 0, L_0x1cae0e0;  alias, 1 drivers
S_0x1c43cb0 .scope module, "INV6" "not1" 22 58, 23 2 0, S_0x1b88ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cae280 .functor NOT 1, L_0x1caef40, C4<0>, C4<0>, C4<0>;
v0x1b974f0_0 .net "a", 0 0, L_0x1caef40;  alias, 1 drivers
v0x1ba8870_0 .net "y", 0 0, L_0x1cae280;  alias, 1 drivers
S_0x1ba5400 .scope module, "INV7" "not1" 22 59, 23 2 0, S_0x1b88ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cae400 .functor NOT 1, L_0x1caefe0, C4<0>, C4<0>, C4<0>;
v0x1ba8970_0 .net "a", 0 0, L_0x1caefe0;  alias, 1 drivers
v0x1b93fb0_0 .net "y", 0 0, L_0x1cae400;  alias, 1 drivers
S_0x1c119d0 .scope module, "INV8" "not1" 22 60, 23 2 0, S_0x1b88ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cae580 .functor NOT 1, L_0x1caf080, C4<0>, C4<0>, C4<0>;
v0x1b940d0_0 .net "a", 0 0, L_0x1caf080;  alias, 1 drivers
v0x1be8ed0_0 .net "y", 0 0, L_0x1cae580;  alias, 1 drivers
S_0x1bed070 .scope module, "INV9" "not1" 22 61, 23 2 0, S_0x1b88ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cae700 .functor NOT 1, L_0x1cab700, C4<0>, C4<0>, C4<0>;
v0x1be8fd0_0 .net "a", 0 0, L_0x1cab700;  alias, 1 drivers
v0x1bebb90_0 .net "y", 0 0, L_0x1cae700;  alias, 1 drivers
S_0x1bc5e50 .scope module, "U1" "jeff_74x181" 22 28, 24 15 0, S_0x1b88ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x1ac04a0_0 .net "a0", 0 0, L_0x1cadfe0;  alias, 1 drivers
v0x1ac0560_0 .net "a1", 0 0, L_0x1cadee0;  alias, 1 drivers
v0x1ac0620_0 .net "a2", 0 0, L_0x1cadde0;  alias, 1 drivers
v0x1ac06c0_0 .net "a3", 0 0, L_0x1cadd00;  alias, 1 drivers
v0x1ac0760_0 .net "aeqb", 0 0, L_0x1cadc40;  alias, 1 drivers
v0x1ac08a0_0 .net "b0", 0 0, L_0x1cae580;  alias, 1 drivers
v0x1abd240_0 .net "b1", 0 0, L_0x1cae400;  alias, 1 drivers
v0x1abd330_0 .net "b2", 0 0, L_0x1cae280;  alias, 1 drivers
v0x1abd420_0 .net "b3", 0 0, L_0x1cae0e0;  alias, 1 drivers
v0x1abd550_0 .net "ci_bar", 0 0, L_0x1ca1580;  alias, 1 drivers
v0x1abd5f0_0 .net "co_bar", 0 0, L_0x1cad610;  alias, 1 drivers
v0x1c5a0b0_0 .net "f0", 0 0, L_0x1cac980;  alias, 1 drivers
v0x1c5a150_0 .net "f1", 0 0, L_0x1cac580;  alias, 1 drivers
v0x1c5a1f0_0 .net "f2", 0 0, L_0x1cac090;  alias, 1 drivers
v0x1c5a290_0 .net "f3", 0 0, L_0x1cab700;  alias, 1 drivers
v0x1c5a330_0 .net "input0_out1", 0 0, L_0x1caa220;  1 drivers
v0x1c5a3d0_0 .net "input0_out2", 0 0, L_0x1caa6c0;  1 drivers
v0x1c5a580_0 .net "input1_out1", 0 0, L_0x1ca9680;  1 drivers
v0x1c5a620_0 .net "input1_out2", 0 0, L_0x1ca9c60;  1 drivers
v0x1c5a6c0_0 .net "input2_out1", 0 0, L_0x1ca8b30;  1 drivers
v0x1c5a760_0 .net "input2_out2", 0 0, L_0x1ca8fd0;  1 drivers
v0x1c5a890_0 .net "input3_out1", 0 0, L_0x1ca80a0;  1 drivers
v0x1c5a930_0 .net "input3_out2", 0 0, L_0x1ca8580;  1 drivers
v0x1c5a9d0_0 .net "m", 0 0, L_0x1caf4a0;  alias, 1 drivers
v0x1c5aa70_0 .net "m_bar", 0 0, L_0x1caa780;  1 drivers
v0x1c5ab10_0 .net "s0", 0 0, o0x7f90559d6138;  alias, 0 drivers
v0x1c5ac40_0 .net "s1", 0 0, o0x7f90559d6168;  alias, 0 drivers
v0x1c5ad70_0 .net "s2", 0 0, o0x7f90559d6198;  alias, 0 drivers
v0x1c5aea0_0 .net "s3", 0 0, o0x7f90559d61c8;  alias, 0 drivers
v0x1c5afd0_0 .net "x", 0 0, L_0x1cad9d0;  alias, 1 drivers
v0x1c5b070_0 .net "y", 0 0, L_0x1cad240;  alias, 1 drivers
S_0x1be7d80 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x1bc5e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x1cad8e0 .functor AND 1, L_0x1cab700, L_0x1cac090, C4<1>, C4<1>;
L_0x1cadb80 .functor AND 1, L_0x1cad8e0, L_0x1cac580, C4<1>, C4<1>;
L_0x1cadc40 .functor AND 1, L_0x1cadb80, L_0x1cac980, C4<1>, C4<1>;
v0x1bd12b0_0 .net *"_ivl_0", 0 0, L_0x1cad8e0;  1 drivers
v0x1bd1390_0 .net *"_ivl_2", 0 0, L_0x1cadb80;  1 drivers
v0x1bd1470_0 .net "aeqb", 0 0, L_0x1cadc40;  alias, 1 drivers
v0x1c421e0_0 .net "f0", 0 0, L_0x1cac980;  alias, 1 drivers
v0x1c42280_0 .net "f1", 0 0, L_0x1cac580;  alias, 1 drivers
v0x1c42370_0 .net "f2", 0 0, L_0x1cac090;  alias, 1 drivers
v0x1abf6e0_0 .net "f3", 0 0, L_0x1cab700;  alias, 1 drivers
S_0x1abf7b0 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x1bc5e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x1caca40 .functor AND 1, L_0x1ca80a0, L_0x1ca8fd0, C4<1>, C4<1>;
L_0x1c5a800 .functor OR 1, L_0x1ca8580, L_0x1caca40, C4<0>, C4<0>;
L_0x1cacc10 .functor AND 1, L_0x1ca80a0, L_0x1ca8b30, C4<1>, C4<1>;
L_0x1cacc80 .functor AND 1, L_0x1cacc10, L_0x1ca9c60, C4<1>, C4<1>;
L_0x1cacd40 .functor OR 1, L_0x1c5a800, L_0x1cacc80, C4<0>, C4<0>;
L_0x1cace50 .functor AND 1, L_0x1ca80a0, L_0x1ca8b30, C4<1>, C4<1>;
L_0x1ca8110 .functor AND 1, L_0x1cace50, L_0x1ca9680, C4<1>, C4<1>;
L_0x1cad020 .functor AND 1, L_0x1ca8110, L_0x1caa6c0, C4<1>, C4<1>;
L_0x1cad130 .functor OR 1, L_0x1cacd40, L_0x1cad020, C4<0>, C4<0>;
L_0x1cad240 .functor NOT 1, L_0x1cad130, C4<0>, C4<0>, C4<0>;
L_0x1cad340 .functor NOT 1, L_0x1cad240, C4<0>, C4<0>, C4<0>;
L_0x1cad3b0 .functor AND 1, L_0x1ca80a0, L_0x1ca8b30, C4<1>, C4<1>;
L_0x1cad490 .functor AND 1, L_0x1cad3b0, L_0x1ca9680, C4<1>, C4<1>;
L_0x1cad500 .functor AND 1, L_0x1cad490, L_0x1caa220, C4<1>, C4<1>;
L_0x1cad420 .functor AND 1, L_0x1cad500, L_0x1ca1580, C4<1>, C4<1>;
L_0x1cad610 .functor OR 1, L_0x1cad340, L_0x1cad420, C4<0>, C4<0>;
L_0x1cad7b0 .functor AND 1, L_0x1ca80a0, L_0x1ca8b30, C4<1>, C4<1>;
L_0x1cad820 .functor AND 1, L_0x1cad7b0, L_0x1ca9680, C4<1>, C4<1>;
L_0x1cad720 .functor AND 1, L_0x1cad820, L_0x1caa220, C4<1>, C4<1>;
L_0x1cad9d0 .functor NOT 1, L_0x1cad720, C4<0>, C4<0>, C4<0>;
v0x1bb7cd0_0 .net *"_ivl_0", 0 0, L_0x1caca40;  1 drivers
v0x1bb7db0_0 .net *"_ivl_10", 0 0, L_0x1cace50;  1 drivers
v0x1b9bc80_0 .net *"_ivl_12", 0 0, L_0x1ca8110;  1 drivers
v0x1b9bd60_0 .net *"_ivl_14", 0 0, L_0x1cad020;  1 drivers
v0x1b9be40_0 .net *"_ivl_16", 0 0, L_0x1cad130;  1 drivers
v0x1be6160_0 .net *"_ivl_2", 0 0, L_0x1c5a800;  1 drivers
v0x1be6220_0 .net *"_ivl_20", 0 0, L_0x1cad340;  1 drivers
v0x1be6300_0 .net *"_ivl_22", 0 0, L_0x1cad3b0;  1 drivers
v0x1bc4230_0 .net *"_ivl_24", 0 0, L_0x1cad490;  1 drivers
v0x1bc43a0_0 .net *"_ivl_26", 0 0, L_0x1cad500;  1 drivers
v0x1bc4480_0 .net *"_ivl_28", 0 0, L_0x1cad420;  1 drivers
v0x1c405c0_0 .net *"_ivl_32", 0 0, L_0x1cad7b0;  1 drivers
v0x1c40680_0 .net *"_ivl_34", 0 0, L_0x1cad820;  1 drivers
v0x1c40760_0 .net *"_ivl_36", 0 0, L_0x1cad720;  1 drivers
v0x1bad080_0 .net *"_ivl_4", 0 0, L_0x1cacc10;  1 drivers
v0x1bad160_0 .net *"_ivl_6", 0 0, L_0x1cacc80;  1 drivers
v0x1bad240_0 .net *"_ivl_8", 0 0, L_0x1cacd40;  1 drivers
v0x1bb03a0_0 .net "ci_bar", 0 0, L_0x1ca1580;  alias, 1 drivers
v0x1bb0440_0 .net "co_bar", 0 0, L_0x1cad610;  alias, 1 drivers
v0x1c35190_0 .net "input0_out1", 0 0, L_0x1caa220;  alias, 1 drivers
v0x1c35250_0 .net "input0_out2", 0 0, L_0x1caa6c0;  alias, 1 drivers
v0x1c35310_0 .net "input1_out1", 0 0, L_0x1ca9680;  alias, 1 drivers
v0x1c353d0_0 .net "input1_out2", 0 0, L_0x1ca9c60;  alias, 1 drivers
v0x1c36250_0 .net "input2_out1", 0 0, L_0x1ca8b30;  alias, 1 drivers
v0x1c36310_0 .net "input2_out2", 0 0, L_0x1ca8fd0;  alias, 1 drivers
v0x1c363d0_0 .net "input3_out1", 0 0, L_0x1ca80a0;  alias, 1 drivers
v0x1c36490_0 .net "input3_out2", 0 0, L_0x1ca8580;  alias, 1 drivers
v0x1c36550_0 .net "x", 0 0, L_0x1cad9d0;  alias, 1 drivers
v0x1a48530_0 .net "y", 0 0, L_0x1cad240;  alias, 1 drivers
S_0x1a48750 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x1bc5e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1ca9d20 .functor AND 1, L_0x1cae580, o0x7f90559d61c8, C4<1>, C4<1>;
L_0x1ca9e20 .functor AND 1, L_0x1ca9d20, L_0x1cadfe0, C4<1>, C4<1>;
L_0x1ca9f70 .functor AND 1, L_0x1cadfe0, o0x7f90559d6198, C4<1>, C4<1>;
L_0x1ca9fe0 .functor NOT 1, L_0x1cae580, C4<0>, C4<0>, C4<0>;
L_0x1caa050 .functor AND 1, L_0x1ca9f70, L_0x1ca9fe0, C4<1>, C4<1>;
L_0x1caa110 .functor OR 1, L_0x1ca9e20, L_0x1caa050, C4<0>, C4<0>;
L_0x1caa220 .functor NOT 1, L_0x1caa110, C4<0>, C4<0>, C4<0>;
L_0x1caa2e0 .functor NOT 1, L_0x1cae580, C4<0>, C4<0>, C4<0>;
L_0x1caa3a0 .functor AND 1, L_0x1caa2e0, o0x7f90559d6168, C4<1>, C4<1>;
L_0x1caa460 .functor AND 1, o0x7f90559d6138, L_0x1cae580, C4<1>, C4<1>;
L_0x1caa4d0 .functor OR 1, L_0x1caa3a0, L_0x1caa460, C4<0>, C4<0>;
L_0x1caa590 .functor OR 1, L_0x1caa4d0, L_0x1cadfe0, C4<0>, C4<0>;
L_0x1caa6c0 .functor NOT 1, L_0x1caa590, C4<0>, C4<0>, C4<0>;
v0x1ac8bb0_0 .net *"_ivl_0", 0 0, L_0x1ca9d20;  1 drivers
v0x1ac8c90_0 .net *"_ivl_10", 0 0, L_0x1caa110;  1 drivers
v0x1ac8d70_0 .net *"_ivl_14", 0 0, L_0x1caa2e0;  1 drivers
v0x1ac8e30_0 .net *"_ivl_16", 0 0, L_0x1caa3a0;  1 drivers
v0x1a48930_0 .net *"_ivl_18", 0 0, L_0x1caa460;  1 drivers
v0x1a50fe0_0 .net *"_ivl_2", 0 0, L_0x1ca9e20;  1 drivers
v0x1a510c0_0 .net *"_ivl_20", 0 0, L_0x1caa4d0;  1 drivers
v0x1a511a0_0 .net *"_ivl_22", 0 0, L_0x1caa590;  1 drivers
v0x1a51280_0 .net *"_ivl_4", 0 0, L_0x1ca9f70;  1 drivers
v0x1a51360_0 .net *"_ivl_6", 0 0, L_0x1ca9fe0;  1 drivers
v0x1a915a0_0 .net *"_ivl_8", 0 0, L_0x1caa050;  1 drivers
v0x1a91680_0 .net "a", 0 0, L_0x1cadfe0;  alias, 1 drivers
v0x1a91720_0 .net "b", 0 0, L_0x1cae580;  alias, 1 drivers
v0x1a917f0_0 .net "out1", 0 0, L_0x1caa220;  alias, 1 drivers
v0x1a918c0_0 .net "out2", 0 0, L_0x1caa6c0;  alias, 1 drivers
v0x1a91990_0 .net "s0", 0 0, o0x7f90559d6138;  alias, 0 drivers
v0x1ab9a70_0 .net "s1", 0 0, o0x7f90559d6168;  alias, 0 drivers
v0x1ab9c20_0 .net "s2", 0 0, o0x7f90559d6198;  alias, 0 drivers
v0x1ab9cc0_0 .net "s3", 0 0, o0x7f90559d61c8;  alias, 0 drivers
S_0x1aadf10 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x1bc5e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1ca9090 .functor AND 1, L_0x1cae400, o0x7f90559d61c8, C4<1>, C4<1>;
L_0x1c5af40 .functor AND 1, L_0x1ca9090, L_0x1cadee0, C4<1>, C4<1>;
L_0x1ca9330 .functor AND 1, L_0x1cadee0, o0x7f90559d6198, C4<1>, C4<1>;
L_0x1c5ae10 .functor NOT 1, L_0x1cae400, C4<0>, C4<0>, C4<0>;
L_0x1ca94b0 .functor AND 1, L_0x1ca9330, L_0x1c5ae10, C4<1>, C4<1>;
L_0x1ca9570 .functor OR 1, L_0x1c5af40, L_0x1ca94b0, C4<0>, C4<0>;
L_0x1ca9680 .functor NOT 1, L_0x1ca9570, C4<0>, C4<0>, C4<0>;
L_0x1ca9740 .functor NOT 1, L_0x1cae400, C4<0>, C4<0>, C4<0>;
L_0x1ca9800 .functor AND 1, L_0x1ca9740, o0x7f90559d6168, C4<1>, C4<1>;
L_0x1c5ace0 .functor AND 1, o0x7f90559d6138, L_0x1cae400, C4<1>, C4<1>;
L_0x1c5abb0 .functor OR 1, L_0x1ca9800, L_0x1c5ace0, C4<0>, C4<0>;
L_0x1ca9b30 .functor OR 1, L_0x1c5abb0, L_0x1cadee0, C4<0>, C4<0>;
L_0x1ca9c60 .functor NOT 1, L_0x1ca9b30, C4<0>, C4<0>, C4<0>;
v0x1aae0f0_0 .net *"_ivl_0", 0 0, L_0x1ca9090;  1 drivers
v0x1aae1f0_0 .net *"_ivl_10", 0 0, L_0x1ca9570;  1 drivers
v0x1aae2d0_0 .net *"_ivl_14", 0 0, L_0x1ca9740;  1 drivers
v0x1ab0430_0 .net *"_ivl_16", 0 0, L_0x1ca9800;  1 drivers
v0x1ab0510_0 .net *"_ivl_18", 0 0, L_0x1c5ace0;  1 drivers
v0x1ab0640_0 .net *"_ivl_2", 0 0, L_0x1c5af40;  1 drivers
v0x1ab0720_0 .net *"_ivl_20", 0 0, L_0x1c5abb0;  1 drivers
v0x1ab0800_0 .net *"_ivl_22", 0 0, L_0x1ca9b30;  1 drivers
v0x1a75090_0 .net *"_ivl_4", 0 0, L_0x1ca9330;  1 drivers
v0x1a75170_0 .net *"_ivl_6", 0 0, L_0x1c5ae10;  1 drivers
v0x1a75250_0 .net *"_ivl_8", 0 0, L_0x1ca94b0;  1 drivers
v0x1a75330_0 .net "a", 0 0, L_0x1cadee0;  alias, 1 drivers
v0x1a753d0_0 .net "b", 0 0, L_0x1cae400;  alias, 1 drivers
v0x1a754a0_0 .net "out1", 0 0, L_0x1ca9680;  alias, 1 drivers
v0x1a68580_0 .net "out2", 0 0, L_0x1ca9c60;  alias, 1 drivers
v0x1a68650_0 .net "s0", 0 0, o0x7f90559d6138;  alias, 0 drivers
v0x1a68720_0 .net "s1", 0 0, o0x7f90559d6168;  alias, 0 drivers
v0x1a688d0_0 .net "s2", 0 0, o0x7f90559d6198;  alias, 0 drivers
v0x1a68970_0 .net "s3", 0 0, o0x7f90559d61c8;  alias, 0 drivers
S_0x1a58df0 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x1bc5e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1ca8680 .functor AND 1, L_0x1cae280, o0x7f90559d61c8, C4<1>, C4<1>;
L_0x1ca8780 .functor AND 1, L_0x1ca8680, L_0x1cadde0, C4<1>, C4<1>;
L_0x1ca8880 .functor AND 1, L_0x1cadde0, o0x7f90559d6198, C4<1>, C4<1>;
L_0x1ca88f0 .functor NOT 1, L_0x1cae280, C4<0>, C4<0>, C4<0>;
L_0x1ca8960 .functor AND 1, L_0x1ca8880, L_0x1ca88f0, C4<1>, C4<1>;
L_0x1ca8a20 .functor OR 1, L_0x1ca8780, L_0x1ca8960, C4<0>, C4<0>;
L_0x1ca8b30 .functor NOT 1, L_0x1ca8a20, C4<0>, C4<0>, C4<0>;
L_0x1ca8bf0 .functor NOT 1, L_0x1cae280, C4<0>, C4<0>, C4<0>;
L_0x1ca8cb0 .functor AND 1, L_0x1ca8bf0, o0x7f90559d6168, C4<1>, C4<1>;
L_0x1ca8d70 .functor AND 1, o0x7f90559d6138, L_0x1cae280, C4<1>, C4<1>;
L_0x1ca8de0 .functor OR 1, L_0x1ca8cb0, L_0x1ca8d70, C4<0>, C4<0>;
L_0x1ca8ea0 .functor OR 1, L_0x1ca8de0, L_0x1cadde0, C4<0>, C4<0>;
L_0x1ca8fd0 .functor NOT 1, L_0x1ca8ea0, C4<0>, C4<0>, C4<0>;
v0x1a590f0_0 .net *"_ivl_0", 0 0, L_0x1ca8680;  1 drivers
v0x1a591f0_0 .net *"_ivl_10", 0 0, L_0x1ca8a20;  1 drivers
v0x1aa3c80_0 .net *"_ivl_14", 0 0, L_0x1ca8bf0;  1 drivers
v0x1aa3d40_0 .net *"_ivl_16", 0 0, L_0x1ca8cb0;  1 drivers
v0x1aa3e20_0 .net *"_ivl_18", 0 0, L_0x1ca8d70;  1 drivers
v0x1aa3f50_0 .net *"_ivl_2", 0 0, L_0x1ca8780;  1 drivers
v0x1aa4030_0 .net *"_ivl_20", 0 0, L_0x1ca8de0;  1 drivers
v0x1a8a740_0 .net *"_ivl_22", 0 0, L_0x1ca8ea0;  1 drivers
v0x1a8a820_0 .net *"_ivl_4", 0 0, L_0x1ca8880;  1 drivers
v0x1a8a900_0 .net *"_ivl_6", 0 0, L_0x1ca88f0;  1 drivers
v0x1a8a9e0_0 .net *"_ivl_8", 0 0, L_0x1ca8960;  1 drivers
v0x1a8aac0_0 .net "a", 0 0, L_0x1cadde0;  alias, 1 drivers
v0x1a8ab60_0 .net "b", 0 0, L_0x1cae280;  alias, 1 drivers
v0x1a62420_0 .net "out1", 0 0, L_0x1ca8b30;  alias, 1 drivers
v0x1a624f0_0 .net "out2", 0 0, L_0x1ca8fd0;  alias, 1 drivers
v0x1a625c0_0 .net "s0", 0 0, o0x7f90559d6138;  alias, 0 drivers
v0x1a62660_0 .net "s1", 0 0, o0x7f90559d6168;  alias, 0 drivers
v0x1a62810_0 .net "s2", 0 0, o0x7f90559d6198;  alias, 0 drivers
v0x1a70260_0 .net "s3", 0 0, o0x7f90559d61c8;  alias, 0 drivers
S_0x1a70400 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x1bc5e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1ca7c90 .functor AND 1, L_0x1cae0e0, o0x7f90559d61c8, C4<1>, C4<1>;
L_0x1ca7d90 .functor AND 1, L_0x1ca7c90, L_0x1cadd00, C4<1>, C4<1>;
L_0x1ca7e90 .functor AND 1, L_0x1cadd00, o0x7f90559d6198, C4<1>, C4<1>;
L_0x1ca7f00 .functor NOT 1, L_0x1cae0e0, C4<0>, C4<0>, C4<0>;
L_0x1ca7f70 .functor AND 1, L_0x1ca7e90, L_0x1ca7f00, C4<1>, C4<1>;
L_0x1ca7fe0 .functor OR 1, L_0x1ca7d90, L_0x1ca7f70, C4<0>, C4<0>;
L_0x1ca80a0 .functor NOT 1, L_0x1ca7fe0, C4<0>, C4<0>, C4<0>;
L_0x1ca81a0 .functor NOT 1, L_0x1cae0e0, C4<0>, C4<0>, C4<0>;
L_0x1ca8260 .functor AND 1, L_0x1ca81a0, o0x7f90559d6168, C4<1>, C4<1>;
L_0x1ca8320 .functor AND 1, o0x7f90559d6138, L_0x1cae0e0, C4<1>, C4<1>;
L_0x1ca8390 .functor OR 1, L_0x1ca8260, L_0x1ca8320, C4<0>, C4<0>;
L_0x1ca8450 .functor OR 1, L_0x1ca8390, L_0x1cadd00, C4<0>, C4<0>;
L_0x1ca8580 .functor NOT 1, L_0x1ca8450, C4<0>, C4<0>, C4<0>;
v0x1ac3720_0 .net *"_ivl_0", 0 0, L_0x1ca7c90;  1 drivers
v0x1ac3820_0 .net *"_ivl_10", 0 0, L_0x1ca7fe0;  1 drivers
v0x1ac3900_0 .net *"_ivl_14", 0 0, L_0x1ca81a0;  1 drivers
v0x1ac39c0_0 .net *"_ivl_16", 0 0, L_0x1ca8260;  1 drivers
v0x1ac3aa0_0 .net *"_ivl_18", 0 0, L_0x1ca8320;  1 drivers
v0x1abe870_0 .net *"_ivl_2", 0 0, L_0x1ca7d90;  1 drivers
v0x1abe950_0 .net *"_ivl_20", 0 0, L_0x1ca8390;  1 drivers
v0x1abea30_0 .net *"_ivl_22", 0 0, L_0x1ca8450;  1 drivers
v0x1abeb10_0 .net *"_ivl_4", 0 0, L_0x1ca7e90;  1 drivers
v0x1abebf0_0 .net *"_ivl_6", 0 0, L_0x1ca7f00;  1 drivers
v0x1a6b180_0 .net *"_ivl_8", 0 0, L_0x1ca7f70;  1 drivers
v0x1a6b260_0 .net "a", 0 0, L_0x1cadd00;  alias, 1 drivers
v0x1a6b300_0 .net "b", 0 0, L_0x1cae0e0;  alias, 1 drivers
v0x1a6b3a0_0 .net "out1", 0 0, L_0x1ca80a0;  alias, 1 drivers
v0x1a6b440_0 .net "out2", 0 0, L_0x1ca8580;  alias, 1 drivers
v0x1a6b4e0_0 .net "s0", 0 0, o0x7f90559d6138;  alias, 0 drivers
v0x1a6b580_0 .net "s1", 0 0, o0x7f90559d6168;  alias, 0 drivers
v0x1a86570_0 .net "s2", 0 0, o0x7f90559d6198;  alias, 0 drivers
v0x1a86610_0 .net "s3", 0 0, o0x7f90559d61c8;  alias, 0 drivers
S_0x1a86710 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x1bc5e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1caa780 .functor NOT 1, L_0x1caf4a0, C4<0>, C4<0>, C4<0>;
v0x1ab8400_0 .net "a", 0 0, L_0x1caf4a0;  alias, 1 drivers
v0x1ab84e0_0 .net "y", 0 0, L_0x1caa780;  alias, 1 drivers
S_0x1ab8600 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x1bc5e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x1cac690 .functor XOR 1, L_0x1caa220, L_0x1caa6c0, C4<0>, C4<0>;
L_0x1cac700 .functor AND 1, L_0x1ca1580, L_0x1caa780, C4<1>, C4<1>;
L_0x1caaf40 .functor NOT 1, L_0x1cac700, C4<0>, C4<0>, C4<0>;
L_0x1cac980 .functor XOR 1, L_0x1cac690, L_0x1caaf40, C4<0>, C4<0>;
v0x1ab6600_0 .net *"_ivl_0", 0 0, L_0x1cac690;  1 drivers
v0x1ab66e0_0 .net *"_ivl_2", 0 0, L_0x1cac700;  1 drivers
v0x1ab67c0_0 .net *"_ivl_4", 0 0, L_0x1caaf40;  1 drivers
v0x1ab68b0_0 .net "ci_bar", 0 0, L_0x1ca1580;  alias, 1 drivers
v0x1ab6980_0 .net "f0", 0 0, L_0x1cac980;  alias, 1 drivers
v0x1ab4060_0 .net "input0_out1", 0 0, L_0x1caa220;  alias, 1 drivers
v0x1ab4150_0 .net "input0_out2", 0 0, L_0x1caa6c0;  alias, 1 drivers
v0x1ab4240_0 .net "m_bar", 0 0, L_0x1caa780;  alias, 1 drivers
S_0x1ab4340 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x1bc5e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x1cac1a0 .functor XOR 1, L_0x1ca9680, L_0x1ca9c60, C4<0>, C4<0>;
L_0x1cac210 .functor AND 1, L_0x1ca1580, L_0x1caa220, C4<1>, C4<1>;
L_0x1cac280 .functor AND 1, L_0x1cac210, L_0x1caa780, C4<1>, C4<1>;
L_0x1cac340 .functor AND 1, L_0x1caa6c0, L_0x1caa780, C4<1>, C4<1>;
L_0x1cac3b0 .functor OR 1, L_0x1cac280, L_0x1cac340, C4<0>, C4<0>;
L_0x1cac4c0 .functor NOT 1, L_0x1cac3b0, C4<0>, C4<0>, C4<0>;
L_0x1cac580 .functor XOR 1, L_0x1cac1a0, L_0x1cac4c0, C4<0>, C4<0>;
v0x1ab11c0_0 .net *"_ivl_0", 0 0, L_0x1cac1a0;  1 drivers
v0x1ab12a0_0 .net *"_ivl_10", 0 0, L_0x1cac4c0;  1 drivers
v0x1ab1380_0 .net *"_ivl_2", 0 0, L_0x1cac210;  1 drivers
v0x1ab1440_0 .net *"_ivl_4", 0 0, L_0x1cac280;  1 drivers
v0x1ab1520_0 .net *"_ivl_6", 0 0, L_0x1cac340;  1 drivers
v0x1a5f1f0_0 .net *"_ivl_8", 0 0, L_0x1cac3b0;  1 drivers
v0x1a5f2b0_0 .net "ci_bar", 0 0, L_0x1ca1580;  alias, 1 drivers
v0x1a5f3a0_0 .net "f1", 0 0, L_0x1cac580;  alias, 1 drivers
v0x1a5f490_0 .net "input0_out1", 0 0, L_0x1caa220;  alias, 1 drivers
v0x1a5f530_0 .net "input0_out2", 0 0, L_0x1caa6c0;  alias, 1 drivers
v0x1a5f5d0_0 .net "input1_out1", 0 0, L_0x1ca9680;  alias, 1 drivers
v0x1a7aed0_0 .net "input1_out2", 0 0, L_0x1ca9c60;  alias, 1 drivers
v0x1a7afc0_0 .net "m_bar", 0 0, L_0x1caa780;  alias, 1 drivers
S_0x1a7b190 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x1bc5e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x1cab8a0 .functor XOR 1, L_0x1ca8b30, L_0x1ca8fd0, C4<0>, C4<0>;
L_0x1cab910 .functor AND 1, L_0x1ca1580, L_0x1caa220, C4<1>, C4<1>;
L_0x1cab980 .functor AND 1, L_0x1cab910, L_0x1ca9680, C4<1>, C4<1>;
L_0x1caba40 .functor AND 1, L_0x1cab980, L_0x1caa780, C4<1>, C4<1>;
L_0x1cabb00 .functor AND 1, L_0x1ca9680, L_0x1caa6c0, C4<1>, C4<1>;
L_0x1cabb70 .functor AND 1, L_0x1cabb00, L_0x1caa780, C4<1>, C4<1>;
L_0x1cabc30 .functor OR 1, L_0x1caba40, L_0x1cabb70, C4<0>, C4<0>;
L_0x1cabd40 .functor AND 1, L_0x1ca9c60, L_0x1caa780, C4<1>, C4<1>;
L_0x1cabec0 .functor OR 1, L_0x1cabc30, L_0x1cabd40, C4<0>, C4<0>;
L_0x1cabfd0 .functor NOT 1, L_0x1cabec0, C4<0>, C4<0>, C4<0>;
L_0x1cac090 .functor XOR 1, L_0x1cab8a0, L_0x1cabfd0, C4<0>, C4<0>;
v0x1ac46d0_0 .net *"_ivl_0", 0 0, L_0x1cab8a0;  1 drivers
v0x1ac47b0_0 .net *"_ivl_10", 0 0, L_0x1cabb70;  1 drivers
v0x1ac4890_0 .net *"_ivl_12", 0 0, L_0x1cabc30;  1 drivers
v0x1ac4950_0 .net *"_ivl_14", 0 0, L_0x1cabd40;  1 drivers
v0x1ae5c70_0 .net *"_ivl_16", 0 0, L_0x1cabec0;  1 drivers
v0x1ae5da0_0 .net *"_ivl_18", 0 0, L_0x1cabfd0;  1 drivers
v0x1ae5e80_0 .net *"_ivl_2", 0 0, L_0x1cab910;  1 drivers
v0x1ae5f60_0 .net *"_ivl_4", 0 0, L_0x1cab980;  1 drivers
v0x1ae6040_0 .net *"_ivl_6", 0 0, L_0x1caba40;  1 drivers
v0x1a843c0_0 .net *"_ivl_8", 0 0, L_0x1cabb00;  1 drivers
v0x1a844a0_0 .net "ci_bar", 0 0, L_0x1ca1580;  alias, 1 drivers
v0x1a84540_0 .net "f2", 0 0, L_0x1cac090;  alias, 1 drivers
v0x1a845e0_0 .net "input0_out1", 0 0, L_0x1caa220;  alias, 1 drivers
v0x1a84710_0 .net "input0_out2", 0 0, L_0x1caa6c0;  alias, 1 drivers
v0x1a718c0_0 .net "input1_out1", 0 0, L_0x1ca9680;  alias, 1 drivers
v0x1a71960_0 .net "input1_out2", 0 0, L_0x1ca9c60;  alias, 1 drivers
v0x1a71a00_0 .net "input2_out1", 0 0, L_0x1ca8b30;  alias, 1 drivers
v0x1a71bb0_0 .net "input2_out2", 0 0, L_0x1ca8fd0;  alias, 1 drivers
v0x1a71c50_0 .net "m_bar", 0 0, L_0x1caa780;  alias, 1 drivers
S_0x1a6e190 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x1bc5e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x1caa810 .functor XOR 1, L_0x1ca80a0, L_0x1ca8580, C4<0>, C4<0>;
L_0x1caa8a0 .functor AND 1, L_0x1ca1580, L_0x1caa220, C4<1>, C4<1>;
L_0x1a84680 .functor AND 1, L_0x1caa8a0, L_0x1ca9680, C4<1>, C4<1>;
L_0x1caaa90 .functor AND 1, L_0x1a84680, L_0x1ca8b30, C4<1>, C4<1>;
L_0x1caab50 .functor AND 1, L_0x1caaa90, L_0x1caa780, C4<1>, C4<1>;
L_0x1caac10 .functor AND 1, L_0x1ca9680, L_0x1ca8b30, C4<1>, C4<1>;
L_0x1a842f0 .functor AND 1, L_0x1caac10, L_0x1caa6c0, C4<1>, C4<1>;
L_0x1a71830 .functor AND 1, L_0x1a842f0, L_0x1caa780, C4<1>, C4<1>;
L_0x1cab050 .functor OR 1, L_0x1caab50, L_0x1a71830, C4<0>, C4<0>;
L_0x1cab160 .functor AND 1, L_0x1ca8b30, L_0x1ca9c60, C4<1>, C4<1>;
L_0x1abd4c0 .functor AND 1, L_0x1cab160, L_0x1caa780, C4<1>, C4<1>;
L_0x1cab330 .functor OR 1, L_0x1cab050, L_0x1abd4c0, C4<0>, C4<0>;
L_0x1cab4b0 .functor AND 1, L_0x1ca8fd0, L_0x1caa780, C4<1>, C4<1>;
L_0x1cab520 .functor OR 1, L_0x1cab330, L_0x1cab4b0, C4<0>, C4<0>;
L_0x1cab440 .functor NOT 1, L_0x1cab520, C4<0>, C4<0>, C4<0>;
L_0x1cab700 .functor XOR 1, L_0x1caa810, L_0x1cab440, C4<0>, C4<0>;
v0x1a6e430_0 .net *"_ivl_0", 0 0, L_0x1caa810;  1 drivers
v0x1a6e530_0 .net *"_ivl_10", 0 0, L_0x1caac10;  1 drivers
v0x1a65600_0 .net *"_ivl_12", 0 0, L_0x1a842f0;  1 drivers
v0x1a656c0_0 .net *"_ivl_14", 0 0, L_0x1a71830;  1 drivers
v0x1a657a0_0 .net *"_ivl_16", 0 0, L_0x1cab050;  1 drivers
v0x1a658d0_0 .net *"_ivl_18", 0 0, L_0x1cab160;  1 drivers
v0x1a659b0_0 .net *"_ivl_2", 0 0, L_0x1caa8a0;  1 drivers
v0x1a55950_0 .net *"_ivl_20", 0 0, L_0x1abd4c0;  1 drivers
v0x1a55a30_0 .net *"_ivl_22", 0 0, L_0x1cab330;  1 drivers
v0x1a55b10_0 .net *"_ivl_24", 0 0, L_0x1cab4b0;  1 drivers
v0x1a55bf0_0 .net *"_ivl_26", 0 0, L_0x1cab520;  1 drivers
v0x1a55cd0_0 .net *"_ivl_28", 0 0, L_0x1cab440;  1 drivers
v0x1a9ae80_0 .net *"_ivl_4", 0 0, L_0x1a84680;  1 drivers
v0x1a9af60_0 .net *"_ivl_6", 0 0, L_0x1caaa90;  1 drivers
v0x1a9b040_0 .net *"_ivl_8", 0 0, L_0x1caab50;  1 drivers
v0x1a9b120_0 .net "ci_bar", 0 0, L_0x1ca1580;  alias, 1 drivers
v0x1a9b250_0 .net "f3", 0 0, L_0x1cab700;  alias, 1 drivers
v0x1a87420_0 .net "input0_out1", 0 0, L_0x1caa220;  alias, 1 drivers
v0x1a874c0_0 .net "input0_out2", 0 0, L_0x1caa6c0;  alias, 1 drivers
v0x1a87560_0 .net "input1_out1", 0 0, L_0x1ca9680;  alias, 1 drivers
v0x1a87600_0 .net "input1_out2", 0 0, L_0x1ca9c60;  alias, 1 drivers
v0x1a87730_0 .net "input2_out1", 0 0, L_0x1ca8b30;  alias, 1 drivers
v0x1a79f00_0 .net "input2_out2", 0 0, L_0x1ca8fd0;  alias, 1 drivers
v0x1a79fa0_0 .net "input3_out1", 0 0, L_0x1ca80a0;  alias, 1 drivers
v0x1a7a040_0 .net "input3_out2", 0 0, L_0x1ca8580;  alias, 1 drivers
v0x1a7a0e0_0 .net "m_bar", 0 0, L_0x1caa780;  alias, 1 drivers
S_0x1c5d0f0 .scope module, "U2" "ta181_bar" 20 48, 22 8 0, S_0x1c401f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
v0x1c60510_0 .net "A0_BAR", 0 0, L_0x1cb66e0;  1 drivers
v0x1c6ed00_0 .net "A0_SIG", 0 0, L_0x1cb58f0;  1 drivers
v0x1c6eda0_0 .net "A1_BAR", 0 0, L_0x1cb6640;  1 drivers
v0x1c6ee40_0 .net "A1_SIG", 0 0, L_0x1cb57f0;  1 drivers
v0x1c6eee0_0 .net "A2_BAR", 0 0, L_0x1cb65a0;  1 drivers
v0x1c6ef80_0 .net "A2_SIG", 0 0, L_0x1cb56f0;  1 drivers
v0x1c6f020_0 .net "A3_BAR", 0 0, L_0x1cb63f0;  1 drivers
v0x1c6f0c0_0 .net "A3_SIG", 0 0, L_0x1cb5610;  1 drivers
v0x1c6f160_0 .net "AEQB", 0 0, L_0x1cb5550;  alias, 1 drivers
v0x1c6f290_0 .net "B0_BAR", 0 0, L_0x1cb6930;  1 drivers
v0x1c6f330_0 .net "B0_SIG", 0 0, L_0x1cb5e90;  1 drivers
v0x1c6f3d0_0 .net "B1_BAR", 0 0, L_0x1cb6a70;  1 drivers
v0x1c6f470_0 .net "B1_SIG", 0 0, L_0x1cb5d10;  1 drivers
v0x1c6f510_0 .net "B2_BAR", 0 0, L_0x1cb69d0;  1 drivers
v0x1c6f5b0_0 .net "B2_SIG", 0 0, L_0x1cb5b90;  1 drivers
v0x1c6f650_0 .net "B3_BAR", 0 0, L_0x1cb6780;  1 drivers
v0x1c6f6f0_0 .net "B3_SIG", 0 0, L_0x1cb59f0;  1 drivers
v0x1c6f8a0_0 .net "CI", 0 0, L_0x1cad610;  alias, 1 drivers
v0x1c6f940_0 .net "CO", 0 0, L_0x1cb4ee0;  alias, 1 drivers
v0x1c6f9e0_0 .net "F0_BAR", 0 0, L_0x1cb62f0;  1 drivers
v0x1c6fa80_0 .net "F0_SIG", 0 0, L_0x1cb2790;  1 drivers
v0x1c6fb20_0 .net "F1_BAR", 0 0, L_0x1cb61f0;  1 drivers
v0x1c6fbc0_0 .net "F1_SIG", 0 0, L_0x1cb3d50;  1 drivers
v0x1c6fcf0_0 .net "F2_BAR", 0 0, L_0x1cb60f0;  1 drivers
v0x1c6fd90_0 .net "F2_SIG", 0 0, L_0x1cb3860;  1 drivers
v0x1c6fec0_0 .net "F3_BAR", 0 0, L_0x1cb6010;  1 drivers
v0x1c6ff60_0 .net "F3_SIG", 0 0, L_0x1cb2ed0;  1 drivers
v0x1c70090_0 .net "G_BAR", 0 0, L_0x1cb4b10;  alias, 1 drivers
v0x1c70130_0 .net "M", 0 0, L_0x1cb6fa0;  1 drivers
v0x1c701d0_0 .net "P_BAR", 0 0, L_0x1cb52e0;  alias, 1 drivers
v0x1c70270_0 .net "S0", 0 0, L_0x1cb6d70;  1 drivers
o0x7f90559d9828 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c70310_0 .net "S0_SIG", 0 0, o0x7f90559d9828;  0 drivers
v0x1c703b0_0 .net "S1", 0 0, L_0x1cb6e30;  1 drivers
o0x7f90559d9858 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c6f790_0 .net "S1_SIG", 0 0, o0x7f90559d9858;  0 drivers
v0x1c70660_0 .net "S2", 0 0, L_0x1cb6b10;  1 drivers
o0x7f90559d9888 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c70700_0 .net "S2_SIG", 0 0, o0x7f90559d9888;  0 drivers
v0x1c707a0_0 .net "S3", 0 0, L_0x1cb6bc0;  1 drivers
o0x7f90559d98b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c70840_0 .net "S3_SIG", 0 0, o0x7f90559d98b8;  0 drivers
S_0x1c5d4a0 .scope module, "INV1" "not1" 22 53, 23 2 0, S_0x1c5d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cb5610 .functor NOT 1, L_0x1cb63f0, C4<0>, C4<0>, C4<0>;
v0x1c5d650_0 .net "a", 0 0, L_0x1cb63f0;  alias, 1 drivers
v0x1c5d730_0 .net "y", 0 0, L_0x1cb5610;  alias, 1 drivers
S_0x1c5d850 .scope module, "INV10" "not1" 22 62, 23 2 0, S_0x1c5d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cb60f0 .functor NOT 1, L_0x1cb3860, C4<0>, C4<0>, C4<0>;
v0x1c5da20_0 .net "a", 0 0, L_0x1cb3860;  alias, 1 drivers
v0x1c5db00_0 .net "y", 0 0, L_0x1cb60f0;  alias, 1 drivers
S_0x1c5dc20 .scope module, "INV11" "not1" 22 63, 23 2 0, S_0x1c5d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cb61f0 .functor NOT 1, L_0x1cb3d50, C4<0>, C4<0>, C4<0>;
v0x1c5ddf0_0 .net "a", 0 0, L_0x1cb3d50;  alias, 1 drivers
v0x1c5deb0_0 .net "y", 0 0, L_0x1cb61f0;  alias, 1 drivers
S_0x1c5dfd0 .scope module, "INV12" "not1" 22 64, 23 2 0, S_0x1c5d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cb62f0 .functor NOT 1, L_0x1cb2790, C4<0>, C4<0>, C4<0>;
v0x1c5e1a0_0 .net "a", 0 0, L_0x1cb2790;  alias, 1 drivers
v0x1c5e280_0 .net "y", 0 0, L_0x1cb62f0;  alias, 1 drivers
S_0x1c5e3a0 .scope module, "INV2" "not1" 22 54, 23 2 0, S_0x1c5d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cb56f0 .functor NOT 1, L_0x1cb65a0, C4<0>, C4<0>, C4<0>;
v0x1c5e5c0_0 .net "a", 0 0, L_0x1cb65a0;  alias, 1 drivers
v0x1c5e6a0_0 .net "y", 0 0, L_0x1cb56f0;  alias, 1 drivers
S_0x1c5e7c0 .scope module, "INV3" "not1" 22 55, 23 2 0, S_0x1c5d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cb57f0 .functor NOT 1, L_0x1cb6640, C4<0>, C4<0>, C4<0>;
v0x1c5e9e0_0 .net "a", 0 0, L_0x1cb6640;  alias, 1 drivers
v0x1c5eac0_0 .net "y", 0 0, L_0x1cb57f0;  alias, 1 drivers
S_0x1c5ebe0 .scope module, "INV4" "not1" 22 56, 23 2 0, S_0x1c5d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cb58f0 .functor NOT 1, L_0x1cb66e0, C4<0>, C4<0>, C4<0>;
v0x1c5ee00_0 .net "a", 0 0, L_0x1cb66e0;  alias, 1 drivers
v0x1c5eee0_0 .net "y", 0 0, L_0x1cb58f0;  alias, 1 drivers
S_0x1c5efe0 .scope module, "INV5" "not1" 22 57, 23 2 0, S_0x1c5d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cb59f0 .functor NOT 1, L_0x1cb6780, C4<0>, C4<0>, C4<0>;
v0x1c5f170_0 .net "a", 0 0, L_0x1cb6780;  alias, 1 drivers
v0x1c5f210_0 .net "y", 0 0, L_0x1cb59f0;  alias, 1 drivers
S_0x1c5f2b0 .scope module, "INV6" "not1" 22 58, 23 2 0, S_0x1c5d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cb5b90 .functor NOT 1, L_0x1cb69d0, C4<0>, C4<0>, C4<0>;
v0x1c5f560_0 .net "a", 0 0, L_0x1cb69d0;  alias, 1 drivers
v0x1c5f600_0 .net "y", 0 0, L_0x1cb5b90;  alias, 1 drivers
S_0x1c5f720 .scope module, "INV7" "not1" 22 59, 23 2 0, S_0x1c5d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cb5d10 .functor NOT 1, L_0x1cb6a70, C4<0>, C4<0>, C4<0>;
v0x1c5f8f0_0 .net "a", 0 0, L_0x1cb6a70;  alias, 1 drivers
v0x1c5f9d0_0 .net "y", 0 0, L_0x1cb5d10;  alias, 1 drivers
S_0x1c5faf0 .scope module, "INV8" "not1" 22 60, 23 2 0, S_0x1c5d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cb5e90 .functor NOT 1, L_0x1cb6930, C4<0>, C4<0>, C4<0>;
v0x1c5fd10_0 .net "a", 0 0, L_0x1cb6930;  alias, 1 drivers
v0x1c5fdf0_0 .net "y", 0 0, L_0x1cb5e90;  alias, 1 drivers
S_0x1c5ff10 .scope module, "INV9" "not1" 22 61, 23 2 0, S_0x1c5d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cb6010 .functor NOT 1, L_0x1cb2ed0, C4<0>, C4<0>, C4<0>;
v0x1c60130_0 .net "a", 0 0, L_0x1cb2ed0;  alias, 1 drivers
v0x1c60210_0 .net "y", 0 0, L_0x1cb6010;  alias, 1 drivers
S_0x1c60330 .scope module, "U1" "jeff_74x181" 22 28, 24 15 0, S_0x1c5d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x1c6cf30_0 .net "a0", 0 0, L_0x1cb58f0;  alias, 1 drivers
v0x1c6cff0_0 .net "a1", 0 0, L_0x1cb57f0;  alias, 1 drivers
v0x1c6d100_0 .net "a2", 0 0, L_0x1cb56f0;  alias, 1 drivers
v0x1c6d1f0_0 .net "a3", 0 0, L_0x1cb5610;  alias, 1 drivers
v0x1c6d2e0_0 .net "aeqb", 0 0, L_0x1cb5550;  alias, 1 drivers
v0x1c6d420_0 .net "b0", 0 0, L_0x1cb5e90;  alias, 1 drivers
v0x1c6d510_0 .net "b1", 0 0, L_0x1cb5d10;  alias, 1 drivers
v0x1c6d600_0 .net "b2", 0 0, L_0x1cb5b90;  alias, 1 drivers
v0x1c6d6f0_0 .net "b3", 0 0, L_0x1cb59f0;  alias, 1 drivers
v0x1c6d820_0 .net "ci_bar", 0 0, L_0x1cad610;  alias, 1 drivers
v0x1c6d9d0_0 .net "co_bar", 0 0, L_0x1cb4ee0;  alias, 1 drivers
v0x1c6da70_0 .net "f0", 0 0, L_0x1cb2790;  alias, 1 drivers
v0x1c6db10_0 .net "f1", 0 0, L_0x1cb3d50;  alias, 1 drivers
v0x1c6dbb0_0 .net "f2", 0 0, L_0x1cb3860;  alias, 1 drivers
v0x1c6dc50_0 .net "f3", 0 0, L_0x1cb2ed0;  alias, 1 drivers
v0x1c6dcf0_0 .net "input0_out1", 0 0, L_0x1cb1a70;  1 drivers
v0x1c6dd90_0 .net "input0_out2", 0 0, L_0x1cb1f10;  1 drivers
v0x1c6df40_0 .net "input1_out1", 0 0, L_0x1cb0f20;  1 drivers
v0x1c6dfe0_0 .net "input1_out2", 0 0, L_0x1cb1500;  1 drivers
v0x1c6e080_0 .net "input2_out1", 0 0, L_0x1cb03d0;  1 drivers
v0x1c6e120_0 .net "input2_out2", 0 0, L_0x1cb0870;  1 drivers
v0x1c6e1c0_0 .net "input3_out1", 0 0, L_0x1caf990;  1 drivers
v0x1c6e260_0 .net "input3_out2", 0 0, L_0x1cafe20;  1 drivers
v0x1c6e300_0 .net "m", 0 0, L_0x1cb6fa0;  alias, 1 drivers
v0x1c6e3a0_0 .net "m_bar", 0 0, L_0x1cb1fd0;  1 drivers
v0x1c6e440_0 .net "s0", 0 0, o0x7f90559d9828;  alias, 0 drivers
v0x1c6e570_0 .net "s1", 0 0, o0x7f90559d9858;  alias, 0 drivers
v0x1c6e6a0_0 .net "s2", 0 0, o0x7f90559d9888;  alias, 0 drivers
v0x1c6e7d0_0 .net "s3", 0 0, o0x7f90559d98b8;  alias, 0 drivers
v0x1c6e900_0 .net "x", 0 0, L_0x1cb52e0;  alias, 1 drivers
v0x1c6e9a0_0 .net "y", 0 0, L_0x1cb4b10;  alias, 1 drivers
S_0x1c607f0 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x1c60330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x1cb51f0 .functor AND 1, L_0x1cb2ed0, L_0x1cb3860, C4<1>, C4<1>;
L_0x1cb5490 .functor AND 1, L_0x1cb51f0, L_0x1cb3d50, C4<1>, C4<1>;
L_0x1cb5550 .functor AND 1, L_0x1cb5490, L_0x1cb2790, C4<1>, C4<1>;
v0x1c60a50_0 .net *"_ivl_0", 0 0, L_0x1cb51f0;  1 drivers
v0x1c60b50_0 .net *"_ivl_2", 0 0, L_0x1cb5490;  1 drivers
v0x1c60c30_0 .net "aeqb", 0 0, L_0x1cb5550;  alias, 1 drivers
v0x1c60d00_0 .net "f0", 0 0, L_0x1cb2790;  alias, 1 drivers
v0x1c60dd0_0 .net "f1", 0 0, L_0x1cb3d50;  alias, 1 drivers
v0x1c60ec0_0 .net "f2", 0 0, L_0x1cb3860;  alias, 1 drivers
v0x1c60f90_0 .net "f3", 0 0, L_0x1cb2ed0;  alias, 1 drivers
S_0x1c61090 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x1c60330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x1cb4360 .functor AND 1, L_0x1caf990, L_0x1cb0870, C4<1>, C4<1>;
L_0x1c6d790 .functor OR 1, L_0x1cafe20, L_0x1cb4360, C4<0>, C4<0>;
L_0x1cb44e0 .functor AND 1, L_0x1caf990, L_0x1cb03d0, C4<1>, C4<1>;
L_0x1cb4550 .functor AND 1, L_0x1cb44e0, L_0x1cb1500, C4<1>, C4<1>;
L_0x1cb4610 .functor OR 1, L_0x1c6d790, L_0x1cb4550, C4<0>, C4<0>;
L_0x1cb4720 .functor AND 1, L_0x1caf990, L_0x1cb03d0, C4<1>, C4<1>;
L_0x1cafa00 .functor AND 1, L_0x1cb4720, L_0x1cb0f20, C4<1>, C4<1>;
L_0x1cb48f0 .functor AND 1, L_0x1cafa00, L_0x1cb1f10, C4<1>, C4<1>;
L_0x1cb4a00 .functor OR 1, L_0x1cb4610, L_0x1cb48f0, C4<0>, C4<0>;
L_0x1cb4b10 .functor NOT 1, L_0x1cb4a00, C4<0>, C4<0>, C4<0>;
L_0x1cb4c10 .functor NOT 1, L_0x1cb4b10, C4<0>, C4<0>, C4<0>;
L_0x1cb4c80 .functor AND 1, L_0x1caf990, L_0x1cb03d0, C4<1>, C4<1>;
L_0x1cb4d60 .functor AND 1, L_0x1cb4c80, L_0x1cb0f20, C4<1>, C4<1>;
L_0x1cb4dd0 .functor AND 1, L_0x1cb4d60, L_0x1cb1a70, C4<1>, C4<1>;
L_0x1cb4cf0 .functor AND 1, L_0x1cb4dd0, L_0x1cad610, C4<1>, C4<1>;
L_0x1cb4ee0 .functor OR 1, L_0x1cb4c10, L_0x1cb4cf0, C4<0>, C4<0>;
L_0x1cb50c0 .functor AND 1, L_0x1caf990, L_0x1cb03d0, C4<1>, C4<1>;
L_0x1cb5130 .functor AND 1, L_0x1cb50c0, L_0x1cb0f20, C4<1>, C4<1>;
L_0x1cb5030 .functor AND 1, L_0x1cb5130, L_0x1cb1a70, C4<1>, C4<1>;
L_0x1cb52e0 .functor NOT 1, L_0x1cb5030, C4<0>, C4<0>, C4<0>;
v0x1c61410_0 .net *"_ivl_0", 0 0, L_0x1cb4360;  1 drivers
v0x1c614f0_0 .net *"_ivl_10", 0 0, L_0x1cb4720;  1 drivers
v0x1c615d0_0 .net *"_ivl_12", 0 0, L_0x1cafa00;  1 drivers
v0x1c61690_0 .net *"_ivl_14", 0 0, L_0x1cb48f0;  1 drivers
v0x1c61770_0 .net *"_ivl_16", 0 0, L_0x1cb4a00;  1 drivers
v0x1c618a0_0 .net *"_ivl_2", 0 0, L_0x1c6d790;  1 drivers
v0x1c61980_0 .net *"_ivl_20", 0 0, L_0x1cb4c10;  1 drivers
v0x1c61a60_0 .net *"_ivl_22", 0 0, L_0x1cb4c80;  1 drivers
v0x1c61b40_0 .net *"_ivl_24", 0 0, L_0x1cb4d60;  1 drivers
v0x1c61cb0_0 .net *"_ivl_26", 0 0, L_0x1cb4dd0;  1 drivers
v0x1c61d90_0 .net *"_ivl_28", 0 0, L_0x1cb4cf0;  1 drivers
v0x1c61e70_0 .net *"_ivl_32", 0 0, L_0x1cb50c0;  1 drivers
v0x1c61f50_0 .net *"_ivl_34", 0 0, L_0x1cb5130;  1 drivers
v0x1c62030_0 .net *"_ivl_36", 0 0, L_0x1cb5030;  1 drivers
v0x1c62110_0 .net *"_ivl_4", 0 0, L_0x1cb44e0;  1 drivers
v0x1c621f0_0 .net *"_ivl_6", 0 0, L_0x1cb4550;  1 drivers
v0x1c622d0_0 .net *"_ivl_8", 0 0, L_0x1cb4610;  1 drivers
v0x1c62480_0 .net "ci_bar", 0 0, L_0x1cad610;  alias, 1 drivers
v0x1c62520_0 .net "co_bar", 0 0, L_0x1cb4ee0;  alias, 1 drivers
v0x1c625c0_0 .net "input0_out1", 0 0, L_0x1cb1a70;  alias, 1 drivers
v0x1c62660_0 .net "input0_out2", 0 0, L_0x1cb1f10;  alias, 1 drivers
v0x1c62720_0 .net "input1_out1", 0 0, L_0x1cb0f20;  alias, 1 drivers
v0x1c627e0_0 .net "input1_out2", 0 0, L_0x1cb1500;  alias, 1 drivers
v0x1c628a0_0 .net "input2_out1", 0 0, L_0x1cb03d0;  alias, 1 drivers
v0x1c62960_0 .net "input2_out2", 0 0, L_0x1cb0870;  alias, 1 drivers
v0x1c62a20_0 .net "input3_out1", 0 0, L_0x1caf990;  alias, 1 drivers
v0x1c62ae0_0 .net "input3_out2", 0 0, L_0x1cafe20;  alias, 1 drivers
v0x1c62ba0_0 .net "x", 0 0, L_0x1cb52e0;  alias, 1 drivers
v0x1c62c60_0 .net "y", 0 0, L_0x1cb4b10;  alias, 1 drivers
S_0x1c62f10 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x1c60330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1cb15c0 .functor AND 1, L_0x1cb5e90, o0x7f90559d98b8, C4<1>, C4<1>;
L_0x1cb16c0 .functor AND 1, L_0x1cb15c0, L_0x1cb58f0, C4<1>, C4<1>;
L_0x1cb17c0 .functor AND 1, L_0x1cb58f0, o0x7f90559d9888, C4<1>, C4<1>;
L_0x1cb1830 .functor NOT 1, L_0x1cb5e90, C4<0>, C4<0>, C4<0>;
L_0x1cb18a0 .functor AND 1, L_0x1cb17c0, L_0x1cb1830, C4<1>, C4<1>;
L_0x1cb1960 .functor OR 1, L_0x1cb16c0, L_0x1cb18a0, C4<0>, C4<0>;
L_0x1cb1a70 .functor NOT 1, L_0x1cb1960, C4<0>, C4<0>, C4<0>;
L_0x1cb1b30 .functor NOT 1, L_0x1cb5e90, C4<0>, C4<0>, C4<0>;
L_0x1cb1bf0 .functor AND 1, L_0x1cb1b30, o0x7f90559d9858, C4<1>, C4<1>;
L_0x1cb1cb0 .functor AND 1, o0x7f90559d9828, L_0x1cb5e90, C4<1>, C4<1>;
L_0x1cb1d20 .functor OR 1, L_0x1cb1bf0, L_0x1cb1cb0, C4<0>, C4<0>;
L_0x1cb1de0 .functor OR 1, L_0x1cb1d20, L_0x1cb58f0, C4<0>, C4<0>;
L_0x1cb1f10 .functor NOT 1, L_0x1cb1de0, C4<0>, C4<0>, C4<0>;
v0x1c631c0_0 .net *"_ivl_0", 0 0, L_0x1cb15c0;  1 drivers
v0x1c632a0_0 .net *"_ivl_10", 0 0, L_0x1cb1960;  1 drivers
v0x1c63380_0 .net *"_ivl_14", 0 0, L_0x1cb1b30;  1 drivers
v0x1c63470_0 .net *"_ivl_16", 0 0, L_0x1cb1bf0;  1 drivers
v0x1c63550_0 .net *"_ivl_18", 0 0, L_0x1cb1cb0;  1 drivers
v0x1c63680_0 .net *"_ivl_2", 0 0, L_0x1cb16c0;  1 drivers
v0x1c63760_0 .net *"_ivl_20", 0 0, L_0x1cb1d20;  1 drivers
v0x1c63840_0 .net *"_ivl_22", 0 0, L_0x1cb1de0;  1 drivers
v0x1c63920_0 .net *"_ivl_4", 0 0, L_0x1cb17c0;  1 drivers
v0x1c63a90_0 .net *"_ivl_6", 0 0, L_0x1cb1830;  1 drivers
v0x1c63b70_0 .net *"_ivl_8", 0 0, L_0x1cb18a0;  1 drivers
v0x1c63c50_0 .net "a", 0 0, L_0x1cb58f0;  alias, 1 drivers
v0x1c63cf0_0 .net "b", 0 0, L_0x1cb5e90;  alias, 1 drivers
v0x1c63dc0_0 .net "out1", 0 0, L_0x1cb1a70;  alias, 1 drivers
v0x1c63e90_0 .net "out2", 0 0, L_0x1cb1f10;  alias, 1 drivers
v0x1c63f30_0 .net "s0", 0 0, o0x7f90559d9828;  alias, 0 drivers
v0x1c63fd0_0 .net "s1", 0 0, o0x7f90559d9858;  alias, 0 drivers
v0x1c64180_0 .net "s2", 0 0, o0x7f90559d9888;  alias, 0 drivers
v0x1c64220_0 .net "s3", 0 0, o0x7f90559d98b8;  alias, 0 drivers
S_0x1c64360 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x1c60330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1cb0930 .functor AND 1, L_0x1cb5d10, o0x7f90559d98b8, C4<1>, C4<1>;
L_0x1c6e870 .functor AND 1, L_0x1cb0930, L_0x1cb57f0, C4<1>, C4<1>;
L_0x1cb0bd0 .functor AND 1, L_0x1cb57f0, o0x7f90559d9888, C4<1>, C4<1>;
L_0x1c6e740 .functor NOT 1, L_0x1cb5d10, C4<0>, C4<0>, C4<0>;
L_0x1cb0d50 .functor AND 1, L_0x1cb0bd0, L_0x1c6e740, C4<1>, C4<1>;
L_0x1cb0e10 .functor OR 1, L_0x1c6e870, L_0x1cb0d50, C4<0>, C4<0>;
L_0x1cb0f20 .functor NOT 1, L_0x1cb0e10, C4<0>, C4<0>, C4<0>;
L_0x1cb0fe0 .functor NOT 1, L_0x1cb5d10, C4<0>, C4<0>, C4<0>;
L_0x1cb10a0 .functor AND 1, L_0x1cb0fe0, o0x7f90559d9858, C4<1>, C4<1>;
L_0x1c6e610 .functor AND 1, o0x7f90559d9828, L_0x1cb5d10, C4<1>, C4<1>;
L_0x1c6e4e0 .functor OR 1, L_0x1cb10a0, L_0x1c6e610, C4<0>, C4<0>;
L_0x1cb13d0 .functor OR 1, L_0x1c6e4e0, L_0x1cb57f0, C4<0>, C4<0>;
L_0x1cb1500 .functor NOT 1, L_0x1cb13d0, C4<0>, C4<0>, C4<0>;
v0x1c64610_0 .net *"_ivl_0", 0 0, L_0x1cb0930;  1 drivers
v0x1c64710_0 .net *"_ivl_10", 0 0, L_0x1cb0e10;  1 drivers
v0x1c647f0_0 .net *"_ivl_14", 0 0, L_0x1cb0fe0;  1 drivers
v0x1c648e0_0 .net *"_ivl_16", 0 0, L_0x1cb10a0;  1 drivers
v0x1c649c0_0 .net *"_ivl_18", 0 0, L_0x1c6e610;  1 drivers
v0x1c64af0_0 .net *"_ivl_2", 0 0, L_0x1c6e870;  1 drivers
v0x1c64bd0_0 .net *"_ivl_20", 0 0, L_0x1c6e4e0;  1 drivers
v0x1c64cb0_0 .net *"_ivl_22", 0 0, L_0x1cb13d0;  1 drivers
v0x1c64d90_0 .net *"_ivl_4", 0 0, L_0x1cb0bd0;  1 drivers
v0x1c64f00_0 .net *"_ivl_6", 0 0, L_0x1c6e740;  1 drivers
v0x1c64fe0_0 .net *"_ivl_8", 0 0, L_0x1cb0d50;  1 drivers
v0x1c650c0_0 .net "a", 0 0, L_0x1cb57f0;  alias, 1 drivers
v0x1c65160_0 .net "b", 0 0, L_0x1cb5d10;  alias, 1 drivers
v0x1c65230_0 .net "out1", 0 0, L_0x1cb0f20;  alias, 1 drivers
v0x1c65300_0 .net "out2", 0 0, L_0x1cb1500;  alias, 1 drivers
v0x1c653d0_0 .net "s0", 0 0, o0x7f90559d9828;  alias, 0 drivers
v0x1c654a0_0 .net "s1", 0 0, o0x7f90559d9858;  alias, 0 drivers
v0x1c65650_0 .net "s2", 0 0, o0x7f90559d9888;  alias, 0 drivers
v0x1c656f0_0 .net "s3", 0 0, o0x7f90559d98b8;  alias, 0 drivers
S_0x1c65790 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x1c60330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1caff20 .functor AND 1, L_0x1cb5b90, o0x7f90559d98b8, C4<1>, C4<1>;
L_0x1cb0020 .functor AND 1, L_0x1caff20, L_0x1cb56f0, C4<1>, C4<1>;
L_0x1cb0120 .functor AND 1, L_0x1cb56f0, o0x7f90559d9888, C4<1>, C4<1>;
L_0x1cb0190 .functor NOT 1, L_0x1cb5b90, C4<0>, C4<0>, C4<0>;
L_0x1cb0200 .functor AND 1, L_0x1cb0120, L_0x1cb0190, C4<1>, C4<1>;
L_0x1cb02c0 .functor OR 1, L_0x1cb0020, L_0x1cb0200, C4<0>, C4<0>;
L_0x1cb03d0 .functor NOT 1, L_0x1cb02c0, C4<0>, C4<0>, C4<0>;
L_0x1cb0490 .functor NOT 1, L_0x1cb5b90, C4<0>, C4<0>, C4<0>;
L_0x1cb0550 .functor AND 1, L_0x1cb0490, o0x7f90559d9858, C4<1>, C4<1>;
L_0x1cb0610 .functor AND 1, o0x7f90559d9828, L_0x1cb5b90, C4<1>, C4<1>;
L_0x1cb0680 .functor OR 1, L_0x1cb0550, L_0x1cb0610, C4<0>, C4<0>;
L_0x1cb0740 .functor OR 1, L_0x1cb0680, L_0x1cb56f0, C4<0>, C4<0>;
L_0x1cb0870 .functor NOT 1, L_0x1cb0740, C4<0>, C4<0>, C4<0>;
v0x1c65a90_0 .net *"_ivl_0", 0 0, L_0x1caff20;  1 drivers
v0x1c65b90_0 .net *"_ivl_10", 0 0, L_0x1cb02c0;  1 drivers
v0x1c65c70_0 .net *"_ivl_14", 0 0, L_0x1cb0490;  1 drivers
v0x1c65d30_0 .net *"_ivl_16", 0 0, L_0x1cb0550;  1 drivers
v0x1c65e10_0 .net *"_ivl_18", 0 0, L_0x1cb0610;  1 drivers
v0x1c65f40_0 .net *"_ivl_2", 0 0, L_0x1cb0020;  1 drivers
v0x1c66020_0 .net *"_ivl_20", 0 0, L_0x1cb0680;  1 drivers
v0x1c66100_0 .net *"_ivl_22", 0 0, L_0x1cb0740;  1 drivers
v0x1c661e0_0 .net *"_ivl_4", 0 0, L_0x1cb0120;  1 drivers
v0x1c66350_0 .net *"_ivl_6", 0 0, L_0x1cb0190;  1 drivers
v0x1c66430_0 .net *"_ivl_8", 0 0, L_0x1cb0200;  1 drivers
v0x1c66510_0 .net "a", 0 0, L_0x1cb56f0;  alias, 1 drivers
v0x1c665b0_0 .net "b", 0 0, L_0x1cb5b90;  alias, 1 drivers
v0x1c66680_0 .net "out1", 0 0, L_0x1cb03d0;  alias, 1 drivers
v0x1c66750_0 .net "out2", 0 0, L_0x1cb0870;  alias, 1 drivers
v0x1c66820_0 .net "s0", 0 0, o0x7f90559d9828;  alias, 0 drivers
v0x1c668c0_0 .net "s1", 0 0, o0x7f90559d9858;  alias, 0 drivers
v0x1c66a70_0 .net "s2", 0 0, o0x7f90559d9888;  alias, 0 drivers
v0x1c66b60_0 .net "s3", 0 0, o0x7f90559d98b8;  alias, 0 drivers
S_0x1c66ce0 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x1c60330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1caf5d0 .functor AND 1, L_0x1cb59f0, o0x7f90559d98b8, C4<1>, C4<1>;
L_0x1caf6d0 .functor AND 1, L_0x1caf5d0, L_0x1cb5610, C4<1>, C4<1>;
L_0x1caf7d0 .functor AND 1, L_0x1cb5610, o0x7f90559d9888, C4<1>, C4<1>;
L_0x1caf840 .functor NOT 1, L_0x1cb59f0, C4<0>, C4<0>, C4<0>;
L_0x1caf8b0 .functor AND 1, L_0x1caf7d0, L_0x1caf840, C4<1>, C4<1>;
L_0x1caf920 .functor OR 1, L_0x1caf6d0, L_0x1caf8b0, C4<0>, C4<0>;
L_0x1caf990 .functor NOT 1, L_0x1caf920, C4<0>, C4<0>, C4<0>;
L_0x1cafa90 .functor NOT 1, L_0x1cb59f0, C4<0>, C4<0>, C4<0>;
L_0x1cafb00 .functor AND 1, L_0x1cafa90, o0x7f90559d9858, C4<1>, C4<1>;
L_0x1cafbc0 .functor AND 1, o0x7f90559d9828, L_0x1cb59f0, C4<1>, C4<1>;
L_0x1cafc30 .functor OR 1, L_0x1cafb00, L_0x1cafbc0, C4<0>, C4<0>;
L_0x1cafcf0 .functor OR 1, L_0x1cafc30, L_0x1cb5610, C4<0>, C4<0>;
L_0x1cafe20 .functor NOT 1, L_0x1cafcf0, C4<0>, C4<0>, C4<0>;
v0x1c66f90_0 .net *"_ivl_0", 0 0, L_0x1caf5d0;  1 drivers
v0x1c67090_0 .net *"_ivl_10", 0 0, L_0x1caf920;  1 drivers
v0x1c67170_0 .net *"_ivl_14", 0 0, L_0x1cafa90;  1 drivers
v0x1c67230_0 .net *"_ivl_16", 0 0, L_0x1cafb00;  1 drivers
v0x1c67310_0 .net *"_ivl_18", 0 0, L_0x1cafbc0;  1 drivers
v0x1c67440_0 .net *"_ivl_2", 0 0, L_0x1caf6d0;  1 drivers
v0x1c67520_0 .net *"_ivl_20", 0 0, L_0x1cafc30;  1 drivers
v0x1c67600_0 .net *"_ivl_22", 0 0, L_0x1cafcf0;  1 drivers
v0x1c676e0_0 .net *"_ivl_4", 0 0, L_0x1caf7d0;  1 drivers
v0x1c67850_0 .net *"_ivl_6", 0 0, L_0x1caf840;  1 drivers
v0x1c67930_0 .net *"_ivl_8", 0 0, L_0x1caf8b0;  1 drivers
v0x1c67a10_0 .net "a", 0 0, L_0x1cb5610;  alias, 1 drivers
v0x1c67ab0_0 .net "b", 0 0, L_0x1cb59f0;  alias, 1 drivers
v0x1c67b50_0 .net "out1", 0 0, L_0x1caf990;  alias, 1 drivers
v0x1c67bf0_0 .net "out2", 0 0, L_0x1cafe20;  alias, 1 drivers
v0x1c67c90_0 .net "s0", 0 0, o0x7f90559d9828;  alias, 0 drivers
v0x1c67d30_0 .net "s1", 0 0, o0x7f90559d9858;  alias, 0 drivers
v0x1c67ee0_0 .net "s2", 0 0, o0x7f90559d9888;  alias, 0 drivers
v0x1c67f80_0 .net "s3", 0 0, o0x7f90559d98b8;  alias, 0 drivers
S_0x1c68040 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x1c60330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1cb1fd0 .functor NOT 1, L_0x1cb6fa0, C4<0>, C4<0>, C4<0>;
v0x1c68230_0 .net "a", 0 0, L_0x1cb6fa0;  alias, 1 drivers
v0x1c68310_0 .net "y", 0 0, L_0x1cb1fd0;  alias, 1 drivers
S_0x1c68430 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x1c60330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x1cb3e60 .functor XOR 1, L_0x1cb1a70, L_0x1cb1f10, C4<0>, C4<0>;
L_0x1cb3ed0 .functor AND 1, L_0x1cad610, L_0x1cb1fd0, C4<1>, C4<1>;
L_0x1c6d8c0 .functor NOT 1, L_0x1cb3ed0, C4<0>, C4<0>, C4<0>;
L_0x1cb2790 .functor XOR 1, L_0x1cb3e60, L_0x1c6d8c0, C4<0>, C4<0>;
v0x1c68690_0 .net *"_ivl_0", 0 0, L_0x1cb3e60;  1 drivers
v0x1c68770_0 .net *"_ivl_2", 0 0, L_0x1cb3ed0;  1 drivers
v0x1c68850_0 .net *"_ivl_4", 0 0, L_0x1c6d8c0;  1 drivers
v0x1c68940_0 .net "ci_bar", 0 0, L_0x1cad610;  alias, 1 drivers
v0x1c68a70_0 .net "f0", 0 0, L_0x1cb2790;  alias, 1 drivers
v0x1c68b60_0 .net "input0_out1", 0 0, L_0x1cb1a70;  alias, 1 drivers
v0x1c68c50_0 .net "input0_out2", 0 0, L_0x1cb1f10;  alias, 1 drivers
v0x1c68d40_0 .net "m_bar", 0 0, L_0x1cb1fd0;  alias, 1 drivers
S_0x1c68e60 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x1c60330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x1cb3970 .functor XOR 1, L_0x1cb0f20, L_0x1cb1500, C4<0>, C4<0>;
L_0x1cb39e0 .functor AND 1, L_0x1cad610, L_0x1cb1a70, C4<1>, C4<1>;
L_0x1cb3a50 .functor AND 1, L_0x1cb39e0, L_0x1cb1fd0, C4<1>, C4<1>;
L_0x1cb3b10 .functor AND 1, L_0x1cb1f10, L_0x1cb1fd0, C4<1>, C4<1>;
L_0x1cb3b80 .functor OR 1, L_0x1cb3a50, L_0x1cb3b10, C4<0>, C4<0>;
L_0x1cb3c90 .functor NOT 1, L_0x1cb3b80, C4<0>, C4<0>, C4<0>;
L_0x1cb3d50 .functor XOR 1, L_0x1cb3970, L_0x1cb3c90, C4<0>, C4<0>;
v0x1c691c0_0 .net *"_ivl_0", 0 0, L_0x1cb3970;  1 drivers
v0x1c692c0_0 .net *"_ivl_10", 0 0, L_0x1cb3c90;  1 drivers
v0x1c693a0_0 .net *"_ivl_2", 0 0, L_0x1cb39e0;  1 drivers
v0x1c69460_0 .net *"_ivl_4", 0 0, L_0x1cb3a50;  1 drivers
v0x1c69540_0 .net *"_ivl_6", 0 0, L_0x1cb3b10;  1 drivers
v0x1c69620_0 .net *"_ivl_8", 0 0, L_0x1cb3b80;  1 drivers
v0x1c69700_0 .net "ci_bar", 0 0, L_0x1cad610;  alias, 1 drivers
v0x1c697a0_0 .net "f1", 0 0, L_0x1cb3d50;  alias, 1 drivers
v0x1c69890_0 .net "input0_out1", 0 0, L_0x1cb1a70;  alias, 1 drivers
v0x1c699c0_0 .net "input0_out2", 0 0, L_0x1cb1f10;  alias, 1 drivers
v0x1c69a60_0 .net "input1_out1", 0 0, L_0x1cb0f20;  alias, 1 drivers
v0x1c69b00_0 .net "input1_out2", 0 0, L_0x1cb1500;  alias, 1 drivers
v0x1c69bf0_0 .net "m_bar", 0 0, L_0x1cb1fd0;  alias, 1 drivers
S_0x1c69e00 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x1c60330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x1cb3070 .functor XOR 1, L_0x1cb03d0, L_0x1cb0870, C4<0>, C4<0>;
L_0x1cb30e0 .functor AND 1, L_0x1cad610, L_0x1cb1a70, C4<1>, C4<1>;
L_0x1cb3150 .functor AND 1, L_0x1cb30e0, L_0x1cb0f20, C4<1>, C4<1>;
L_0x1cb3210 .functor AND 1, L_0x1cb3150, L_0x1cb1fd0, C4<1>, C4<1>;
L_0x1cb32d0 .functor AND 1, L_0x1cb0f20, L_0x1cb1f10, C4<1>, C4<1>;
L_0x1cb3340 .functor AND 1, L_0x1cb32d0, L_0x1cb1fd0, C4<1>, C4<1>;
L_0x1cb3400 .functor OR 1, L_0x1cb3210, L_0x1cb3340, C4<0>, C4<0>;
L_0x1cb3510 .functor AND 1, L_0x1cb1500, L_0x1cb1fd0, C4<1>, C4<1>;
L_0x1cb3690 .functor OR 1, L_0x1cb3400, L_0x1cb3510, C4<0>, C4<0>;
L_0x1cb37a0 .functor NOT 1, L_0x1cb3690, C4<0>, C4<0>, C4<0>;
L_0x1cb3860 .functor XOR 1, L_0x1cb3070, L_0x1cb37a0, C4<0>, C4<0>;
v0x1c6a110_0 .net *"_ivl_0", 0 0, L_0x1cb3070;  1 drivers
v0x1c6a210_0 .net *"_ivl_10", 0 0, L_0x1cb3340;  1 drivers
v0x1c6a2f0_0 .net *"_ivl_12", 0 0, L_0x1cb3400;  1 drivers
v0x1c6a3b0_0 .net *"_ivl_14", 0 0, L_0x1cb3510;  1 drivers
v0x1c6a490_0 .net *"_ivl_16", 0 0, L_0x1cb3690;  1 drivers
v0x1c6a5c0_0 .net *"_ivl_18", 0 0, L_0x1cb37a0;  1 drivers
v0x1c6a6a0_0 .net *"_ivl_2", 0 0, L_0x1cb30e0;  1 drivers
v0x1c6a780_0 .net *"_ivl_4", 0 0, L_0x1cb3150;  1 drivers
v0x1c6a860_0 .net *"_ivl_6", 0 0, L_0x1cb3210;  1 drivers
v0x1c6a9d0_0 .net *"_ivl_8", 0 0, L_0x1cb32d0;  1 drivers
v0x1c6aab0_0 .net "ci_bar", 0 0, L_0x1cad610;  alias, 1 drivers
v0x1c6ab50_0 .net "f2", 0 0, L_0x1cb3860;  alias, 1 drivers
v0x1c6abf0_0 .net "input0_out1", 0 0, L_0x1cb1a70;  alias, 1 drivers
v0x1c6ad20_0 .net "input0_out2", 0 0, L_0x1cb1f10;  alias, 1 drivers
v0x1c6ae50_0 .net "input1_out1", 0 0, L_0x1cb0f20;  alias, 1 drivers
v0x1c6aef0_0 .net "input1_out2", 0 0, L_0x1cb1500;  alias, 1 drivers
v0x1c6af90_0 .net "input2_out1", 0 0, L_0x1cb03d0;  alias, 1 drivers
v0x1c6b140_0 .net "input2_out2", 0 0, L_0x1cb0870;  alias, 1 drivers
v0x1c6b1e0_0 .net "m_bar", 0 0, L_0x1cb1fd0;  alias, 1 drivers
S_0x1c6b360 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x1c60330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x1cb2060 .functor XOR 1, L_0x1caf990, L_0x1cafe20, C4<0>, C4<0>;
L_0x1cb20f0 .functor AND 1, L_0x1cad610, L_0x1cb1a70, C4<1>, C4<1>;
L_0x1c6ac90 .functor AND 1, L_0x1cb20f0, L_0x1cb0f20, C4<1>, C4<1>;
L_0x1cb22e0 .functor AND 1, L_0x1c6ac90, L_0x1cb03d0, C4<1>, C4<1>;
L_0x1cb23a0 .functor AND 1, L_0x1cb22e0, L_0x1cb1fd0, C4<1>, C4<1>;
L_0x1cb2460 .functor AND 1, L_0x1cb0f20, L_0x1cb03d0, C4<1>, C4<1>;
L_0x1c6be50 .functor AND 1, L_0x1cb2460, L_0x1cb1f10, C4<1>, C4<1>;
L_0x1c6adc0 .functor AND 1, L_0x1c6be50, L_0x1cb1fd0, C4<1>, C4<1>;
L_0x1cb28a0 .functor OR 1, L_0x1cb23a0, L_0x1c6adc0, C4<0>, C4<0>;
L_0x1cb29b0 .functor AND 1, L_0x1cb03d0, L_0x1cb1500, C4<1>, C4<1>;
L_0x1c689e0 .functor AND 1, L_0x1cb29b0, L_0x1cb1fd0, C4<1>, C4<1>;
L_0x1cb2b80 .functor OR 1, L_0x1cb28a0, L_0x1c689e0, C4<0>, C4<0>;
L_0x1cb2d00 .functor AND 1, L_0x1cb0870, L_0x1cb1fd0, C4<1>, C4<1>;
L_0x1cb2d70 .functor OR 1, L_0x1cb2b80, L_0x1cb2d00, C4<0>, C4<0>;
L_0x1cb2c90 .functor NOT 1, L_0x1cb2d70, C4<0>, C4<0>, C4<0>;
L_0x1cb2ed0 .functor XOR 1, L_0x1cb2060, L_0x1cb2c90, C4<0>, C4<0>;
v0x1c6b660_0 .net *"_ivl_0", 0 0, L_0x1cb2060;  1 drivers
v0x1c6b760_0 .net *"_ivl_10", 0 0, L_0x1cb2460;  1 drivers
v0x1c6b840_0 .net *"_ivl_12", 0 0, L_0x1c6be50;  1 drivers
v0x1c6b900_0 .net *"_ivl_14", 0 0, L_0x1c6adc0;  1 drivers
v0x1c6b9e0_0 .net *"_ivl_16", 0 0, L_0x1cb28a0;  1 drivers
v0x1c6bb10_0 .net *"_ivl_18", 0 0, L_0x1cb29b0;  1 drivers
v0x1c6bbf0_0 .net *"_ivl_2", 0 0, L_0x1cb20f0;  1 drivers
v0x1c6bcd0_0 .net *"_ivl_20", 0 0, L_0x1c689e0;  1 drivers
v0x1c6bdb0_0 .net *"_ivl_22", 0 0, L_0x1cb2b80;  1 drivers
v0x1c6bf20_0 .net *"_ivl_24", 0 0, L_0x1cb2d00;  1 drivers
v0x1c6c000_0 .net *"_ivl_26", 0 0, L_0x1cb2d70;  1 drivers
v0x1c6c0e0_0 .net *"_ivl_28", 0 0, L_0x1cb2c90;  1 drivers
v0x1c6c1c0_0 .net *"_ivl_4", 0 0, L_0x1c6ac90;  1 drivers
v0x1c6c2a0_0 .net *"_ivl_6", 0 0, L_0x1cb22e0;  1 drivers
v0x1c6c380_0 .net *"_ivl_8", 0 0, L_0x1cb23a0;  1 drivers
v0x1c6c460_0 .net "ci_bar", 0 0, L_0x1cad610;  alias, 1 drivers
v0x1c6c500_0 .net "f3", 0 0, L_0x1cb2ed0;  alias, 1 drivers
v0x1c6c6b0_0 .net "input0_out1", 0 0, L_0x1cb1a70;  alias, 1 drivers
v0x1c6c750_0 .net "input0_out2", 0 0, L_0x1cb1f10;  alias, 1 drivers
v0x1c6c7f0_0 .net "input1_out1", 0 0, L_0x1cb0f20;  alias, 1 drivers
v0x1c6c890_0 .net "input1_out2", 0 0, L_0x1cb1500;  alias, 1 drivers
v0x1c6c9c0_0 .net "input2_out1", 0 0, L_0x1cb03d0;  alias, 1 drivers
v0x1c6ca60_0 .net "input2_out2", 0 0, L_0x1cb0870;  alias, 1 drivers
v0x1c6cb00_0 .net "input3_out1", 0 0, L_0x1caf990;  alias, 1 drivers
v0x1c6cba0_0 .net "input3_out2", 0 0, L_0x1cafe20;  alias, 1 drivers
v0x1c6cc40_0 .net "m_bar", 0 0, L_0x1cb1fd0;  alias, 1 drivers
S_0x1c71770 .scope module, "F_REGISTER" "register_ab8" 19 104, 33 6 0, S_0x1c3edd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1c77490_0 .net "DATA_IN", 7 0, L_0x1cb6ed0;  alias, 1 drivers
v0x1c775a0_0 .net "DATA_OUT", 7 0, L_0x1c7d570;  alias, 1 drivers
v0x1c77660_0 .net "ENABLE_CLK", 0 0, L_0x1c75d70;  1 drivers
L_0x7f90559802e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c77760_0 .net "LOW", 0 0, L_0x7f90559802e8;  1 drivers
v0x1c77850_0 .net "SYSTEM_CLK", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c77940_0 .net "W1", 0 0, L_0x1caf260;  1 drivers
S_0x1c71920 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1c71770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1cb7170 .functor NOT 1, L_0x7f90559802e8, C4<0>, C4<0>, C4<0>;
v0x1c71cd0_0 .net "CLK", 0 0, L_0x1caf260;  alias, 1 drivers
v0x1c76c10_0 .net "D", 7 0, L_0x1cb6ed0;  alias, 1 drivers
v0x1c76d00_0 .net "EN", 0 0, L_0x1cb7170;  1 drivers
v0x1c76dd0_0 .net "EN_BAR", 0 0, L_0x7f90559802e8;  alias, 1 drivers
v0x1c76ea0_0 .net "Q", 7 0, L_0x1c7d570;  alias, 1 drivers
L_0x1c75690 .part L_0x1cb6ed0, 0, 1;
L_0x1cb7f40 .part L_0x1cb6ed0, 1, 1;
L_0x1cb8030 .part L_0x1cb6ed0, 2, 1;
L_0x1cb8120 .part L_0x1cb6ed0, 3, 1;
L_0x1cb8210 .part L_0x1cb6ed0, 4, 1;
L_0x1cb8300 .part L_0x1cb6ed0, 5, 1;
L_0x1cb83f0 .part L_0x1cb6ed0, 6, 1;
L_0x1cb84e0 .part L_0x1cb6ed0, 7, 1;
LS_0x1c7d570_0_0 .concat8 [ 1 1 1 1], v0x1c723e0_0, v0x1c72a10_0, v0x1c73060_0, v0x1c73760_0;
LS_0x1c7d570_0_4 .concat8 [ 1 1 1 1], v0x1c73f80_0, v0x1c74620_0, v0x1c74c80_0, v0x1c75330_0;
L_0x1c7d570 .concat8 [ 4 4 0 0], LS_0x1c7d570_0_0, LS_0x1c7d570_0_4;
S_0x1c71b20 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1c71920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1cb7270 .functor NOT 1, L_0x7f90559802e8, C4<0>, C4<0>, C4<0>;
L_0x1cb72e0 .functor NOT 1, L_0x1cb7480, C4<0>, C4<0>, C4<0>;
L_0x1cb7350 .functor AND 1, L_0x1caf260, L_0x1cb72e0, C4<1>, C4<1>;
L_0x1cb73c0 .functor NOT 1, L_0x1cb7350, C4<0>, C4<0>, C4<0>;
L_0x1cb7480 .functor AND 1, L_0x1cb73c0, L_0x1cb7270, C4<1>, C4<1>;
RS_0x7f90559dbe68 .resolv tri, L_0x1cb7590, L_0x1cb7650, L_0x1cb7730, L_0x1cb7830, L_0x1cb7930, L_0x1cb7a30, L_0x1cb7b30, L_0x1cb7c30;
v0x1c75560_0 .net8 "NOTHING", 0 0, RS_0x7f90559dbe68;  8 drivers
v0x1c75730_0 .net *"_ivl_2", 0 0, L_0x1cb72e0;  1 drivers
v0x1c757d0_0 .net *"_ivl_6", 0 0, L_0x1cb73c0;  1 drivers
v0x1c75870_0 .net "clk", 0 0, L_0x1caf260;  alias, 1 drivers
v0x1c75a20_0 .net "d0", 0 0, L_0x1c75690;  1 drivers
v0x1c75ac0_0 .net "d1", 0 0, L_0x1cb7f40;  1 drivers
v0x1c75b60_0 .net "d2", 0 0, L_0x1cb8030;  1 drivers
v0x1c75c00_0 .net "d3", 0 0, L_0x1cb8120;  1 drivers
v0x1c75cd0_0 .net "d4", 0 0, L_0x1cb8210;  1 drivers
v0x1c75e30_0 .net "d5", 0 0, L_0x1cb8300;  1 drivers
v0x1c75f00_0 .net "d6", 0 0, L_0x1cb83f0;  1 drivers
v0x1c75fd0_0 .net "d7", 0 0, L_0x1cb84e0;  1 drivers
v0x1c760a0_0 .net "en", 0 0, L_0x1cb7270;  1 drivers
v0x1c76140_0 .net "en_bar", 0 0, L_0x7f90559802e8;  alias, 1 drivers
v0x1c761e0_0 .net "feedback", 0 0, L_0x1cb7350;  1 drivers
v0x1c76280_0 .net "q0", 0 0, v0x1c723e0_0;  1 drivers
v0x1c76350_0 .net "q1", 0 0, v0x1c72a10_0;  1 drivers
v0x1c76500_0 .net "q2", 0 0, v0x1c73060_0;  1 drivers
v0x1c765a0_0 .net "q3", 0 0, v0x1c73760_0;  1 drivers
v0x1c76640_0 .net "q4", 0 0, v0x1c73f80_0;  1 drivers
v0x1c76710_0 .net "q5", 0 0, v0x1c74620_0;  1 drivers
v0x1c767e0_0 .net "q6", 0 0, v0x1c74c80_0;  1 drivers
v0x1c768b0_0 .net "q7", 0 0, v0x1c75330_0;  1 drivers
v0x1c76980_0 .net "to_en", 0 0, L_0x1cb7480;  1 drivers
S_0x1c71f30 .scope module, "DFF0" "d_flip_flop" 35 42, 36 3 0, S_0x1c71b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cb7c30 .functor NOT 1, v0x1c723e0_0, C4<0>, C4<0>, C4<0>;
v0x1c721a0_0 .net "clk", 0 0, L_0x1caf260;  alias, 1 drivers
v0x1c72280_0 .net "d", 0 0, L_0x1c75690;  alias, 1 drivers
v0x1c72340_0 .net "en", 0 0, L_0x1cb7480;  alias, 1 drivers
v0x1c723e0_0 .var "q", 0 0;
v0x1c724a0_0 .net8 "q_bar", 0 0, RS_0x7f90559dbe68;  alias, 8 drivers
E_0x1c690d0 .event posedge, v0x1c72340_0, v0x1c721a0_0;
S_0x1c72600 .scope module, "DFF1" "d_flip_flop" 35 41, 36 3 0, S_0x1c71b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cb7b30 .functor NOT 1, v0x1c72a10_0, C4<0>, C4<0>, C4<0>;
v0x1c72830_0 .net "clk", 0 0, L_0x1caf260;  alias, 1 drivers
v0x1c728d0_0 .net "d", 0 0, L_0x1cb7f40;  alias, 1 drivers
v0x1c72970_0 .net "en", 0 0, L_0x1cb7480;  alias, 1 drivers
v0x1c72a10_0 .var "q", 0 0;
v0x1c72ab0_0 .net8 "q_bar", 0 0, RS_0x7f90559dbe68;  alias, 8 drivers
S_0x1c72bb0 .scope module, "DFF2" "d_flip_flop" 35 40, 36 3 0, S_0x1c71b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cb7a30 .functor NOT 1, v0x1c73060_0, C4<0>, C4<0>, C4<0>;
v0x1c72dc0_0 .net "clk", 0 0, L_0x1caf260;  alias, 1 drivers
v0x1c72eb0_0 .net "d", 0 0, L_0x1cb8030;  alias, 1 drivers
v0x1c72f70_0 .net "en", 0 0, L_0x1cb7480;  alias, 1 drivers
v0x1c73060_0 .var "q", 0 0;
v0x1c73100_0 .net8 "q_bar", 0 0, RS_0x7f90559dbe68;  alias, 8 drivers
S_0x1c732e0 .scope module, "DFF3" "d_flip_flop" 35 39, 36 3 0, S_0x1c71b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cb7930 .functor NOT 1, v0x1c73760_0, C4<0>, C4<0>, C4<0>;
v0x1c73540_0 .net "clk", 0 0, L_0x1caf260;  alias, 1 drivers
v0x1c73600_0 .net "d", 0 0, L_0x1cb8120;  alias, 1 drivers
v0x1c736c0_0 .net "en", 0 0, L_0x1cb7480;  alias, 1 drivers
v0x1c73760_0 .var "q", 0 0;
v0x1c73800_0 .net8 "q_bar", 0 0, RS_0x7f90559dbe68;  alias, 8 drivers
S_0x1c73990 .scope module, "DFF4" "d_flip_flop" 35 38, 36 3 0, S_0x1c71b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cb7830 .functor NOT 1, v0x1c73f80_0, C4<0>, C4<0>, C4<0>;
v0x1c73c40_0 .net "clk", 0 0, L_0x1caf260;  alias, 1 drivers
v0x1c73d90_0 .net "d", 0 0, L_0x1cb8210;  alias, 1 drivers
v0x1c73e50_0 .net "en", 0 0, L_0x1cb7480;  alias, 1 drivers
v0x1c73f80_0 .var "q", 0 0;
v0x1c74020_0 .net8 "q_bar", 0 0, RS_0x7f90559dbe68;  alias, 8 drivers
S_0x1c741f0 .scope module, "DFF5" "d_flip_flop" 35 37, 36 3 0, S_0x1c71b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cb7730 .functor NOT 1, v0x1c74620_0, C4<0>, C4<0>, C4<0>;
v0x1c74400_0 .net "clk", 0 0, L_0x1caf260;  alias, 1 drivers
v0x1c744c0_0 .net "d", 0 0, L_0x1cb8300;  alias, 1 drivers
v0x1c74580_0 .net "en", 0 0, L_0x1cb7480;  alias, 1 drivers
v0x1c74620_0 .var "q", 0 0;
v0x1c746c0_0 .net8 "q_bar", 0 0, RS_0x7f90559dbe68;  alias, 8 drivers
S_0x1c74800 .scope module, "DFF6" "d_flip_flop" 35 36, 36 3 0, S_0x1c71b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cb7650 .functor NOT 1, v0x1c74c80_0, C4<0>, C4<0>, C4<0>;
v0x1c74a60_0 .net "clk", 0 0, L_0x1caf260;  alias, 1 drivers
v0x1c74b20_0 .net "d", 0 0, L_0x1cb83f0;  alias, 1 drivers
v0x1c74be0_0 .net "en", 0 0, L_0x1cb7480;  alias, 1 drivers
v0x1c74c80_0 .var "q", 0 0;
v0x1c74d20_0 .net8 "q_bar", 0 0, RS_0x7f90559dbe68;  alias, 8 drivers
S_0x1c74eb0 .scope module, "DFF7" "d_flip_flop" 35 35, 36 3 0, S_0x1c71b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cb7590 .functor NOT 1, v0x1c75330_0, C4<0>, C4<0>, C4<0>;
v0x1c75110_0 .net "clk", 0 0, L_0x1caf260;  alias, 1 drivers
v0x1c751d0_0 .net "d", 0 0, L_0x1cb84e0;  alias, 1 drivers
v0x1c75290_0 .net "en", 0 0, L_0x1cb7480;  alias, 1 drivers
v0x1c75330_0 .var "q", 0 0;
v0x1c753d0_0 .net8 "q_bar", 0 0, RS_0x7f90559dbe68;  alias, 8 drivers
S_0x1c76fc0 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1c71770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1caf260 .functor OR 1, v0x1c998b0_0, L_0x1c75d70, C4<0>, C4<0>;
v0x1c77210_0 .net "a", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c772d0_0 .net "b", 0 0, L_0x1c75d70;  alias, 1 drivers
v0x1c77390_0 .net "y", 0 0, L_0x1caf260;  alias, 1 drivers
S_0x1c77a00 .scope module, "MUX_A" "ta157_8" 19 74, 13 7 0, S_0x1c3edd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1ca7450 .functor NOT 1, L_0x7f9055980180, C4<0>, C4<0>, C4<0>;
v0x1c78cd0_0 .net "A8", 7 0, L_0x1ca5900;  alias, 1 drivers
v0x1c78dd0_0 .net "B8", 7 0, L_0x1ca2b10;  alias, 1 drivers
v0x1c78eb0_0 .net "EN", 0 0, L_0x1ca7450;  1 drivers
v0x1c78fa0_0 .net "EN_BAR", 0 0, L_0x7f9055980180;  alias, 1 drivers
v0x1c79040_0 .net "S", 0 0, L_0x1ca11f0;  alias, 1 drivers
v0x1c79180_0 .net "Y8", 7 0, L_0x1ca77f0;  alias, 1 drivers
L_0x1ca7570 .part L_0x1ca5900, 0, 4;
L_0x1ca7610 .part L_0x1ca2b10, 0, 4;
L_0x1ca76b0 .part L_0x1ca5900, 4, 4;
L_0x1ca7750 .part L_0x1ca2b10, 4, 4;
L_0x1ca77f0 .concat8 [ 4 4 0 0], v0x1c782f0_0, v0x1c78b60_0;
S_0x1c77c60 .scope module, "MUX0" "jeff_74x157" 13 20, 14 2 0, S_0x1c77a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1c77f80_0 .net "a", 3 0, L_0x1ca7570;  1 drivers
v0x1c78080_0 .net "b", 3 0, L_0x1ca7610;  1 drivers
v0x1c78160_0 .net "en", 0 0, L_0x1ca7450;  alias, 1 drivers
v0x1c78230_0 .net "s", 0 0, L_0x1ca11f0;  alias, 1 drivers
v0x1c782f0_0 .var "y", 3 0;
E_0x1c77ef0 .event edge, v0x1c78160_0, v0x1c78230_0, v0x1c77f80_0, v0x1c78080_0;
S_0x1c784c0 .scope module, "MUX1" "jeff_74x157" 13 29, 14 2 0, S_0x1c77a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1c787b0_0 .net "a", 3 0, L_0x1ca76b0;  1 drivers
v0x1c788b0_0 .net "b", 3 0, L_0x1ca7750;  1 drivers
v0x1c78990_0 .net "en", 0 0, L_0x1ca7450;  alias, 1 drivers
v0x1c78a90_0 .net "s", 0 0, L_0x1ca11f0;  alias, 1 drivers
v0x1c78b60_0 .var "y", 3 0;
E_0x1c78740 .event edge, v0x1c78160_0, v0x1c78230_0, v0x1c787b0_0, v0x1c788b0_0;
S_0x1c792c0 .scope module, "MUX_B" "ta157_8" 19 83, 13 7 0, S_0x1c3edd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1ca7890 .functor NOT 1, L_0x7f9055980180, C4<0>, C4<0>, C4<0>;
v0x1c7a580_0 .net "A8", 7 0, L_0x1ca7230;  alias, 1 drivers
v0x1c7a680_0 .net "B8", 7 0, L_0x1ca4100;  alias, 1 drivers
v0x1c7a760_0 .net "EN", 0 0, L_0x1ca7890;  1 drivers
v0x1c7a850_0 .net "EN_BAR", 0 0, L_0x7f9055980180;  alias, 1 drivers
v0x1c7a8f0_0 .net "S", 0 0, L_0x1ca13b0;  alias, 1 drivers
v0x1c7aa30_0 .net "Y8", 7 0, L_0x1ca7b80;  alias, 1 drivers
L_0x1ca7900 .part L_0x1ca7230, 0, 4;
L_0x1ca79a0 .part L_0x1ca4100, 0, 4;
L_0x1ca7a40 .part L_0x1ca7230, 4, 4;
L_0x1ca7ae0 .part L_0x1ca4100, 4, 4;
L_0x1ca7b80 .concat8 [ 4 4 0 0], v0x1c79ba0_0, v0x1c7a410_0;
S_0x1c79520 .scope module, "MUX0" "jeff_74x157" 13 20, 14 2 0, S_0x1c792c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1c79830_0 .net "a", 3 0, L_0x1ca7900;  1 drivers
v0x1c79930_0 .net "b", 3 0, L_0x1ca79a0;  1 drivers
v0x1c79a10_0 .net "en", 0 0, L_0x1ca7890;  alias, 1 drivers
v0x1c79ae0_0 .net "s", 0 0, L_0x1ca13b0;  alias, 1 drivers
v0x1c79ba0_0 .var "y", 3 0;
E_0x1c797a0 .event edge, v0x1c79a10_0, v0x1c79ae0_0, v0x1c79830_0, v0x1c79930_0;
S_0x1c79d70 .scope module, "MUX1" "jeff_74x157" 13 29, 14 2 0, S_0x1c792c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1c7a060_0 .net "a", 3 0, L_0x1ca7a40;  1 drivers
v0x1c7a160_0 .net "b", 3 0, L_0x1ca7ae0;  1 drivers
v0x1c7a240_0 .net "en", 0 0, L_0x1ca7890;  alias, 1 drivers
v0x1c7a340_0 .net "s", 0 0, L_0x1ca13b0;  alias, 1 drivers
v0x1c7a410_0 .var "y", 3 0;
E_0x1c79ff0 .event edge, v0x1c79a10_0, v0x1c79ae0_0, v0x1c7a060_0, v0x1c7a160_0;
S_0x1c7ab30 .scope module, "REGISTERA" "register_ab8" 19 42, 33 6 0, S_0x1c3edd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1c80d60_0 .net "DATA_IN", 7 0, v0x1c98f80_0;  alias, 1 drivers
v0x1c80e20_0 .net "DATA_OUT", 7 0, L_0x1ca2b10;  alias, 1 drivers
v0x1c80f10_0 .net "ENABLE_CLK", 0 0, L_0x1c9ffd0;  alias, 1 drivers
L_0x7f90559801c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c80fb0_0 .net "LOW", 0 0, L_0x7f90559801c8;  1 drivers
v0x1c810a0_0 .net "SYSTEM_CLK", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c81190_0 .net "W1", 0 0, L_0x1ca1860;  1 drivers
S_0x1c7add0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1c7ab30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1ca18d0 .functor NOT 1, L_0x7f90559801c8, C4<0>, C4<0>, C4<0>;
v0x1c7b240_0 .net "CLK", 0 0, L_0x1ca1860;  alias, 1 drivers
v0x1c80460_0 .net "D", 7 0, v0x1c98f80_0;  alias, 1 drivers
v0x1c80540_0 .net "EN", 0 0, L_0x1ca18d0;  1 drivers
v0x1c80610_0 .net "EN_BAR", 0 0, L_0x7f90559801c8;  alias, 1 drivers
v0x1c806e0_0 .net "Q", 7 0, L_0x1ca2b10;  alias, 1 drivers
L_0x1c7ef80 .part v0x1c98f80_0, 0, 1;
L_0x1ca2370 .part v0x1c98f80_0, 1, 1;
L_0x1ca2460 .part v0x1c98f80_0, 2, 1;
L_0x1ca2550 .part v0x1c98f80_0, 3, 1;
L_0x1ca2750 .part v0x1c98f80_0, 4, 1;
L_0x1ca27f0 .part v0x1c98f80_0, 5, 1;
L_0x1ca28e0 .part v0x1c98f80_0, 6, 1;
L_0x1ca29d0 .part v0x1c98f80_0, 7, 1;
LS_0x1ca2b10_0_0 .concat8 [ 1 1 1 1], v0x1c7ba40_0, v0x1c7c1a0_0, v0x1c7c8f0_0, v0x1c7cff0_0;
LS_0x1ca2b10_0_4 .concat8 [ 1 1 1 1], v0x1c7d810_0, v0x1c7deb0_0, v0x1c7e540_0, v0x1c7ec20_0;
L_0x1ca2b10 .concat8 [ 4 4 0 0], LS_0x1ca2b10_0_0, LS_0x1ca2b10_0_4;
S_0x1c7b040 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1c7add0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1ca19d0 .functor NOT 1, L_0x7f90559801c8, C4<0>, C4<0>, C4<0>;
L_0x1ca1a40 .functor NOT 1, L_0x1ca1b90, C4<0>, C4<0>, C4<0>;
L_0x1ca1ab0 .functor AND 1, L_0x1ca1860, L_0x1ca1a40, C4<1>, C4<1>;
L_0x1ca1b20 .functor NOT 1, L_0x1ca1ab0, C4<0>, C4<0>, C4<0>;
L_0x1ca1b90 .functor AND 1, L_0x1ca1b20, L_0x1ca19d0, C4<1>, C4<1>;
RS_0x7f90559dd9f8 .resolv tri, L_0x1ca1c00, L_0x1ca1c70, L_0x1ca1ce0, L_0x1ca1da0, L_0x1ca1e60, L_0x1ca1f20, L_0x1ca1fe0, L_0x1ca20a0;
v0x1c7ee50_0 .net8 "NOTHING", 0 0, RS_0x7f90559dd9f8;  8 drivers
v0x1c7f020_0 .net *"_ivl_2", 0 0, L_0x1ca1a40;  1 drivers
v0x1c7f0c0_0 .net *"_ivl_6", 0 0, L_0x1ca1b20;  1 drivers
v0x1c7f160_0 .net "clk", 0 0, L_0x1ca1860;  alias, 1 drivers
v0x1c7f310_0 .net "d0", 0 0, L_0x1c7ef80;  1 drivers
v0x1c7f3b0_0 .net "d1", 0 0, L_0x1ca2370;  1 drivers
v0x1c7f450_0 .net "d2", 0 0, L_0x1ca2460;  1 drivers
v0x1c7f4f0_0 .net "d3", 0 0, L_0x1ca2550;  1 drivers
v0x1c7f5c0_0 .net "d4", 0 0, L_0x1ca2750;  1 drivers
v0x1c7f720_0 .net "d5", 0 0, L_0x1ca27f0;  1 drivers
v0x1c7f7f0_0 .net "d6", 0 0, L_0x1ca28e0;  1 drivers
v0x1c7f8c0_0 .net "d7", 0 0, L_0x1ca29d0;  1 drivers
v0x1c7f990_0 .net "en", 0 0, L_0x1ca19d0;  1 drivers
v0x1c7fa30_0 .net "en_bar", 0 0, L_0x7f90559801c8;  alias, 1 drivers
v0x1c7fad0_0 .net "feedback", 0 0, L_0x1ca1ab0;  1 drivers
v0x1c7fb70_0 .net "q0", 0 0, v0x1c7ba40_0;  1 drivers
v0x1c7fc40_0 .net "q1", 0 0, v0x1c7c1a0_0;  1 drivers
v0x1c7fdf0_0 .net "q2", 0 0, v0x1c7c8f0_0;  1 drivers
v0x1c7fe90_0 .net "q3", 0 0, v0x1c7cff0_0;  1 drivers
v0x1c7ff30_0 .net "q4", 0 0, v0x1c7d810_0;  1 drivers
v0x1c7ffd0_0 .net "q5", 0 0, v0x1c7deb0_0;  1 drivers
v0x1c80070_0 .net "q6", 0 0, v0x1c7e540_0;  1 drivers
v0x1c80110_0 .net "q7", 0 0, v0x1c7ec20_0;  1 drivers
v0x1c801b0_0 .net "to_en", 0 0, L_0x1ca1b90;  1 drivers
S_0x1c7b4a0 .scope module, "DFF0" "d_flip_flop" 35 42, 36 3 0, S_0x1c7b040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca20a0 .functor NOT 1, v0x1c7ba40_0, C4<0>, C4<0>, C4<0>;
v0x1c7b7d0_0 .net "clk", 0 0, L_0x1ca1860;  alias, 1 drivers
v0x1c7b8b0_0 .net "d", 0 0, L_0x1c7ef80;  alias, 1 drivers
v0x1c7b970_0 .net "en", 0 0, L_0x1ca1b90;  alias, 1 drivers
v0x1c7ba40_0 .var "q", 0 0;
v0x1c7bb00_0 .net8 "q_bar", 0 0, RS_0x7f90559dd9f8;  alias, 8 drivers
E_0x1c7b750 .event posedge, v0x1c7b970_0, v0x1c7b7d0_0;
S_0x1c7bcb0 .scope module, "DFF1" "d_flip_flop" 35 41, 36 3 0, S_0x1c7b040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca1fe0 .functor NOT 1, v0x1c7c1a0_0, C4<0>, C4<0>, C4<0>;
v0x1c7bf30_0 .net "clk", 0 0, L_0x1ca1860;  alias, 1 drivers
v0x1c7c000_0 .net "d", 0 0, L_0x1ca2370;  alias, 1 drivers
v0x1c7c0a0_0 .net "en", 0 0, L_0x1ca1b90;  alias, 1 drivers
v0x1c7c1a0_0 .var "q", 0 0;
v0x1c7c240_0 .net8 "q_bar", 0 0, RS_0x7f90559dd9f8;  alias, 8 drivers
S_0x1c7c3c0 .scope module, "DFF2" "d_flip_flop" 35 40, 36 3 0, S_0x1c7b040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca1f20 .functor NOT 1, v0x1c7c8f0_0, C4<0>, C4<0>, C4<0>;
v0x1c7c650_0 .net "clk", 0 0, L_0x1ca1860;  alias, 1 drivers
v0x1c7c740_0 .net "d", 0 0, L_0x1ca2460;  alias, 1 drivers
v0x1c7c800_0 .net "en", 0 0, L_0x1ca1b90;  alias, 1 drivers
v0x1c7c8f0_0 .var "q", 0 0;
v0x1c7c990_0 .net8 "q_bar", 0 0, RS_0x7f90559dd9f8;  alias, 8 drivers
S_0x1c7cb70 .scope module, "DFF3" "d_flip_flop" 35 39, 36 3 0, S_0x1c7b040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca1e60 .functor NOT 1, v0x1c7cff0_0, C4<0>, C4<0>, C4<0>;
v0x1c7cdd0_0 .net "clk", 0 0, L_0x1ca1860;  alias, 1 drivers
v0x1c7ce90_0 .net "d", 0 0, L_0x1ca2550;  alias, 1 drivers
v0x1c7cf50_0 .net "en", 0 0, L_0x1ca1b90;  alias, 1 drivers
v0x1c7cff0_0 .var "q", 0 0;
v0x1c7d090_0 .net8 "q_bar", 0 0, RS_0x7f90559dd9f8;  alias, 8 drivers
S_0x1c7d220 .scope module, "DFF4" "d_flip_flop" 35 38, 36 3 0, S_0x1c7b040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca1da0 .functor NOT 1, v0x1c7d810_0, C4<0>, C4<0>, C4<0>;
v0x1c7d4d0_0 .net "clk", 0 0, L_0x1ca1860;  alias, 1 drivers
v0x1c7d620_0 .net "d", 0 0, L_0x1ca2750;  alias, 1 drivers
v0x1c7d6e0_0 .net "en", 0 0, L_0x1ca1b90;  alias, 1 drivers
v0x1c7d810_0 .var "q", 0 0;
v0x1c7d8b0_0 .net8 "q_bar", 0 0, RS_0x7f90559dd9f8;  alias, 8 drivers
S_0x1c7da80 .scope module, "DFF5" "d_flip_flop" 35 37, 36 3 0, S_0x1c7b040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca1ce0 .functor NOT 1, v0x1c7deb0_0, C4<0>, C4<0>, C4<0>;
v0x1c7dc90_0 .net "clk", 0 0, L_0x1ca1860;  alias, 1 drivers
v0x1c7dd50_0 .net "d", 0 0, L_0x1ca27f0;  alias, 1 drivers
v0x1c7de10_0 .net "en", 0 0, L_0x1ca1b90;  alias, 1 drivers
v0x1c7deb0_0 .var "q", 0 0;
v0x1c7df50_0 .net8 "q_bar", 0 0, RS_0x7f90559dd9f8;  alias, 8 drivers
S_0x1c7e090 .scope module, "DFF6" "d_flip_flop" 35 36, 36 3 0, S_0x1c7b040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca1c70 .functor NOT 1, v0x1c7e540_0, C4<0>, C4<0>, C4<0>;
v0x1c7e2f0_0 .net "clk", 0 0, L_0x1ca1860;  alias, 1 drivers
v0x1c7e3b0_0 .net "d", 0 0, L_0x1ca28e0;  alias, 1 drivers
v0x1c7e470_0 .net "en", 0 0, L_0x1ca1b90;  alias, 1 drivers
v0x1c7e540_0 .var "q", 0 0;
v0x1c7e5e0_0 .net8 "q_bar", 0 0, RS_0x7f90559dd9f8;  alias, 8 drivers
S_0x1c7e770 .scope module, "DFF7" "d_flip_flop" 35 35, 36 3 0, S_0x1c7b040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca1c00 .functor NOT 1, v0x1c7ec20_0, C4<0>, C4<0>, C4<0>;
v0x1c7e9d0_0 .net "clk", 0 0, L_0x1ca1860;  alias, 1 drivers
v0x1c7ea90_0 .net "d", 0 0, L_0x1ca29d0;  alias, 1 drivers
v0x1c7eb50_0 .net "en", 0 0, L_0x1ca1b90;  alias, 1 drivers
v0x1c7ec20_0 .var "q", 0 0;
v0x1c7ecc0_0 .net8 "q_bar", 0 0, RS_0x7f90559dd9f8;  alias, 8 drivers
S_0x1c80860 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1c7ab30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1ca1860 .functor OR 1, v0x1c998b0_0, L_0x1c9ffd0, C4<0>, C4<0>;
v0x1c80ab0_0 .net "a", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c80b70_0 .net "b", 0 0, L_0x1c9ffd0;  alias, 1 drivers
v0x1c80c80_0 .net "y", 0 0, L_0x1ca1860;  alias, 1 drivers
S_0x1c81290 .scope module, "REGISTERB" "register_ab8" 19 50, 33 6 0, S_0x1c3edd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1c87500_0 .net "DATA_IN", 7 0, v0x1c990f0_0;  alias, 1 drivers
v0x1c875f0_0 .net "DATA_OUT", 7 0, L_0x1ca4100;  alias, 1 drivers
v0x1c87690_0 .net "ENABLE_CLK", 0 0, L_0x1c9ffd0;  alias, 1 drivers
L_0x7f9055980210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c87730_0 .net "LOW", 0 0, L_0x7f9055980210;  1 drivers
v0x1c87820_0 .net "SYSTEM_CLK", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c87910_0 .net "W1", 0 0, L_0x1ca2c90;  1 drivers
S_0x1c814e0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1c81290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1ca2d00 .functor NOT 1, L_0x7f9055980210, C4<0>, C4<0>, C4<0>;
v0x1c81950_0 .net "CLK", 0 0, L_0x1ca2c90;  alias, 1 drivers
v0x1c86c10_0 .net "D", 7 0, v0x1c990f0_0;  alias, 1 drivers
v0x1c86cf0_0 .net "EN", 0 0, L_0x1ca2d00;  1 drivers
v0x1c86dc0_0 .net "EN_BAR", 0 0, L_0x7f9055980210;  alias, 1 drivers
v0x1c86e90_0 .net "Q", 7 0, L_0x1ca4100;  alias, 1 drivers
L_0x1c85690 .part v0x1c990f0_0, 0, 1;
L_0x1ca3960 .part v0x1c990f0_0, 1, 1;
L_0x1ca3a50 .part v0x1c990f0_0, 2, 1;
L_0x1ca3b40 .part v0x1c990f0_0, 3, 1;
L_0x1ca3d40 .part v0x1c990f0_0, 4, 1;
L_0x1ca3de0 .part v0x1c990f0_0, 5, 1;
L_0x1ca3ed0 .part v0x1c990f0_0, 6, 1;
L_0x1ca3fc0 .part v0x1c990f0_0, 7, 1;
LS_0x1ca4100_0_0 .concat8 [ 1 1 1 1], v0x1c82150_0, v0x1c828b0_0, v0x1c83000_0, v0x1c83700_0;
LS_0x1ca4100_0_4 .concat8 [ 1 1 1 1], v0x1c83f20_0, v0x1c845c0_0, v0x1c84c50_0, v0x1c85330_0;
L_0x1ca4100 .concat8 [ 4 4 0 0], LS_0x1ca4100_0_0, LS_0x1ca4100_0_4;
S_0x1c81750 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1c814e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1ca2e00 .functor NOT 1, L_0x7f9055980210, C4<0>, C4<0>, C4<0>;
L_0x1ca2e70 .functor NOT 1, L_0x1ca2fc0, C4<0>, C4<0>, C4<0>;
L_0x1ca2ee0 .functor AND 1, L_0x1ca2c90, L_0x1ca2e70, C4<1>, C4<1>;
L_0x1ca2f50 .functor NOT 1, L_0x1ca2ee0, C4<0>, C4<0>, C4<0>;
L_0x1ca2fc0 .functor AND 1, L_0x1ca2f50, L_0x1ca2e00, C4<1>, C4<1>;
RS_0x7f90559debc8 .resolv tri, L_0x1ca30d0, L_0x1ca3190, L_0x1ca3250, L_0x1ca3310, L_0x1ca33d0, L_0x1ca3490, L_0x1ca3550, L_0x1ca3650;
v0x1c85560_0 .net8 "NOTHING", 0 0, RS_0x7f90559debc8;  8 drivers
v0x1c85730_0 .net *"_ivl_2", 0 0, L_0x1ca2e70;  1 drivers
v0x1c857d0_0 .net *"_ivl_6", 0 0, L_0x1ca2f50;  1 drivers
v0x1c85870_0 .net "clk", 0 0, L_0x1ca2c90;  alias, 1 drivers
v0x1c85a20_0 .net "d0", 0 0, L_0x1c85690;  1 drivers
v0x1c85ac0_0 .net "d1", 0 0, L_0x1ca3960;  1 drivers
v0x1c85b60_0 .net "d2", 0 0, L_0x1ca3a50;  1 drivers
v0x1c85c00_0 .net "d3", 0 0, L_0x1ca3b40;  1 drivers
v0x1c85cd0_0 .net "d4", 0 0, L_0x1ca3d40;  1 drivers
v0x1c85e30_0 .net "d5", 0 0, L_0x1ca3de0;  1 drivers
v0x1c85f00_0 .net "d6", 0 0, L_0x1ca3ed0;  1 drivers
v0x1c85fd0_0 .net "d7", 0 0, L_0x1ca3fc0;  1 drivers
v0x1c860a0_0 .net "en", 0 0, L_0x1ca2e00;  1 drivers
v0x1c86140_0 .net "en_bar", 0 0, L_0x7f9055980210;  alias, 1 drivers
v0x1c861e0_0 .net "feedback", 0 0, L_0x1ca2ee0;  1 drivers
v0x1c86280_0 .net "q0", 0 0, v0x1c82150_0;  1 drivers
v0x1c86350_0 .net "q1", 0 0, v0x1c828b0_0;  1 drivers
v0x1c86500_0 .net "q2", 0 0, v0x1c83000_0;  1 drivers
v0x1c865a0_0 .net "q3", 0 0, v0x1c83700_0;  1 drivers
v0x1c86640_0 .net "q4", 0 0, v0x1c83f20_0;  1 drivers
v0x1c86710_0 .net "q5", 0 0, v0x1c845c0_0;  1 drivers
v0x1c867e0_0 .net "q6", 0 0, v0x1c84c50_0;  1 drivers
v0x1c868b0_0 .net "q7", 0 0, v0x1c85330_0;  1 drivers
v0x1c86980_0 .net "to_en", 0 0, L_0x1ca2fc0;  1 drivers
S_0x1c81bb0 .scope module, "DFF0" "d_flip_flop" 35 42, 36 3 0, S_0x1c81750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca3650 .functor NOT 1, v0x1c82150_0, C4<0>, C4<0>, C4<0>;
v0x1c81ee0_0 .net "clk", 0 0, L_0x1ca2c90;  alias, 1 drivers
v0x1c81fc0_0 .net "d", 0 0, L_0x1c85690;  alias, 1 drivers
v0x1c82080_0 .net "en", 0 0, L_0x1ca2fc0;  alias, 1 drivers
v0x1c82150_0 .var "q", 0 0;
v0x1c82210_0 .net8 "q_bar", 0 0, RS_0x7f90559debc8;  alias, 8 drivers
E_0x1c81e60 .event posedge, v0x1c82080_0, v0x1c81ee0_0;
S_0x1c823c0 .scope module, "DFF1" "d_flip_flop" 35 41, 36 3 0, S_0x1c81750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca3550 .functor NOT 1, v0x1c828b0_0, C4<0>, C4<0>, C4<0>;
v0x1c82640_0 .net "clk", 0 0, L_0x1ca2c90;  alias, 1 drivers
v0x1c82710_0 .net "d", 0 0, L_0x1ca3960;  alias, 1 drivers
v0x1c827b0_0 .net "en", 0 0, L_0x1ca2fc0;  alias, 1 drivers
v0x1c828b0_0 .var "q", 0 0;
v0x1c82950_0 .net8 "q_bar", 0 0, RS_0x7f90559debc8;  alias, 8 drivers
S_0x1c82ad0 .scope module, "DFF2" "d_flip_flop" 35 40, 36 3 0, S_0x1c81750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca3490 .functor NOT 1, v0x1c83000_0, C4<0>, C4<0>, C4<0>;
v0x1c82d60_0 .net "clk", 0 0, L_0x1ca2c90;  alias, 1 drivers
v0x1c82e50_0 .net "d", 0 0, L_0x1ca3a50;  alias, 1 drivers
v0x1c82f10_0 .net "en", 0 0, L_0x1ca2fc0;  alias, 1 drivers
v0x1c83000_0 .var "q", 0 0;
v0x1c830a0_0 .net8 "q_bar", 0 0, RS_0x7f90559debc8;  alias, 8 drivers
S_0x1c83280 .scope module, "DFF3" "d_flip_flop" 35 39, 36 3 0, S_0x1c81750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca33d0 .functor NOT 1, v0x1c83700_0, C4<0>, C4<0>, C4<0>;
v0x1c834e0_0 .net "clk", 0 0, L_0x1ca2c90;  alias, 1 drivers
v0x1c835a0_0 .net "d", 0 0, L_0x1ca3b40;  alias, 1 drivers
v0x1c83660_0 .net "en", 0 0, L_0x1ca2fc0;  alias, 1 drivers
v0x1c83700_0 .var "q", 0 0;
v0x1c837a0_0 .net8 "q_bar", 0 0, RS_0x7f90559debc8;  alias, 8 drivers
S_0x1c83930 .scope module, "DFF4" "d_flip_flop" 35 38, 36 3 0, S_0x1c81750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca3310 .functor NOT 1, v0x1c83f20_0, C4<0>, C4<0>, C4<0>;
v0x1c83be0_0 .net "clk", 0 0, L_0x1ca2c90;  alias, 1 drivers
v0x1c83d30_0 .net "d", 0 0, L_0x1ca3d40;  alias, 1 drivers
v0x1c83df0_0 .net "en", 0 0, L_0x1ca2fc0;  alias, 1 drivers
v0x1c83f20_0 .var "q", 0 0;
v0x1c83fc0_0 .net8 "q_bar", 0 0, RS_0x7f90559debc8;  alias, 8 drivers
S_0x1c84190 .scope module, "DFF5" "d_flip_flop" 35 37, 36 3 0, S_0x1c81750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca3250 .functor NOT 1, v0x1c845c0_0, C4<0>, C4<0>, C4<0>;
v0x1c843a0_0 .net "clk", 0 0, L_0x1ca2c90;  alias, 1 drivers
v0x1c84460_0 .net "d", 0 0, L_0x1ca3de0;  alias, 1 drivers
v0x1c84520_0 .net "en", 0 0, L_0x1ca2fc0;  alias, 1 drivers
v0x1c845c0_0 .var "q", 0 0;
v0x1c84660_0 .net8 "q_bar", 0 0, RS_0x7f90559debc8;  alias, 8 drivers
S_0x1c847a0 .scope module, "DFF6" "d_flip_flop" 35 36, 36 3 0, S_0x1c81750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca3190 .functor NOT 1, v0x1c84c50_0, C4<0>, C4<0>, C4<0>;
v0x1c84a00_0 .net "clk", 0 0, L_0x1ca2c90;  alias, 1 drivers
v0x1c84ac0_0 .net "d", 0 0, L_0x1ca3ed0;  alias, 1 drivers
v0x1c84b80_0 .net "en", 0 0, L_0x1ca2fc0;  alias, 1 drivers
v0x1c84c50_0 .var "q", 0 0;
v0x1c84cf0_0 .net8 "q_bar", 0 0, RS_0x7f90559debc8;  alias, 8 drivers
S_0x1c84e80 .scope module, "DFF7" "d_flip_flop" 35 35, 36 3 0, S_0x1c81750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca30d0 .functor NOT 1, v0x1c85330_0, C4<0>, C4<0>, C4<0>;
v0x1c850e0_0 .net "clk", 0 0, L_0x1ca2c90;  alias, 1 drivers
v0x1c851a0_0 .net "d", 0 0, L_0x1ca3fc0;  alias, 1 drivers
v0x1c85260_0 .net "en", 0 0, L_0x1ca2fc0;  alias, 1 drivers
v0x1c85330_0 .var "q", 0 0;
v0x1c853d0_0 .net8 "q_bar", 0 0, RS_0x7f90559debc8;  alias, 8 drivers
S_0x1c86fc0 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1c81290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1ca2c90 .functor OR 1, v0x1c998b0_0, L_0x1c9ffd0, C4<0>, C4<0>;
v0x1c87210_0 .net "a", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c872d0_0 .net "b", 0 0, L_0x1c9ffd0;  alias, 1 drivers
v0x1c87420_0 .net "y", 0 0, L_0x1ca2c90;  alias, 1 drivers
S_0x1c87a10 .scope module, "TEMP_REGISTER_A" "register_ab8" 19 58, 33 6 0, S_0x1c3edd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1c8dbf0_0 .net "DATA_IN", 7 0, L_0x1cb6ed0;  alias, 1 drivers
v0x1c8dd40_0 .net "DATA_OUT", 7 0, L_0x1ca5900;  alias, 1 drivers
v0x1c8de00_0 .net "ENABLE_CLK", 0 0, L_0x1ca5a80;  1 drivers
L_0x7f9055980258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c8ded0_0 .net "LOW", 0 0, L_0x7f9055980258;  1 drivers
v0x1c8dfc0_0 .net "SYSTEM_CLK", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c8e0b0_0 .net "W1", 0 0, L_0x1ca4310;  1 drivers
S_0x1c87c60 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1c87a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1ca4380 .functor NOT 1, L_0x7f9055980258, C4<0>, C4<0>, C4<0>;
v0x1c880d0_0 .net "CLK", 0 0, L_0x1ca4310;  alias, 1 drivers
v0x1c8d390_0 .net "D", 7 0, L_0x1cb6ed0;  alias, 1 drivers
v0x1c8d450_0 .net "EN", 0 0, L_0x1ca4380;  1 drivers
v0x1c8d520_0 .net "EN_BAR", 0 0, L_0x7f9055980258;  alias, 1 drivers
v0x1c8d5f0_0 .net "Q", 7 0, L_0x1ca5900;  alias, 1 drivers
L_0x1c8be10 .part L_0x1cb6ed0, 0, 1;
L_0x1ca5270 .part L_0x1cb6ed0, 1, 1;
L_0x1ca5310 .part L_0x1cb6ed0, 2, 1;
L_0x1ca5400 .part L_0x1cb6ed0, 3, 1;
L_0x1ca54f0 .part L_0x1cb6ed0, 4, 1;
L_0x1ca55e0 .part L_0x1cb6ed0, 5, 1;
L_0x1ca56d0 .part L_0x1cb6ed0, 6, 1;
L_0x1ca57c0 .part L_0x1cb6ed0, 7, 1;
LS_0x1ca5900_0_0 .concat8 [ 1 1 1 1], v0x1c888d0_0, v0x1c89030_0, v0x1c89780_0, v0x1c89e80_0;
LS_0x1ca5900_0_4 .concat8 [ 1 1 1 1], v0x1c8a6a0_0, v0x1c8ad40_0, v0x1c8b3d0_0, v0x1c8bab0_0;
L_0x1ca5900 .concat8 [ 4 4 0 0], LS_0x1ca5900_0_0, LS_0x1ca5900_0_4;
S_0x1c87ed0 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1c87c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1ca4480 .functor NOT 1, L_0x7f9055980258, C4<0>, C4<0>, C4<0>;
L_0x1ca4510 .functor NOT 1, L_0x1ca4680, C4<0>, C4<0>, C4<0>;
L_0x1ca45a0 .functor AND 1, L_0x1ca4310, L_0x1ca4510, C4<1>, C4<1>;
L_0x1ca4610 .functor NOT 1, L_0x1ca45a0, C4<0>, C4<0>, C4<0>;
L_0x1ca4680 .functor AND 1, L_0x1ca4610, L_0x1ca4480, C4<1>, C4<1>;
RS_0x7f90559dfd98 .resolv tri, L_0x1ca4790, L_0x1ca4870, L_0x1ca4970, L_0x1ca4a70, L_0x1ca4b70, L_0x1ca4c70, L_0x1ca4d70, L_0x1ca4e70;
v0x1c8bce0_0 .net8 "NOTHING", 0 0, RS_0x7f90559dfd98;  8 drivers
v0x1c8beb0_0 .net *"_ivl_2", 0 0, L_0x1ca4510;  1 drivers
v0x1c8bf50_0 .net *"_ivl_6", 0 0, L_0x1ca4610;  1 drivers
v0x1c8bff0_0 .net "clk", 0 0, L_0x1ca4310;  alias, 1 drivers
v0x1c8c1a0_0 .net "d0", 0 0, L_0x1c8be10;  1 drivers
v0x1c8c240_0 .net "d1", 0 0, L_0x1ca5270;  1 drivers
v0x1c8c2e0_0 .net "d2", 0 0, L_0x1ca5310;  1 drivers
v0x1c8c380_0 .net "d3", 0 0, L_0x1ca5400;  1 drivers
v0x1c8c450_0 .net "d4", 0 0, L_0x1ca54f0;  1 drivers
v0x1c8c5b0_0 .net "d5", 0 0, L_0x1ca55e0;  1 drivers
v0x1c8c680_0 .net "d6", 0 0, L_0x1ca56d0;  1 drivers
v0x1c8c750_0 .net "d7", 0 0, L_0x1ca57c0;  1 drivers
v0x1c8c820_0 .net "en", 0 0, L_0x1ca4480;  1 drivers
v0x1c8c8c0_0 .net "en_bar", 0 0, L_0x7f9055980258;  alias, 1 drivers
v0x1c8c960_0 .net "feedback", 0 0, L_0x1ca45a0;  1 drivers
v0x1c8ca00_0 .net "q0", 0 0, v0x1c888d0_0;  1 drivers
v0x1c8cad0_0 .net "q1", 0 0, v0x1c89030_0;  1 drivers
v0x1c8cc80_0 .net "q2", 0 0, v0x1c89780_0;  1 drivers
v0x1c8cd20_0 .net "q3", 0 0, v0x1c89e80_0;  1 drivers
v0x1c8cdc0_0 .net "q4", 0 0, v0x1c8a6a0_0;  1 drivers
v0x1c8ce90_0 .net "q5", 0 0, v0x1c8ad40_0;  1 drivers
v0x1c8cf60_0 .net "q6", 0 0, v0x1c8b3d0_0;  1 drivers
v0x1c8d030_0 .net "q7", 0 0, v0x1c8bab0_0;  1 drivers
v0x1c8d100_0 .net "to_en", 0 0, L_0x1ca4680;  1 drivers
S_0x1c88330 .scope module, "DFF0" "d_flip_flop" 35 42, 36 3 0, S_0x1c87ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca4e70 .functor NOT 1, v0x1c888d0_0, C4<0>, C4<0>, C4<0>;
v0x1c88660_0 .net "clk", 0 0, L_0x1ca4310;  alias, 1 drivers
v0x1c88740_0 .net "d", 0 0, L_0x1c8be10;  alias, 1 drivers
v0x1c88800_0 .net "en", 0 0, L_0x1ca4680;  alias, 1 drivers
v0x1c888d0_0 .var "q", 0 0;
v0x1c88990_0 .net8 "q_bar", 0 0, RS_0x7f90559dfd98;  alias, 8 drivers
E_0x1c885e0 .event posedge, v0x1c88800_0, v0x1c88660_0;
S_0x1c88b40 .scope module, "DFF1" "d_flip_flop" 35 41, 36 3 0, S_0x1c87ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca4d70 .functor NOT 1, v0x1c89030_0, C4<0>, C4<0>, C4<0>;
v0x1c88dc0_0 .net "clk", 0 0, L_0x1ca4310;  alias, 1 drivers
v0x1c88e90_0 .net "d", 0 0, L_0x1ca5270;  alias, 1 drivers
v0x1c88f30_0 .net "en", 0 0, L_0x1ca4680;  alias, 1 drivers
v0x1c89030_0 .var "q", 0 0;
v0x1c890d0_0 .net8 "q_bar", 0 0, RS_0x7f90559dfd98;  alias, 8 drivers
S_0x1c89250 .scope module, "DFF2" "d_flip_flop" 35 40, 36 3 0, S_0x1c87ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca4c70 .functor NOT 1, v0x1c89780_0, C4<0>, C4<0>, C4<0>;
v0x1c894e0_0 .net "clk", 0 0, L_0x1ca4310;  alias, 1 drivers
v0x1c895d0_0 .net "d", 0 0, L_0x1ca5310;  alias, 1 drivers
v0x1c89690_0 .net "en", 0 0, L_0x1ca4680;  alias, 1 drivers
v0x1c89780_0 .var "q", 0 0;
v0x1c89820_0 .net8 "q_bar", 0 0, RS_0x7f90559dfd98;  alias, 8 drivers
S_0x1c89a00 .scope module, "DFF3" "d_flip_flop" 35 39, 36 3 0, S_0x1c87ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca4b70 .functor NOT 1, v0x1c89e80_0, C4<0>, C4<0>, C4<0>;
v0x1c89c60_0 .net "clk", 0 0, L_0x1ca4310;  alias, 1 drivers
v0x1c89d20_0 .net "d", 0 0, L_0x1ca5400;  alias, 1 drivers
v0x1c89de0_0 .net "en", 0 0, L_0x1ca4680;  alias, 1 drivers
v0x1c89e80_0 .var "q", 0 0;
v0x1c89f20_0 .net8 "q_bar", 0 0, RS_0x7f90559dfd98;  alias, 8 drivers
S_0x1c8a0b0 .scope module, "DFF4" "d_flip_flop" 35 38, 36 3 0, S_0x1c87ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca4a70 .functor NOT 1, v0x1c8a6a0_0, C4<0>, C4<0>, C4<0>;
v0x1c8a360_0 .net "clk", 0 0, L_0x1ca4310;  alias, 1 drivers
v0x1c8a4b0_0 .net "d", 0 0, L_0x1ca54f0;  alias, 1 drivers
v0x1c8a570_0 .net "en", 0 0, L_0x1ca4680;  alias, 1 drivers
v0x1c8a6a0_0 .var "q", 0 0;
v0x1c8a740_0 .net8 "q_bar", 0 0, RS_0x7f90559dfd98;  alias, 8 drivers
S_0x1c8a910 .scope module, "DFF5" "d_flip_flop" 35 37, 36 3 0, S_0x1c87ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca4970 .functor NOT 1, v0x1c8ad40_0, C4<0>, C4<0>, C4<0>;
v0x1c8ab20_0 .net "clk", 0 0, L_0x1ca4310;  alias, 1 drivers
v0x1c8abe0_0 .net "d", 0 0, L_0x1ca55e0;  alias, 1 drivers
v0x1c8aca0_0 .net "en", 0 0, L_0x1ca4680;  alias, 1 drivers
v0x1c8ad40_0 .var "q", 0 0;
v0x1c8ade0_0 .net8 "q_bar", 0 0, RS_0x7f90559dfd98;  alias, 8 drivers
S_0x1c8af20 .scope module, "DFF6" "d_flip_flop" 35 36, 36 3 0, S_0x1c87ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca4870 .functor NOT 1, v0x1c8b3d0_0, C4<0>, C4<0>, C4<0>;
v0x1c8b180_0 .net "clk", 0 0, L_0x1ca4310;  alias, 1 drivers
v0x1c8b240_0 .net "d", 0 0, L_0x1ca56d0;  alias, 1 drivers
v0x1c8b300_0 .net "en", 0 0, L_0x1ca4680;  alias, 1 drivers
v0x1c8b3d0_0 .var "q", 0 0;
v0x1c8b470_0 .net8 "q_bar", 0 0, RS_0x7f90559dfd98;  alias, 8 drivers
S_0x1c8b600 .scope module, "DFF7" "d_flip_flop" 35 35, 36 3 0, S_0x1c87ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca4790 .functor NOT 1, v0x1c8bab0_0, C4<0>, C4<0>, C4<0>;
v0x1c8b860_0 .net "clk", 0 0, L_0x1ca4310;  alias, 1 drivers
v0x1c8b920_0 .net "d", 0 0, L_0x1ca57c0;  alias, 1 drivers
v0x1c8b9e0_0 .net "en", 0 0, L_0x1ca4680;  alias, 1 drivers
v0x1c8bab0_0 .var "q", 0 0;
v0x1c8bb50_0 .net8 "q_bar", 0 0, RS_0x7f90559dfd98;  alias, 8 drivers
S_0x1c8d720 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1c87a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1ca4310 .functor OR 1, v0x1c998b0_0, L_0x1ca5a80, C4<0>, C4<0>;
v0x1c8d970_0 .net "a", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c8da30_0 .net "b", 0 0, L_0x1ca5a80;  alias, 1 drivers
v0x1c8daf0_0 .net "y", 0 0, L_0x1ca4310;  alias, 1 drivers
S_0x1c8e190 .scope module, "TEMP_REGISTER_B" "register_ab8" 19 66, 33 6 0, S_0x1c3edd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1c94370_0 .net "DATA_IN", 7 0, L_0x1cb6ed0;  alias, 1 drivers
v0x1c94430_0 .net "DATA_OUT", 7 0, L_0x1ca7230;  alias, 1 drivers
v0x1c94540_0 .net "ENABLE_CLK", 0 0, L_0x1ca73b0;  1 drivers
L_0x7f90559802a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c94610_0 .net "LOW", 0 0, L_0x7f90559802a0;  1 drivers
v0x1c94700_0 .net "SYSTEM_CLK", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c947f0_0 .net "W1", 0 0, L_0x1ca5b20;  1 drivers
S_0x1c8e3e0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1c8e190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1ca5be0 .functor NOT 1, L_0x7f90559802a0, C4<0>, C4<0>, C4<0>;
v0x1c8e850_0 .net "CLK", 0 0, L_0x1ca5b20;  alias, 1 drivers
v0x1c93b10_0 .net "D", 7 0, L_0x1cb6ed0;  alias, 1 drivers
v0x1c93bd0_0 .net "EN", 0 0, L_0x1ca5be0;  1 drivers
v0x1c93ca0_0 .net "EN_BAR", 0 0, L_0x7f90559802a0;  alias, 1 drivers
v0x1c93d70_0 .net "Q", 7 0, L_0x1ca7230;  alias, 1 drivers
L_0x1c92590 .part L_0x1cb6ed0, 0, 1;
L_0x1ca5180 .part L_0x1cb6ed0, 1, 1;
L_0x1ca6c40 .part L_0x1cb6ed0, 2, 1;
L_0x1ca6d30 .part L_0x1cb6ed0, 3, 1;
L_0x1ca6e20 .part L_0x1cb6ed0, 4, 1;
L_0x1ca6f10 .part L_0x1cb6ed0, 5, 1;
L_0x1ca7000 .part L_0x1cb6ed0, 6, 1;
L_0x1ca70f0 .part L_0x1cb6ed0, 7, 1;
LS_0x1ca7230_0_0 .concat8 [ 1 1 1 1], v0x1c8f050_0, v0x1c8f7b0_0, v0x1c8ff00_0, v0x1c90600_0;
LS_0x1ca7230_0_4 .concat8 [ 1 1 1 1], v0x1c90e20_0, v0x1c914c0_0, v0x1c91b50_0, v0x1c92230_0;
L_0x1ca7230 .concat8 [ 4 4 0 0], LS_0x1ca7230_0_0, LS_0x1ca7230_0_4;
S_0x1c8e650 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1c8e3e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1ca5d00 .functor NOT 1, L_0x7f90559802a0, C4<0>, C4<0>, C4<0>;
L_0x1ca5d90 .functor NOT 1, L_0x1ca5f50, C4<0>, C4<0>, C4<0>;
L_0x1ca5e20 .functor AND 1, L_0x1ca5b20, L_0x1ca5d90, C4<1>, C4<1>;
L_0x1ca5e90 .functor NOT 1, L_0x1ca5e20, C4<0>, C4<0>, C4<0>;
L_0x1ca5f50 .functor AND 1, L_0x1ca5e90, L_0x1ca5d00, C4<1>, C4<1>;
RS_0x7f90559e0f68 .resolv tri, L_0x1ca6060, L_0x1ca6140, L_0x1ca6240, L_0x1ca6340, L_0x1ca6440, L_0x1ca6540, L_0x1ca6640, L_0x1ca6740;
v0x1c92460_0 .net8 "NOTHING", 0 0, RS_0x7f90559e0f68;  8 drivers
v0x1c92630_0 .net *"_ivl_2", 0 0, L_0x1ca5d90;  1 drivers
v0x1c926d0_0 .net *"_ivl_6", 0 0, L_0x1ca5e90;  1 drivers
v0x1c92770_0 .net "clk", 0 0, L_0x1ca5b20;  alias, 1 drivers
v0x1c92920_0 .net "d0", 0 0, L_0x1c92590;  1 drivers
v0x1c929c0_0 .net "d1", 0 0, L_0x1ca5180;  1 drivers
v0x1c92a60_0 .net "d2", 0 0, L_0x1ca6c40;  1 drivers
v0x1c92b00_0 .net "d3", 0 0, L_0x1ca6d30;  1 drivers
v0x1c92bd0_0 .net "d4", 0 0, L_0x1ca6e20;  1 drivers
v0x1c92d30_0 .net "d5", 0 0, L_0x1ca6f10;  1 drivers
v0x1c92e00_0 .net "d6", 0 0, L_0x1ca7000;  1 drivers
v0x1c92ed0_0 .net "d7", 0 0, L_0x1ca70f0;  1 drivers
v0x1c92fa0_0 .net "en", 0 0, L_0x1ca5d00;  1 drivers
v0x1c93040_0 .net "en_bar", 0 0, L_0x7f90559802a0;  alias, 1 drivers
v0x1c930e0_0 .net "feedback", 0 0, L_0x1ca5e20;  1 drivers
v0x1c93180_0 .net "q0", 0 0, v0x1c8f050_0;  1 drivers
v0x1c93250_0 .net "q1", 0 0, v0x1c8f7b0_0;  1 drivers
v0x1c93400_0 .net "q2", 0 0, v0x1c8ff00_0;  1 drivers
v0x1c934a0_0 .net "q3", 0 0, v0x1c90600_0;  1 drivers
v0x1c93540_0 .net "q4", 0 0, v0x1c90e20_0;  1 drivers
v0x1c93610_0 .net "q5", 0 0, v0x1c914c0_0;  1 drivers
v0x1c936e0_0 .net "q6", 0 0, v0x1c91b50_0;  1 drivers
v0x1c937b0_0 .net "q7", 0 0, v0x1c92230_0;  1 drivers
v0x1c93880_0 .net "to_en", 0 0, L_0x1ca5f50;  1 drivers
S_0x1c8eab0 .scope module, "DFF0" "d_flip_flop" 35 42, 36 3 0, S_0x1c8e650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca6740 .functor NOT 1, v0x1c8f050_0, C4<0>, C4<0>, C4<0>;
v0x1c8ede0_0 .net "clk", 0 0, L_0x1ca5b20;  alias, 1 drivers
v0x1c8eec0_0 .net "d", 0 0, L_0x1c92590;  alias, 1 drivers
v0x1c8ef80_0 .net "en", 0 0, L_0x1ca5f50;  alias, 1 drivers
v0x1c8f050_0 .var "q", 0 0;
v0x1c8f110_0 .net8 "q_bar", 0 0, RS_0x7f90559e0f68;  alias, 8 drivers
E_0x1c8ed60 .event posedge, v0x1c8ef80_0, v0x1c8ede0_0;
S_0x1c8f2c0 .scope module, "DFF1" "d_flip_flop" 35 41, 36 3 0, S_0x1c8e650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca6640 .functor NOT 1, v0x1c8f7b0_0, C4<0>, C4<0>, C4<0>;
v0x1c8f540_0 .net "clk", 0 0, L_0x1ca5b20;  alias, 1 drivers
v0x1c8f610_0 .net "d", 0 0, L_0x1ca5180;  alias, 1 drivers
v0x1c8f6b0_0 .net "en", 0 0, L_0x1ca5f50;  alias, 1 drivers
v0x1c8f7b0_0 .var "q", 0 0;
v0x1c8f850_0 .net8 "q_bar", 0 0, RS_0x7f90559e0f68;  alias, 8 drivers
S_0x1c8f9d0 .scope module, "DFF2" "d_flip_flop" 35 40, 36 3 0, S_0x1c8e650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca6540 .functor NOT 1, v0x1c8ff00_0, C4<0>, C4<0>, C4<0>;
v0x1c8fc60_0 .net "clk", 0 0, L_0x1ca5b20;  alias, 1 drivers
v0x1c8fd50_0 .net "d", 0 0, L_0x1ca6c40;  alias, 1 drivers
v0x1c8fe10_0 .net "en", 0 0, L_0x1ca5f50;  alias, 1 drivers
v0x1c8ff00_0 .var "q", 0 0;
v0x1c8ffa0_0 .net8 "q_bar", 0 0, RS_0x7f90559e0f68;  alias, 8 drivers
S_0x1c90180 .scope module, "DFF3" "d_flip_flop" 35 39, 36 3 0, S_0x1c8e650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca6440 .functor NOT 1, v0x1c90600_0, C4<0>, C4<0>, C4<0>;
v0x1c903e0_0 .net "clk", 0 0, L_0x1ca5b20;  alias, 1 drivers
v0x1c904a0_0 .net "d", 0 0, L_0x1ca6d30;  alias, 1 drivers
v0x1c90560_0 .net "en", 0 0, L_0x1ca5f50;  alias, 1 drivers
v0x1c90600_0 .var "q", 0 0;
v0x1c906a0_0 .net8 "q_bar", 0 0, RS_0x7f90559e0f68;  alias, 8 drivers
S_0x1c90830 .scope module, "DFF4" "d_flip_flop" 35 38, 36 3 0, S_0x1c8e650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca6340 .functor NOT 1, v0x1c90e20_0, C4<0>, C4<0>, C4<0>;
v0x1c90ae0_0 .net "clk", 0 0, L_0x1ca5b20;  alias, 1 drivers
v0x1c90c30_0 .net "d", 0 0, L_0x1ca6e20;  alias, 1 drivers
v0x1c90cf0_0 .net "en", 0 0, L_0x1ca5f50;  alias, 1 drivers
v0x1c90e20_0 .var "q", 0 0;
v0x1c90ec0_0 .net8 "q_bar", 0 0, RS_0x7f90559e0f68;  alias, 8 drivers
S_0x1c91090 .scope module, "DFF5" "d_flip_flop" 35 37, 36 3 0, S_0x1c8e650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca6240 .functor NOT 1, v0x1c914c0_0, C4<0>, C4<0>, C4<0>;
v0x1c912a0_0 .net "clk", 0 0, L_0x1ca5b20;  alias, 1 drivers
v0x1c91360_0 .net "d", 0 0, L_0x1ca6f10;  alias, 1 drivers
v0x1c91420_0 .net "en", 0 0, L_0x1ca5f50;  alias, 1 drivers
v0x1c914c0_0 .var "q", 0 0;
v0x1c91560_0 .net8 "q_bar", 0 0, RS_0x7f90559e0f68;  alias, 8 drivers
S_0x1c916a0 .scope module, "DFF6" "d_flip_flop" 35 36, 36 3 0, S_0x1c8e650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca6140 .functor NOT 1, v0x1c91b50_0, C4<0>, C4<0>, C4<0>;
v0x1c91900_0 .net "clk", 0 0, L_0x1ca5b20;  alias, 1 drivers
v0x1c919c0_0 .net "d", 0 0, L_0x1ca7000;  alias, 1 drivers
v0x1c91a80_0 .net "en", 0 0, L_0x1ca5f50;  alias, 1 drivers
v0x1c91b50_0 .var "q", 0 0;
v0x1c91bf0_0 .net8 "q_bar", 0 0, RS_0x7f90559e0f68;  alias, 8 drivers
S_0x1c91d80 .scope module, "DFF7" "d_flip_flop" 35 35, 36 3 0, S_0x1c8e650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1ca6060 .functor NOT 1, v0x1c92230_0, C4<0>, C4<0>, C4<0>;
v0x1c91fe0_0 .net "clk", 0 0, L_0x1ca5b20;  alias, 1 drivers
v0x1c920a0_0 .net "d", 0 0, L_0x1ca70f0;  alias, 1 drivers
v0x1c92160_0 .net "en", 0 0, L_0x1ca5f50;  alias, 1 drivers
v0x1c92230_0 .var "q", 0 0;
v0x1c922d0_0 .net8 "q_bar", 0 0, RS_0x7f90559e0f68;  alias, 8 drivers
S_0x1c93ea0 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1c8e190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1ca5b20 .functor OR 1, v0x1c998b0_0, L_0x1ca73b0, C4<0>, C4<0>;
v0x1c940f0_0 .net "a", 0 0, v0x1c998b0_0;  alias, 1 drivers
v0x1c941b0_0 .net "b", 0 0, L_0x1ca73b0;  alias, 1 drivers
v0x1c94270_0 .net "y", 0 0, L_0x1ca5b20;  alias, 1 drivers
S_0x1c948d0 .scope module, "ZP_BIT1" "zp_bit" 19 112, 38 6 0, S_0x1c3edd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "F8";
    .port_info 1 /OUTPUT 1 "ZP_BAR";
v0x1c969d0_0 .net "F8", 7 0, L_0x1c7d570;  alias, 1 drivers
v0x1c96b00_0 .net "W", 4 0, L_0x1cb9b80;  1 drivers
v0x1c96be0_0 .net "ZP_BAR", 0 0, L_0x1cb90f0;  1 drivers
o0x7f90559e2798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1c96c80_0 name=_ivl_34
L_0x1c8c4f0 .part L_0x1c7d570, 0, 1;
L_0x1c85d70 .part L_0x1c7d570, 1, 1;
L_0x1ca6a30 .part L_0x1c7d570, 2, 1;
L_0x1cb89e0 .part L_0x1c7d570, 3, 1;
L_0x1cb8a80 .part L_0x1c7d570, 4, 1;
L_0x1cb8b70 .part L_0x1c7d570, 5, 1;
L_0x1cb8cd0 .part L_0x1c7d570, 6, 1;
L_0x1cb8dc0 .part L_0x1c7d570, 7, 1;
L_0x1cb9200 .part L_0x1cb9b80, 0, 1;
L_0x1cb92f0 .part L_0x1cb9b80, 1, 1;
L_0x1cb9490 .part L_0x1cb9b80, 2, 1;
L_0x1cb9530 .part L_0x1cb9b80, 3, 1;
LS_0x1cb9b80_0_0 .concat [ 1 1 1 1], L_0x1cab630, L_0x1c7f660, L_0x1ca17d0, L_0x1cb8c60;
LS_0x1cb9b80_0_4 .concat [ 1 0 0 0], o0x7f90559e2798;
L_0x1cb9b80 .concat [ 4 1 0 0], LS_0x1cb9b80_0_0, LS_0x1cb9b80_0_4;
S_0x1c94ba0 .scope module, "U1" "nor2" 38 14, 39 2 0, S_0x1c948d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cab630 .functor NOR 1, L_0x1c8c4f0, L_0x1c85d70, C4<0>, C4<0>;
v0x1c94dc0_0 .net "a", 0 0, L_0x1c8c4f0;  1 drivers
v0x1c94ea0_0 .net "b", 0 0, L_0x1c85d70;  1 drivers
v0x1c94f60_0 .net "y", 0 0, L_0x1cab630;  1 drivers
S_0x1c95080 .scope module, "U2" "nor2" 38 20, 39 2 0, S_0x1c948d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1c7f660 .functor NOR 1, L_0x1ca6a30, L_0x1cb89e0, C4<0>, C4<0>;
v0x1c952b0_0 .net "a", 0 0, L_0x1ca6a30;  1 drivers
v0x1c95390_0 .net "b", 0 0, L_0x1cb89e0;  1 drivers
v0x1c95450_0 .net "y", 0 0, L_0x1c7f660;  1 drivers
S_0x1c95570 .scope module, "U3" "nor2" 38 26, 39 2 0, S_0x1c948d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1ca17d0 .functor NOR 1, L_0x1cb8a80, L_0x1cb8b70, C4<0>, C4<0>;
v0x1c957d0_0 .net "a", 0 0, L_0x1cb8a80;  1 drivers
v0x1c95890_0 .net "b", 0 0, L_0x1cb8b70;  1 drivers
v0x1c95950_0 .net "y", 0 0, L_0x1ca17d0;  1 drivers
S_0x1c95aa0 .scope module, "U4" "nor2" 38 32, 39 2 0, S_0x1c948d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cb8c60 .functor NOR 1, L_0x1cb8cd0, L_0x1cb8dc0, C4<0>, C4<0>;
v0x1c95cd0_0 .net "a", 0 0, L_0x1cb8cd0;  1 drivers
v0x1c95db0_0 .net "b", 0 0, L_0x1cb8dc0;  1 drivers
v0x1c95e70_0 .net "y", 0 0, L_0x1cb8c60;  1 drivers
S_0x1c95fc0 .scope module, "U5" "nand4" 38 39, 17 2 0, S_0x1c948d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x1cb8f00 .functor AND 1, L_0x1cb9200, L_0x1cb92f0, C4<1>, C4<1>;
L_0x1cb8f70 .functor AND 1, L_0x1cb8f00, L_0x1cb9490, C4<1>, C4<1>;
L_0x1cb9030 .functor AND 1, L_0x1cb8f70, L_0x1cb9530, C4<1>, C4<1>;
L_0x1cb90f0 .functor NOT 1, L_0x1cb9030, C4<0>, C4<0>, C4<0>;
v0x1c96270_0 .net *"_ivl_0", 0 0, L_0x1cb8f00;  1 drivers
v0x1c96350_0 .net *"_ivl_2", 0 0, L_0x1cb8f70;  1 drivers
v0x1c96430_0 .net *"_ivl_4", 0 0, L_0x1cb9030;  1 drivers
v0x1c96520_0 .net "a", 0 0, L_0x1cb9200;  1 drivers
v0x1c965e0_0 .net "b", 0 0, L_0x1cb92f0;  1 drivers
v0x1c966f0_0 .net "c", 0 0, L_0x1cb9490;  1 drivers
v0x1c967b0_0 .net "d", 0 0, L_0x1cb9530;  1 drivers
v0x1c96870_0 .net "y", 0 0, L_0x1cb90f0;  alias, 1 drivers
    .scope S_0x1bc74d0;
T_0 ;
    %wait E_0x1bca990;
    %load/vec4 v0x1bb7170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bb3530_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1bb6d00_0;
    %load/vec4 v0x1bb3490_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x1bb3530_0;
    %assign/vec4 v0x1bb3530_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bb3530_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bb3530_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x1bb3530_0;
    %inv;
    %assign/vec4 v0x1bb3530_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1bdd760;
T_1 ;
    %wait E_0x1bca990;
    %load/vec4 v0x1c34db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c34630_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1c34a30_0;
    %load/vec4 v0x1c34590_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x1c34630_0;
    %assign/vec4 v0x1c34630_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c34630_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c34630_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x1c34630_0;
    %inv;
    %assign/vec4 v0x1c34630_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1bdbae0;
T_2 ;
    %wait E_0x1bca990;
    %load/vec4 v0x1bdfc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bdccc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1bdf040_0;
    %load/vec4 v0x1bde410_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x1bdccc0_0;
    %assign/vec4 v0x1bdccc0_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bdccc0_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bdccc0_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x1bdccc0_0;
    %inv;
    %assign/vec4 v0x1bdccc0_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1bb8340;
T_3 ;
    %wait E_0x1bca990;
    %load/vec4 v0x1bc9190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bc6560_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1bc85b0_0;
    %load/vec4 v0x1bc7980_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x1bc6560_0;
    %assign/vec4 v0x1bc6560_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bc6560_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bc6560_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x1bc6560_0;
    %inv;
    %assign/vec4 v0x1bc6560_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1c14cc0;
T_4 ;
    %wait E_0x1bca990;
    %load/vec4 v0x1c0fac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b8a6f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1bbc200_0;
    %load/vec4 v0x1bbb250_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x1b8a6f0_0;
    %assign/vec4 v0x1b8a6f0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b8a6f0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b8a6f0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x1b8a6f0_0;
    %inv;
    %assign/vec4 v0x1b8a6f0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c276e0;
T_5 ;
    %wait E_0x1bca990;
    %load/vec4 v0x1c40df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bed560_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1c40a40_0;
    %load/vec4 v0x1c40ae0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x1bed560_0;
    %assign/vec4 v0x1bed560_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bed560_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bed560_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x1bed560_0;
    %inv;
    %assign/vec4 v0x1bed560_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1c22dd0;
T_6 ;
    %wait E_0x1bca990;
    %load/vec4 v0x1be72c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be6ca0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1be6f10_0;
    %load/vec4 v0x1be6c00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x1be6ca0_0;
    %assign/vec4 v0x1be6ca0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be6ca0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1be6ca0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x1be6ca0_0;
    %inv;
    %assign/vec4 v0x1be6ca0_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1c366d0;
T_7 ;
    %wait E_0x1bca990;
    %load/vec4 v0x1b92c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b91360_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1b927b0_0;
    %load/vec4 v0x1b92850_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x1b91360_0;
    %assign/vec4 v0x1b91360_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b91360_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b91360_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x1b91360_0;
    %inv;
    %assign/vec4 v0x1b91360_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1b9f810;
T_8 ;
    %wait E_0x1c0a110;
    %load/vec4 v0x1ba30a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ba6d00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1ba3140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x1ba3890_0;
    %assign/vec4 v0x1ba6d00_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x1ba3990_0;
    %assign/vec4 v0x1ba6d00_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1ba6510;
T_9 ;
    %wait E_0x1bd39c0;
    %load/vec4 v0x1ba98a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1b8c0f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1ba9940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x1baa090_0;
    %assign/vec4 v0x1b8c0f0_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x1baa190_0;
    %assign/vec4 v0x1b8c0f0_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1b94f70;
T_10 ;
    %wait E_0x1be1420;
    %load/vec4 v0x1b982d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c48a00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1b98370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x1b98ac0_0;
    %assign/vec4 v0x1c48a00_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x1b98ba0_0;
    %assign/vec4 v0x1c48a00_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1b89c70;
T_11 ;
    %wait E_0x1c0c120;
    %load/vec4 v0x1c3dae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1c2fff0_0;
    %load/vec4 v0x1c2fbc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c2f800_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x1c30420_0;
    %assign/vec4 v0x1c3c3a0_0, 0;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x1c30850_0;
    %assign/vec4 v0x1c3c3a0_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %load/vec4 v0x1c30c80_0;
    %assign/vec4 v0x1c3c3a0_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x1c1ed60_0;
    %assign/vec4 v0x1c3c3a0_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x1c0fec0_0;
    %assign/vec4 v0x1c3c3a0_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x1c32200_0;
    %assign/vec4 v0x1c3c3a0_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x1c341d0_0;
    %assign/vec4 v0x1c3c3a0_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0x1c0e690_0;
    %assign/vec4 v0x1c3c3a0_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c3c3a0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1c7e770;
T_12 ;
    %wait E_0x1c7b750;
    %load/vec4 v0x1c7eb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1c7ea90_0;
    %assign/vec4 v0x1c7ec20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1c7ec20_0;
    %assign/vec4 v0x1c7ec20_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1c7e090;
T_13 ;
    %wait E_0x1c7b750;
    %load/vec4 v0x1c7e470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1c7e3b0_0;
    %assign/vec4 v0x1c7e540_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1c7e540_0;
    %assign/vec4 v0x1c7e540_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1c7da80;
T_14 ;
    %wait E_0x1c7b750;
    %load/vec4 v0x1c7de10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1c7dd50_0;
    %assign/vec4 v0x1c7deb0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1c7deb0_0;
    %assign/vec4 v0x1c7deb0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1c7d220;
T_15 ;
    %wait E_0x1c7b750;
    %load/vec4 v0x1c7d6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1c7d620_0;
    %assign/vec4 v0x1c7d810_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1c7d810_0;
    %assign/vec4 v0x1c7d810_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1c7cb70;
T_16 ;
    %wait E_0x1c7b750;
    %load/vec4 v0x1c7cf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1c7ce90_0;
    %assign/vec4 v0x1c7cff0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1c7cff0_0;
    %assign/vec4 v0x1c7cff0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1c7c3c0;
T_17 ;
    %wait E_0x1c7b750;
    %load/vec4 v0x1c7c800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1c7c740_0;
    %assign/vec4 v0x1c7c8f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1c7c8f0_0;
    %assign/vec4 v0x1c7c8f0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1c7bcb0;
T_18 ;
    %wait E_0x1c7b750;
    %load/vec4 v0x1c7c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1c7c000_0;
    %assign/vec4 v0x1c7c1a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1c7c1a0_0;
    %assign/vec4 v0x1c7c1a0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1c7b4a0;
T_19 ;
    %wait E_0x1c7b750;
    %load/vec4 v0x1c7b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1c7b8b0_0;
    %assign/vec4 v0x1c7ba40_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1c7ba40_0;
    %assign/vec4 v0x1c7ba40_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1c84e80;
T_20 ;
    %wait E_0x1c81e60;
    %load/vec4 v0x1c85260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1c851a0_0;
    %assign/vec4 v0x1c85330_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1c85330_0;
    %assign/vec4 v0x1c85330_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1c847a0;
T_21 ;
    %wait E_0x1c81e60;
    %load/vec4 v0x1c84b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x1c84ac0_0;
    %assign/vec4 v0x1c84c50_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1c84c50_0;
    %assign/vec4 v0x1c84c50_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1c84190;
T_22 ;
    %wait E_0x1c81e60;
    %load/vec4 v0x1c84520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1c84460_0;
    %assign/vec4 v0x1c845c0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1c845c0_0;
    %assign/vec4 v0x1c845c0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1c83930;
T_23 ;
    %wait E_0x1c81e60;
    %load/vec4 v0x1c83df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1c83d30_0;
    %assign/vec4 v0x1c83f20_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1c83f20_0;
    %assign/vec4 v0x1c83f20_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1c83280;
T_24 ;
    %wait E_0x1c81e60;
    %load/vec4 v0x1c83660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1c835a0_0;
    %assign/vec4 v0x1c83700_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1c83700_0;
    %assign/vec4 v0x1c83700_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1c82ad0;
T_25 ;
    %wait E_0x1c81e60;
    %load/vec4 v0x1c82f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1c82e50_0;
    %assign/vec4 v0x1c83000_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1c83000_0;
    %assign/vec4 v0x1c83000_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1c823c0;
T_26 ;
    %wait E_0x1c81e60;
    %load/vec4 v0x1c827b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1c82710_0;
    %assign/vec4 v0x1c828b0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1c828b0_0;
    %assign/vec4 v0x1c828b0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1c81bb0;
T_27 ;
    %wait E_0x1c81e60;
    %load/vec4 v0x1c82080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1c81fc0_0;
    %assign/vec4 v0x1c82150_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1c82150_0;
    %assign/vec4 v0x1c82150_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1c8b600;
T_28 ;
    %wait E_0x1c885e0;
    %load/vec4 v0x1c8b9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x1c8b920_0;
    %assign/vec4 v0x1c8bab0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1c8bab0_0;
    %assign/vec4 v0x1c8bab0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1c8af20;
T_29 ;
    %wait E_0x1c885e0;
    %load/vec4 v0x1c8b300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1c8b240_0;
    %assign/vec4 v0x1c8b3d0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1c8b3d0_0;
    %assign/vec4 v0x1c8b3d0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1c8a910;
T_30 ;
    %wait E_0x1c885e0;
    %load/vec4 v0x1c8aca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x1c8abe0_0;
    %assign/vec4 v0x1c8ad40_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1c8ad40_0;
    %assign/vec4 v0x1c8ad40_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1c8a0b0;
T_31 ;
    %wait E_0x1c885e0;
    %load/vec4 v0x1c8a570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1c8a4b0_0;
    %assign/vec4 v0x1c8a6a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x1c8a6a0_0;
    %assign/vec4 v0x1c8a6a0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1c89a00;
T_32 ;
    %wait E_0x1c885e0;
    %load/vec4 v0x1c89de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x1c89d20_0;
    %assign/vec4 v0x1c89e80_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1c89e80_0;
    %assign/vec4 v0x1c89e80_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1c89250;
T_33 ;
    %wait E_0x1c885e0;
    %load/vec4 v0x1c89690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1c895d0_0;
    %assign/vec4 v0x1c89780_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1c89780_0;
    %assign/vec4 v0x1c89780_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1c88b40;
T_34 ;
    %wait E_0x1c885e0;
    %load/vec4 v0x1c88f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1c88e90_0;
    %assign/vec4 v0x1c89030_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1c89030_0;
    %assign/vec4 v0x1c89030_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1c88330;
T_35 ;
    %wait E_0x1c885e0;
    %load/vec4 v0x1c88800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x1c88740_0;
    %assign/vec4 v0x1c888d0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1c888d0_0;
    %assign/vec4 v0x1c888d0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1c91d80;
T_36 ;
    %wait E_0x1c8ed60;
    %load/vec4 v0x1c92160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1c920a0_0;
    %assign/vec4 v0x1c92230_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1c92230_0;
    %assign/vec4 v0x1c92230_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1c916a0;
T_37 ;
    %wait E_0x1c8ed60;
    %load/vec4 v0x1c91a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x1c919c0_0;
    %assign/vec4 v0x1c91b50_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1c91b50_0;
    %assign/vec4 v0x1c91b50_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1c91090;
T_38 ;
    %wait E_0x1c8ed60;
    %load/vec4 v0x1c91420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1c91360_0;
    %assign/vec4 v0x1c914c0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1c914c0_0;
    %assign/vec4 v0x1c914c0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1c90830;
T_39 ;
    %wait E_0x1c8ed60;
    %load/vec4 v0x1c90cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x1c90c30_0;
    %assign/vec4 v0x1c90e20_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1c90e20_0;
    %assign/vec4 v0x1c90e20_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1c90180;
T_40 ;
    %wait E_0x1c8ed60;
    %load/vec4 v0x1c90560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x1c904a0_0;
    %assign/vec4 v0x1c90600_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x1c90600_0;
    %assign/vec4 v0x1c90600_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1c8f9d0;
T_41 ;
    %wait E_0x1c8ed60;
    %load/vec4 v0x1c8fe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x1c8fd50_0;
    %assign/vec4 v0x1c8ff00_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1c8ff00_0;
    %assign/vec4 v0x1c8ff00_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1c8f2c0;
T_42 ;
    %wait E_0x1c8ed60;
    %load/vec4 v0x1c8f6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1c8f610_0;
    %assign/vec4 v0x1c8f7b0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x1c8f7b0_0;
    %assign/vec4 v0x1c8f7b0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1c8eab0;
T_43 ;
    %wait E_0x1c8ed60;
    %load/vec4 v0x1c8ef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x1c8eec0_0;
    %assign/vec4 v0x1c8f050_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1c8f050_0;
    %assign/vec4 v0x1c8f050_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1c77c60;
T_44 ;
    %wait E_0x1c77ef0;
    %load/vec4 v0x1c78160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c782f0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x1c78230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.2 ;
    %load/vec4 v0x1c77f80_0;
    %assign/vec4 v0x1c782f0_0, 0;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0x1c78080_0;
    %assign/vec4 v0x1c782f0_0, 0;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1c784c0;
T_45 ;
    %wait E_0x1c78740;
    %load/vec4 v0x1c78990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c78b60_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x1c78a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %jmp T_45.4;
T_45.2 ;
    %load/vec4 v0x1c787b0_0;
    %assign/vec4 v0x1c78b60_0, 0;
    %jmp T_45.4;
T_45.3 ;
    %load/vec4 v0x1c788b0_0;
    %assign/vec4 v0x1c78b60_0, 0;
    %jmp T_45.4;
T_45.4 ;
    %pop/vec4 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1c79520;
T_46 ;
    %wait E_0x1c797a0;
    %load/vec4 v0x1c79a10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c79ba0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1c79ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %jmp T_46.4;
T_46.2 ;
    %load/vec4 v0x1c79830_0;
    %assign/vec4 v0x1c79ba0_0, 0;
    %jmp T_46.4;
T_46.3 ;
    %load/vec4 v0x1c79930_0;
    %assign/vec4 v0x1c79ba0_0, 0;
    %jmp T_46.4;
T_46.4 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1c79d70;
T_47 ;
    %wait E_0x1c79ff0;
    %load/vec4 v0x1c7a240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c7a410_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x1c7a340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %jmp T_47.4;
T_47.2 ;
    %load/vec4 v0x1c7a060_0;
    %assign/vec4 v0x1c7a410_0, 0;
    %jmp T_47.4;
T_47.3 ;
    %load/vec4 v0x1c7a160_0;
    %assign/vec4 v0x1c7a410_0, 0;
    %jmp T_47.4;
T_47.4 ;
    %pop/vec4 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1c74eb0;
T_48 ;
    %wait E_0x1c690d0;
    %load/vec4 v0x1c75290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x1c751d0_0;
    %assign/vec4 v0x1c75330_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x1c75330_0;
    %assign/vec4 v0x1c75330_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1c74800;
T_49 ;
    %wait E_0x1c690d0;
    %load/vec4 v0x1c74be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x1c74b20_0;
    %assign/vec4 v0x1c74c80_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1c74c80_0;
    %assign/vec4 v0x1c74c80_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1c741f0;
T_50 ;
    %wait E_0x1c690d0;
    %load/vec4 v0x1c74580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x1c744c0_0;
    %assign/vec4 v0x1c74620_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x1c74620_0;
    %assign/vec4 v0x1c74620_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1c73990;
T_51 ;
    %wait E_0x1c690d0;
    %load/vec4 v0x1c73e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x1c73d90_0;
    %assign/vec4 v0x1c73f80_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1c73f80_0;
    %assign/vec4 v0x1c73f80_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1c732e0;
T_52 ;
    %wait E_0x1c690d0;
    %load/vec4 v0x1c736c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x1c73600_0;
    %assign/vec4 v0x1c73760_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x1c73760_0;
    %assign/vec4 v0x1c73760_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x1c72bb0;
T_53 ;
    %wait E_0x1c690d0;
    %load/vec4 v0x1c72f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x1c72eb0_0;
    %assign/vec4 v0x1c73060_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1c73060_0;
    %assign/vec4 v0x1c73060_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1c72600;
T_54 ;
    %wait E_0x1c690d0;
    %load/vec4 v0x1c72970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x1c728d0_0;
    %assign/vec4 v0x1c72a10_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x1c72a10_0;
    %assign/vec4 v0x1c72a10_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x1c71f30;
T_55 ;
    %wait E_0x1c690d0;
    %load/vec4 v0x1c72340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x1c72280_0;
    %assign/vec4 v0x1c723e0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x1c723e0_0;
    %assign/vec4 v0x1c723e0_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1bdbe40;
T_56 ;
    %wait E_0x1c43490;
    %load/vec4 v0x1c310b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 81, 0, 8;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %dup/vec4;
    %pushi/vec4 97, 0, 8;
    %cmp/u;
    %jmp/1 T_56.10, 6;
    %dup/vec4;
    %pushi/vec4 113, 0, 8;
    %cmp/u;
    %jmp/1 T_56.11, 6;
    %dup/vec4;
    %pushi/vec4 129, 0, 8;
    %cmp/u;
    %jmp/1 T_56.12, 6;
    %dup/vec4;
    %pushi/vec4 145, 0, 8;
    %cmp/u;
    %jmp/1 T_56.13, 6;
    %dup/vec4;
    %pushi/vec4 161, 0, 8;
    %cmp/u;
    %jmp/1 T_56.14, 6;
    %dup/vec4;
    %pushi/vec4 177, 0, 8;
    %cmp/u;
    %jmp/1 T_56.15, 6;
    %dup/vec4;
    %pushi/vec4 193, 0, 8;
    %cmp/u;
    %jmp/1 T_56.16, 6;
    %dup/vec4;
    %pushi/vec4 209, 0, 8;
    %cmp/u;
    %jmp/1 T_56.17, 6;
    %dup/vec4;
    %pushi/vec4 225, 0, 8;
    %cmp/u;
    %jmp/1 T_56.18, 6;
    %dup/vec4;
    %pushi/vec4 241, 0, 8;
    %cmp/u;
    %jmp/1 T_56.19, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.0 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.1 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.3 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.16 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.17 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bc0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0ab30_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1c360a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c0b7c0_0, 0;
    %jmp T_56.21;
T_56.21 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x1bba130;
T_57 ;
    %vpi_call 2 41 "$dumpfile", "programable-8-bit-microprocessor-tb.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1bba130 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x1bba130;
T_58 ;
    %delay 10, 0;
    %load/vec4 v0x1c998b0_0;
    %inv;
    %store/vec4 v0x1c998b0_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1bba130;
T_59 ;
    %vpi_call 2 52 "$display", "test start" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1c996c0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1c98f80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1c990f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c992e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c99780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c99410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c998b0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c99780_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c99780_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1c996c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c992e0_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x1c98f80_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x1c990f0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c992e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1c996c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c992e0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x1c98f80_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x1c990f0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c992e0_0, 0, 1;
    %delay 100, 0;
    %delay 20, 0;
    %vpi_call 2 89 "$display", "test complete" {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 40;
    "N/A";
    "<interactive>";
    "programable-8-bit-microprocessor-tb.v";
    "./control-store/control-store.v";
    "./programable-8-bit-microprocessor.v";
    "./control/control.v";
    "./core-parts/ta151-bar.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x151/jeff-74x151.v";
    "./core-parts/counter8.v";
    "./core-parts/ta161-bar.v";
    "./../../../sequential-logic/counters/jeff-74x161/jeff-74x161.v";
    "./../../../sequential-logic/counters/jeff-74x161/sections/output-section.v";
    "./../../../basic-code/sequential-logic/jk-flip-flop/jk-flip-flop.v";
    "./core-parts/ta157-8.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x157/jeff-74x157.v";
    "./opcode/opcodedec.v";
    "./core-parts/ta157-4.v";
    "./../../../basic-code/combinational-logic/nand4/nand4.v";
    "./../../../basic-code/combinational-logic/xor2/xor2.v";
    "./processor/processor.v";
    "./alu/alu.v";
    "./../../../basic-code/combinational-logic/and2/and2.v";
    "./core-parts/ta181-bar.v";
    "./../../../basic-code/combinational-logic/not1/not1.v";
    "./../../../combinational-logic/alus/jeff-74x181/jeff-74x181.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/aeqb-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/g-p-carry-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/input-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/invert-m.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f0.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f1.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f2.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f3.v";
    "./core-parts/register-ab8.v";
    "./core-parts/ta377-bar.v";
    "./../../../sequential-logic/registers/jeff-74x377/jeff-74x377.v";
    "./../../../basic-code/sequential-logic/d-flip-flop/d-flip-flop.v";
    "./../../../basic-code/combinational-logic/or2/or2.v";
    "./core-parts/zp-bit.v";
    "./../../../basic-code/combinational-logic/nor2/nor2.v";
