// Seed: 3307013371
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    output tri0  id_2,
    input  logic id_3
);
  always @(posedge id_3) if (~id_0 - id_3) id_1 <= 1;
  wire id_5;
  assign id_1 = id_3;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2;
  assign id_1 = id_1;
  wire id_2;
  logic [7:0] id_3;
  id_4(
      .id_0(id_3), .id_1(id_3), .id_2(1'h0), .id_3(id_1), .id_4(), .id_5(id_1)
  );
  assign id_1[1] = 1 + id_1[1 : 1];
  assign id_2 = id_3[1];
endmodule
module module_3 (
    output logic id_0
    , id_3,
    input  logic id_1
);
  always @(posedge 1) begin : LABEL_0
    id_0 <= 1 - id_1;
    id_3 <= #1 id_1;
    id_0 <= #1 1;
    if (1) begin : LABEL_0
      if (id_1) id_0 <= id_1;
      else id_3 <= #1 id_1 + 1;
    end
    id_4(id_4);
    id_0 <= "";
    id_0 = #id_5 id_4;
    id_0 = 1'b0;
    id_5 <= id_1;
    id_0 <= id_1;
    id_3 = id_5;
  end
  module_2 modCall_1 ();
endmodule
