<stg><name>rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln28_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln28

]]></Node>
<StgValue><ssdm name="sext_ln28_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln28_cast = sext i62 %sext_ln28_read

]]></Node>
<StgValue><ssdm name="sext_ln28_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ps, void @empty_49, i32 0, i32 0, void @empty_50, i32 0, i32 102400, void @empty_54, void @empty_57, void @empty_50, i32 16, i32 16, i32 16, i32 64, void @empty_50, void @empty_50, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %i_5 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:2 %icmp_ln28 = icmp_eq  i3 %i_5, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:4 %add_ln28 = add i3 %i_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln28 = br i1 %icmp_ln28, void %for.inc.split, void %VITIS_LOOP_32_2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:6 %store_ln28 = store i3 %add_ln28, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:1 %ps_addr = getelementptr i32 %ps, i64 %sext_ln28_cast

]]></Node>
<StgValue><ssdm name="ps_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:3 %ps_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %ps_addr

]]></Node>
<StgValue><ssdm name="ps_addr_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
VITIS_LOOP_32_2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:0 %zext_ln28 = zext i3 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_50

]]></Node>
<StgValue><ssdm name="specpipeline_ln29"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %log_header_addr = getelementptr i32 %log_header, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="log_header_addr"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc.split:5 %store_ln30 = store i32 %ps_addr_read, i3 %log_header_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:7 %br_ln28 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="ps" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="ps"/></StgValue>
</port>
<port id="40" name="sext_ln28" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln28"/></StgValue>
</port>
<port id="41" name="log_header" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="log_header"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="StgValue_42" to="i" fromId="42" toId="6">
</dataflow>
<dataflow id="45" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln28_read" fromId="44" toId="7">
</dataflow>
<dataflow id="46" from="sext_ln28" to="sext_ln28_read" fromId="40" toId="7">
</dataflow>
<dataflow id="47" from="sext_ln28_read" to="sext_ln28_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="48" toId="9">
</dataflow>
<dataflow id="50" from="ps" to="specinterface_ln0" fromId="39" toId="9">
</dataflow>
<dataflow id="52" from="empty_49" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="55" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="57" from="empty_50" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="58" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="62" from="empty_54" to="specinterface_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="64" from="empty_57" to="specinterface_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="65" from="empty_50" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="72" from="empty_50" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="73" from="empty_50" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_77" to="store_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="79" from="i" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="80" from="i" to="i_5" fromId="6" toId="12">
</dataflow>
<dataflow id="81" from="i_5" to="icmp_ln28" fromId="12" toId="13">
</dataflow>
<dataflow id="83" from="StgValue_82" to="icmp_ln28" fromId="82" toId="13">
</dataflow>
<dataflow id="84" from="i_5" to="add_ln28" fromId="12" toId="14">
</dataflow>
<dataflow id="86" from="StgValue_85" to="add_ln28" fromId="85" toId="14">
</dataflow>
<dataflow id="87" from="icmp_ln28" to="br_ln28" fromId="13" toId="15">
</dataflow>
<dataflow id="88" from="add_ln28" to="store_ln28" fromId="14" toId="16">
</dataflow>
<dataflow id="89" from="i" to="store_ln28" fromId="6" toId="16">
</dataflow>
<dataflow id="90" from="ps" to="ps_addr" fromId="39" toId="17">
</dataflow>
<dataflow id="91" from="sext_ln28_cast" to="ps_addr" fromId="8" toId="17">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="95" from="StgValue_94" to="speclooptripcount_ln0" fromId="94" toId="18">
</dataflow>
<dataflow id="96" from="StgValue_94" to="speclooptripcount_ln0" fromId="94" toId="18">
</dataflow>
<dataflow id="97" from="StgValue_94" to="speclooptripcount_ln0" fromId="94" toId="18">
</dataflow>
<dataflow id="99" from="_ssdm_op_Read.m_axi.p1i32" to="ps_addr_read" fromId="98" toId="19">
</dataflow>
<dataflow id="100" from="ps_addr" to="ps_addr_read" fromId="17" toId="19">
</dataflow>
<dataflow id="101" from="i_5" to="zext_ln28" fromId="12" toId="20">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecPipeline" to="specpipeline_ln29" fromId="102" toId="21">
</dataflow>
<dataflow id="104" from="StgValue_74" to="specpipeline_ln29" fromId="74" toId="21">
</dataflow>
<dataflow id="105" from="StgValue_53" to="specpipeline_ln29" fromId="53" toId="21">
</dataflow>
<dataflow id="106" from="StgValue_53" to="specpipeline_ln29" fromId="53" toId="21">
</dataflow>
<dataflow id="107" from="StgValue_53" to="specpipeline_ln29" fromId="53" toId="21">
</dataflow>
<dataflow id="108" from="empty_50" to="specpipeline_ln29" fromId="56" toId="21">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecLoopName" to="specloopname_ln28" fromId="109" toId="22">
</dataflow>
<dataflow id="112" from="empty_13" to="specloopname_ln28" fromId="111" toId="22">
</dataflow>
<dataflow id="113" from="log_header" to="log_header_addr" fromId="41" toId="23">
</dataflow>
<dataflow id="115" from="StgValue_114" to="log_header_addr" fromId="114" toId="23">
</dataflow>
<dataflow id="116" from="zext_ln28" to="log_header_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="117" from="ps_addr_read" to="store_ln30" fromId="19" toId="24">
</dataflow>
<dataflow id="118" from="log_header_addr" to="store_ln30" fromId="23" toId="24">
</dataflow>
<dataflow id="119" from="icmp_ln28" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="120" from="icmp_ln28" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
