INFO-FLOW: Workspace /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1 opened at Fri May 01 00:14:40 +03 2020
Execute     config_clock -quiet -name default -period 2.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
Execute     config_clock -quiet -name default -uncertainty 0.312 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 0.66 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.81 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_export -vivado_optimization_level' config_export -vivado_phys_opt=place 
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
Execute         config_export -vivado_phys_opt=place 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -description HLS 2D FFT IP 
Execute     config_export -display_name=fft2d_processor 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=vhdl 
Execute     config_export -use_netlist=none 
Execute     config_export -vendor=EA 
Execute     config_export -version=1.0 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=all 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 1.11 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu7ev 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 2.5 -name default 
Execute   config_sdx -target none 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_export -vivado_optimization_level' config_export -vivado_phys_opt=place 
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
Execute       config_export -vivado_phys_opt=place 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_export -description HLS 2D FFT IP -display_name fft2d_processor -format ip_catalog -rtl vhdl -use_netlist none -vendor EA -version 1.0 -vivado_optimization_level 2 -vivado_phys_opt all -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fft2d_top.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       is_encrypted fft2d_top.cpp 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "fft2d_top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E fft2d_top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pp.0.cpp
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:5:
In file included from ./fft2d_top.h:3:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
Command       clang done; 2.56 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.8 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pp.0.cpp"  -o "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pp.0.cpp -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:5:
In file included from ./fft2d_top.h:3:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
Command       clang done; 3.5 sec.
INFO-FLOW: Done: GCC PP time: 7.9 seconds per iteration
Execute       source /opt/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pp.0.cpp std=gnu++98 -directive=/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.51 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pp.0.cpp std=gnu++98 -directive=/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.68 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft2d_top.pp.0.cpp.diag.yml /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft2d_top.pp.0.cpp.out.log 2> /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft2d_top.pp.0.cpp.err.log 
Command       ap_eval done; 1.36 sec.
Execute       source /opt/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /opt/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:81:22
Execute       send_msg_by_id WARNING @200-471@%s%s 1 fft2d_top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/tidy-3.1.fft2d_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/tidy-3.1.fft2d_top.pp.0.cpp.out.log 2> /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/tidy-3.1.fft2d_top.pp.0.cpp.err.log 
Command         ap_eval done; 2.96 sec.
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/xilinx-legacy-rewriter.fft2d_top.pp.0.cpp.out.log 2> /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/xilinx-legacy-rewriter.fft2d_top.pp.0.cpp.err.log 
Command         ap_eval done; 1.62 sec.
Command       tidy_31 done; 4.6 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.04 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.bc
Command       clang done; 4.38 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.g.bc -hls-opt -except-internalize fft2d_top -L/opt/Xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 3405 ; free virtual = 82945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 3405 ; free virtual = 82945
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.pp.bc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.41 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fft2d_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.g.0.bc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:69).
Command         transform done; 0.96 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 3406 ; free virtual = 82960
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.g.1.bc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.01 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 3706 ; free virtual = 83263
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.g.1.bc to /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.o.1.bc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:57).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:73) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:73) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:105) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:110) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:48) to 'fft1d.0' at call site (fft2d_top.cpp:163) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:48) to 'fft1d.1' at call site (fft2d_top.cpp:137) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:20) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:36) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:20) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:36) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_rd_xn_proc' (fft2d_top.cpp:119) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_row_proc' (fft2d_top.cpp:129) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_mid_proc' (fft2d_top.cpp:143) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_col_proc' (fft2d_top.cpp:156) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_out_proc' (fft2d_top.cpp:169) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_fifo_proc' (fft2d_top.cpp:181) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_xk_proc' (fft2d_top.cpp:192) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transp_mid_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transp_out_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<configuration>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<configuration>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_rd_xn_proc23'
	 'Loop_l_f1d_row_proc24'
	 'Loop_l_transp_mid_proc25'
	 'Loop_l_f1d_col_proc26'
	 'Loop_l_transp_out_proc27'
	 'Loop_l_wr_o_fifo_proc28'
	 'Loop_l_wr_xk_proc29'.
Command         transform done; 1.78 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 1.39 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 3349 ; free virtual = 83035
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.o.2.bc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_o_fifo' (fft2d_top.cpp:181:3) in function 'Loop_l_wr_o_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_out' (fft2d_top.cpp:169:3) in function 'Loop_l_transp_out_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_mid' (fft2d_top.cpp:143:3) in function 'Loop_l_transp_mid_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>.1' to 'fft<configuration>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>' to 'fft<configuration>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:36:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:20:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:57)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:36:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:20:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:57)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_o_fifo_proc28' to 'Loop_l_wr_o_fifo_pro' (fft2d_top.cpp:180:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_out_proc27' to 'Loop_l_transp_out_pr' (fft2d_top.cpp:168:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_mid_proc25' to 'Loop_l_transp_mid_pr' (fft2d_top.cpp:142:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_row_proc24' to 'Loop_l_f1d_row_proc2' (fft2d_top.cpp:85:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_col_proc26' to 'Loop_l_f1d_col_proc2' (fft2d_top.cpp:93:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
Command         transform done; 2.49 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 2881 ; free virtual = 82570
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 9.25 sec.
Command     elaborate done; 38.04 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
Execute       ap_set_top_model fft2d_top 
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>' to 'fft_configuration_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>.1' to 'fft_configuration_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
Command       ap_set_top_model done; 0.12 sec.
Execute       get_model_list fft2d_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fft2d_top 
Execute       preproc_iomode -model Loop_l_wr_xk_proc29 
Execute       preproc_iomode -model Loop_l_wr_o_fifo_pro 
Execute       preproc_iomode -model Loop_l_transp_out_pr 
Execute       preproc_iomode -model Loop_l_f1d_col_proc2 
Execute       preproc_iomode -model fft1d.0 
Execute       preproc_iomode -model fft1d.0_Loop_2_proc2 
Execute       preproc_iomode -model fft<configuration>.1 
Execute       preproc_iomode -model fft1d.0_Loop_1_proc2 
Execute       preproc_iomode -model fft1d.0_Block_codeRe 
Execute       preproc_iomode -model Loop_l_transp_mid_pr 
Execute       preproc_iomode -model Loop_l_f1d_row_proc2 
Execute       preproc_iomode -model fft1d.1 
Execute       preproc_iomode -model fft1d.1_Loop_2_proc2 
Execute       preproc_iomode -model fft<configuration> 
Execute       preproc_iomode -model fft1d.1_Loop_1_proc1 
Execute       preproc_iomode -model fft1d.1_Block_codeRe 
Execute       preproc_iomode -model Loop_l_rd_xn_proc23 
Execute       get_model_list fft2d_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top
INFO-FLOW: Configuring Module : Loop_l_rd_xn_proc23 ...
Execute       set_default_model Loop_l_rd_xn_proc23 
Execute       apply_spec_resource_limit Loop_l_rd_xn_proc23 
INFO-FLOW: Configuring Module : fft1d.1_Block_codeRe ...
Execute       set_default_model fft1d.1_Block_codeRe 
Execute       apply_spec_resource_limit fft1d.1_Block_codeRe 
INFO-FLOW: Configuring Module : fft1d.1_Loop_1_proc1 ...
Execute       set_default_model fft1d.1_Loop_1_proc1 
Execute       apply_spec_resource_limit fft1d.1_Loop_1_proc1 
INFO-FLOW: Configuring Module : fft<configuration> ...
Execute       set_default_model fft<configuration> 
Execute       apply_spec_resource_limit fft<configuration> 
INFO-FLOW: Configuring Module : fft1d.1_Loop_2_proc2 ...
Execute       set_default_model fft1d.1_Loop_2_proc2 
Execute       apply_spec_resource_limit fft1d.1_Loop_2_proc2 
INFO-FLOW: Configuring Module : fft1d.1 ...
Execute       set_default_model fft1d.1 
Execute       apply_spec_resource_limit fft1d.1 
INFO-FLOW: Configuring Module : Loop_l_f1d_row_proc2 ...
Execute       set_default_model Loop_l_f1d_row_proc2 
Execute       apply_spec_resource_limit Loop_l_f1d_row_proc2 
INFO-FLOW: Configuring Module : Loop_l_transp_mid_pr ...
Execute       set_default_model Loop_l_transp_mid_pr 
Execute       apply_spec_resource_limit Loop_l_transp_mid_pr 
INFO-FLOW: Configuring Module : fft1d.0_Block_codeRe ...
Execute       set_default_model fft1d.0_Block_codeRe 
Execute       apply_spec_resource_limit fft1d.0_Block_codeRe 
INFO-FLOW: Configuring Module : fft1d.0_Loop_1_proc2 ...
Execute       set_default_model fft1d.0_Loop_1_proc2 
Execute       apply_spec_resource_limit fft1d.0_Loop_1_proc2 
INFO-FLOW: Configuring Module : fft<configuration>.1 ...
Execute       set_default_model fft<configuration>.1 
Execute       apply_spec_resource_limit fft<configuration>.1 
INFO-FLOW: Configuring Module : fft1d.0_Loop_2_proc2 ...
Execute       set_default_model fft1d.0_Loop_2_proc2 
Execute       apply_spec_resource_limit fft1d.0_Loop_2_proc2 
INFO-FLOW: Configuring Module : fft1d.0 ...
Execute       set_default_model fft1d.0 
Execute       apply_spec_resource_limit fft1d.0 
INFO-FLOW: Configuring Module : Loop_l_f1d_col_proc2 ...
Execute       set_default_model Loop_l_f1d_col_proc2 
Execute       apply_spec_resource_limit Loop_l_f1d_col_proc2 
INFO-FLOW: Configuring Module : Loop_l_transp_out_pr ...
Execute       set_default_model Loop_l_transp_out_pr 
Execute       apply_spec_resource_limit Loop_l_transp_out_pr 
INFO-FLOW: Configuring Module : Loop_l_wr_o_fifo_pro ...
Execute       set_default_model Loop_l_wr_o_fifo_pro 
Execute       apply_spec_resource_limit Loop_l_wr_o_fifo_pro 
INFO-FLOW: Configuring Module : Loop_l_wr_xk_proc29 ...
Execute       set_default_model Loop_l_wr_xk_proc29 
Execute       apply_spec_resource_limit Loop_l_wr_xk_proc29 
INFO-FLOW: Configuring Module : fft2d_top ...
Execute       set_default_model fft2d_top 
Execute       apply_spec_resource_limit fft2d_top 
INFO-FLOW: Model list for preprocess: Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top
INFO-FLOW: Preprocessing Module: Loop_l_rd_xn_proc23 ...
Execute       set_default_model Loop_l_rd_xn_proc23 
Execute       cdfg_preprocess -model Loop_l_rd_xn_proc23 
Execute       rtl_gen_preprocess Loop_l_rd_xn_proc23 
INFO-FLOW: Preprocessing Module: fft1d.1_Block_codeRe ...
Execute       set_default_model fft1d.1_Block_codeRe 
Execute       cdfg_preprocess -model fft1d.1_Block_codeRe 
Execute       rtl_gen_preprocess fft1d.1_Block_codeRe 
INFO-FLOW: Preprocessing Module: fft1d.1_Loop_1_proc1 ...
Execute       set_default_model fft1d.1_Loop_1_proc1 
Execute       cdfg_preprocess -model fft1d.1_Loop_1_proc1 
Execute       rtl_gen_preprocess fft1d.1_Loop_1_proc1 
INFO-FLOW: Preprocessing Module: fft<configuration> ...
Execute       set_default_model fft<configuration> 
Execute       cdfg_preprocess -model fft<configuration> 
Execute       rtl_gen_preprocess fft<configuration> 
INFO-FLOW: Preprocessing Module: fft1d.1_Loop_2_proc2 ...
Execute       set_default_model fft1d.1_Loop_2_proc2 
Execute       cdfg_preprocess -model fft1d.1_Loop_2_proc2 
Execute       rtl_gen_preprocess fft1d.1_Loop_2_proc2 
INFO-FLOW: Preprocessing Module: fft1d.1 ...
Execute       set_default_model fft1d.1 
Execute       cdfg_preprocess -model fft1d.1 
Execute       rtl_gen_preprocess fft1d.1 
INFO-FLOW: Preprocessing Module: Loop_l_f1d_row_proc2 ...
Execute       set_default_model Loop_l_f1d_row_proc2 
Execute       cdfg_preprocess -model Loop_l_f1d_row_proc2 
Execute       rtl_gen_preprocess Loop_l_f1d_row_proc2 
INFO-FLOW: Preprocessing Module: Loop_l_transp_mid_pr ...
Execute       set_default_model Loop_l_transp_mid_pr 
Execute       cdfg_preprocess -model Loop_l_transp_mid_pr 
Execute       rtl_gen_preprocess Loop_l_transp_mid_pr 
INFO-FLOW: Preprocessing Module: fft1d.0_Block_codeRe ...
Execute       set_default_model fft1d.0_Block_codeRe 
Execute       cdfg_preprocess -model fft1d.0_Block_codeRe 
Execute       rtl_gen_preprocess fft1d.0_Block_codeRe 
INFO-FLOW: Preprocessing Module: fft1d.0_Loop_1_proc2 ...
Execute       set_default_model fft1d.0_Loop_1_proc2 
Execute       cdfg_preprocess -model fft1d.0_Loop_1_proc2 
Execute       rtl_gen_preprocess fft1d.0_Loop_1_proc2 
INFO-FLOW: Preprocessing Module: fft<configuration>.1 ...
Execute       set_default_model fft<configuration>.1 
Execute       cdfg_preprocess -model fft<configuration>.1 
Execute       rtl_gen_preprocess fft<configuration>.1 
INFO-FLOW: Preprocessing Module: fft1d.0_Loop_2_proc2 ...
Execute       set_default_model fft1d.0_Loop_2_proc2 
Execute       cdfg_preprocess -model fft1d.0_Loop_2_proc2 
Execute       rtl_gen_preprocess fft1d.0_Loop_2_proc2 
INFO-FLOW: Preprocessing Module: fft1d.0 ...
Execute       set_default_model fft1d.0 
Execute       cdfg_preprocess -model fft1d.0 
Execute       rtl_gen_preprocess fft1d.0 
INFO-FLOW: Preprocessing Module: Loop_l_f1d_col_proc2 ...
Execute       set_default_model Loop_l_f1d_col_proc2 
Execute       cdfg_preprocess -model Loop_l_f1d_col_proc2 
Execute       rtl_gen_preprocess Loop_l_f1d_col_proc2 
INFO-FLOW: Preprocessing Module: Loop_l_transp_out_pr ...
Execute       set_default_model Loop_l_transp_out_pr 
Execute       cdfg_preprocess -model Loop_l_transp_out_pr 
Execute       rtl_gen_preprocess Loop_l_transp_out_pr 
INFO-FLOW: Preprocessing Module: Loop_l_wr_o_fifo_pro ...
Execute       set_default_model Loop_l_wr_o_fifo_pro 
Execute       cdfg_preprocess -model Loop_l_wr_o_fifo_pro 
Execute       rtl_gen_preprocess Loop_l_wr_o_fifo_pro 
INFO-FLOW: Preprocessing Module: Loop_l_wr_xk_proc29 ...
Execute       set_default_model Loop_l_wr_xk_proc29 
Execute       cdfg_preprocess -model Loop_l_wr_xk_proc29 
Execute       rtl_gen_preprocess Loop_l_wr_xk_proc29 
INFO-FLOW: Preprocessing Module: fft2d_top ...
Execute       set_default_model fft2d_top 
Execute       cdfg_preprocess -model fft2d_top 
Execute       rtl_gen_preprocess fft2d_top 
INFO-FLOW: Model list for synthesis: Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_l_rd_xn_proc23 
Execute       schedule -model Loop_l_rd_xn_proc23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_rd_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 40.27 seconds; current allocated memory: 303.563 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_l_rd_xn_proc23.
Execute       set_default_model Loop_l_rd_xn_proc23 
Execute       bind -model Loop_l_rd_xn_proc23 
BIND OPTION: model=Loop_l_rd_xn_proc23
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.667 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.verbose.bind.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.bind.adb -f 
INFO-FLOW: Finish binding Loop_l_rd_xn_proc23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft1d.1_Block_codeRe 
Execute       schedule -model fft1d.1_Block_codeRe 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 303.862 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.sched.adb -f 
INFO-FLOW: Finish scheduling fft1d.1_Block_codeRe.
Execute       set_default_model fft1d.1_Block_codeRe 
Execute       bind -model fft1d.1_Block_codeRe 
BIND OPTION: model=fft1d.1_Block_codeRe
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.906 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.verbose.bind.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.bind.adb -f 
INFO-FLOW: Finish binding fft1d.1_Block_codeRe.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft1d.1_Loop_1_proc1 
Execute       schedule -model fft1d.1_Loop_1_proc1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 303.984 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.sched.adb -f 
INFO-FLOW: Finish scheduling fft1d.1_Loop_1_proc1.
Execute       set_default_model fft1d.1_Loop_1_proc1 
Execute       bind -model fft1d.1_Loop_1_proc1 
BIND OPTION: model=fft1d.1_Loop_1_proc1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 304.074 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.verbose.bind.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.bind.adb -f 
INFO-FLOW: Finish binding fft1d.1_Loop_1_proc1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft<configuration> 
Execute       schedule -model fft<configuration> 
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 304.117 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.sched.adb -f 
INFO-FLOW: Finish scheduling fft<configuration>.
Execute       set_default_model fft<configuration> 
Execute       bind -model fft<configuration> 
BIND OPTION: model=fft<configuration>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 304.133 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.verbose.bind.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.bind.adb -f 
INFO-FLOW: Finish binding fft<configuration>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft1d.1_Loop_2_proc2 
Execute       schedule -model fft1d.1_Loop_2_proc2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 304.202 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.sched.adb -f 
INFO-FLOW: Finish scheduling fft1d.1_Loop_2_proc2.
Execute       set_default_model fft1d.1_Loop_2_proc2 
Execute       bind -model fft1d.1_Loop_2_proc2 
BIND OPTION: model=fft1d.1_Loop_2_proc2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 304.296 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.verbose.bind.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.bind.adb -f 
INFO-FLOW: Finish binding fft1d.1_Loop_2_proc2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft1d.1 
Execute       schedule -model fft1d.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 304.378 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft1d.1.
Execute       set_default_model fft1d.1 
Execute       bind -model fft1d.1 
BIND OPTION: model=fft1d.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 304.721 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.verbose.bind.rpt 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.bind.adb -f 
INFO-FLOW: Finish binding fft1d.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_l_f1d_row_proc2 
Execute       schedule -model Loop_l_f1d_row_proc2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 304.930 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_l_f1d_row_proc2.
Execute       set_default_model Loop_l_f1d_row_proc2 
Execute       bind -model Loop_l_f1d_row_proc2 
BIND OPTION: model=Loop_l_f1d_row_proc2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 305.063 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.verbose.bind.rpt 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.bind.adb -f 
INFO-FLOW: Finish binding Loop_l_f1d_row_proc2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_l_transp_mid_pr 
Execute       schedule -model Loop_l_transp_mid_pr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_mid_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 305.210 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_l_transp_mid_pr.
Execute       set_default_model Loop_l_transp_mid_pr 
Execute       bind -model Loop_l_transp_mid_pr 
BIND OPTION: model=Loop_l_transp_mid_pr
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.361 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.verbose.bind.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.bind.adb -f 
INFO-FLOW: Finish binding Loop_l_transp_mid_pr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft1d.0_Block_codeRe 
Execute       schedule -model fft1d.0_Block_codeRe 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 305.428 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.sched.adb -f 
INFO-FLOW: Finish scheduling fft1d.0_Block_codeRe.
Execute       set_default_model fft1d.0_Block_codeRe 
Execute       bind -model fft1d.0_Block_codeRe 
BIND OPTION: model=fft1d.0_Block_codeRe
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 305.470 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.verbose.bind.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.bind.adb -f 
INFO-FLOW: Finish binding fft1d.0_Block_codeRe.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft1d.0_Loop_1_proc2 
Execute       schedule -model fft1d.0_Loop_1_proc2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 305.536 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.sched.adb -f 
INFO-FLOW: Finish scheduling fft1d.0_Loop_1_proc2.
Execute       set_default_model fft1d.0_Loop_1_proc2 
Execute       bind -model fft1d.0_Loop_1_proc2 
BIND OPTION: model=fft1d.0_Loop_1_proc2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 305.667 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.verbose.bind.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.bind.adb -f 
INFO-FLOW: Finish binding fft1d.0_Loop_1_proc2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft<configuration>.1 
Execute       schedule -model fft<configuration>.1 
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 305.723 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft<configuration>.1.
Execute       set_default_model fft<configuration>.1 
Execute       bind -model fft<configuration>.1 
BIND OPTION: model=fft<configuration>.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 305.741 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.verbose.bind.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.bind.adb -f 
INFO-FLOW: Finish binding fft<configuration>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft1d.0_Loop_2_proc2 
Execute       schedule -model fft1d.0_Loop_2_proc2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 305.808 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.sched.adb -f 
INFO-FLOW: Finish scheduling fft1d.0_Loop_2_proc2.
Execute       set_default_model fft1d.0_Loop_2_proc2 
Execute       bind -model fft1d.0_Loop_2_proc2 
BIND OPTION: model=fft1d.0_Loop_2_proc2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 305.903 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.verbose.bind.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.bind.adb -f 
INFO-FLOW: Finish binding fft1d.0_Loop_2_proc2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft1d.0 
Execute       schedule -model fft1d.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 305.980 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.sched.adb -f 
INFO-FLOW: Finish scheduling fft1d.0.
Execute       set_default_model fft1d.0 
Execute       bind -model fft1d.0 
BIND OPTION: model=fft1d.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 306.162 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.verbose.bind.rpt 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.bind.adb -f 
INFO-FLOW: Finish binding fft1d.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_l_f1d_col_proc2 
Execute       schedule -model Loop_l_f1d_col_proc2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 306.285 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_l_f1d_col_proc2.
Execute       set_default_model Loop_l_f1d_col_proc2 
Execute       bind -model Loop_l_f1d_col_proc2 
BIND OPTION: model=Loop_l_f1d_col_proc2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 306.442 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.verbose.bind.rpt 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.bind.adb -f 
INFO-FLOW: Finish binding Loop_l_f1d_col_proc2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_l_transp_out_pr 
Execute       schedule -model Loop_l_transp_out_pr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_out_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 306.572 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_l_transp_out_pr.
Execute       set_default_model Loop_l_transp_out_pr 
Execute       bind -model Loop_l_transp_out_pr 
BIND OPTION: model=Loop_l_transp_out_pr
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 306.723 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.verbose.bind.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.bind.adb -f 
INFO-FLOW: Finish binding Loop_l_transp_out_pr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_fifo_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_l_wr_o_fifo_pro 
Execute       schedule -model Loop_l_wr_o_fifo_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 306.898 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_l_wr_o_fifo_pro.
Execute       set_default_model Loop_l_wr_o_fifo_pro 
Execute       bind -model Loop_l_wr_o_fifo_pro 
BIND OPTION: model=Loop_l_wr_o_fifo_pro
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 307.052 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.verbose.bind.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.bind.adb -f 
INFO-FLOW: Finish binding Loop_l_wr_o_fifo_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_xk_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_l_wr_xk_proc29 
Execute       schedule -model Loop_l_wr_xk_proc29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 307.127 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_l_wr_xk_proc29.
Execute       set_default_model Loop_l_wr_xk_proc29 
Execute       bind -model Loop_l_wr_xk_proc29 
BIND OPTION: model=Loop_l_wr_xk_proc29
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 307.234 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.verbose.bind.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.bind.adb -f 
INFO-FLOW: Finish binding Loop_l_wr_xk_proc29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft2d_top 
Execute       schedule -model fft2d_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 307.364 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.verbose.sched.rpt 
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.sched.adb -f 
INFO-FLOW: Finish scheduling fft2d_top.
Execute       set_default_model fft2d_top 
Execute       bind -model fft2d_top 
BIND OPTION: model=fft2d_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.83 sec.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 307.626 MB.
Execute       syn_report -verbosereport -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.verbose.bind.rpt 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Command       syn_report done; 0.43 sec.
Execute       db_write -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.bind.adb -f 
INFO-FLOW: Finish binding fft2d_top.
Execute       get_model_list fft2d_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Loop_l_rd_xn_proc23 
Execute       rtl_gen_preprocess fft1d.1_Block_codeRe 
Execute       rtl_gen_preprocess fft1d.1_Loop_1_proc1 
Execute       rtl_gen_preprocess fft<configuration> 
Execute       rtl_gen_preprocess fft1d.1_Loop_2_proc2 
Execute       rtl_gen_preprocess fft1d.1 
Execute       rtl_gen_preprocess Loop_l_f1d_row_proc2 
Execute       rtl_gen_preprocess Loop_l_transp_mid_pr 
Execute       rtl_gen_preprocess fft1d.0_Block_codeRe 
Execute       rtl_gen_preprocess fft1d.0_Loop_1_proc2 
Execute       rtl_gen_preprocess fft<configuration>.1 
Execute       rtl_gen_preprocess fft1d.0_Loop_2_proc2 
Execute       rtl_gen_preprocess fft1d.0 
Execute       rtl_gen_preprocess Loop_l_f1d_col_proc2 
Execute       rtl_gen_preprocess Loop_l_transp_out_pr 
Execute       rtl_gen_preprocess Loop_l_wr_o_fifo_pro 
Execute       rtl_gen_preprocess Loop_l_wr_xk_proc29 
Execute       rtl_gen_preprocess fft2d_top 
INFO-FLOW: Model list for RTL generation: Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_l_rd_xn_proc23 -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_rd_xn_proc23'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 308.113 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_l_rd_xn_proc23 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/Loop_l_rd_xn_proc23 -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl Loop_l_rd_xn_proc23 -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/Loop_l_rd_xn_proc23 
Execute       gen_rtl Loop_l_rd_xn_proc23 -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/Loop_l_rd_xn_proc23 
Execute       syn_report -csynth -model Loop_l_rd_xn_proc23 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/Loop_l_rd_xn_proc23_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_l_rd_xn_proc23 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/Loop_l_rd_xn_proc23_csynth.xml 
Execute       syn_report -verbosereport -model Loop_l_rd_xn_proc23 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.verbose.rpt 
Execute       db_write -model Loop_l_rd_xn_proc23 -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.adb 
Execute       gen_tb_info Loop_l_rd_xn_proc23 -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft1d.1_Block_codeRe -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 308.634 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft1d.1_Block_codeRe -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/fft1d_1_Block_codeRe -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl fft1d.1_Block_codeRe -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/fft1d_1_Block_codeRe 
Execute       gen_rtl fft1d.1_Block_codeRe -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/fft1d_1_Block_codeRe 
Execute       syn_report -csynth -model fft1d.1_Block_codeRe -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_1_Block_codeRe_csynth.rpt 
Execute       syn_report -rtlxml -model fft1d.1_Block_codeRe -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_1_Block_codeRe_csynth.xml 
Execute       syn_report -verbosereport -model fft1d.1_Block_codeRe -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.verbose.rpt 
Execute       db_write -model fft1d.1_Block_codeRe -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.adb 
Execute       gen_tb_info fft1d.1_Block_codeRe -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft1d.1_Loop_1_proc1 -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 309.013 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft1d.1_Loop_1_proc1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/fft1d_1_Loop_1_proc1 -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl fft1d.1_Loop_1_proc1 -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/fft1d_1_Loop_1_proc1 
Execute       gen_rtl fft1d.1_Loop_1_proc1 -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/fft1d_1_Loop_1_proc1 
Execute       syn_report -csynth -model fft1d.1_Loop_1_proc1 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_1_Loop_1_proc1_csynth.rpt 
Execute       syn_report -rtlxml -model fft1d.1_Loop_1_proc1 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_1_Loop_1_proc1_csynth.xml 
Execute       syn_report -verbosereport -model fft1d.1_Loop_1_proc1 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.verbose.rpt 
Execute       db_write -model fft1d.1_Loop_1_proc1 -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.adb 
Execute       gen_tb_info fft1d.1_Loop_1_proc1 -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft<configuration> -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_s'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 309.361 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft<configuration> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/fft_configuration_s -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl fft<configuration> -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/fft_configuration_s 
Execute       gen_rtl fft<configuration> -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/fft_configuration_s 
Execute       syn_report -csynth -model fft<configuration> -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft_configuration_s_csynth.rpt 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute       syn_report -rtlxml -model fft<configuration> -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft_configuration_s_csynth.xml 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute       syn_report -verbosereport -model fft<configuration> -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.verbose.rpt 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute       db_write -model fft<configuration> -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.adb 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute       gen_tb_info fft<configuration> -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft1d.1_Loop_2_proc2 -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 309.678 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft1d.1_Loop_2_proc2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/fft1d_1_Loop_2_proc2 -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl fft1d.1_Loop_2_proc2 -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/fft1d_1_Loop_2_proc2 
Execute       gen_rtl fft1d.1_Loop_2_proc2 -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/fft1d_1_Loop_2_proc2 
Execute       syn_report -csynth -model fft1d.1_Loop_2_proc2 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_1_Loop_2_proc2_csynth.rpt 
Execute       syn_report -rtlxml -model fft1d.1_Loop_2_proc2 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_1_Loop_2_proc2_csynth.xml 
Execute       syn_report -verbosereport -model fft1d.1_Loop_2_proc2 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.verbose.rpt 
Execute       db_write -model fft1d.1_Loop_2_proc2 -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.adb 
Execute       gen_tb_info fft1d.1_Loop_2_proc2 -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft1d.1 -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 310.350 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft1d.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/fft1d_1 -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl fft1d.1 -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/fft1d_1 
Execute       gen_rtl fft1d.1 -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/fft1d_1 
Execute       syn_report -csynth -model fft1d.1 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_1_csynth.rpt 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model fft1d.1 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_1_csynth.xml 
Execute       syn_report -verbosereport -model fft1d.1 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.verbose.rpt 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Command       syn_report done; 0.2 sec.
Execute       db_write -model fft1d.1 -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.adb 
Execute       gen_tb_info fft1d.1 -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_l_f1d_row_proc2 -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_row_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 311.035 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_l_f1d_row_proc2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/Loop_l_f1d_row_proc2 -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl Loop_l_f1d_row_proc2 -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/Loop_l_f1d_row_proc2 
Execute       gen_rtl Loop_l_f1d_row_proc2 -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/Loop_l_f1d_row_proc2 
Execute       syn_report -csynth -model Loop_l_f1d_row_proc2 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/Loop_l_f1d_row_proc2_csynth.rpt 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model Loop_l_f1d_row_proc2 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/Loop_l_f1d_row_proc2_csynth.xml 
Execute       syn_report -verbosereport -model Loop_l_f1d_row_proc2 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.verbose.rpt 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Command       syn_report done; 0.26 sec.
Execute       db_write -model Loop_l_f1d_row_proc2 -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.adb 
Execute       gen_tb_info Loop_l_f1d_row_proc2 -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_l_transp_mid_pr -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transp_mid_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 311.794 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_l_transp_mid_pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/Loop_l_transp_mid_pr -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl Loop_l_transp_mid_pr -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/Loop_l_transp_mid_pr 
Execute       gen_rtl Loop_l_transp_mid_pr -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/Loop_l_transp_mid_pr 
Execute       syn_report -csynth -model Loop_l_transp_mid_pr -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/Loop_l_transp_mid_pr_csynth.rpt 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model Loop_l_transp_mid_pr -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/Loop_l_transp_mid_pr_csynth.xml 
Execute       syn_report -verbosereport -model Loop_l_transp_mid_pr -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.verbose.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -model Loop_l_transp_mid_pr -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.adb 
Execute       gen_tb_info Loop_l_transp_mid_pr -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft1d.0_Block_codeRe -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 312.462 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft1d.0_Block_codeRe -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/fft1d_0_Block_codeRe -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl fft1d.0_Block_codeRe -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/fft1d_0_Block_codeRe 
Execute       gen_rtl fft1d.0_Block_codeRe -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/fft1d_0_Block_codeRe 
Execute       syn_report -csynth -model fft1d.0_Block_codeRe -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_0_Block_codeRe_csynth.rpt 
Execute       syn_report -rtlxml -model fft1d.0_Block_codeRe -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_0_Block_codeRe_csynth.xml 
Execute       syn_report -verbosereport -model fft1d.0_Block_codeRe -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.verbose.rpt 
Execute       db_write -model fft1d.0_Block_codeRe -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.adb 
Execute       gen_tb_info fft1d.0_Block_codeRe -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft1d.0_Loop_1_proc2 -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 312.871 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft1d.0_Loop_1_proc2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/fft1d_0_Loop_1_proc2 -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl fft1d.0_Loop_1_proc2 -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/fft1d_0_Loop_1_proc2 
Execute       gen_rtl fft1d.0_Loop_1_proc2 -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/fft1d_0_Loop_1_proc2 
Execute       syn_report -csynth -model fft1d.0_Loop_1_proc2 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_0_Loop_1_proc2_csynth.rpt 
Execute       syn_report -rtlxml -model fft1d.0_Loop_1_proc2 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_0_Loop_1_proc2_csynth.xml 
Execute       syn_report -verbosereport -model fft1d.0_Loop_1_proc2 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.verbose.rpt 
Execute       db_write -model fft1d.0_Loop_1_proc2 -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.adb 
Execute       gen_tb_info fft1d.0_Loop_1_proc2 -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft<configuration>.1 -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_1'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 313.225 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft<configuration>.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/fft_configuration_1 -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl fft<configuration>.1 -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/fft_configuration_1 
Execute       gen_rtl fft<configuration>.1 -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/fft_configuration_1 
Execute       syn_report -csynth -model fft<configuration>.1 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft_configuration_1_csynth.rpt 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute       syn_report -rtlxml -model fft<configuration>.1 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft_configuration_1_csynth.xml 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute       syn_report -verbosereport -model fft<configuration>.1 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.verbose.rpt 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute       db_write -model fft<configuration>.1 -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.adb 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute       gen_tb_info fft<configuration>.1 -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft1d.0_Loop_2_proc2 -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 313.476 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft1d.0_Loop_2_proc2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/fft1d_0_Loop_2_proc2 -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl fft1d.0_Loop_2_proc2 -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/fft1d_0_Loop_2_proc2 
Execute       gen_rtl fft1d.0_Loop_2_proc2 -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/fft1d_0_Loop_2_proc2 
Execute       syn_report -csynth -model fft1d.0_Loop_2_proc2 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_0_Loop_2_proc2_csynth.rpt 
Execute       syn_report -rtlxml -model fft1d.0_Loop_2_proc2 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_0_Loop_2_proc2_csynth.xml 
Execute       syn_report -verbosereport -model fft1d.0_Loop_2_proc2 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.verbose.rpt 
Execute       db_write -model fft1d.0_Loop_2_proc2 -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.adb 
Execute       gen_tb_info fft1d.0_Loop_2_proc2 -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft1d.0 -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 314.204 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft1d.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/fft1d_0 -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl fft1d.0 -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/fft1d_0 
Execute       gen_rtl fft1d.0 -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/fft1d_0 
Execute       syn_report -csynth -model fft1d.0 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_0_csynth.rpt 
Command       syn_report done; 0.15 sec.
Execute       syn_report -rtlxml -model fft1d.0 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft1d_0_csynth.xml 
Execute       syn_report -verbosereport -model fft1d.0 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.verbose.rpt 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Command       syn_report done; 0.24 sec.
Execute       db_write -model fft1d.0 -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.adb 
Execute       gen_tb_info fft1d.0 -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_l_f1d_col_proc2 -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_col_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 314.969 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_l_f1d_col_proc2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/Loop_l_f1d_col_proc2 -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl Loop_l_f1d_col_proc2 -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/Loop_l_f1d_col_proc2 
Execute       gen_rtl Loop_l_f1d_col_proc2 -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/Loop_l_f1d_col_proc2 
Execute       syn_report -csynth -model Loop_l_f1d_col_proc2 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/Loop_l_f1d_col_proc2_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_l_f1d_col_proc2 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/Loop_l_f1d_col_proc2_csynth.xml 
Execute       syn_report -verbosereport -model Loop_l_f1d_col_proc2 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.verbose.rpt 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Command       syn_report done; 0.27 sec.
Execute       db_write -model Loop_l_f1d_col_proc2 -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.adb 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info Loop_l_f1d_col_proc2 -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_l_transp_out_pr -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transp_out_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 315.797 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_l_transp_out_pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/Loop_l_transp_out_pr -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl Loop_l_transp_out_pr -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/Loop_l_transp_out_pr 
Execute       gen_rtl Loop_l_transp_out_pr -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/Loop_l_transp_out_pr 
Execute       syn_report -csynth -model Loop_l_transp_out_pr -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/Loop_l_transp_out_pr_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_l_transp_out_pr -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/Loop_l_transp_out_pr_csynth.xml 
Execute       syn_report -verbosereport -model Loop_l_transp_out_pr -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.verbose.rpt 
Command       syn_report done; 0.15 sec.
Execute       db_write -model Loop_l_transp_out_pr -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.adb 
Execute       gen_tb_info Loop_l_transp_out_pr -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_o_fifo_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_l_wr_o_fifo_pro -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_o_fifo_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 316.656 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_l_wr_o_fifo_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/Loop_l_wr_o_fifo_pro -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl Loop_l_wr_o_fifo_pro -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/Loop_l_wr_o_fifo_pro 
Execute       gen_rtl Loop_l_wr_o_fifo_pro -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/Loop_l_wr_o_fifo_pro 
Execute       syn_report -csynth -model Loop_l_wr_o_fifo_pro -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/Loop_l_wr_o_fifo_pro_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_l_wr_o_fifo_pro -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/Loop_l_wr_o_fifo_pro_csynth.xml 
Execute       syn_report -verbosereport -model Loop_l_wr_o_fifo_pro -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.verbose.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -model Loop_l_wr_o_fifo_pro -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.adb 
Execute       gen_tb_info Loop_l_wr_o_fifo_pro -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_xk_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_l_wr_xk_proc29 -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_xk_proc29'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 317.655 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_l_wr_xk_proc29 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/Loop_l_wr_xk_proc29 -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl Loop_l_wr_xk_proc29 -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/Loop_l_wr_xk_proc29 
Execute       gen_rtl Loop_l_wr_xk_proc29 -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/Loop_l_wr_xk_proc29 
Execute       syn_report -csynth -model Loop_l_wr_xk_proc29 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/Loop_l_wr_xk_proc29_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_l_wr_xk_proc29 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/Loop_l_wr_xk_proc29_csynth.xml 
Execute       syn_report -verbosereport -model Loop_l_wr_xk_proc29 -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.verbose.rpt 
Execute       db_write -model Loop_l_wr_xk_proc29 -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info Loop_l_wr_xk_proc29 -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft2d_top -vendor xilinx -mg_file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft2d_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x2' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for fft2d_top due to Loop_l_transp_mid_pr with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft2d_top'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 318.756 MB.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft2d_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/systemc/fft2d_top -synmodules Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top 
Execute       gen_rtl fft2d_top -istop -style xilinx -f -lang vhdl -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/vhdl/fft2d_top 
Execute       gen_rtl fft2d_top -istop -style xilinx -f -lang vlog -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/verilog/fft2d_top 
Execute       syn_report -csynth -model fft2d_top -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft2d_top_csynth.rpt 
Execute       syn_report -rtlxml -model fft2d_top -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/syn/report/fft2d_top_csynth.xml 
Execute       syn_report -verbosereport -model fft2d_top -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.verbose.rpt 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Command       syn_report done; 0.37 sec.
Execute       db_write -model fft2d_top -f -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.adb 
Execute       gen_tb_info fft2d_top -p /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top 
Execute       export_constraint_db -f -tool general -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.constraint.tcl 
Execute       syn_report -designview -model fft2d_top -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.design.xml 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvc900-2-i -data info -quiet 
Command       syn_report done; 0.69 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model fft2d_top -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fft2d_top -o /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks fft2d_top 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain fft2d_top 
INFO-FLOW: Model list for RTL component generation: Loop_l_rd_xn_proc23 fft1d.1_Block_codeRe fft1d.1_Loop_1_proc1 fft<configuration> fft1d.1_Loop_2_proc2 fft1d.1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d.0_Block_codeRe fft1d.0_Loop_1_proc2 fft<configuration>.1 fft1d.0_Loop_2_proc2 fft1d.0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top
INFO-FLOW: Handling components in module [Loop_l_rd_xn_proc23] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.compgen.tcl 
INFO-FLOW: Handling components in module [fft1d_1_Block_codeRe] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.compgen.tcl 
INFO-FLOW: Handling components in module [fft1d_1_Loop_1_proc1] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.compgen.tcl 
INFO-FLOW: Handling components in module [fft_configuration_s] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
INFO-FLOW: Found component fft_configuration_s.
INFO-FLOW: Append model fft_configuration_s
INFO-FLOW: Handling components in module [fft1d_1_Loop_2_proc2] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.compgen.tcl 
INFO-FLOW: Handling components in module [fft1d_1] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w64_d32_A.
INFO-FLOW: Append model fifo_w64_d32_A
INFO-FLOW: Found component fifo_w64_d32_A.
INFO-FLOW: Append model fifo_w64_d32_A
INFO-FLOW: Found component start_for_fft_configuration_U0.
INFO-FLOW: Append model start_for_fft_configuration_U0
INFO-FLOW: Found component start_for_fft1d_1_Loop_2_proc2_U0.
INFO-FLOW: Append model start_for_fft1d_1_Loop_2_proc2_U0
INFO-FLOW: Handling components in module [Loop_l_f1d_row_proc2] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.compgen.tcl 
INFO-FLOW: Found component fifo_w64_d32_A_x.
INFO-FLOW: Append model fifo_w64_d32_A_x
INFO-FLOW: Handling components in module [Loop_l_transp_mid_pr] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.compgen.tcl 
INFO-FLOW: Handling components in module [fft1d_0_Block_codeRe] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.compgen.tcl 
INFO-FLOW: Handling components in module [fft1d_0_Loop_1_proc2] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.compgen.tcl 
INFO-FLOW: Handling components in module [fft_configuration_1] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
INFO-FLOW: Found component fft_configuration_1.
INFO-FLOW: Append model fft_configuration_1
INFO-FLOW: Handling components in module [fft1d_0_Loop_2_proc2] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.compgen.tcl 
INFO-FLOW: Handling components in module [fft1d_0] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w64_d32_A_x0.
INFO-FLOW: Append model fifo_w64_d32_A_x0
INFO-FLOW: Found component fifo_w64_d32_A_x0.
INFO-FLOW: Append model fifo_w64_d32_A_x0
INFO-FLOW: Found component start_for_fft_configuration_1_U0.
INFO-FLOW: Append model start_for_fft_configuration_1_U0
INFO-FLOW: Found component start_for_fft1d_0_Loop_2_proc2_U0.
INFO-FLOW: Append model start_for_fft1d_0_Loop_2_proc2_U0
INFO-FLOW: Handling components in module [Loop_l_f1d_col_proc2] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.compgen.tcl 
INFO-FLOW: Found component fifo_w64_d32_A_x1.
INFO-FLOW: Append model fifo_w64_d32_A_x1
INFO-FLOW: Handling components in module [Loop_l_transp_out_pr] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_l_wr_o_fifo_pro] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_l_wr_xk_proc29] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.compgen.tcl 
INFO-FLOW: Handling components in module [fft2d_top] ... 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.compgen.tcl 
INFO-FLOW: Found component fifo_w64_d32_A_x2.
INFO-FLOW: Append model fifo_w64_d32_A_x2
INFO-FLOW: Found component fifo_w64_d32_A_x2.
INFO-FLOW: Append model fifo_w64_d32_A_x2
INFO-FLOW: Found component fifo_w64_d32_A_x2.
INFO-FLOW: Append model fifo_w64_d32_A_x2
INFO-FLOW: Found component fifo_w64_d32_A_x2.
INFO-FLOW: Append model fifo_w64_d32_A_x2
INFO-FLOW: Found component start_for_Loop_l_f1d_row_proc2_U0.
INFO-FLOW: Append model start_for_Loop_l_f1d_row_proc2_U0
INFO-FLOW: Found component start_for_Loop_l_transp_mid_pr_U0.
INFO-FLOW: Append model start_for_Loop_l_transp_mid_pr_U0
INFO-FLOW: Found component start_for_Loop_l_transp_out_pr_U0.
INFO-FLOW: Append model start_for_Loop_l_transp_out_pr_U0
INFO-FLOW: Found component start_for_Loop_l_wr_xk_proc29_U0.
INFO-FLOW: Append model start_for_Loop_l_wr_xk_proc29_U0
INFO-FLOW: Append model Loop_l_rd_xn_proc23
INFO-FLOW: Append model fft1d_1_Block_codeRe
INFO-FLOW: Append model fft1d_1_Loop_1_proc1
INFO-FLOW: Append model fft_configuration_s
INFO-FLOW: Append model fft1d_1_Loop_2_proc2
INFO-FLOW: Append model fft1d_1
INFO-FLOW: Append model Loop_l_f1d_row_proc2
INFO-FLOW: Append model Loop_l_transp_mid_pr
INFO-FLOW: Append model fft1d_0_Block_codeRe
INFO-FLOW: Append model fft1d_0_Loop_1_proc2
INFO-FLOW: Append model fft_configuration_1
INFO-FLOW: Append model fft1d_0_Loop_2_proc2
INFO-FLOW: Append model fft1d_0
INFO-FLOW: Append model Loop_l_f1d_col_proc2
INFO-FLOW: Append model Loop_l_transp_out_pr
INFO-FLOW: Append model Loop_l_wr_o_fifo_pro
INFO-FLOW: Append model Loop_l_wr_xk_proc29
INFO-FLOW: Append model fft2d_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fft_configuration_s fifo_w8_d2_A fifo_w64_d32_A fifo_w64_d32_A start_for_fft_configuration_U0 start_for_fft1d_1_Loop_2_proc2_U0 fifo_w64_d32_A_x fft_configuration_1 fifo_w8_d2_A_x fifo_w64_d32_A_x0 fifo_w64_d32_A_x0 start_for_fft_configuration_1_U0 start_for_fft1d_0_Loop_2_proc2_U0 fifo_w64_d32_A_x1 fifo_w64_d32_A_x2 fifo_w64_d32_A_x2 fifo_w64_d32_A_x2 fifo_w64_d32_A_x2 start_for_Loop_l_f1d_row_proc2_U0 start_for_Loop_l_transp_mid_pr_U0 start_for_Loop_l_transp_out_pr_U0 start_for_Loop_l_wr_xk_proc29_U0 Loop_l_rd_xn_proc23 fft1d_1_Block_codeRe fft1d_1_Loop_1_proc1 fft_configuration_s fft1d_1_Loop_2_proc2 fft1d_1 Loop_l_f1d_row_proc2 Loop_l_transp_mid_pr fft1d_0_Block_codeRe fft1d_0_Loop_1_proc2 fft_configuration_1 fft1d_0_Loop_2_proc2 fft1d_0 Loop_l_f1d_col_proc2 Loop_l_transp_out_pr Loop_l_wr_o_fifo_pro Loop_l_wr_xk_proc29 fft2d_top
INFO-FLOW: To file: write model fft_configuration_s
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w64_d32_A
INFO-FLOW: To file: write model fifo_w64_d32_A
INFO-FLOW: To file: write model start_for_fft_configuration_U0
INFO-FLOW: To file: write model start_for_fft1d_1_Loop_2_proc2_U0
INFO-FLOW: To file: write model fifo_w64_d32_A_x
INFO-FLOW: To file: write model fft_configuration_1
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w64_d32_A_x0
INFO-FLOW: To file: write model fifo_w64_d32_A_x0
INFO-FLOW: To file: write model start_for_fft_configuration_1_U0
INFO-FLOW: To file: write model start_for_fft1d_0_Loop_2_proc2_U0
INFO-FLOW: To file: write model fifo_w64_d32_A_x1
INFO-FLOW: To file: write model fifo_w64_d32_A_x2
INFO-FLOW: To file: write model fifo_w64_d32_A_x2
INFO-FLOW: To file: write model fifo_w64_d32_A_x2
INFO-FLOW: To file: write model fifo_w64_d32_A_x2
INFO-FLOW: To file: write model start_for_Loop_l_f1d_row_proc2_U0
INFO-FLOW: To file: write model start_for_Loop_l_transp_mid_pr_U0
INFO-FLOW: To file: write model start_for_Loop_l_transp_out_pr_U0
INFO-FLOW: To file: write model start_for_Loop_l_wr_xk_proc29_U0
INFO-FLOW: To file: write model Loop_l_rd_xn_proc23
INFO-FLOW: To file: write model fft1d_1_Block_codeRe
INFO-FLOW: To file: write model fft1d_1_Loop_1_proc1
INFO-FLOW: To file: write model fft_configuration_s
INFO-FLOW: To file: write model fft1d_1_Loop_2_proc2
INFO-FLOW: To file: write model fft1d_1
INFO-FLOW: To file: write model Loop_l_f1d_row_proc2
INFO-FLOW: To file: write model Loop_l_transp_mid_pr
INFO-FLOW: To file: write model fft1d_0_Block_codeRe
INFO-FLOW: To file: write model fft1d_0_Loop_1_proc2
INFO-FLOW: To file: write model fft_configuration_1
INFO-FLOW: To file: write model fft1d_0_Loop_2_proc2
INFO-FLOW: To file: write model fft1d_0
INFO-FLOW: To file: write model Loop_l_f1d_col_proc2
INFO-FLOW: To file: write model Loop_l_transp_out_pr
INFO-FLOW: To file: write model Loop_l_wr_o_fifo_pro
INFO-FLOW: To file: write model Loop_l_wr_xk_proc29
INFO-FLOW: To file: write model fft2d_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.36 sec.
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.42 sec.
Command       ap_source done; 0.43 sec.
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=2.500 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'config_data_V_1_chan_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A)' using Block RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d32_A)' using Block RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_configuration_U0_U(start_for_fft_configuration_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft1d_1_Loop_2_proc2_U0_U(start_for_fft1d_1_Loop_2_proc2_U0)' using Shift Registers.
Command       ap_source done; 0.24 sec.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xn_mid_row_fifo_V_U(fifo_w64_d32_A_x)' using Block RAMs.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'config_data_V_1_chan_U(fifo_w8_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A_x0)' using Block RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d32_A_x0)' using Block RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_configuration_1_U0_U(start_for_fft_configuration_1_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft1d_0_Loop_2_proc2_U0_U(start_for_fft1d_0_Loop_2_proc2_U0)' using Shift Registers.
Command       ap_source done; 0.21 sec.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xn_mid_col_fifo_V_U(fifo_w64_d32_A_x1)' using Block RAMs.
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'fft2d_top_arr1_memcore_ram (RAM)' using ultra RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xn_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xk_mid_row_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xk_mid_col_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xk_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_f1d_row_proc2_U0_U(start_for_Loop_l_f1d_row_proc2_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_transp_mid_pr_U0_U(start_for_Loop_l_transp_mid_pr_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_transp_out_pr_U0_U(start_for_Loop_l_transp_out_pr_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_wr_xk_proc29_U0_U(start_for_Loop_l_wr_xk_proc29_U0)' using Shift Registers.
Command       ap_source done; 0.55 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.26 sec.
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.39 sec.
Command       ap_source done; 0.39 sec.
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=fft2d_top xml_exists=0
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.compgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.constraint.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=40 #gSsdmPorts=8
Execute       source /opt/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.compgen.dataonly.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.constraint.tcl 
Execute       sc_get_clocks fft2d_top 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/misc/fft_configuration_1_core_ip.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/misc/fft_configuration_s_core_ip.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.tbgen.tcl 
Execute       source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 1086.664 ; gain = 384.000 ; free physical = 2030 ; free virtual = 81795
INFO: [VHDL 208-304] Generating VHDL RTL for fft2d_top.
INFO: [VLOG 209-307] Generating Verilog RTL for fft2d_top.
Command     autosyn done; 18.16 sec.
Command   csynth_design done; 56.2 sec.
Command ap_source done; 57.49 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1 opened at Fri May 01 00:16:05 +03 2020
Execute     config_clock -quiet -name default -period 2.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
Execute     config_clock -quiet -name default -uncertainty 0.312 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.28 sec.
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.42 sec.
Command     ap_source done; 0.42 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 1.63 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.1 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_export -vivado_optimization_level' config_export -vivado_phys_opt=place 
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
Execute         config_export -vivado_phys_opt=place 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -description HLS 2D FFT IP 
Execute     config_export -display_name=fft2d_processor 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=vhdl 
Execute     config_export -use_netlist=none 
Execute     config_export -vendor=EA 
Execute     config_export -version=1.0 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=all 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 2.79 sec.
Execute   cosim_design -trace_level all -rtl vhdl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.3 sec.
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.54 sec.
Command     ap_source done; 0.54 sec.
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=2.500 (was NA)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     is_encrypted /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/fft2d_tb.cpp 
Execute     is_encrypted /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/fft2d_top.cpp 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: TB processing: /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/fft2d_tb.cpp /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/./sim/autowrap/testbench/fft2d_tb.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/./sim/autowrap/testbench/fft2d_tb.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/./sim/autowrap/testbench/fft2d_tb.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 13.08 sec.
Execute     tidy_31 xilinx-tb31-process /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/./sim/autowrap/testbench/fft2d_tb.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/./sim/autowrap/testbench/fft2d_tb.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 18.38 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: TB processing: /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/fft2d_top.cpp /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/./sim/autowrap/testbench/fft2d_top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/./sim/autowrap/testbench/fft2d_top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/./sim/autowrap/testbench/fft2d_top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 14.79 sec.
Execute     tidy_31 xilinx-tb31-process /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/./sim/autowrap/testbench/fft2d_top.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/./sim/autowrap/testbench/fft2d_top.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 9.06 sec.
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 15.08 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 261.83 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 407.68 sec.
Command ap_source done; 410.47 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1 opened at Fri May 01 00:23:38 +03 2020
Execute     config_clock -quiet -name default -period 2.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
Execute     config_clock -quiet -name default -uncertainty 0.312 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 0.31 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.37 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_export -vivado_optimization_level' config_export -vivado_phys_opt=place 
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
Execute         config_export -vivado_phys_opt=place 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -description HLS 2D FFT IP 
Execute     config_export -display_name=fft2d_processor 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=vhdl 
Execute     config_export -use_netlist=none 
Execute     config_export -vendor=EA 
Execute     config_export -version=1.0 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=all 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 0.49 sec.
Execute   export_design -flow syn -rtl vhdl -format ip_catalog -description HLS 2D FFT IP -vendor EA -display_name fft2d_processor 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -description=HLS 2D FFT IP -display_name=fft2d_processor -format=ip_catalog -rtl=vhdl -vendor=EA 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -flow syn -rtl vhdl -vendor EA -version 1.0 -description {HLS 2D FFT IP} -display_name fft2d_processor -use_netlist none
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl vhdl -sdx-target none
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=2.500 (was NA)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=fft2d_top xml_exists=1
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.compgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.compgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.compgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.constraint.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=40 #gSsdmPorts=8
Execute     source /opt/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /opt/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source /opt/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /opt/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /opt/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -xo 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.compgen.dataonly.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.constraint.tcl 
Execute     sc_get_clocks fft2d_top 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/misc/fft_configuration_1_core_ip.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/misc/fft_configuration_s_core_ip.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=fft2d_top
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=fft2d_top
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.rtl_wrap.cfg.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.constraint.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/.vhdl/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:CMD:   auto_impl: eval: -tool vivado -flow syn -rtl vhdl
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vhdl -tool Vivado -impltomg_flag
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_rd_xn_proc23.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Block_codeRe.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_1_proc1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_s.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1_Loop_2_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_row_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_mid_pr.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Block_codeRe.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_1_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft_configuration_1.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0_Loop_2_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft1d_0.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_f1d_col_proc2.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_transp_out_pr.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_o_fifo_pro.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/Loop_l_wr_xk_proc29.compgen.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.compgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.constraint.tcl 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/fft2d_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_ip_cache 
Execute     get_config_export -vivado_enable_slr_assignment 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_synth_design_args 
Execute     source /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_run_properties 
INFO-FLOW: DBG:CMD: auto_impl: vhdl syn exec /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/implsyn.sh
Command   export_design done; 381.4 sec.
Command ap_source done; 381.89 sec.
Execute cleanup_all 
