

================================================================
== Vitis HLS Report for 'vadd'
================================================================
* Date:           Thu Jan 27 20:51:08 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        arr_add
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.680 us|  0.680 us|   69|   69|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1           |       11|       11|         3|          1|          1|    10|       yes|
        |- Loop 2           |       11|       11|         3|          1|          1|    10|       yes|
        |- VITIS_LOOP_28_1  |       10|       10|         2|          1|          1|    10|       yes|
        |- Loop 4           |       11|       11|         3|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    155|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     758|   1004|    -|
|Memory           |        0|    -|     192|     15|    -|
|Multiplexer      |        -|    -|       -|    344|    -|
|Register         |        -|    -|     368|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    1318|   1518|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  246|  424|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|  512|  580|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0|  758| 1004|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory | Module| BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------+---------+----+----+-----+------+-----+------+-------------+
    |buffa_U  |buffa  |        0|  64|   5|    0|    10|   32|     1|          320|
    |buffb_U  |buffa  |        0|  64|   5|    0|    10|   32|     1|          320|
    |buffc_U  |buffa  |        0|  64|   5|    0|    10|   32|     1|          320|
    +---------+-------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |       |        0| 192|  15|    0|    30|   96|     3|          960|
    +---------+-------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_339_p2                 |         +|   0|  0|  13|           4|           1|
    |buffc_d0                           |         +|   0|  0|  39|          32|          32|
    |empty_17_fu_285_p2                 |         +|   0|  0|  13|           4|           1|
    |empty_20_fu_322_p2                 |         +|   0|  0|  13|           4|           1|
    |empty_24_fu_384_p2                 |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state28_io                |       and|   0|  0|   2|           1|           1|
    |exitcond106_fu_291_p2              |      icmp|   0|  0|   9|           4|           4|
    |exitcond3_fu_390_p2                |      icmp|   0|  0|   9|           4|           4|
    |exitcond95_fu_328_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln28_fu_345_p2                |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 155|          82|          70|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  121|         27|    1|         27|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2               |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1               |   14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2               |    9|          2|    1|          2|
    |ap_phi_mux_loop_index4_phi_fu_235_p4  |    9|          2|    4|          8|
    |ap_phi_mux_loop_index7_phi_fu_223_p4  |    9|          2|    4|          8|
    |buffa_address0                        |   14|          3|    4|         12|
    |buffb_address0                        |   14|          3|    4|         12|
    |buffc_address0                        |   14|          3|    4|         12|
    |gmem_ARADDR                           |   14|          3|   64|        192|
    |gmem_blk_n_AR                         |    9|          2|    1|          2|
    |gmem_blk_n_AW                         |    9|          2|    1|          2|
    |gmem_blk_n_B                          |    9|          2|    1|          2|
    |gmem_blk_n_R                          |    9|          2|    1|          2|
    |gmem_blk_n_W                          |    9|          2|    1|          2|
    |i_reg_243                             |    9|          2|    4|          8|
    |loop_index4_reg_231                   |    9|          2|    4|          8|
    |loop_index7_reg_219                   |    9|          2|    4|          8|
    |loop_index_reg_254                    |    9|          2|    4|          8|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  344|         76|  113|        328|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  26|   0|   26|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2            |   1|   0|    1|          0|
    |b_read_reg_406                     |  64|   0|   64|          0|
    |buffc_load_reg_495                 |  32|   0|   32|          0|
    |c_read_reg_401                     |  64|   0|   64|          0|
    |empty_17_reg_417                   |   4|   0|    4|          0|
    |empty_20_reg_437                   |   4|   0|    4|          0|
    |exitcond106_reg_422                |   1|   0|    1|          0|
    |exitcond106_reg_422_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond3_reg_486                  |   1|   0|    1|          0|
    |exitcond3_reg_486_pp3_iter1_reg    |   1|   0|    1|          0|
    |exitcond95_reg_442                 |   1|   0|    1|          0|
    |exitcond95_reg_442_pp1_iter1_reg   |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_446           |  32|   0|   32|          0|
    |gmem_addr_read_reg_426             |  32|   0|   32|          0|
    |gmem_addr_reg_411                  |  64|   0|   64|          0|
    |i_cast_reg_460                     |   4|   0|   64|         60|
    |i_reg_243                          |   4|   0|    4|          0|
    |icmp_ln28_reg_456                  |   1|   0|    1|          0|
    |loop_index4_reg_231                |   4|   0|    4|          0|
    |loop_index4_reg_231_pp1_iter1_reg  |   4|   0|    4|          0|
    |loop_index7_reg_219                |   4|   0|    4|          0|
    |loop_index7_reg_219_pp0_iter1_reg  |   4|   0|    4|          0|
    |loop_index_reg_254                 |   4|   0|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 368|   0|  428|         60|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          vadd|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          vadd|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          vadd|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

