## Part 5 RTL status ##

1) MAC Pipeling & gating : Done
2) Removing write to pmem : Done
3) Asynch FIFO interface : Done
4) TODO: Controller in core.v module
5) TODO: Clock Gating in core.v module (commented out right now, add it when enable is done from controller)
6) FIXME: Fullchip tb code (to remove pmem write and align for pipelined output)
