#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 17 18:50:29 2023
# Process ID: 3880
# Current directory: D:/SMD/FPGA/signed_multiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14472 D:\SMD\FPGA\signed_multiplier\signed_multiplier.xpr
# Log file: D:/SMD/FPGA/signed_multiplier/vivado.log
# Journal file: D:/SMD/FPGA/signed_multiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SMD/FPGA/signed_multiplier/signed_multiplier.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VERILOG/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 927.113 ; gain = 247.977
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/xsim.dir/signed_multiplier_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 18:52:35 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "signed_multiplier_tb_behav -key {Behavioral:sim_1:Functional:signed_multiplier_tb} -tclbatch {signed_multiplier_tb.tcl} -view {D:/SMD/FPGA/signed_multiplier/signed_multiplier_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/SMD/FPGA/signed_multiplier/signed_multiplier_tb_behav.wcfg
source signed_multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A = 11111101
B = 00011110
Product = 1111111110101001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.684 ; gain = 20.953
INFO: [USF-XSim-96] XSim completed. Design snapshot 'signed_multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.684 ; gain = 20.953
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 00011110
Product = 1111111110101001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111110
B = 11111110
Product = 0000000000001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111110
B = 11111110
Product = 0000000000001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111110
B = 11111110
Product = 0000000000001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.684 ; gain = 0.000
close [ open D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v w ]
add_files D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v
update_compile_order -fileset sources_1
add_files -norecurse {D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/full_sub.v D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/subtractor.v}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:20]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:21]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol S3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'PRODUCT' is not declared [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:20]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:21]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol S3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'carry' is not permitted [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:31]
ERROR: [VRFC 10-2865] module 'adding' ignored due to previous errors [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:20]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:21]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol S3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'PRODUCT' is not declared [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:24]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:20]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:21]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol S3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.full_sub
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.adding
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "signed_multiplier_tb_behav -key {Behavioral:sim_1:Functional:signed_multiplier_tb} -tclbatch {signed_multiplier_tb.tcl} -view {D:/SMD/FPGA/signed_multiplier/signed_multiplier_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/SMD/FPGA/signed_multiplier/signed_multiplier_tb_behav.wcfg
WARNING: Simulation object /signed_multiplier_tb/PRODUCT was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/SUM was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/SUM_1 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/SUM_2 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/SUM_3 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/SUM_4 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/SUM_5 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/SUM_6 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/SUM_7 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/y2_1 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/y3_1 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/y4_1 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/y5_1 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/y6_1 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/y7_1 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/y8_1 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/t was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/x was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/y1 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/y2 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/y3 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/y4 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/y5 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/y6 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/y7 was not found in the design.
WARNING: Simulation object /signed_multiplier_tb/uut/y8 was not found in the design.
source signed_multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A = 11111110
B = 11111110
Product = xxxxxxxxxxxxxxxx
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'signed_multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.262 ; gain = 0.000
current_wave_config {signed_multiplier_tb_behav.wcfg}
signed_multiplier_tb_behav.wcfg
add_wave {{/signed_multiplier_tb/uut/product}} {{/signed_multiplier_tb/uut/carry}} {{/signed_multiplier_tb/uut/p1}} {{/signed_multiplier_tb/uut/p2}} {{/signed_multiplier_tb/uut/p3}} {{/signed_multiplier_tb/uut/p4}} {{/signed_multiplier_tb/uut/p5}} {{/signed_multiplier_tb/uut/p6}} {{/signed_multiplier_tb/uut/p7}} {{/signed_multiplier_tb/uut/p8}} {{/signed_multiplier_tb/uut/s1}} {{/signed_multiplier_tb/uut/s2}} {{/signed_multiplier_tb/uut/s3}} {{/signed_multiplier_tb/uut/s4}} {{/signed_multiplier_tb/uut/s5}} {{/signed_multiplier_tb/uut/s6}} {{/signed_multiplier_tb/uut/s7}} {{/signed_multiplier_tb/uut/s8}} {{/signed_multiplier_tb/uut/sign}} {{/signed_multiplier_tb/uut/c1}} {{/signed_multiplier_tb/uut/c2}} {{/signed_multiplier_tb/uut/c3}} {{/signed_multiplier_tb/uut/c4}} {{/signed_multiplier_tb/uut/c5}} {{/signed_multiplier_tb/uut/c6}} {{/signed_multiplier_tb/uut/c7}} {{/signed_multiplier_tb/uut/S3}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111110
B = 11111110
Product = xxxxxxxxxxxxxxxx
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:20]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:21]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.full_sub
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.adding
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111110
B = 11111110
Product = 0000000000000110
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:20]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:21]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.full_sub
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.adding
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111110
B = 00000010
Product = 1111111111111100
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:20]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:21]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.full_sub
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.adding
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 00000010
B = 11111110
Product = 1111111111111100
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:20]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:21]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.full_sub
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.adding
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111110
B = 11111110
Product = 0000000000000110
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.559 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1017.559 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:20]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:21]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.full_sub
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.adding
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.559 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11101100
B = 11101100
Product = 0000000110010001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.559 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1017.559 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:20]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:21]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.full_sub
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.adding
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 0000000000001011
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.559 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:20]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:21]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.full_sub
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.adding
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 00000011
B = 11111101
Product = 1111111111111000
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.559 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.559 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:20]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:21]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.full_sub
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.adding
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.055 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 00000011
Product = 1111111111110111
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.055 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.055 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:20]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:21]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:25]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/full_sub/full_sub.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.full_sub
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.adding
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 0000000000001011
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.055 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:28]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:29]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.adding
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 0000000000001011
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.055 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:28]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:29]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.adding
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 0000000000001011
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.480 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 0000000000001011
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.480 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'product' on this module [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 0000000000001110
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.734 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:28]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:29]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.adding
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 0000000000001011
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.734 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adding
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:22]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:23]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:24]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:26]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:28]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:29]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/adding.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.adding
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 0000000000001011
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.734 ; gain = 0.000
save_wave_config {D:/SMD/FPGA/signed_multiplier/signed_multiplier_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 17 21:58:52 2023...
