0.6
2017.4
Dec 15 2017
20:57:24
/archive/ECE3570Lab2/ECE3570Lab2.sim/sim_1/behav/xsim/glbl.v,1520579226,verilog,,,,glbl,,,,,,,,
/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v,1520579226,verilog,,/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v,,ALU;ALUTest;ALU_mux;Comparator;Complementor;FullAdder_10Bit;FullAdder_1Bit;Shifter,,,,,,,,
/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v,1521307092,verilog,,,/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v;/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v;/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v;/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v;/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v,ALU_source1_mux;ALU_source2_mux;CPU10Bits;CPU10Bits_Test;write_data_mux,,,,,,,,
/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v,1521305066,verilog,,/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v,,ALU_op_mux;ALU_source1_control_mux;ALU_source2_control_mux;ControlUnit;ControlUnitTest;mem_to_reg_mux;mem_write_mux;pc_control_mux;pc_wait_mux;reg_read1_addr_mux;reg_write_addr_control_mux;reg_write_mux,,,,,,,,
/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v,1521152306,verilog,,/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v,/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v;/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v;/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v,FetchUnit;FetchUnitTest,,,,,,,,
/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v,1521511149,verilog,,/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v,,DataMemory;InstructionMemory,,,,,,,,
/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v,1521303806,verilog,,/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v,,RegisterFile;RegisterFileTest;RegisterTest;Register_10bit;Register_10bit_StackPointer;reg_decode,,,,,,,,
