library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use lpm.lpm_components.all;
use altera_mf.altera_mf_components.all;

entity master is
	port
	(
		-- Main clock input
		ck			: int std_logic;
		-- HyperBUS interface
		hBusCk	: out std_logic;
		hBusCs	: out std_logic;
		hBusRst	: out std_logic;
		hBusD		: inout std_logic_vector( 7 downto 0 );
		hBusRwds	: inout std_logic;
		-- MCU interface 
		
	);
end <entity_name>;

architecture behavioural of master is

	-- Declarations (optional)

begin

	-- Process Statement (optional)

	-- Concurrent Procedure Call (optional)

	-- Concurrent Signal Assignment (optional)

	-- Conditional Signal Assignment (optional)

	-- Selected Signal Assignment (optional)

	-- Component Instantiation Statement (optional)

	-- Generate Statement (optional)

end behavioural;
