

================================================================
== Vivado HLS Report for 'k2c_dense_2'
================================================================
* Date:           Tue Apr 23 22:52:56 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_2
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.588|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                |                     |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module       | min | max | min | max |   Type  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_1_fu_368            |k2c_dot_1            |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_affine_matmul_1_fu_434  |k2c_affine_matmul_1  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_bias_add_1_fu_489       |k2c_bias_add_1       |    ?|    ?|    ?|    ?|   none  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |  192|  24576|         6|          -|          -| 32 ~ 4096 |    no    |
        |- Loop 2  |    ?|      ?|         5|          -|          -|          ?|    no    |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     350|
|FIFO             |        -|      -|       -|       -|
|Instance         |       37|     76|   16805|   19040|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    1358|
|Register         |        -|      -|     351|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       38|     76|   17156|   20748|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        5|     10|       6|      16|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+-------+------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|   FF  |  LUT |
    +--------------------------------+----------------------+---------+-------+-------+------+
    |grp_k2c_affine_matmul_1_fu_434  |k2c_affine_matmul_1   |        8|      3|   4143|  8894|
    |grp_k2c_bias_add_1_fu_489       |k2c_bias_add_1        |        1|      2|    648|   704|
    |grp_k2c_dot_1_fu_368            |k2c_dot_1             |       28|     71|  11948|  9293|
    |sample_fcmp_32ns_Gfk_U271       |sample_fcmp_32ns_Gfk  |        0|      0|     66|    67|
    |sample_mux_864_32rcU_U272       |sample_mux_864_32rcU  |        0|      0|      0|    41|
    |sample_mux_864_32rcU_U273       |sample_mux_864_32rcU  |        0|      0|      0|    41|
    +--------------------------------+----------------------+---------+-------+-------+------+
    |Total                           |                      |       37|     76|  16805| 19040|
    +--------------------------------+----------------------+---------+-------+-------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |dense_14_bias_array_U  |k2c_dense_2_dense6jw  |        1|  0|   0|    32|   32|     1|         1024|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                  |                      |        1|  0|   0|    32|   32|     1|         1024|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_29_fu_571_p2              |     +    |      0|  0|  71|          64|           1|
    |i_30_fu_682_p2              |     +    |      0|  0|  20|          13|           1|
    |tmp_16_fu_524_p2            |     +    |      0|  0|  71|          64|           2|
    |tmp_36_fu_772_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_41_fu_661_p2            |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_677_p2         |   icmp   |      0|  0|  13|          14|          14|
    |exitcond4_fu_566_p2         |   icmp   |      0|  0|  29|          64|          64|
    |icmp_fu_546_p2              |   icmp   |      0|  0|  29|          63|           1|
    |notlhs6_fu_756_p2           |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_645_p2            |   icmp   |      0|  0|  11|           8|           2|
    |notrhs7_fu_762_p2           |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_651_p2            |   icmp   |      0|  0|  18|          23|           1|
    |tmp_fu_518_p2               |   icmp   |      0|  0|  29|          64|           2|
    |tmp_34_fu_768_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_39_fu_657_p2            |    or    |      0|  0|   2|           1|           1|
    |p_s_fu_552_p3               |  select  |      0|  0|   9|           1|           9|
    |tmp_18_cast_cast_fu_666_p3  |  select  |      0|  0|  13|           1|          13|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 350|         414|         117|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  85|         17|    1|         17|
    |dense_13_output_arra_1_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_1_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_2_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_2_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_3_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_3_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_4_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_4_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_5_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_5_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_6_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_6_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_7_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_7_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_address0    |  15|          3|    4|         12|
    |dense_13_output_arra_ce0         |  15|          3|    1|          3|
    |dense_14_bias_array_address0     |  15|          3|    5|         15|
    |dense_14_bias_array_ce0          |   9|          2|    1|          2|
    |dense_14_output_arra_1_address0  |  41|          8|    2|         16|
    |dense_14_output_arra_1_ce0       |  27|          5|    1|          5|
    |dense_14_output_arra_1_d0        |  27|          5|   32|        160|
    |dense_14_output_arra_1_we0       |  27|          5|    1|          5|
    |dense_14_output_arra_2_address0  |  41|          8|    2|         16|
    |dense_14_output_arra_2_ce0       |  27|          5|    1|          5|
    |dense_14_output_arra_2_d0        |  27|          5|   32|        160|
    |dense_14_output_arra_2_we0       |  27|          5|    1|          5|
    |dense_14_output_arra_3_address0  |  41|          8|    2|         16|
    |dense_14_output_arra_3_ce0       |  27|          5|    1|          5|
    |dense_14_output_arra_3_d0        |  27|          5|   32|        160|
    |dense_14_output_arra_3_we0       |  27|          5|    1|          5|
    |dense_14_output_arra_4_address0  |  41|          8|    2|         16|
    |dense_14_output_arra_4_ce0       |  27|          5|    1|          5|
    |dense_14_output_arra_4_d0        |  27|          5|   32|        160|
    |dense_14_output_arra_4_we0       |  27|          5|    1|          5|
    |dense_14_output_arra_5_address0  |  41|          8|    2|         16|
    |dense_14_output_arra_5_ce0       |  27|          5|    1|          5|
    |dense_14_output_arra_5_d0        |  27|          5|   32|        160|
    |dense_14_output_arra_5_we0       |  27|          5|    1|          5|
    |dense_14_output_arra_6_address0  |  41|          8|    2|         16|
    |dense_14_output_arra_6_ce0       |  27|          5|    1|          5|
    |dense_14_output_arra_6_d0        |  27|          5|   32|        160|
    |dense_14_output_arra_6_we0       |  27|          5|    1|          5|
    |dense_14_output_arra_7_address0  |  41|          8|    2|         16|
    |dense_14_output_arra_7_ce0       |  27|          5|    1|          5|
    |dense_14_output_arra_7_d0        |  27|          5|   32|        160|
    |dense_14_output_arra_7_we0       |  27|          5|    1|          5|
    |dense_14_output_arra_address0    |  41|          8|    2|         16|
    |dense_14_output_arra_ce0         |  27|          5|    1|          5|
    |dense_14_output_arra_d0          |  27|          5|   32|        160|
    |dense_14_output_arra_we0         |  27|          5|    1|          5|
    |grp_fu_513_p0                    |  15|          3|   32|         96|
    |i_2_reg_346                      |   9|          2|   64|        128|
    |i_reg_357                        |   9|          2|   13|         26|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |1358|        261|  444|       1892|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  16|   0|   16|          0|
    |dense_14_bias_numel                          |   0|   0|   64|         64|
    |dense_14_kernel_nume                         |   0|   0|   64|         64|
    |dense_14_output_arra_10_reg_932              |   2|   0|    2|          0|
    |dense_14_output_arra_11_reg_937              |   2|   0|    2|          0|
    |dense_14_output_arra_12_reg_942              |   2|   0|    2|          0|
    |dense_14_output_arra_13_reg_947              |   2|   0|    2|          0|
    |dense_14_output_arra_14_reg_952              |   2|   0|    2|          0|
    |dense_14_output_arra_15_reg_957              |   2|   0|    2|          0|
    |dense_14_output_arra_24_reg_840              |   2|   0|    2|          0|
    |dense_14_output_arra_25_reg_845              |   2|   0|    2|          0|
    |dense_14_output_arra_26_reg_850              |   2|   0|    2|          0|
    |dense_14_output_arra_27_reg_855              |   2|   0|    2|          0|
    |dense_14_output_arra_28_reg_860              |   2|   0|    2|          0|
    |dense_14_output_arra_29_reg_865              |   2|   0|    2|          0|
    |dense_14_output_arra_30_reg_870              |   2|   0|    2|          0|
    |dense_14_output_arra_31_reg_875              |   2|   0|    2|          0|
    |dense_14_output_arra_8_reg_922               |   2|   0|    2|          0|
    |dense_14_output_arra_9_reg_927               |   2|   0|    2|          0|
    |grp_k2c_affine_matmul_1_fu_434_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_bias_add_1_fu_489_ap_start_reg       |   1|   0|    1|          0|
    |grp_k2c_dot_1_fu_368_ap_start_reg            |   1|   0|    1|          0|
    |i_29_reg_830                                 |  64|   0|   64|          0|
    |i_2_reg_346                                  |  64|   0|   64|          0|
    |i_30_reg_912                                 |  13|   0|   13|          0|
    |i_reg_357                                    |  13|   0|   13|          0|
    |icmp_reg_812                                 |   1|   0|    1|          0|
    |notlhs6_reg_968                              |   1|   0|    1|          0|
    |notlhs_reg_886                               |   1|   0|    1|          0|
    |notrhs7_reg_973                              |   1|   0|    1|          0|
    |notrhs_reg_891                               |   1|   0|    1|          0|
    |p_s_reg_817                                  |   2|   0|    8|          6|
    |tmp_16_reg_802                               |  64|   0|   64|          0|
    |tmp_18_cast_cast_reg_904                     |   2|   0|   14|         12|
    |tmp_35_reg_978                               |   1|   0|    1|          0|
    |tmp_37_reg_880                               |  32|   0|   32|          0|
    |tmp_40_reg_896                               |   1|   0|    1|          0|
    |tmp_74_reg_917                               |   3|   0|    3|          0|
    |tmp_76_reg_835                               |   3|   0|    3|          0|
    |tmp_reg_798                                  |   1|   0|    1|          0|
    |tmp_s_reg_962                                |  32|   0|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 351|   0|  497|        146|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |       k2c_dense.2      | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |       k2c_dense.2      | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |       k2c_dense.2      | return value |
|ap_done                          | out |    1| ap_ctrl_hs |       k2c_dense.2      | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |       k2c_dense.2      | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |       k2c_dense.2      | return value |
|output_numel_read                |  in |   64|   ap_none  |    output_numel_read   |    scalar    |
|input_dim                        |  in |   64|   ap_none  |        input_dim       |    scalar    |
|input_numel_read                 |  in |   64|   ap_none  |    input_numel_read    |    scalar    |
|kernel_dim                       |  in |   64|   ap_none  |       kernel_dim       |    scalar    |
|dense_14_output_arra_7_address0  | out |    2|  ap_memory | dense_14_output_arra_7 |     array    |
|dense_14_output_arra_7_ce0       | out |    1|  ap_memory | dense_14_output_arra_7 |     array    |
|dense_14_output_arra_7_we0       | out |    1|  ap_memory | dense_14_output_arra_7 |     array    |
|dense_14_output_arra_7_d0        | out |   32|  ap_memory | dense_14_output_arra_7 |     array    |
|dense_14_output_arra_7_q0        |  in |   32|  ap_memory | dense_14_output_arra_7 |     array    |
|dense_14_output_arra_6_address0  | out |    2|  ap_memory | dense_14_output_arra_6 |     array    |
|dense_14_output_arra_6_ce0       | out |    1|  ap_memory | dense_14_output_arra_6 |     array    |
|dense_14_output_arra_6_we0       | out |    1|  ap_memory | dense_14_output_arra_6 |     array    |
|dense_14_output_arra_6_d0        | out |   32|  ap_memory | dense_14_output_arra_6 |     array    |
|dense_14_output_arra_6_q0        |  in |   32|  ap_memory | dense_14_output_arra_6 |     array    |
|dense_14_output_arra_5_address0  | out |    2|  ap_memory | dense_14_output_arra_5 |     array    |
|dense_14_output_arra_5_ce0       | out |    1|  ap_memory | dense_14_output_arra_5 |     array    |
|dense_14_output_arra_5_we0       | out |    1|  ap_memory | dense_14_output_arra_5 |     array    |
|dense_14_output_arra_5_d0        | out |   32|  ap_memory | dense_14_output_arra_5 |     array    |
|dense_14_output_arra_5_q0        |  in |   32|  ap_memory | dense_14_output_arra_5 |     array    |
|dense_14_output_arra_4_address0  | out |    2|  ap_memory | dense_14_output_arra_4 |     array    |
|dense_14_output_arra_4_ce0       | out |    1|  ap_memory | dense_14_output_arra_4 |     array    |
|dense_14_output_arra_4_we0       | out |    1|  ap_memory | dense_14_output_arra_4 |     array    |
|dense_14_output_arra_4_d0        | out |   32|  ap_memory | dense_14_output_arra_4 |     array    |
|dense_14_output_arra_4_q0        |  in |   32|  ap_memory | dense_14_output_arra_4 |     array    |
|dense_14_output_arra_3_address0  | out |    2|  ap_memory | dense_14_output_arra_3 |     array    |
|dense_14_output_arra_3_ce0       | out |    1|  ap_memory | dense_14_output_arra_3 |     array    |
|dense_14_output_arra_3_we0       | out |    1|  ap_memory | dense_14_output_arra_3 |     array    |
|dense_14_output_arra_3_d0        | out |   32|  ap_memory | dense_14_output_arra_3 |     array    |
|dense_14_output_arra_3_q0        |  in |   32|  ap_memory | dense_14_output_arra_3 |     array    |
|dense_14_output_arra_2_address0  | out |    2|  ap_memory | dense_14_output_arra_2 |     array    |
|dense_14_output_arra_2_ce0       | out |    1|  ap_memory | dense_14_output_arra_2 |     array    |
|dense_14_output_arra_2_we0       | out |    1|  ap_memory | dense_14_output_arra_2 |     array    |
|dense_14_output_arra_2_d0        | out |   32|  ap_memory | dense_14_output_arra_2 |     array    |
|dense_14_output_arra_2_q0        |  in |   32|  ap_memory | dense_14_output_arra_2 |     array    |
|dense_14_output_arra_1_address0  | out |    2|  ap_memory | dense_14_output_arra_1 |     array    |
|dense_14_output_arra_1_ce0       | out |    1|  ap_memory | dense_14_output_arra_1 |     array    |
|dense_14_output_arra_1_we0       | out |    1|  ap_memory | dense_14_output_arra_1 |     array    |
|dense_14_output_arra_1_d0        | out |   32|  ap_memory | dense_14_output_arra_1 |     array    |
|dense_14_output_arra_1_q0        |  in |   32|  ap_memory | dense_14_output_arra_1 |     array    |
|dense_14_output_arra_address0    | out |    2|  ap_memory |  dense_14_output_arra  |     array    |
|dense_14_output_arra_ce0         | out |    1|  ap_memory |  dense_14_output_arra  |     array    |
|dense_14_output_arra_we0         | out |    1|  ap_memory |  dense_14_output_arra  |     array    |
|dense_14_output_arra_d0          | out |   32|  ap_memory |  dense_14_output_arra  |     array    |
|dense_14_output_arra_q0          |  in |   32|  ap_memory |  dense_14_output_arra  |     array    |
|dense_13_output_arra_7_address0  | out |    4|  ap_memory | dense_13_output_arra_7 |     array    |
|dense_13_output_arra_7_ce0       | out |    1|  ap_memory | dense_13_output_arra_7 |     array    |
|dense_13_output_arra_7_q0        |  in |   32|  ap_memory | dense_13_output_arra_7 |     array    |
|dense_13_output_arra_6_address0  | out |    4|  ap_memory | dense_13_output_arra_6 |     array    |
|dense_13_output_arra_6_ce0       | out |    1|  ap_memory | dense_13_output_arra_6 |     array    |
|dense_13_output_arra_6_q0        |  in |   32|  ap_memory | dense_13_output_arra_6 |     array    |
|dense_13_output_arra_5_address0  | out |    4|  ap_memory | dense_13_output_arra_5 |     array    |
|dense_13_output_arra_5_ce0       | out |    1|  ap_memory | dense_13_output_arra_5 |     array    |
|dense_13_output_arra_5_q0        |  in |   32|  ap_memory | dense_13_output_arra_5 |     array    |
|dense_13_output_arra_4_address0  | out |    4|  ap_memory | dense_13_output_arra_4 |     array    |
|dense_13_output_arra_4_ce0       | out |    1|  ap_memory | dense_13_output_arra_4 |     array    |
|dense_13_output_arra_4_q0        |  in |   32|  ap_memory | dense_13_output_arra_4 |     array    |
|dense_13_output_arra_3_address0  | out |    4|  ap_memory | dense_13_output_arra_3 |     array    |
|dense_13_output_arra_3_ce0       | out |    1|  ap_memory | dense_13_output_arra_3 |     array    |
|dense_13_output_arra_3_q0        |  in |   32|  ap_memory | dense_13_output_arra_3 |     array    |
|dense_13_output_arra_2_address0  | out |    4|  ap_memory | dense_13_output_arra_2 |     array    |
|dense_13_output_arra_2_ce0       | out |    1|  ap_memory | dense_13_output_arra_2 |     array    |
|dense_13_output_arra_2_q0        |  in |   32|  ap_memory | dense_13_output_arra_2 |     array    |
|dense_13_output_arra_1_address0  | out |    4|  ap_memory | dense_13_output_arra_1 |     array    |
|dense_13_output_arra_1_ce0       | out |    1|  ap_memory | dense_13_output_arra_1 |     array    |
|dense_13_output_arra_1_q0        |  in |   32|  ap_memory | dense_13_output_arra_1 |     array    |
|dense_13_output_arra_address0    | out |    4|  ap_memory |  dense_13_output_arra  |     array    |
|dense_13_output_arra_ce0         | out |    1|  ap_memory |  dense_13_output_arra  |     array    |
|dense_13_output_arra_q0          |  in |   32|  ap_memory |  dense_13_output_arra  |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

