

================================================================
== Synthesis Summary Report of 'gemmKernel'
================================================================
+ General Information: 
    * Date:           Tue Jul 22 17:36:25 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        vitis_hls_synth_tool__synth_eval__proj
    * Solution:       solution__synth (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+------+------+-----------+-----------+----------+-----------+----------+----------+------+---------+-----------+-----------+-----+
    |                      Modules                     | Issue|      |  Latency  |  Latency  | Iteration|           |   Trip   |          |      |         |           |           |     |
    |                      & Loops                     | Type | Slack|  (cycles) |    (ns)   |  Latency |  Interval |   Count  | Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------------------+------+------+-----------+-----------+----------+-----------+----------+----------+------+---------+-----------+-----------+-----+
    |+ gemmKernel                                      |     -|  0.09|  134217736|  4.469e+08|         -|  134217737|         -|        no|     -|  5 (~0%)|  861 (~0%)|  816 (~0%)|    -|
    | o VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3  |    II|  2.43|  134217734|  4.469e+08|        15|          8|  16777216|       yes|     -|        -|          -|          -|    -|
    +--------------------------------------------------+------+------+-----------+-----------+----------+-----------+----------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| A_address0 | out       | 16       |
| A_q0       | in        | 32       |
| B_address0 | out       | 16       |
| B_q0       | in        | 32       |
| C_address0 | out       | 16       |
| C_d0       | out       | 32       |
| C_q0       | in        | 32       |
+------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| B        | in        | float*   |
| C        | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| C        | C_address0   | port    | offset   |
| C        | C_ce0        | port    |          |
| C        | C_we0        | port    |          |
| C        | C_d0         | port    |          |
| C        | C_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+------------+------+---------+---------+
| + gemmKernel                        | 5   |        |            |      |         |         |
|   add_ln8_1_fu_182_p2               |     |        | add_ln8_1  | add  | fabric  | 0       |
|   add_ln8_fu_197_p2                 |     |        | add_ln8    | add  | fabric  | 0       |
|   add_ln9_fu_241_p2                 |     |        | add_ln9    | add  | fabric  | 0       |
|   add_ln11_fu_294_p2                |     |        | add_ln11   | add  | fabric  | 0       |
|   add_ln11_1_fu_309_p2              |     |        | add_ln11_1 | add  | fabric  | 0       |
|   add_ln11_2_fu_328_p2              |     |        | add_ln11_2 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul        | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_7_full_dsp_1_U1 | 2   |        | add        | fadd | fulldsp | 6       |
|   add_ln10_fu_339_p2                |     |        | add_ln10   | add  | fabric  | 0       |
|   add_ln9_1_fu_390_p2               |     |        | add_ln9_1  | add  | fabric  | 0       |
+-------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

