// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _load_points_buffer_HH_
#define _load_points_buffer_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "load_points_buffer_int_buffer.h"

namespace ap_rtl {

struct load_points_buffer : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > offset;
    sc_in< sc_lv<32> > address;
    sc_out< sc_logic > bus_r_req_din;
    sc_in< sc_logic > bus_r_req_full_n;
    sc_out< sc_logic > bus_r_req_write;
    sc_in< sc_logic > bus_r_rsp_empty_n;
    sc_out< sc_logic > bus_r_rsp_read;
    sc_out< sc_lv<32> > bus_r_address;
    sc_in< sc_lv<32> > bus_r_datain;
    sc_out< sc_lv<32> > bus_r_dataout;
    sc_out< sc_lv<32> > bus_r_size;
    sc_out< sc_lv<4> > buffer_0_value_address0;
    sc_out< sc_logic > buffer_0_value_ce0;
    sc_out< sc_logic > buffer_0_value_we0;
    sc_out< sc_lv<32> > buffer_0_value_d0;
    sc_out< sc_lv<4> > buffer_1_value_address0;
    sc_out< sc_logic > buffer_1_value_ce0;
    sc_out< sc_logic > buffer_1_value_we0;
    sc_out< sc_lv<32> > buffer_1_value_d0;
    sc_out< sc_lv<4> > buffer_2_value_address0;
    sc_out< sc_logic > buffer_2_value_ce0;
    sc_out< sc_logic > buffer_2_value_we0;
    sc_out< sc_lv<32> > buffer_2_value_d0;


    // Module declarations
    load_points_buffer(sc_module_name name);
    SC_HAS_PROCESS(load_points_buffer);

    ~load_points_buffer();

    sc_trace_file* mVcdFile;

    load_points_buffer_int_buffer* int_buffer_U;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_lv<6> > indvar_reg_188;
    sc_signal< sc_lv<6> > ap_reg_ppstg_indvar_reg_188_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_lv<1> > exitcond2_reg_350;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_350_pp0_it5;
    sc_signal< bool > ap_sig_bdd_79;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_lv<6> > ap_reg_ppstg_indvar_reg_188_pp0_it2;
    sc_signal< sc_lv<6> > ap_reg_ppstg_indvar_reg_188_pp0_it3;
    sc_signal< sc_lv<6> > ap_reg_ppstg_indvar_reg_188_pp0_it4;
    sc_signal< sc_lv<6> > ap_reg_ppstg_indvar_reg_188_pp0_it5;
    sc_signal< sc_lv<6> > ap_reg_ppstg_indvar_reg_188_pp0_it6;
    sc_signal< sc_lv<5> > i_reg_200;
    sc_signal< sc_lv<32> > bus_addr_reg_344;
    sc_signal< sc_lv<1> > exitcond2_fu_239_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_350_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_350_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_350_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_350_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_350_pp0_it6;
    sc_signal< sc_lv<6> > indvar_next_fu_245_p2;
    sc_signal< sc_lv<6> > indvar_next_reg_354;
    sc_signal< sc_lv<1> > isIter0_fu_251_p2;
    sc_signal< sc_lv<1> > isIter0_reg_359;
    sc_signal< sc_lv<32> > bus_addr_read_reg_363;
    sc_signal< sc_lv<1> > exitcond1_fu_262_p2;
    sc_signal< sc_lv<1> > exitcond1_reg_368;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it1;
    sc_signal< sc_lv<5> > i_1_fu_268_p2;
    sc_signal< sc_lv<5> > i_1_reg_372;
    sc_signal< sc_lv<7> > tmp_5_fu_294_p2;
    sc_signal< sc_lv<7> > tmp_5_reg_377;
    sc_signal< sc_lv<64> > tmp_6_fu_324_p1;
    sc_signal< sc_lv<64> > tmp_6_reg_392;
    sc_signal< sc_lv<6> > int_buffer_address0;
    sc_signal< sc_logic > int_buffer_ce0;
    sc_signal< sc_logic > int_buffer_we0;
    sc_signal< sc_lv<32> > int_buffer_d0;
    sc_signal< sc_lv<32> > int_buffer_q0;
    sc_signal< sc_lv<6> > int_buffer_address1;
    sc_signal< sc_logic > int_buffer_ce1;
    sc_signal< sc_lv<32> > int_buffer_q1;
    sc_signal< sc_lv<6> > indvar_phi_fu_192_p4;
    sc_signal< sc_lv<5> > i_phi_fu_204_p4;
    sc_signal< sc_lv<64> > tmp_4_fu_257_p1;
    sc_signal< sc_lv<64> > tmp_9_fu_304_p1;
    sc_signal< sc_lv<64> > tmp_9_1_fu_319_p1;
    sc_signal< sc_lv<64> > tmp_9_2_fu_339_p1;
    sc_signal< sc_lv<64> > tmp_3_cast_fu_229_p1;
    sc_signal< sc_lv<32> > tmp_1_fu_213_p2;
    sc_signal< sc_lv<30> > tmp_3_fu_219_p4;
    sc_signal< sc_lv<4> > tmp_7_fu_278_p1;
    sc_signal< sc_lv<6> > p_shl_fu_282_p3;
    sc_signal< sc_lv<7> > p_shl_cast_fu_290_p1;
    sc_signal< sc_lv<7> > i_cast1_fu_274_p1;
    sc_signal< sc_lv<32> > tmp_9_fu_304_p0;
    sc_signal< sc_lv<7> > tmp_8_1_fu_309_p2;
    sc_signal< sc_lv<32> > tmp_9_1_fu_319_p0;
    sc_signal< sc_lv<7> > tmp_8_2_fu_330_p2;
    sc_signal< sc_lv<32> > tmp_9_2_fu_339_p0;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<3> ap_ST_pp1_stg0_fsm_2;
    static const sc_lv<3> ap_ST_pp1_stg1_fsm_3;
    static const sc_lv<3> ap_ST_st13_fsm_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_79();
    void thread_buffer_0_value_address0();
    void thread_buffer_0_value_ce0();
    void thread_buffer_0_value_d0();
    void thread_buffer_0_value_we0();
    void thread_buffer_1_value_address0();
    void thread_buffer_1_value_ce0();
    void thread_buffer_1_value_d0();
    void thread_buffer_1_value_we0();
    void thread_buffer_2_value_address0();
    void thread_buffer_2_value_ce0();
    void thread_buffer_2_value_d0();
    void thread_buffer_2_value_we0();
    void thread_bus_r_address();
    void thread_bus_r_dataout();
    void thread_bus_r_req_din();
    void thread_bus_r_req_write();
    void thread_bus_r_rsp_read();
    void thread_bus_r_size();
    void thread_exitcond1_fu_262_p2();
    void thread_exitcond2_fu_239_p2();
    void thread_i_1_fu_268_p2();
    void thread_i_cast1_fu_274_p1();
    void thread_i_phi_fu_204_p4();
    void thread_indvar_next_fu_245_p2();
    void thread_indvar_phi_fu_192_p4();
    void thread_int_buffer_address0();
    void thread_int_buffer_address1();
    void thread_int_buffer_ce0();
    void thread_int_buffer_ce1();
    void thread_int_buffer_d0();
    void thread_int_buffer_we0();
    void thread_isIter0_fu_251_p2();
    void thread_p_shl_cast_fu_290_p1();
    void thread_p_shl_fu_282_p3();
    void thread_tmp_1_fu_213_p2();
    void thread_tmp_3_cast_fu_229_p1();
    void thread_tmp_3_fu_219_p4();
    void thread_tmp_4_fu_257_p1();
    void thread_tmp_5_fu_294_p2();
    void thread_tmp_6_fu_324_p1();
    void thread_tmp_7_fu_278_p1();
    void thread_tmp_8_1_fu_309_p2();
    void thread_tmp_8_2_fu_330_p2();
    void thread_tmp_9_1_fu_319_p0();
    void thread_tmp_9_1_fu_319_p1();
    void thread_tmp_9_2_fu_339_p0();
    void thread_tmp_9_2_fu_339_p1();
    void thread_tmp_9_fu_304_p0();
    void thread_tmp_9_fu_304_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
