[2025-09-17 23:30:49] START suite=cs trace=cloud9_phase0_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2305432 heartbeat IPC: 4.338 cumulative IPC: 4.338 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4473253 heartbeat IPC: 4.613 cumulative IPC: 4.471 (Simulation time: 00 hr 01 min 01 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4473253 cumulative IPC: 4.471 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4473253 cumulative IPC: 4.471 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 15378792 heartbeat IPC: 0.917 cumulative IPC: 0.917 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26394928 heartbeat IPC: 0.9078 cumulative IPC: 0.9123 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 37485624 heartbeat IPC: 0.9017 cumulative IPC: 0.9088 (Simulation time: 00 hr 04 min 26 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 48577186 heartbeat IPC: 0.9016 cumulative IPC: 0.9069 (Simulation time: 00 hr 05 min 36 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 59686349 heartbeat IPC: 0.9002 cumulative IPC: 0.9056 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 70784789 heartbeat IPC: 0.901 cumulative IPC: 0.9048 (Simulation time: 00 hr 07 min 56 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 81891091 heartbeat IPC: 0.9004 cumulative IPC: 0.9042 (Simulation time: 00 hr 09 min 04 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 93013021 heartbeat IPC: 0.8991 cumulative IPC: 0.9035 (Simulation time: 00 hr 10 min 08 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 104082451 heartbeat IPC: 0.9034 cumulative IPC: 0.9035 (Simulation time: 00 hr 11 min 13 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 110698489 cumulative IPC: 0.9034 (Simulation time: 00 hr 12 min 21 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 110698489 cumulative IPC: 0.9034 (Simulation time: 00 hr 12 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9034 instructions: 100000000 cycles: 110698489
CPU 0 Branch Prediction Accuracy: 96.3% MPKI: 0.6501 Average ROB Occupancy at Mispredict: 714.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6479
BRANCH_INDIRECT: 1e-05
BRANCH_CONDITIONAL: 0.00223
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 27128
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 153.77586
REPLAY_LOAD: 77.11404
NON_REPLAY_LOAD: 39.07884

== Total ==
ADDR_TRANS: 8919
REPLAY_LOAD: 8791
NON_REPLAY_LOAD: 9418

== Counts ==
ADDR_TRANS: 58
REPLAY_LOAD: 114
NON_REPLAY_LOAD: 241

cpu0->cpu0_STLB TOTAL        ACCESS:      77999 HIT:      76185 MISS:       1814 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      77999 HIT:      76185 MISS:       1814 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 291.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     407641 HIT:     216355 MISS:     191286 MSHR_MERGE:        340
cpu0->cpu0_L2C LOAD         ACCESS:     184241 HIT:      38017 MISS:     146224 MSHR_MERGE:          2
cpu0->cpu0_L2C RFO          ACCESS:       1329 HIT:       1157 MISS:        172 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     120260 HIT:      78925 MISS:      41335 MSHR_MERGE:        338
cpu0->cpu0_L2C WRITE        ACCESS:      98238 HIT:      98183 MISS:         55 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3573 HIT:         73 MISS:       3500 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      89024 ISSUED:      89024 USEFUL:      37334 USELESS:        642
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 80.09 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12168165 HIT:   12168164 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   12168165 HIT:   12168164 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 114 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19309205 HIT:   19045995 MISS:     263210 MSHR_MERGE:      42832
cpu0->cpu0_L1D LOAD         ACCESS:   12955455 HIT:   12730215 MISS:     225240 MSHR_MERGE:      41000
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     290381 HIT:     258913 MISS:      31468 MSHR_MERGE:        232
cpu0->cpu0_L1D WRITE        ACCESS:    6059461 HIT:    6056551 MISS:       2910 MSHR_MERGE:       1581
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3908 HIT:        316 MISS:       3592 MSHR_MERGE:         19
cpu0->cpu0_L1D PREFETCH REQUESTED:     290381 ISSUED:     290381 USEFUL:      30697 USELESS:        542
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 74.15 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10360034 HIT:   10360023 MISS:         11 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   10360034 HIT:   10360023 MISS:         11 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 55 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18937077 HIT:   18854093 MISS:      82984 MSHR_MERGE:       4996
cpu0->cpu0_DTLB LOAD         ACCESS:   18937077 HIT:   18854093 MISS:      82984 MSHR_MERGE:       4996
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.7 cycles
cpu0->LLC TOTAL        ACCESS:     282310 HIT:     157036 MISS:     125274 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     146222 HIT:      51578 MISS:      94644 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        172 HIT:         68 MISS:        104 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      40997 HIT:      13398 MISS:      27599 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      91419 HIT:      91364 MISS:         55 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3500 HIT:        628 MISS:       2872 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 82.02 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        183
  ROW_BUFFER_MISS:     125034
  AVG DBUS CONGESTED CYCLE: 5.684
Channel 0 WQ ROW_BUFFER_HIT:       3758
  ROW_BUFFER_MISS:      59659
  FULL:          0
Channel 0 REFRESHES ISSUED:       9225

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        16954        13418        23820        23287
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3            3          106          517
  STLB miss resolved @ L2C                0            1            1           39          125
  STLB miss resolved @ LLC                0           16            2          189          627
  STLB miss resolved @ MEM                0           21           12          612         2593

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  9            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            0            0            1            1
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                2            0            0            0            3
  STLB miss resolved @ MEM                2            0            0            0            1
[2025-09-17 23:43:10] END   suite=cs trace=cloud9_phase0_core3 (rc=0)
