

================================================================
== Vitis HLS Report for 'mmult_Pipeline_LOOPA1_LOOPA2'
================================================================
* Date:           Mon Apr 29 16:17:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        mmult
* Solution:       sol-mmult-def (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOPA1_LOOPA2  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.81>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../src/mmult.cpp:47]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/mmult.cpp:46]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln43_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln43"   --->   Operation 9 'read' 'sext_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln43_cast = sext i62 %sext_ln43_read"   --->   Operation 10 'sext' 'sext_ln43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln46 = store i5 0, i5 %i" [../src/mmult.cpp:46]   --->   Operation 13 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln47 = store i7 0, i7 %j" [../src/mmult.cpp:47]   --->   Operation 14 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [../src/mmult.cpp:46]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.63ns)   --->   "%icmp_ln46 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [../src/mmult.cpp:46]   --->   Operation 18 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.63ns)   --->   "%add_ln46_1 = add i11 %indvar_flatten_load, i11 1" [../src/mmult.cpp:46]   --->   Operation 19 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc20, void %LOOPB1.exitStub" [../src/mmult.cpp:46]   --->   Operation 20 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln46 = store i11 %add_ln46_1, i11 %indvar_flatten" [../src/mmult.cpp:46]   --->   Operation 21 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [../src/mmult.cpp:47]   --->   Operation 22 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln43_cast" [../src/mmult.cpp:46]   --->   Operation 23 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.87ns)   --->   "%icmp_ln47 = icmp_eq  i7 %j_load, i7 64" [../src/mmult.cpp:47]   --->   Operation 24 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.99ns)   --->   "%select_ln46 = select i1 %icmp_ln47, i7 0, i7 %j_load" [../src/mmult.cpp:46]   --->   Operation 25 'select' 'select_ln46' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i7 %select_ln46" [../src/mmult.cpp:47]   --->   Operation 26 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln46, i32 3, i32 5" [../src/mmult.cpp:47]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [../src/mmult.cpp:49]   --->   Operation 28 'read' 'A_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 29 [1/1] (1.87ns)   --->   "%switch_ln49 = switch i3 %trunc_ln, void %arrayidx194.case.7, i3 0, void %arrayidx194.case.0, i3 1, void %arrayidx194.case.1, i3 2, void %arrayidx194.case.2, i3 3, void %arrayidx194.case.3, i3 4, void %arrayidx194.case.4, i3 5, void %arrayidx194.case.5, i3 6, void %arrayidx194.case.6" [../src/mmult.cpp:49]   --->   Operation 29 'switch' 'switch_ln49' <Predicate = true> <Delay = 1.87>
ST_2 : Operation 30 [1/1] (1.87ns)   --->   "%add_ln47 = add i7 %select_ln46, i7 1" [../src/mmult.cpp:47]   --->   Operation 30 'add' 'add_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln47 = store i7 %add_ln47, i7 %j" [../src/mmult.cpp:47]   --->   Operation 31 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.24>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [../src/mmult.cpp:46]   --->   Operation 32 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln46 = add i5 %i_load, i5 1" [../src/mmult.cpp:46]   --->   Operation 33 'add' 'add_ln46' <Predicate = (icmp_ln47)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOPA1_LOOPA2_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.21ns)   --->   "%select_ln46_1 = select i1 %icmp_ln47, i5 %add_ln46, i5 %i_load" [../src/mmult.cpp:46]   --->   Operation 36 'select' 'select_ln46_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i5 %select_ln46_1" [../src/mmult.cpp:47]   --->   Operation 37 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../src/mmult.cpp:48]   --->   Operation 38 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln47, i3 %trunc_ln47_1" [../src/mmult.cpp:49]   --->   Operation 39 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i7 %tmp_3" [../src/mmult.cpp:49]   --->   Operation 40 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%Abuf_addr = getelementptr i32 %Abuf, i64 0, i64 %zext_ln49" [../src/mmult.cpp:49]   --->   Operation 41 'getelementptr' 'Abuf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%Abuf_1_addr = getelementptr i32 %Abuf_1, i64 0, i64 %zext_ln49" [../src/mmult.cpp:49]   --->   Operation 42 'getelementptr' 'Abuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%Abuf_2_addr = getelementptr i32 %Abuf_2, i64 0, i64 %zext_ln49" [../src/mmult.cpp:49]   --->   Operation 43 'getelementptr' 'Abuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%Abuf_3_addr = getelementptr i32 %Abuf_3, i64 0, i64 %zext_ln49" [../src/mmult.cpp:49]   --->   Operation 44 'getelementptr' 'Abuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%Abuf_4_addr = getelementptr i32 %Abuf_4, i64 0, i64 %zext_ln49" [../src/mmult.cpp:49]   --->   Operation 45 'getelementptr' 'Abuf_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%Abuf_5_addr = getelementptr i32 %Abuf_5, i64 0, i64 %zext_ln49" [../src/mmult.cpp:49]   --->   Operation 46 'getelementptr' 'Abuf_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%Abuf_6_addr = getelementptr i32 %Abuf_6, i64 0, i64 %zext_ln49" [../src/mmult.cpp:49]   --->   Operation 47 'getelementptr' 'Abuf_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%Abuf_7_addr = getelementptr i32 %Abuf_7, i64 0, i64 %zext_ln49" [../src/mmult.cpp:49]   --->   Operation 48 'getelementptr' 'Abuf_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %A_addr_read" [../src/mmult.cpp:49]   --->   Operation 49 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (3.25ns)   --->   "%store_ln49 = store i32 %bitcast_ln49, i7 %Abuf_6_addr" [../src/mmult.cpp:49]   --->   Operation 50 'store' 'store_ln49' <Predicate = (trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx194.exit" [../src/mmult.cpp:49]   --->   Operation 51 'br' 'br_ln49' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln49 = store i32 %bitcast_ln49, i7 %Abuf_5_addr" [../src/mmult.cpp:49]   --->   Operation 52 'store' 'store_ln49' <Predicate = (trunc_ln == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx194.exit" [../src/mmult.cpp:49]   --->   Operation 53 'br' 'br_ln49' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln49 = store i32 %bitcast_ln49, i7 %Abuf_4_addr" [../src/mmult.cpp:49]   --->   Operation 54 'store' 'store_ln49' <Predicate = (trunc_ln == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx194.exit" [../src/mmult.cpp:49]   --->   Operation 55 'br' 'br_ln49' <Predicate = (trunc_ln == 4)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln49 = store i32 %bitcast_ln49, i7 %Abuf_3_addr" [../src/mmult.cpp:49]   --->   Operation 56 'store' 'store_ln49' <Predicate = (trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx194.exit" [../src/mmult.cpp:49]   --->   Operation 57 'br' 'br_ln49' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.25ns)   --->   "%store_ln49 = store i32 %bitcast_ln49, i7 %Abuf_2_addr" [../src/mmult.cpp:49]   --->   Operation 58 'store' 'store_ln49' <Predicate = (trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx194.exit" [../src/mmult.cpp:49]   --->   Operation 59 'br' 'br_ln49' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln49 = store i32 %bitcast_ln49, i7 %Abuf_1_addr" [../src/mmult.cpp:49]   --->   Operation 60 'store' 'store_ln49' <Predicate = (trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx194.exit" [../src/mmult.cpp:49]   --->   Operation 61 'br' 'br_ln49' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln49 = store i32 %bitcast_ln49, i7 %Abuf_addr" [../src/mmult.cpp:49]   --->   Operation 62 'store' 'store_ln49' <Predicate = (trunc_ln == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx194.exit" [../src/mmult.cpp:49]   --->   Operation 63 'br' 'br_ln49' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln49 = store i32 %bitcast_ln49, i7 %Abuf_7_addr" [../src/mmult.cpp:49]   --->   Operation 64 'store' 'store_ln49' <Predicate = (trunc_ln == 7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx194.exit" [../src/mmult.cpp:49]   --->   Operation 65 'br' 'br_ln49' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln46 = store i5 %select_ln46_1, i5 %i" [../src/mmult.cpp:46]   --->   Operation 66 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc" [../src/mmult.cpp:47]   --->   Operation 67 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.815ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [17]  (1.588 ns)
	'load' operation 11 bit ('indvar_flatten_load', ../src/mmult.cpp:46) on local variable 'indvar_flatten' [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln46', ../src/mmult.cpp:46) [24]  (1.639 ns)
	'store' operation 0 bit ('store_ln46', ../src/mmult.cpp:46) of variable 'add_ln46_1', ../src/mmult.cpp:46 on local variable 'indvar_flatten' [80]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('A_addr', ../src/mmult.cpp:46) [30]  (0.000 ns)
	bus read operation ('A_addr_read', ../src/mmult.cpp:49) on port 'A' (../src/mmult.cpp:49) [51]  (7.300 ns)

 <State 3>: 6.249ns
The critical path consists of the following:
	'load' operation 5 bit ('i_load', ../src/mmult.cpp:46) on local variable 'i', ../src/mmult.cpp:46 [29]  (0.000 ns)
	'add' operation 5 bit ('add_ln46', ../src/mmult.cpp:46) [31]  (1.780 ns)
	'select' operation 5 bit ('select_ln46_1', ../src/mmult.cpp:46) [36]  (1.215 ns)
	'getelementptr' operation 7 bit ('Abuf_6_addr', ../src/mmult.cpp:49) [48]  (0.000 ns)
	'store' operation 0 bit ('store_ln49', ../src/mmult.cpp:49) of variable 'bitcast_ln49', ../src/mmult.cpp:49 on array 'Abuf_6' [55]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
