Analysis & Synthesis report for display
Sat Nov 23 18:21:08 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |display|ctrlpath:m1|current_state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated
 17. Source assignments for datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 24. Parameter Settings for User Entity Instance: datapath:m0|image_ram:m0|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: datapath:m0|image_process:m1|grey_scale:g0
 26. Parameter Settings for User Entity Instance: datapath:m0|image_process:m1|Contrast_add:g1
 27. Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div1
 29. Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div2
 30. Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div3
 31. Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div4
 32. Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div5
 33. altsyncram Parameter Settings by Entity Instance
 34. altpll Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "datapath:m0|image_ram:m0"
 36. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Nov 23 18:21:07 2019           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; display                                         ;
; Top-level Entity Name           ; display                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 55                                              ;
; Total pins                      ; 44                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 940,800                                         ;
; Total DSP Blocks                ; 3                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; display            ; display            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_pll.v                ;         ;
; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_controller.v         ;         ;
; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_address_translator.v ;         ;
; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v            ;         ;
; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/image_ram.v                                      ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/image_ram.v                                      ;         ;
; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v                                        ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v                                        ;         ;
; altsyncram.tdf                                                                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc                                                                  ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                                                                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                                                                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; aglobal180.inc                                                                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc                       ;         ;
; a_rdenreg.inc                                                                          ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                                                                             ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                                                                             ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                                                                           ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; altsyncram_s9m1.tdf                                                                    ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/altsyncram_s9m1.tdf                           ;         ;
; decode_7la.tdf                                                                         ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/decode_7la.tdf                                ;         ;
; decode_01a.tdf                                                                         ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/decode_01a.tdf                                ;         ;
; mux_5hb.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/mux_5hb.tdf                                   ;         ;
; altpll.tdf                                                                             ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf                           ;         ;
; stratix_pll.inc                                                                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc                      ;         ;
; stratixii_pll.inc                                                                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc                    ;         ;
; cycloneii_pll.inc                                                                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc                    ;         ;
; altpll_80u.tdf                                                                         ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/altpll_80u.tdf                                ;         ;
; altsyncram_uqo1.tdf                                                                    ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/altsyncram_uqo1.tdf                           ;         ;
; 160x120_8bit.mif                                                                       ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/160x120_8bit.mif                                 ;         ;
; lpm_divide.tdf                                                                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_divide.tdf                       ;         ;
; abs_divider.inc                                                                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/abs_divider.inc                      ;         ;
; sign_div_unsign.inc                                                                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/sign_div_unsign.inc                  ;         ;
; lpm_divide_lbm.tdf                                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/lpm_divide_lbm.tdf                            ;         ;
; sign_div_unsign_rlh.tdf                                                                ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/sign_div_unsign_rlh.tdf                       ;         ;
; alt_u_div_sve.tdf                                                                      ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/alt_u_div_sve.tdf                             ;         ;
; lpm_divide_hbm.tdf                                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/lpm_divide_hbm.tdf                            ;         ;
; sign_div_unsign_9nh.tdf                                                                ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/sign_div_unsign_9nh.tdf                       ;         ;
; alt_u_div_o2f.tdf                                                                      ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/alt_u_div_o2f.tdf                             ;         ;
+----------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                           ;
+---------------------------------------------+---------------------------------------------------------+
; Resource                                    ; Usage                                                   ;
+---------------------------------------------+---------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2173                                                    ;
;                                             ;                                                         ;
; Combinational ALUT usage for logic          ; 4088                                                    ;
;     -- 7 input functions                    ; 0                                                       ;
;     -- 6 input functions                    ; 257                                                     ;
;     -- 5 input functions                    ; 2043                                                    ;
;     -- 4 input functions                    ; 932                                                     ;
;     -- <=3 input functions                  ; 856                                                     ;
;                                             ;                                                         ;
; Dedicated logic registers                   ; 55                                                      ;
;                                             ;                                                         ;
; I/O pins                                    ; 44                                                      ;
; Total MLAB memory bits                      ; 0                                                       ;
; Total block memory bits                     ; 940800                                                  ;
;                                             ;                                                         ;
; Total DSP Blocks                            ; 3                                                       ;
;                                             ;                                                         ;
; Total PLLs                                  ; 1                                                       ;
;     -- PLLs                                 ; 1                                                       ;
;                                             ;                                                         ;
; Maximum fan-out node                        ; datapath:m0|image_process:m1|grey_scale:g0|ShiftLeft0~4 ;
; Maximum fan-out                             ; 347                                                     ;
; Total fan-out                               ; 22659                                                   ;
; Average fan-out                             ; 5.17                                                    ;
+---------------------------------------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |display                                                ; 4088 (1)            ; 55 (0)                    ; 940800            ; 3          ; 44   ; 0            ; |display                                                                                                                                            ; display                ; work         ;
;    |ctrlpath:m1|                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |display|ctrlpath:m1                                                                                                                                ; ctrlpath               ; work         ;
;    |datapath:m0|                                        ; 3998 (33)           ; 19 (17)                   ; 480000            ; 3          ; 0    ; 0            ; |display|datapath:m0                                                                                                                                ; datapath               ; work         ;
;       |image_process:m1|                                ; 3917 (69)           ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |display|datapath:m0|image_process:m1                                                                                                               ; image_process          ; work         ;
;          |Contrast_add:g1|                              ; 62 (62)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|Contrast_add:g1                                                                                               ; Contrast_add           ; work         ;
;          |grey_scale:g0|                                ; 3786 (111)          ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0                                                                                                 ; grey_scale             ; work         ;
;             |lpm_divide:Div0|                           ; 156 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div0                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_lbm:auto_generated|          ; 156 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div0|lpm_divide_lbm:auto_generated                                                   ; lpm_divide_lbm         ; work         ;
;                   |sign_div_unsign_rlh:divider|         ; 156 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div0|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider                       ; sign_div_unsign_rlh    ; work         ;
;                      |alt_u_div_sve:divider|            ; 156 (156)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div0|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_sve:divider ; alt_u_div_sve          ; work         ;
;             |lpm_divide:Div1|                           ; 1069 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div1                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_hbm:auto_generated|          ; 1069 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div1|lpm_divide_hbm:auto_generated                                                   ; lpm_divide_hbm         ; work         ;
;                   |sign_div_unsign_9nh:divider|         ; 1069 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh    ; work         ;
;                      |alt_u_div_o2f:divider|            ; 1069 (1069)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f          ; work         ;
;             |lpm_divide:Div2|                           ; 156 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div2                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_lbm:auto_generated|          ; 156 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div2|lpm_divide_lbm:auto_generated                                                   ; lpm_divide_lbm         ; work         ;
;                   |sign_div_unsign_rlh:divider|         ; 156 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div2|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider                       ; sign_div_unsign_rlh    ; work         ;
;                      |alt_u_div_sve:divider|            ; 156 (156)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div2|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_sve:divider ; alt_u_div_sve          ; work         ;
;             |lpm_divide:Div3|                           ; 1069 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div3                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_hbm:auto_generated|          ; 1069 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div3|lpm_divide_hbm:auto_generated                                                   ; lpm_divide_hbm         ; work         ;
;                   |sign_div_unsign_9nh:divider|         ; 1069 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div3|lpm_divide_hbm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh    ; work         ;
;                      |alt_u_div_o2f:divider|            ; 1069 (1069)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div3|lpm_divide_hbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f          ; work         ;
;             |lpm_divide:Div4|                           ; 156 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div4                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_lbm:auto_generated|          ; 156 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div4|lpm_divide_lbm:auto_generated                                                   ; lpm_divide_lbm         ; work         ;
;                   |sign_div_unsign_rlh:divider|         ; 156 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div4|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider                       ; sign_div_unsign_rlh    ; work         ;
;                      |alt_u_div_sve:divider|            ; 156 (156)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div4|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_sve:divider ; alt_u_div_sve          ; work         ;
;             |lpm_divide:Div5|                           ; 1069 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div5                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_hbm:auto_generated|          ; 1069 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div5|lpm_divide_hbm:auto_generated                                                   ; lpm_divide_hbm         ; work         ;
;                   |sign_div_unsign_9nh:divider|         ; 1069 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div5|lpm_divide_hbm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh    ; work         ;
;                      |alt_u_div_o2f:divider|            ; 1069 (1069)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div5|lpm_divide_hbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f          ; work         ;
;       |image_ram:m0|                                    ; 48 (0)              ; 2 (0)                     ; 480000            ; 0          ; 0    ; 0            ; |display|datapath:m0|image_ram:m0                                                                                                                   ; image_ram              ; work         ;
;          |altsyncram:altsyncram_component|              ; 48 (0)              ; 2 (0)                     ; 480000            ; 0          ; 0    ; 0            ; |display|datapath:m0|image_ram:m0|altsyncram:altsyncram_component                                                                                   ; altsyncram             ; work         ;
;             |altsyncram_uqo1:auto_generated|            ; 48 (0)              ; 2 (2)                     ; 480000            ; 0          ; 0    ; 0            ; |display|datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated                                                    ; altsyncram_uqo1        ; work         ;
;                |decode_01a:rden_decode|                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated|decode_01a:rden_decode                             ; decode_01a             ; work         ;
;                |mux_5hb:mux2|                           ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated|mux_5hb:mux2                                       ; mux_5hb                ; work         ;
;    |vga_adapter:VGA|                                    ; 83 (1)              ; 30 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA                                                                                                                            ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 30 (0)              ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                     ; altsyncram             ; work         ;
;          |altsyncram_s9m1:auto_generated|               ; 30 (0)              ; 4 (4)                     ; 460800            ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated                                                                      ; altsyncram_s9m1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|decode_01a:rden_decode_b                                             ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|decode_7la:decode2                                                   ; decode_7la             ; work         ;
;             |mux_5hb:mux3|                              ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|mux_5hb:mux3                                                         ; mux_5hb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                               ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|vga_controller:controller                                                                                                  ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                     ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|vga_pll:mypll                                                                                                              ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                      ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                            ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------+
; Name                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF              ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------+
; datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 20000        ; 24           ; --           ; --           ; 480000 ; 160x120_8bit.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 19200        ; 24           ; 19200        ; 24           ; 460800 ; None             ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+---------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+---------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |display|datapath:m0|image_ram:m0 ; //SRVA/Homes$/tianyix2/Desktop/fp_3.3/image_ram.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+---------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |display|ctrlpath:m1|current_state                                                                                                                                           ;
+-----------------------------+-----------------------------+------------------------+-----------------------------+-----------------------------+----------------------+----------------------+
; Name                        ; current_state.S_RESET_SIG_Y ; current_state.S_INCR_Y ; current_state.S_RESET_SIG_X ; current_state.S_DISPLAY_ROW ; current_state.S_WAIT ; current_state.S_IDLE ;
+-----------------------------+-----------------------------+------------------------+-----------------------------+-----------------------------+----------------------+----------------------+
; current_state.S_IDLE        ; 0                           ; 0                      ; 0                           ; 0                           ; 0                    ; 0                    ;
; current_state.S_WAIT        ; 0                           ; 0                      ; 0                           ; 0                           ; 1                    ; 1                    ;
; current_state.S_DISPLAY_ROW ; 0                           ; 0                      ; 0                           ; 1                           ; 0                    ; 1                    ;
; current_state.S_RESET_SIG_X ; 0                           ; 0                      ; 1                           ; 0                           ; 0                    ; 1                    ;
; current_state.S_INCR_Y      ; 0                           ; 1                      ; 0                           ; 0                           ; 0                    ; 1                    ;
; current_state.S_RESET_SIG_Y ; 1                           ; 0                      ; 0                           ; 0                           ; 0                    ; 1                    ;
+-----------------------------+-----------------------------+------------------------+-----------------------------+-----------------------------+----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                 ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------------+---------------------+------------------------+
; datapath:m0|image_process:m1|Contrast_add:g1|tempG1[8]_720 ; SW[0]               ; yes                    ;
; datapath:m0|image_process:m1|Contrast_add:g1|tempG1[1]_678 ; SW[0]               ; yes                    ;
; datapath:m0|image_process:m1|Contrast_add:g1|tempG1[2]_684 ; SW[0]               ; yes                    ;
; datapath:m0|image_process:m1|Contrast_add:g1|tempG1[3]_690 ; SW[0]               ; yes                    ;
; datapath:m0|image_process:m1|Contrast_add:g1|tempG1[4]_696 ; SW[0]               ; yes                    ;
; datapath:m0|image_process:m1|Contrast_add:g1|tempG1[5]_702 ; SW[0]               ; yes                    ;
; datapath:m0|image_process:m1|Contrast_add:g1|tempG1[6]_708 ; SW[0]               ; yes                    ;
; datapath:m0|image_process:m1|Contrast_add:g1|tempG1[7]_714 ; SW[0]               ; yes                    ;
; datapath:m0|image_process:m1|Contrast_add:g1|tempB1[8]_644 ; SW[0]               ; yes                    ;
; datapath:m0|image_process:m1|Contrast_add:g1|tempB1[1]_602 ; SW[0]               ; yes                    ;
; datapath:m0|image_process:m1|Contrast_add:g1|tempB1[2]_608 ; SW[0]               ; yes                    ;
; datapath:m0|image_process:m1|Contrast_add:g1|tempB1[3]_614 ; SW[0]               ; yes                    ;
; datapath:m0|image_process:m1|Contrast_add:g1|tempB1[4]_620 ; SW[0]               ; yes                    ;
; datapath:m0|image_process:m1|Contrast_add:g1|tempB1[5]_626 ; SW[0]               ; yes                    ;
; datapath:m0|image_process:m1|Contrast_add:g1|tempB1[6]_632 ; SW[0]               ; yes                    ;
; datapath:m0|image_process:m1|Contrast_add:g1|tempB1[7]_638 ; SW[0]               ; yes                    ;
; Number of user-specified and inferred latches = 16         ;                     ;                        ;
+------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; ctrlpath:m1|current_state~2           ; Lost fanout        ;
; ctrlpath:m1|current_state~3           ; Lost fanout        ;
; ctrlpath:m1|current_state~4           ; Lost fanout        ;
; ctrlpath:m1|current_state~5           ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 55    ;
; Number of registers using Synchronous Clear  ; 39    ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 18    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |display|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |display|datapath:m0|x[7]                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |display|datapath:m0|y[0]                                                                                                    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|mux_5hb:mux3|result_node[6]                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |display|datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated|mux_5hb:mux2|result_node[0] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |display|datapath:m0|image_process:m1|grey_scale:g0|ShiftLeft0                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |display|datapath:m0|image_process:m1|grey_scale:g0|ShiftLeft0                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |display|datapath:m0|image_process:m1|grey_scale:g0|ShiftLeft1                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |display|datapath:m0|image_process:m1|grey_scale:g0|ShiftLeft1                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |display|datapath:m0|image_process:m1|grey_scale:g0|ShiftLeft2                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |display|datapath:m0|image_process:m1|grey_scale:g0|ShiftLeft2                                                               ;
; 11:1               ; 5 bits    ; 35 LEs        ; 30 LEs               ; 5 LEs                  ; No         ; |display|datapath:m0|image_process:m1|Mux0                                                                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |display|datapath:m0|image_process:m1|Mux5                                                                                   ;
; 11:1               ; 5 bits    ; 35 LEs        ; 30 LEs               ; 5 LEs                  ; No         ; |display|datapath:m0|image_process:m1|Mux11                                                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |display|datapath:m0|image_process:m1|Mux14                                                                                  ;
; 11:1               ; 5 bits    ; 35 LEs        ; 30 LEs               ; 5 LEs                  ; No         ; |display|datapath:m0|image_process:m1|Mux20                                                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |display|datapath:m0|image_process:m1|Mux22                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 8         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 24                   ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 24                   ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_s9m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 8          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:m0|image_ram:m0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 24                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 20000                ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; 160x120_8bit.mif     ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_uqo1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:m0|image_process:m1|grey_scale:g0 ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; c              ; 00000111 ; Unsigned Binary                                             ;
; e              ; 00101011 ; Unsigned Binary                                             ;
; sigmasq        ; 00001011 ; Unsigned Binary                                             ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:m0|image_process:m1|Contrast_add:g1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; black          ; 0     ; Signed Integer                                                   ;
; white          ; 255   ; Signed Integer                                                   ;
; threshold      ; 126   ; Signed Integer                                                   ;
; value1         ; 50    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                           ;
; LPM_WIDTHD             ; 5              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_lbm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                                                           ;
; LPM_WIDTHD             ; 32             ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                           ;
; LPM_WIDTHD             ; 5              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_lbm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                                                           ;
; LPM_WIDTHD             ; 32             ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                           ;
; LPM_WIDTHD             ; 5              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_lbm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div5 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                                                           ;
; LPM_WIDTHD             ; 32             ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 2                                                        ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 24                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 24                                                       ;
;     -- NUMWORDS_B                         ; 19200                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; datapath:m0|image_ram:m0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 24                                                       ;
;     -- NUMWORDS_A                         ; 20000                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "datapath:m0|image_ram:m0" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; data ; Input ; Info     ; Stuck at GND               ;
; wren ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 55                          ;
;     CLR SCLR          ; 10                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 4                           ;
;     SCLR SLD          ; 7                           ;
;     plain             ; 16                          ;
; arriav_lcell_comb     ; 4089                        ;
;     arith             ; 2028                        ;
;         0 data inputs ; 174                         ;
;         1 data inputs ; 67                          ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 143                         ;
;         4 data inputs ; 153                         ;
;         5 data inputs ; 1484                        ;
;     normal            ; 2013                        ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 195                         ;
;         3 data inputs ; 221                         ;
;         4 data inputs ; 779                         ;
;         5 data inputs ; 559                         ;
;         6 data inputs ; 257                         ;
;     shared            ; 48                          ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 3                           ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 44                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 128.60                      ;
; Average LUT depth     ; 111.24                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sat Nov 23 18:20:30 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_adaptor/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adaptor/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adaptor/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adaptor/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file image_ram.v
    Info (12023): Found entity 1: image_ram File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/image_ram.v Line: 39
Info (12021): Found 6 design units, including 6 entities, in source file display.v
    Info (12023): Found entity 1: display File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 4
    Info (12023): Found entity 2: datapath File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 112
    Info (12023): Found entity 3: ctrlpath File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 192
    Info (12023): Found entity 4: image_process File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 276
    Info (12023): Found entity 5: grey_scale File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 325
    Info (12023): Found entity 6: Contrast_add File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 347
Info (12127): Elaborating entity "display" for the top level hierarchy
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 62
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Warning (12125): Using design file db/altsyncram_s9m1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_s9m1 File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/altsyncram_s9m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_s9m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file db/decode_7la.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_7la File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|decode_7la:decode2" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/altsyncram_s9m1.tdf Line: 46
Warning (12125): Using design file db/decode_01a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_01a File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|decode_01a:rden_decode_b" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/altsyncram_s9m1.tdf Line: 47
Warning (12125): Using design file db/mux_5hb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_5hb File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|mux_5hb:mux3" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/altsyncram_s9m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Warning (12125): Using design file db/altpll_80u.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altpll_80u File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/VGA_Adaptor/vga_adapter/vga_adapter.v Line: 262
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:m0" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 89
Warning (10230): Verilog HDL assignment warning at display.v(175): truncated value with size 32 to match size of target (15) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 175
Info (12128): Elaborating entity "image_ram" for hierarchy "datapath:m0|image_ram:m0" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 177
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:m0|image_ram:m0|altsyncram:altsyncram_component" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/image_ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:m0|image_ram:m0|altsyncram:altsyncram_component" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/image_ram.v Line: 85
Info (12133): Instantiated megafunction "datapath:m0|image_ram:m0|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/image_ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "160x120_8bit.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "20000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_uqo1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_uqo1 File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/altsyncram_uqo1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_uqo1" for hierarchy "datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "image_process" for hierarchy "datapath:m0|image_process:m1" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 178
Warning (10858): Verilog HDL warning at display.v(299): object blur used but never assigned File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 299
Warning (10030): Net "blur" at display.v(299) has no driver or initial value, using a default initial value '0' File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 299
Info (12128): Elaborating entity "grey_scale" for hierarchy "datapath:m0|image_process:m1|grey_scale:g0" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 316
Warning (10230): Verilog HDL assignment warning at display.v(339): truncated value with size 32 to match size of target (8) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 339
Warning (10230): Verilog HDL assignment warning at display.v(340): truncated value with size 32 to match size of target (8) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 340
Warning (10230): Verilog HDL assignment warning at display.v(341): truncated value with size 32 to match size of target (8) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 341
Info (12128): Elaborating entity "Contrast_add" for hierarchy "datapath:m0|image_process:m1|Contrast_add:g1" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 317
Warning (10230): Verilog HDL assignment warning at display.v(376): truncated value with size 32 to match size of target (16) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 376
Warning (10230): Verilog HDL assignment warning at display.v(380): truncated value with size 32 to match size of target (8) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 380
Warning (10230): Verilog HDL assignment warning at display.v(382): truncated value with size 16 to match size of target (8) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 382
Warning (10230): Verilog HDL assignment warning at display.v(385): truncated value with size 32 to match size of target (16) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 385
Warning (10230): Verilog HDL assignment warning at display.v(389): truncated value with size 32 to match size of target (8) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 389
Warning (10230): Verilog HDL assignment warning at display.v(391): truncated value with size 16 to match size of target (8) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 391
Warning (10230): Verilog HDL assignment warning at display.v(394): truncated value with size 32 to match size of target (16) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 394
Warning (10230): Verilog HDL assignment warning at display.v(398): truncated value with size 32 to match size of target (8) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 398
Warning (10230): Verilog HDL assignment warning at display.v(400): truncated value with size 16 to match size of target (8) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 400
Warning (10230): Verilog HDL assignment warning at display.v(408): truncated value with size 32 to match size of target (16) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 408
Warning (10230): Verilog HDL assignment warning at display.v(412): truncated value with size 16 to match size of target (8) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 412
Warning (10230): Verilog HDL assignment warning at display.v(414): truncated value with size 32 to match size of target (16) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 414
Warning (10230): Verilog HDL assignment warning at display.v(418): truncated value with size 16 to match size of target (8) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 418
Warning (10230): Verilog HDL assignment warning at display.v(420): truncated value with size 32 to match size of target (16) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 420
Warning (10230): Verilog HDL assignment warning at display.v(424): truncated value with size 16 to match size of target (8) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 424
Warning (10240): Verilog HDL Always Construct warning at display.v(373): inferring latch(es) for variable "tempR1", which holds its previous value in one or more paths through the always construct File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 373
Warning (10240): Verilog HDL Always Construct warning at display.v(373): inferring latch(es) for variable "r_out", which holds its previous value in one or more paths through the always construct File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 373
Warning (10240): Verilog HDL Always Construct warning at display.v(373): inferring latch(es) for variable "tempG1", which holds its previous value in one or more paths through the always construct File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 373
Warning (10240): Verilog HDL Always Construct warning at display.v(373): inferring latch(es) for variable "g_out", which holds its previous value in one or more paths through the always construct File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 373
Warning (10240): Verilog HDL Always Construct warning at display.v(373): inferring latch(es) for variable "tempB1", which holds its previous value in one or more paths through the always construct File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 373
Warning (10240): Verilog HDL Always Construct warning at display.v(373): inferring latch(es) for variable "b_out", which holds its previous value in one or more paths through the always construct File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 373
Info (10041): Inferred latch for "tempB1[0]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempB1[1]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempB1[2]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempB1[3]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempB1[4]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempB1[5]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempB1[6]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempB1[7]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempB1[8]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempB1[9]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempB1[10]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempB1[11]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempB1[12]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempB1[13]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempB1[14]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempB1[15]" at display.v(393) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 393
Info (10041): Inferred latch for "tempG1[0]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (10041): Inferred latch for "tempG1[1]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (10041): Inferred latch for "tempG1[2]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (10041): Inferred latch for "tempG1[3]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (10041): Inferred latch for "tempG1[4]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (10041): Inferred latch for "tempG1[5]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (10041): Inferred latch for "tempG1[6]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (10041): Inferred latch for "tempG1[7]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (10041): Inferred latch for "tempG1[8]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (10041): Inferred latch for "tempG1[9]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (10041): Inferred latch for "tempG1[10]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (10041): Inferred latch for "tempG1[11]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (10041): Inferred latch for "tempG1[12]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (10041): Inferred latch for "tempG1[13]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (10041): Inferred latch for "tempG1[14]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (10041): Inferred latch for "tempG1[15]" at display.v(384) File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 384
Info (12128): Elaborating entity "ctrlpath" for hierarchy "ctrlpath:m1" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 104
Warning (10270): Verilog HDL Case Statement warning at display.v(235): incomplete case statement has no default case item File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 235
Info (10264): Verilog HDL Case Statement information at display.v(235): all case item expressions in this case statement are onehot File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 235
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:m0|image_process:m1|grey_scale:g0|Div0" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 339
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:m0|image_process:m1|grey_scale:g0|Div1" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 339
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:m0|image_process:m1|grey_scale:g0|Div2" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 340
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:m0|image_process:m1|grey_scale:g0|Div3" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 340
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:m0|image_process:m1|grey_scale:g0|Div4" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 341
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:m0|image_process:m1|grey_scale:g0|Div5" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 341
Info (12130): Elaborated megafunction instantiation "datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div0" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 339
Info (12133): Instantiated megafunction "datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div0" with the following parameter: File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 339
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf
    Info (12023): Found entity 1: lpm_divide_lbm File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/lpm_divide_lbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/sign_div_unsign_rlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf
    Info (12023): Found entity 1: alt_u_div_sve File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/alt_u_div_sve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div1" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 339
Info (12133): Instantiated megafunction "datapath:m0|image_process:m1|grey_scale:g0|lpm_divide:Div1" with the following parameter: File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 339
    Info (12134): Parameter "LPM_WIDTHN" = "3"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/lpm_divide_hbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/alt_u_div_o2f.tdf Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file //SRVA/Homes$/tianyix2/Desktop/fp_3.3/output_files/display.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 21
    Warning (15610): No output dependent on input pin "KEY[3]" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 21
    Warning (15610): No output dependent on input pin "SW[1]" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 22
    Warning (15610): No output dependent on input pin "SW[2]" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 22
    Warning (15610): No output dependent on input pin "SW[3]" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 22
    Warning (15610): No output dependent on input pin "SW[4]" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 22
    Warning (15610): No output dependent on input pin "SW[5]" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 22
    Warning (15610): No output dependent on input pin "SW[6]" File: //SRVA/Homes$/tianyix2/Desktop/fp_3.3/display.v Line: 22
Info (21057): Implemented 4289 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 4097 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 800 megabytes
    Info: Processing ended: Sat Nov 23 18:21:08 2019
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //SRVA/Homes$/tianyix2/Desktop/fp_3.3/output_files/display.map.smsg.


