0.6
2019.2
Nov  6 2019
21:42:20
/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel/neopixel.sim/sim_1/synth/timing/xsim/Top_time_synth.v,1657633881,verilog,/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel/neopixel.srcs/sources_1/new/Top.vhd,,,\Head\,,,,,,,,
/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel/neopixel.srcs/sources_1/new/Top.vhd,1657543810,vhdl,,,,top,,,,,,,,
