// ----------------------------------------------------------------------------
// Smart High-Level Synthesis Tool Version 2023.1
// Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
// For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
// Date: Mon Apr  3 09:01:06 2023
// ----------------------------------------------------------------------------
Found Loop: Loop at depth 2 containing: %for.body3<header><latch><exiting>

Label: for_loop_main_cpp_9_9
ID: _Z18row_cumulative_sumPA200_i_for_body3
Trip count: 199
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
Scheduled.
MII = 1
II = 1
Final Pipeline Schedule:
Total pipeline stages: 2
Stage: 0
Time: 0 Stage: 0 instr:   %0 = phi i32 [ %.pre, %for.cond1.preheader ], [ %add7, %for.body3 ], !dbg !386, !MSB !376, !LSB !374, !ExtendFrom !376
Time: 0 Stage: 0 instr:   %j.08 = phi i32 [ 0, %for.cond1.preheader ], [ %2, %for.body3 ], !MSB !376, !LSB !374, !ExtendFrom !376, !legup.canonical_induction !388
Time: 0 Stage: 0 instr:   %1 = add i32 %loop.init.phi10, %j.08, !dbg !383, !MSB !376, !LSB !374, !ExtendFrom !376
Time: 0 Stage: 0 instr:   %mem.flat.gep15 = getelementptr [40000 x i32]* %grid, i32 0, i32 %1, !dbg !377, !MSB !373, !LSB !374, !ExtendFrom !373
Time: 0 Stage: 0 instr:   %2 = add i32 %j.08, 1, !dbg !383, !MSB !376, !LSB !374, !ExtendFrom !376
Time: 0 Stage: 0 instr:   tail call void @__legup_label(i8* getelementptr inbounds ([22 x i8]* @.str, i32 0, i32 0)) #1, !dbg !386, !legup !389
Time: 0 Stage: 0 instr:   %3 = load i32* %mem.flat.gep15, align 4, !dbg !377, !tbaa !379, !MSB !376, !LSB !374, !ExtendFrom !376
Time: 0 Stage: 0 instr:   %exitcond2 = icmp eq i32 %2, 199, !dbg !383, !MSB !374, !LSB !374, !ExtendFrom !374
Time: 0 Stage: 0 instr:   br i1 %exitcond2, label %for.inc8, label %for.body3, !dbg !383, !llvm.loop !391, !legup.tripCount !392, !MSB !373, !LSB !374, !ExtendFrom !373
Stage: 1
Time: 1 Stage: 1 instr:   %add7 = add nsw i32 %3, %0, !dbg !377, !MSB !376, !LSB !374, !ExtendFrom !376
Time: 1 Stage: 1 instr:   store i32 %add7, i32* %mem.flat.gep15, align 4, !dbg !377, !tbaa !379, !MSB !373, !LSB !374, !ExtendFrom !373


Pipeline Table:
Total pipeline stages: 2
Stage:        0              1
   II:        0     |        0
 Time:        0     |        1
             %0             %0
          %j.08          %j.08
             %1             %1
%mem.flat.ge...%mem.flat.ge...
             %2             %2
       <badref>       <badref>
             %3             %3
              -          %add7
              -       <badref>
     %exitcond2     %exitcond2
       <badref>       <badref>

