# ECE 128 Lab #3
Files:
- project_3.v: This file contains the verilog code for the four bit adder and the display <br />
- project_3_tb.v: This file contains the testbench file, which goes through every combination of inputs and displays the corresponding ouputs <br />
- seven_seg.v: The file contains the module for the seven segment display
- four_bit_adder.v: This file contains the module for the four bit adder, which uses the module in one_bit_adder.v
- one_bit_adder.v: This file contains the module for the one bit adder
- Basys-3-Master.xdc: This file contains information for which pins are assigned to the inputs and outputs of the four bit adder <br />

