PROJECT_NAME = "DeepPoint-FPGA"
OUTPUT_DIRECTORY = ./doxydoc/
BUILTIN_STL_SUPPORT = YES
EXTRACT_ALL = YES
INPUT = ./src ./inc ./test ./bank_opt
RECURSIVE = YES
HIDE_UNDOC_RELATIONS = NO
HAVE_DOT = NO
UML_LOOK = NO
CALL_GRAPH = NO
CALLER_GRAPH = NO
