<!DOCTYPE html>
<html>
<!-- Created by GNU Texinfo 7.0dev, http://www.gnu.org/software/texinfo/ -->
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<!-- This file documents the use of the GNU compilers.

Copyright Â© 1988-2024 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3 or
any later version published by the Free Software Foundation; with the
Invariant Sections being "Funding Free Software", the Front-Cover
Texts being (a) (see below), and with the Back-Cover Texts being (b)
(see below).  A copy of the license is included in the section entitled
"GNU Free Documentation License".

(a) The FSF's Front-Cover Text is:

A GNU Manual

(b) The FSF's Back-Cover Text is:

You have freedom to copy and modify this GNU Manual, like GNU
     software.  Copies published by the Free Software Foundation raise
     funds for GNU development. -->
<title>Xtensa Options (Using the GNU Compiler Collection (GCC))</title>

<meta name="description" content="Xtensa Options (Using the GNU Compiler Collection (GCC))">
<meta name="keywords" content="Xtensa Options (Using the GNU Compiler Collection (GCC))">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="makeinfo">
<meta name="viewport" content="width=device-width,initial-scale=1">

<link href="index.html" rel="start" title="Top">
<link href="Indices.html" rel="index" title="Indices">
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
<link href="Submodel-Options.html" rel="up" title="Submodel Options">
<link href="zSeries-Options.html" rel="next" title="zSeries Options">
<link href="Xstormy16-Options.html" rel="prev" title="Xstormy16 Options">
<style type="text/css">
<!--
a.copiable-link {visibility: hidden; text-decoration: none; line-height: 0em}
kbd.key {font-style: normal}
span:hover a.copiable-link {visibility: visible}
-->
</style>
<link rel="stylesheet" type="text/css" href="/texinfo-manuals.css">


</head>

<body lang="en_US">
<div class="subsection-level-extent" id="Xtensa-Options">
<div class="nav-panel">
<p>
Next: <a href="zSeries-Options.html" accesskey="n" rel="next">zSeries Options</a>, Previous: <a href="Xstormy16-Options.html" accesskey="p" rel="prev">Xstormy16 Options</a>, Up: <a href="Submodel-Options.html" accesskey="u" rel="up">Machine-Dependent Options</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Indices.html" title="Index" rel="index">Index</a>]</p>
</div>
<hr>
<h4 class="subsection" id="Xtensa-Options-1"><span>3.19.57 Xtensa Options<a class="copiable-link" href="#Xtensa-Options-1"> &para;</a></span></h4>
<a class="index-entry-id" id="index-Xtensa-Options"></a>

<p>These options are supported for Xtensa targets:
</p>
<dl class="table">
<dt><a class="index-entry-id" id="index-mno_002dconst16"></a>
<a id="index-mconst16"></a><span><code class="code">-mconst16</code><a class="copiable-link" href="#index-mconst16"> &para;</a></span></dt>
<dt><code class="code">-mno-const16</code></dt>
<dd><p>Enable or disable use of <code class="code">CONST16</code> instructions for loading
constant values.  The <code class="code">CONST16</code> instruction is currently not a
standard option from Tensilica.  When enabled, <code class="code">CONST16</code>
instructions are always used in place of the standard <code class="code">L32R</code>
instructions.  The use of <code class="code">CONST16</code> is enabled by default only if
the <code class="code">L32R</code> instruction is not available.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dfused_002dmadd-5"></a>
<a id="index-mfused_002dmadd-5"></a><span><code class="code">-mfused-madd</code><a class="copiable-link" href="#index-mfused_002dmadd-5"> &para;</a></span></dt>
<dt><code class="code">-mno-fused-madd</code></dt>
<dd><p>Enable or disable use of fused multiply/add and multiply/subtract
instructions in the floating-point option.  This has no effect if the
floating-point option is not also enabled.  Disabling fused multiply/add
and multiply/subtract instructions forces the compiler to use separate
instructions for the multiply and add/subtract operations.  This may be
desirable in some cases where strict IEEE 754-compliant results are
required: the fused multiply add/subtract instructions do not round the
intermediate result, thereby producing results with <em class="emph">more</em> bits of
precision than specified by the IEEE standard.  Disabling fused multiply
add/subtract instructions also ensures that the program output is not
sensitive to the compiler&rsquo;s ability to combine multiply and add/subtract
operations.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dserialize_002dvolatile"></a>
<a id="index-mserialize_002dvolatile"></a><span><code class="code">-mserialize-volatile</code><a class="copiable-link" href="#index-mserialize_002dvolatile"> &para;</a></span></dt>
<dt><code class="code">-mno-serialize-volatile</code></dt>
<dd><p>When this option is enabled, GCC inserts <code class="code">MEMW</code> instructions before
<code class="code">volatile</code> memory references to guarantee sequential consistency.
The default is <samp class="option">-mserialize-volatile</samp>.  Use
<samp class="option">-mno-serialize-volatile</samp> to omit the <code class="code">MEMW</code> instructions.
</p>
</dd>
<dt><a id="index-mforce_002dno_002dpic"></a><span><code class="code">-mforce-no-pic</code><a class="copiable-link" href="#index-mforce_002dno_002dpic"> &para;</a></span></dt>
<dd><p>For targets, like GNU/Linux, where all user-mode Xtensa code must be
position-independent code (PIC), this option disables PIC for compiling
kernel code.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dtext_002dsection_002dliterals"></a>
<a id="index-mtext_002dsection_002dliterals"></a><span><code class="code">-mtext-section-literals</code><a class="copiable-link" href="#index-mtext_002dsection_002dliterals"> &para;</a></span></dt>
<dt><code class="code">-mno-text-section-literals</code></dt>
<dd><p>These options control the treatment of literal pools.  The default is
<samp class="option">-mno-text-section-literals</samp>, which places literals in a separate
section in the output file.  This allows the literal pool to be placed
in a data RAM/ROM, and it also allows the linker to combine literal
pools from separate object files to remove redundant literals and
improve code size.  With <samp class="option">-mtext-section-literals</samp>, the literals
are interspersed in the text section in order to keep them as close as
possible to their references.  This may be necessary for large assembly
files.  Literals for each function are placed right before that function.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dauto_002dlitpools"></a>
<a id="index-mauto_002dlitpools"></a><span><code class="code">-mauto-litpools</code><a class="copiable-link" href="#index-mauto_002dlitpools"> &para;</a></span></dt>
<dt><code class="code">-mno-auto-litpools</code></dt>
<dd><p>These options control the treatment of literal pools.  The default is
<samp class="option">-mno-auto-litpools</samp>, which places literals in a separate
section in the output file unless <samp class="option">-mtext-section-literals</samp> is
used.  With <samp class="option">-mauto-litpools</samp> the literals are interspersed in
the text section by the assembler.  Compiler does not produce explicit
<code class="code">.literal</code> directives and loads literals into registers with
<code class="code">MOVI</code> instructions instead of <code class="code">L32R</code> to let the assembler
do relaxation and place literals as necessary.  This option allows
assembler to create several literal pools per function and assemble
very big functions, which may not be possible with
<samp class="option">-mtext-section-literals</samp>.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dtarget_002dalign"></a>
<a id="index-mtarget_002dalign"></a><span><code class="code">-mtarget-align</code><a class="copiable-link" href="#index-mtarget_002dalign"> &para;</a></span></dt>
<dt><code class="code">-mno-target-align</code></dt>
<dd><p>When this option is enabled, GCC instructs the assembler to
automatically align instructions to reduce branch penalties at the
expense of some code density.  The assembler attempts to widen density
instructions to align branch targets and the instructions following call
instructions.  If there are not enough preceding safe density
instructions to align a target, no widening is performed.  The
default is <samp class="option">-mtarget-align</samp>.  These options do not affect the
treatment of auto-aligned instructions like <code class="code">LOOP</code>, which the
assembler always aligns, either by widening density instructions or
by inserting NOP instructions.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dlongcalls"></a>
<a id="index-mlongcalls"></a><span><code class="code">-mlongcalls</code><a class="copiable-link" href="#index-mlongcalls"> &para;</a></span></dt>
<dt><code class="code">-mno-longcalls</code></dt>
<dd><p>When this option is enabled, GCC instructs the assembler to translate
direct calls to indirect calls unless it can determine that the target
of a direct call is in the range allowed by the call instruction.  This
translation typically occurs for calls to functions in other source
files.  Specifically, the assembler translates a direct <code class="code">CALL</code>
instruction into an <code class="code">L32R</code> followed by a <code class="code">CALLX</code> instruction.
The default is <samp class="option">-mno-longcalls</samp>.  This option should be used in
programs where the call target can potentially be out of range.  This
option is implemented in the assembler, not the compiler, so the
assembly code generated by GCC still shows direct call
instructions&mdash;look at the disassembled object code to see the actual
instructions.  Note that the assembler uses an indirect call for
every cross-file call, not just those that really are out of range.
</p>
</dd>
<dt><a id="index-mabi-8"></a><span><code class="code">-mabi=<var class="var">name</var></code><a class="copiable-link" href="#index-mabi-8"> &para;</a></span></dt>
<dd><p>Generate code for the specified ABI.  Permissible values are: &lsquo;<samp class="samp">call0</samp>&rsquo;,
&lsquo;<samp class="samp">windowed</samp>&rsquo;.  Default ABI is chosen by the Xtensa core configuration.
</p>
</dd>
<dt><a id="index-mabi_003dcall0"></a><span><code class="code">-mabi=call0</code><a class="copiable-link" href="#index-mabi_003dcall0"> &para;</a></span></dt>
<dd><p>When this option is enabled function parameters are passed in registers
<code class="code">a2</code> through <code class="code">a7</code>, registers <code class="code">a12</code> through <code class="code">a15</code> are
caller-saved, and register <code class="code">a15</code> may be used as a frame pointer.
When this version of the ABI is enabled the C preprocessor symbol
<code class="code">__XTENSA_CALL0_ABI__</code> is defined.
</p>
</dd>
<dt><a id="index-mabi_003dwindowed"></a><span><code class="code">-mabi=windowed</code><a class="copiable-link" href="#index-mabi_003dwindowed"> &para;</a></span></dt>
<dd><p>When this option is enabled function parameters are passed in registers
<code class="code">a10</code> through <code class="code">a15</code>, and called function rotates register window
by 8 registers on entry so that its arguments are found in registers
<code class="code">a2</code> through <code class="code">a7</code>.  Register <code class="code">a7</code> may be used as a frame
pointer.  Register window is rotated 8 registers back upon return.
When this version of the ABI is enabled the C preprocessor symbol
<code class="code">__XTENSA_WINDOWED_ABI__</code> is defined.
</p>
</dd>
<dt><a id="index-mextra_002dl32r_002dcosts"></a><span><code class="code">-mextra-l32r-costs=<var class="var">n</var></code><a class="copiable-link" href="#index-mextra_002dl32r_002dcosts"> &para;</a></span></dt>
<dd><p>Specify an extra cost of instruction RAM/ROM access for <code class="code">L32R</code>
instructions, in clock cycles.  This affects, when optimizing for speed,
whether loading a constant from literal pool using <code class="code">L32R</code> or
synthesizing the constant from a small one with a couple of arithmetic
instructions.  The default value is 0.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dstrict_002dalign-4"></a>
<a id="index-mstrict_002dalign-6"></a><span><code class="code">-mstrict-align</code><a class="copiable-link" href="#index-mstrict_002dalign-6"> &para;</a></span></dt>
<dt><code class="code">-mno-strict-align</code></dt>
<dd><p>Avoid or allow generating memory accesses that may not be aligned on a natural
object boundary as described in the architecture specification.
The default is <samp class="option">-mno-strict-align</samp> for cores that support both
unaligned loads and stores in hardware and <samp class="option">-mstrict-align</samp> for all
other cores.
</p>
</dd>
</dl>

</div>
<hr>
<div class="nav-panel">
<p>
Next: <a href="zSeries-Options.html">zSeries Options</a>, Previous: <a href="Xstormy16-Options.html">Xstormy16 Options</a>, Up: <a href="Submodel-Options.html">Machine-Dependent Options</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Indices.html" title="Index" rel="index">Index</a>]</p>
</div>



</body>
</html>
