###################################################################################
# Copyright (C) 2025 Altera Corporation
#
# This software and the related documents are Altera copyrighted materials, and
# your use of them is governed by the express license under which they were
# provided to you ("License"). Unless the License provides otherwise, you may
# not use, modify, copy, publish, distribute, disclose or transmit this software
# or the related documents without Altera's prior written permission.
#
# This software and the related documents are provided as is, with no express
# or implied warranties, other than those that are expressly stated in the License.
###################################################################################

# system level constraints
set_false_path -from [get_keepers -no_duplicates {u0|clock_subsystem|ref_clk_reset_sync|ref_clk_reset_sync|output_pipeline_reg[0]}] -to [get_keepers -no_duplicates {u0|emif*|ddr4_emif|ddr4_emif|*|lock_sync_inst|dreg[*]}]

# Concessions of known timing issues
disable_min_pulse_width {u0|hps_subsystem|agilex_hps|agilex_hps|sm_usb31_phy|U_ch2_core|x_std_sm_hssi_pld_chnl_dp_0~pldif_lavmm_reg}
disable_min_pulse_width {u0|isp_subsystem|isp_tmo|isp_tmo|niosv_tmo_internal|hart|core_inst|gen_muldiv.mul_inst|gen_altera_mult_add.dsp_mult_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|mult_0~_pl[0][1]_4}

# Unused Outputs
set_false_path -to {u0|hps_subsystem|emif_agilex_hps|emif_agilex_hps|emif_0_ddr4comp|emif_0_ddr4comp|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_bufs_mem|g_UNUSED[*].pad}
set_false_path -to {u0|emif|ddr4_emif|ddr4_emif|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_bufs_mem|g_UNUSED[*].pad}

