/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  reg [5:0] _04_;
  wire [5:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [19:0] celloutsig_1_16z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_6z & celloutsig_1_0z[4]);
  assign celloutsig_0_7z = _00_ | celloutsig_0_0z;
  assign celloutsig_1_3z = celloutsig_1_0z[4] | celloutsig_1_0z[3];
  assign celloutsig_1_12z = celloutsig_1_2z[0] | _01_;
  assign celloutsig_1_15z = celloutsig_1_9z | celloutsig_1_6z;
  assign celloutsig_0_2z = celloutsig_0_0z ^ _02_;
  assign celloutsig_1_19z = ~(celloutsig_1_16z[0] ^ celloutsig_1_15z);
  reg [5:0] _13_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 6'h00;
    else _13_ <= in_data[95:90];
  assign { _05_[5], _02_, _05_[3:2], _00_, _05_[0] } = _13_;
  reg [6:0] _14_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 7'h00;
    else _14_ <= { celloutsig_1_4z[9:5], celloutsig_1_6z, celloutsig_1_10z };
  assign { _01_, _03_[5:0] } = _14_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 6'h00;
    else _04_ <= { _01_, _03_[5:1] };
  reg [15:0] _16_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 16'h0000;
    else _16_ <= { celloutsig_1_13z[3:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_10z };
  assign out_data[143:128] = _16_;
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_5z, _05_[5], _02_, _05_[3:2], _00_, _05_[0] } & { in_data[50:47], celloutsig_0_6z };
  assign celloutsig_1_2z = celloutsig_1_0z[5:3] & { in_data[191:190], celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[167:156] & { celloutsig_1_0z[7:0], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_7z, _04_, celloutsig_1_10z } & { _01_, _03_[5], celloutsig_1_4z, _04_ };
  assign celloutsig_0_4z = { celloutsig_0_3z[15:10], celloutsig_0_2z } || { in_data[50:47], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_13z = celloutsig_1_1z ? { celloutsig_1_2z, 1'h1, celloutsig_1_12z } : { _03_[4], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[40:26] != in_data[39:25];
  assign celloutsig_1_1z = celloutsig_1_0z[6:3] != celloutsig_1_0z[3:0];
  assign celloutsig_1_10z = in_data[175:161] != { celloutsig_1_4z[7:3], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z = ~^ { in_data[142:131], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_5z = ^ in_data[80:63];
  assign celloutsig_1_7z = ^ { celloutsig_1_2z[2:1], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_3z = { _02_, _05_[5], _02_, _05_[3:2], _00_, _05_[0], celloutsig_0_0z, _05_[5], _02_, _05_[3:2], _00_, _05_[0], celloutsig_0_2z, celloutsig_0_0z } >>> { in_data[93:81], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = in_data[53:50] >>> { _05_[0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[146:138] >>> in_data[106:98];
  assign celloutsig_0_9z = { celloutsig_0_3z[15:2], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z } ~^ { _05_[5], _02_, _05_[3:2], _00_, _05_[0], celloutsig_0_6z, _05_[5], _02_, _05_[3:2], _00_, _05_[0], celloutsig_0_4z, celloutsig_0_4z };
  assign _03_[6] = _01_;
  assign { _05_[4], _05_[1] } = { _02_, _00_ };
  assign { out_data[96], out_data[39:32], out_data[17:0] } = { celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
