
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023194                       # Number of seconds simulated
sim_ticks                                 23194332000                       # Number of ticks simulated
final_tick                                23194332000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3563492                       # Simulator instruction rate (inst/s)
host_op_rate                                  4549225                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1141291581                       # Simulator tick rate (ticks/s)
host_mem_usage                                8514108                       # Number of bytes of host memory used
host_seconds                                    20.32                       # Real time elapsed on the host
sim_insts                                    72420373                       # Number of instructions simulated
sim_ops                                      92453330                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::cpu0.inst      154558676                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       13275740                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst      136239932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       30151509                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          334225857                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst    154558676                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst    136239932                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     290798608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu0.data     11453524                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data     23451312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34904836                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst        38639669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         4670276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst        34059983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data         7537878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            84907806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data        2863775                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data        5862828                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8726603                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        6663639893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         572370008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst        5873845903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data        1299951600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           14409807405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   6663639893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst   5873845903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total      12537485796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data        493807021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data       1011079431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1504886452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       6663639893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data       1066177030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst       5873845903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data       2311031031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          15914693857                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                  15914693857                       # Throughput (bytes/s)
system.membus.data_through_bus              369130693                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              279279                       # Number of system calls
system.cpu0.numCycles                        46388665                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   38639573                       # Number of instructions committed
system.cpu0.committedOps                     46388569                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             41356514                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                375162                       # Number of float alu accesses
system.cpu0.num_func_calls                    4279121                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      7657441                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    41356514                       # number of integer instructions
system.cpu0.num_fp_insts                       375162                       # number of float instructions
system.cpu0.num_int_register_reads          197728057                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          49621108                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads             2700288                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            1500171                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      7536232                       # number of memory refs
system.cpu0.num_load_insts                    4671752                       # Number of load instructions
system.cpu0.num_store_insts                   2864480                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                  46388665                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        46388664                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   33780800                       # Number of instructions committed
system.cpu1.committedOps                     46064761                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             42156255                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu1.num_func_calls                    4187707                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      4466869                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    42156255                       # number of integer instructions
system.cpu1.num_fp_insts                           16                       # number of float instructions
system.cpu1.num_int_register_reads          199614082                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          42993693                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                     13400707                       # number of memory refs
system.cpu1.num_load_insts                    7537878                       # Number of load instructions
system.cpu1.num_store_insts                   5862829                       # Number of store instructions
system.cpu1.num_idle_cycles              44719.999998                       # Number of idle cycles
system.cpu1.num_busy_cycles              46343944.000002                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999036                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000964                       # Percentage of idle cycles

---------- End Simulation Statistics   ----------
