$date
	Sun Oct 23 07:26:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#407660
b110 !
1"
#407662
b110 &
b110 %
1$
#407663
0"
#407666
b11 &
b11 %
#407670
b1010 &
b1010 %
#407674
b101 &
b101 %
#407678
b10000 &
b10000 %
#407682
b1000 &
b1000 %
#407686
b100 &
b100 %
#407690
b10 &
b10 %
#407694
b1 &
1#
b1 %
#407698
b0 &
b0 %
0#
0$
#1431287
b11 !
1"
#1431290
b11 &
b11 %
1$
#1431291
0"
#1431294
b1010 &
b1010 %
#1431298
b101 &
b101 %
#1431302
b10000 &
b10000 %
#1431306
b1000 &
b1000 %
#1431310
b100 &
b100 %
#1431314
b10 &
b10 %
#1431318
b1 &
1#
b1 %
#1431322
b0 &
b0 %
0#
0$
#2422168
b1001 !
1"
#2422170
b1001 &
b1001 %
1$
#2422171
0"
#2422174
b11100 &
b11100 %
#2422178
b1110 &
b1110 %
#2422182
b111 &
b111 %
#2422186
b10110 &
b10110 %
#2422190
b1011 &
b1011 %
#2422194
b100010 &
b100010 %
#2422198
b10001 &
b10001 %
#2422202
b110100 &
b110100 %
#2422206
b11010 &
b11010 %
#2422210
b1101 &
b1101 %
#2422214
b101000 &
b101000 %
#2422218
b10100 &
b10100 %
#2422222
b1010 &
b1010 %
#2422226
b101 &
b101 %
#2422230
b10000 &
b10000 %
#2422234
b1000 &
b1000 %
#2422238
b100 &
b100 %
#2422242
b10 &
b10 %
#2422246
b1 &
1#
b1 %
#2422250
b0 &
b0 %
0#
0$
#4500012
