Warning (10268): Verilog HDL information at adder.v(9): always construct contains both blocking and non-blocking assignments File: F:/111-2/DLE/final2/output_files/adder.v Line: 9
