// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "12/06/2017 16:00:49"

// 
// Device: Altera EP2C70F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module reverse_control (
	reverse_switch,
	reset,
	clk,
	send_reverse);
input 	reverse_switch;
input 	reset;
input 	clk;
output 	send_reverse;

// Design Ports Information
// send_reverse	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// reverse_switch	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("reverse_control_v_fast.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \state~regout ;
wire \reverse_switch~combout ;
wire \out_temp~0_combout ;
wire \out_temp~feeder_combout ;
wire \out_temp~regout ;


// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X45_Y50_N3
cycloneii_lcell_ff state(
	.clk(\clk~clkctrl_outclk ),
	.datain(\out_temp~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state~regout ));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reverse_switch~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reverse_switch~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reverse_switch));
// synopsys translate_off
defparam \reverse_switch~I .input_async_reset = "none";
defparam \reverse_switch~I .input_power_up = "low";
defparam \reverse_switch~I .input_register_mode = "none";
defparam \reverse_switch~I .input_sync_reset = "none";
defparam \reverse_switch~I .oe_async_reset = "none";
defparam \reverse_switch~I .oe_power_up = "low";
defparam \reverse_switch~I .oe_register_mode = "none";
defparam \reverse_switch~I .oe_sync_reset = "none";
defparam \reverse_switch~I .operation_mode = "input";
defparam \reverse_switch~I .output_async_reset = "none";
defparam \reverse_switch~I .output_power_up = "low";
defparam \reverse_switch~I .output_register_mode = "none";
defparam \reverse_switch~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N2
cycloneii_lcell_comb \out_temp~0 (
// Equation(s):
// \out_temp~0_combout  = \state~regout  $ (!\reverse_switch~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\state~regout ),
	.datad(\reverse_switch~combout ),
	.cin(gnd),
	.combout(\out_temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_temp~0 .lut_mask = 16'hF00F;
defparam \out_temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N16
cycloneii_lcell_comb \out_temp~feeder (
// Equation(s):
// \out_temp~feeder_combout  = \out_temp~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\out_temp~0_combout ),
	.cin(gnd),
	.combout(\out_temp~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_temp~feeder .lut_mask = 16'hFF00;
defparam \out_temp~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y50_N17
cycloneii_lcell_ff out_temp(
	.clk(\clk~clkctrl_outclk ),
	.datain(\out_temp~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\out_temp~regout ));

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \send_reverse~I (
	.datain(!\out_temp~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(send_reverse));
// synopsys translate_off
defparam \send_reverse~I .input_async_reset = "none";
defparam \send_reverse~I .input_power_up = "low";
defparam \send_reverse~I .input_register_mode = "none";
defparam \send_reverse~I .input_sync_reset = "none";
defparam \send_reverse~I .oe_async_reset = "none";
defparam \send_reverse~I .oe_power_up = "low";
defparam \send_reverse~I .oe_register_mode = "none";
defparam \send_reverse~I .oe_sync_reset = "none";
defparam \send_reverse~I .operation_mode = "output";
defparam \send_reverse~I .output_async_reset = "none";
defparam \send_reverse~I .output_power_up = "low";
defparam \send_reverse~I .output_register_mode = "none";
defparam \send_reverse~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
