;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; sw1
sw1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
sw1__0__MASK EQU 0x01
sw1__0__PC EQU CYREG_PRT2_PC0
sw1__0__PORT EQU 2
sw1__0__SHIFT EQU 0
sw1__AG EQU CYREG_PRT2_AG
sw1__AMUX EQU CYREG_PRT2_AMUX
sw1__BIE EQU CYREG_PRT2_BIE
sw1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
sw1__BYP EQU CYREG_PRT2_BYP
sw1__CTL EQU CYREG_PRT2_CTL
sw1__DM0 EQU CYREG_PRT2_DM0
sw1__DM1 EQU CYREG_PRT2_DM1
sw1__DM2 EQU CYREG_PRT2_DM2
sw1__DR EQU CYREG_PRT2_DR
sw1__INP_DIS EQU CYREG_PRT2_INP_DIS
sw1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
sw1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
sw1__LCD_EN EQU CYREG_PRT2_LCD_EN
sw1__MASK EQU 0x01
sw1__PORT EQU 2
sw1__PRT EQU CYREG_PRT2_PRT
sw1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
sw1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
sw1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
sw1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
sw1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
sw1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
sw1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
sw1__PS EQU CYREG_PRT2_PS
sw1__SHIFT EQU 0
sw1__SLW EQU CYREG_PRT2_SLW

; sw2
sw2__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
sw2__0__MASK EQU 0x02
sw2__0__PC EQU CYREG_PRT2_PC1
sw2__0__PORT EQU 2
sw2__0__SHIFT EQU 1
sw2__AG EQU CYREG_PRT2_AG
sw2__AMUX EQU CYREG_PRT2_AMUX
sw2__BIE EQU CYREG_PRT2_BIE
sw2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
sw2__BYP EQU CYREG_PRT2_BYP
sw2__CTL EQU CYREG_PRT2_CTL
sw2__DM0 EQU CYREG_PRT2_DM0
sw2__DM1 EQU CYREG_PRT2_DM1
sw2__DM2 EQU CYREG_PRT2_DM2
sw2__DR EQU CYREG_PRT2_DR
sw2__INP_DIS EQU CYREG_PRT2_INP_DIS
sw2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
sw2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
sw2__LCD_EN EQU CYREG_PRT2_LCD_EN
sw2__MASK EQU 0x02
sw2__PORT EQU 2
sw2__PRT EQU CYREG_PRT2_PRT
sw2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
sw2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
sw2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
sw2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
sw2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
sw2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
sw2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
sw2__PS EQU CYREG_PRT2_PS
sw2__SHIFT EQU 1
sw2__SLW EQU CYREG_PRT2_SLW

; sw3
sw3__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
sw3__0__MASK EQU 0x04
sw3__0__PC EQU CYREG_PRT2_PC2
sw3__0__PORT EQU 2
sw3__0__SHIFT EQU 2
sw3__AG EQU CYREG_PRT2_AG
sw3__AMUX EQU CYREG_PRT2_AMUX
sw3__BIE EQU CYREG_PRT2_BIE
sw3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
sw3__BYP EQU CYREG_PRT2_BYP
sw3__CTL EQU CYREG_PRT2_CTL
sw3__DM0 EQU CYREG_PRT2_DM0
sw3__DM1 EQU CYREG_PRT2_DM1
sw3__DM2 EQU CYREG_PRT2_DM2
sw3__DR EQU CYREG_PRT2_DR
sw3__INP_DIS EQU CYREG_PRT2_INP_DIS
sw3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
sw3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
sw3__LCD_EN EQU CYREG_PRT2_LCD_EN
sw3__MASK EQU 0x04
sw3__PORT EQU 2
sw3__PRT EQU CYREG_PRT2_PRT
sw3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
sw3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
sw3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
sw3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
sw3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
sw3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
sw3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
sw3__PS EQU CYREG_PRT2_PS
sw3__SHIFT EQU 2
sw3__SLW EQU CYREG_PRT2_SLW

; sw4
sw4__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
sw4__0__MASK EQU 0x08
sw4__0__PC EQU CYREG_PRT2_PC3
sw4__0__PORT EQU 2
sw4__0__SHIFT EQU 3
sw4__AG EQU CYREG_PRT2_AG
sw4__AMUX EQU CYREG_PRT2_AMUX
sw4__BIE EQU CYREG_PRT2_BIE
sw4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
sw4__BYP EQU CYREG_PRT2_BYP
sw4__CTL EQU CYREG_PRT2_CTL
sw4__DM0 EQU CYREG_PRT2_DM0
sw4__DM1 EQU CYREG_PRT2_DM1
sw4__DM2 EQU CYREG_PRT2_DM2
sw4__DR EQU CYREG_PRT2_DR
sw4__INP_DIS EQU CYREG_PRT2_INP_DIS
sw4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
sw4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
sw4__LCD_EN EQU CYREG_PRT2_LCD_EN
sw4__MASK EQU 0x08
sw4__PORT EQU 2
sw4__PRT EQU CYREG_PRT2_PRT
sw4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
sw4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
sw4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
sw4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
sw4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
sw4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
sw4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
sw4__PS EQU CYREG_PRT2_PS
sw4__SHIFT EQU 3
sw4__SLW EQU CYREG_PRT2_SLW

; sw5
sw5__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
sw5__0__MASK EQU 0x10
sw5__0__PC EQU CYREG_PRT2_PC4
sw5__0__PORT EQU 2
sw5__0__SHIFT EQU 4
sw5__AG EQU CYREG_PRT2_AG
sw5__AMUX EQU CYREG_PRT2_AMUX
sw5__BIE EQU CYREG_PRT2_BIE
sw5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
sw5__BYP EQU CYREG_PRT2_BYP
sw5__CTL EQU CYREG_PRT2_CTL
sw5__DM0 EQU CYREG_PRT2_DM0
sw5__DM1 EQU CYREG_PRT2_DM1
sw5__DM2 EQU CYREG_PRT2_DM2
sw5__DR EQU CYREG_PRT2_DR
sw5__INP_DIS EQU CYREG_PRT2_INP_DIS
sw5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
sw5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
sw5__LCD_EN EQU CYREG_PRT2_LCD_EN
sw5__MASK EQU 0x10
sw5__PORT EQU 2
sw5__PRT EQU CYREG_PRT2_PRT
sw5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
sw5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
sw5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
sw5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
sw5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
sw5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
sw5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
sw5__PS EQU CYREG_PRT2_PS
sw5__SHIFT EQU 4
sw5__SLW EQU CYREG_PRT2_SLW

; led1
led1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
led1__0__MASK EQU 0x80
led1__0__PC EQU CYREG_PRT1_PC7
led1__0__PORT EQU 1
led1__0__SHIFT EQU 7
led1__AG EQU CYREG_PRT1_AG
led1__AMUX EQU CYREG_PRT1_AMUX
led1__BIE EQU CYREG_PRT1_BIE
led1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
led1__BYP EQU CYREG_PRT1_BYP
led1__CTL EQU CYREG_PRT1_CTL
led1__DM0 EQU CYREG_PRT1_DM0
led1__DM1 EQU CYREG_PRT1_DM1
led1__DM2 EQU CYREG_PRT1_DM2
led1__DR EQU CYREG_PRT1_DR
led1__INP_DIS EQU CYREG_PRT1_INP_DIS
led1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
led1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
led1__LCD_EN EQU CYREG_PRT1_LCD_EN
led1__MASK EQU 0x80
led1__PORT EQU 1
led1__PRT EQU CYREG_PRT1_PRT
led1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
led1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
led1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
led1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
led1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
led1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
led1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
led1__PS EQU CYREG_PRT1_PS
led1__SHIFT EQU 7
led1__SLW EQU CYREG_PRT1_SLW

; led2
led2__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
led2__0__MASK EQU 0x40
led2__0__PC EQU CYREG_PRT1_PC6
led2__0__PORT EQU 1
led2__0__SHIFT EQU 6
led2__AG EQU CYREG_PRT1_AG
led2__AMUX EQU CYREG_PRT1_AMUX
led2__BIE EQU CYREG_PRT1_BIE
led2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
led2__BYP EQU CYREG_PRT1_BYP
led2__CTL EQU CYREG_PRT1_CTL
led2__DM0 EQU CYREG_PRT1_DM0
led2__DM1 EQU CYREG_PRT1_DM1
led2__DM2 EQU CYREG_PRT1_DM2
led2__DR EQU CYREG_PRT1_DR
led2__INP_DIS EQU CYREG_PRT1_INP_DIS
led2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
led2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
led2__LCD_EN EQU CYREG_PRT1_LCD_EN
led2__MASK EQU 0x40
led2__PORT EQU 1
led2__PRT EQU CYREG_PRT1_PRT
led2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
led2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
led2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
led2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
led2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
led2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
led2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
led2__PS EQU CYREG_PRT1_PS
led2__SHIFT EQU 6
led2__SLW EQU CYREG_PRT1_SLW

; led3
led3__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
led3__0__MASK EQU 0x20
led3__0__PC EQU CYREG_PRT1_PC5
led3__0__PORT EQU 1
led3__0__SHIFT EQU 5
led3__AG EQU CYREG_PRT1_AG
led3__AMUX EQU CYREG_PRT1_AMUX
led3__BIE EQU CYREG_PRT1_BIE
led3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
led3__BYP EQU CYREG_PRT1_BYP
led3__CTL EQU CYREG_PRT1_CTL
led3__DM0 EQU CYREG_PRT1_DM0
led3__DM1 EQU CYREG_PRT1_DM1
led3__DM2 EQU CYREG_PRT1_DM2
led3__DR EQU CYREG_PRT1_DR
led3__INP_DIS EQU CYREG_PRT1_INP_DIS
led3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
led3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
led3__LCD_EN EQU CYREG_PRT1_LCD_EN
led3__MASK EQU 0x20
led3__PORT EQU 1
led3__PRT EQU CYREG_PRT1_PRT
led3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
led3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
led3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
led3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
led3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
led3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
led3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
led3__PS EQU CYREG_PRT1_PS
led3__SHIFT EQU 5
led3__SLW EQU CYREG_PRT1_SLW

; led4
led4__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
led4__0__MASK EQU 0x10
led4__0__PC EQU CYREG_PRT1_PC4
led4__0__PORT EQU 1
led4__0__SHIFT EQU 4
led4__AG EQU CYREG_PRT1_AG
led4__AMUX EQU CYREG_PRT1_AMUX
led4__BIE EQU CYREG_PRT1_BIE
led4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
led4__BYP EQU CYREG_PRT1_BYP
led4__CTL EQU CYREG_PRT1_CTL
led4__DM0 EQU CYREG_PRT1_DM0
led4__DM1 EQU CYREG_PRT1_DM1
led4__DM2 EQU CYREG_PRT1_DM2
led4__DR EQU CYREG_PRT1_DR
led4__INP_DIS EQU CYREG_PRT1_INP_DIS
led4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
led4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
led4__LCD_EN EQU CYREG_PRT1_LCD_EN
led4__MASK EQU 0x10
led4__PORT EQU 1
led4__PRT EQU CYREG_PRT1_PRT
led4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
led4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
led4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
led4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
led4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
led4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
led4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
led4__PS EQU CYREG_PRT1_PS
led4__SHIFT EQU 4
led4__SLW EQU CYREG_PRT1_SLW

; led5
led5__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
led5__0__MASK EQU 0x04
led5__0__PC EQU CYREG_PRT1_PC2
led5__0__PORT EQU 1
led5__0__SHIFT EQU 2
led5__AG EQU CYREG_PRT1_AG
led5__AMUX EQU CYREG_PRT1_AMUX
led5__BIE EQU CYREG_PRT1_BIE
led5__BIT_MASK EQU CYREG_PRT1_BIT_MASK
led5__BYP EQU CYREG_PRT1_BYP
led5__CTL EQU CYREG_PRT1_CTL
led5__DM0 EQU CYREG_PRT1_DM0
led5__DM1 EQU CYREG_PRT1_DM1
led5__DM2 EQU CYREG_PRT1_DM2
led5__DR EQU CYREG_PRT1_DR
led5__INP_DIS EQU CYREG_PRT1_INP_DIS
led5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
led5__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
led5__LCD_EN EQU CYREG_PRT1_LCD_EN
led5__MASK EQU 0x04
led5__PORT EQU 1
led5__PRT EQU CYREG_PRT1_PRT
led5__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
led5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
led5__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
led5__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
led5__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
led5__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
led5__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
led5__PS EQU CYREG_PRT1_PS
led5__SHIFT EQU 2
led5__SLW EQU CYREG_PRT1_SLW

; led6
led6__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
led6__0__MASK EQU 0x01
led6__0__PC EQU CYREG_PRT12_PC0
led6__0__PORT EQU 12
led6__0__SHIFT EQU 0
led6__AG EQU CYREG_PRT12_AG
led6__BIE EQU CYREG_PRT12_BIE
led6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
led6__BYP EQU CYREG_PRT12_BYP
led6__DM0 EQU CYREG_PRT12_DM0
led6__DM1 EQU CYREG_PRT12_DM1
led6__DM2 EQU CYREG_PRT12_DM2
led6__DR EQU CYREG_PRT12_DR
led6__INP_DIS EQU CYREG_PRT12_INP_DIS
led6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
led6__MASK EQU 0x01
led6__PORT EQU 12
led6__PRT EQU CYREG_PRT12_PRT
led6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
led6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
led6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
led6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
led6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
led6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
led6__PS EQU CYREG_PRT12_PS
led6__SHIFT EQU 0
led6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
led6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
led6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
led6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
led6__SLW EQU CYREG_PRT12_SLW

; led7
led7__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
led7__0__MASK EQU 0x02
led7__0__PC EQU CYREG_PRT12_PC1
led7__0__PORT EQU 12
led7__0__SHIFT EQU 1
led7__AG EQU CYREG_PRT12_AG
led7__BIE EQU CYREG_PRT12_BIE
led7__BIT_MASK EQU CYREG_PRT12_BIT_MASK
led7__BYP EQU CYREG_PRT12_BYP
led7__DM0 EQU CYREG_PRT12_DM0
led7__DM1 EQU CYREG_PRT12_DM1
led7__DM2 EQU CYREG_PRT12_DM2
led7__DR EQU CYREG_PRT12_DR
led7__INP_DIS EQU CYREG_PRT12_INP_DIS
led7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
led7__MASK EQU 0x02
led7__PORT EQU 12
led7__PRT EQU CYREG_PRT12_PRT
led7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
led7__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
led7__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
led7__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
led7__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
led7__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
led7__PS EQU CYREG_PRT12_PS
led7__SHIFT EQU 1
led7__SIO_CFG EQU CYREG_PRT12_SIO_CFG
led7__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
led7__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
led7__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
led7__SLW EQU CYREG_PRT12_SLW

; led8
led8__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
led8__0__MASK EQU 0x04
led8__0__PC EQU CYREG_PRT12_PC2
led8__0__PORT EQU 12
led8__0__SHIFT EQU 2
led8__AG EQU CYREG_PRT12_AG
led8__BIE EQU CYREG_PRT12_BIE
led8__BIT_MASK EQU CYREG_PRT12_BIT_MASK
led8__BYP EQU CYREG_PRT12_BYP
led8__DM0 EQU CYREG_PRT12_DM0
led8__DM1 EQU CYREG_PRT12_DM1
led8__DM2 EQU CYREG_PRT12_DM2
led8__DR EQU CYREG_PRT12_DR
led8__INP_DIS EQU CYREG_PRT12_INP_DIS
led8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
led8__MASK EQU 0x04
led8__PORT EQU 12
led8__PRT EQU CYREG_PRT12_PRT
led8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
led8__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
led8__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
led8__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
led8__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
led8__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
led8__PS EQU CYREG_PRT12_PS
led8__SHIFT EQU 2
led8__SIO_CFG EQU CYREG_PRT12_SIO_CFG
led8__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
led8__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
led8__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
led8__SLW EQU CYREG_PRT12_SLW

; led9
led9__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
led9__0__MASK EQU 0x08
led9__0__PC EQU CYREG_PRT12_PC3
led9__0__PORT EQU 12
led9__0__SHIFT EQU 3
led9__AG EQU CYREG_PRT12_AG
led9__BIE EQU CYREG_PRT12_BIE
led9__BIT_MASK EQU CYREG_PRT12_BIT_MASK
led9__BYP EQU CYREG_PRT12_BYP
led9__DM0 EQU CYREG_PRT12_DM0
led9__DM1 EQU CYREG_PRT12_DM1
led9__DM2 EQU CYREG_PRT12_DM2
led9__DR EQU CYREG_PRT12_DR
led9__INP_DIS EQU CYREG_PRT12_INP_DIS
led9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
led9__MASK EQU 0x08
led9__PORT EQU 12
led9__PRT EQU CYREG_PRT12_PRT
led9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
led9__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
led9__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
led9__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
led9__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
led9__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
led9__PS EQU CYREG_PRT12_PS
led9__SHIFT EQU 3
led9__SIO_CFG EQU CYREG_PRT12_SIO_CFG
led9__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
led9__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
led9__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
led9__SLW EQU CYREG_PRT12_SLW

; led10
led10__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
led10__0__MASK EQU 0x10
led10__0__PC EQU CYREG_PRT12_PC4
led10__0__PORT EQU 12
led10__0__SHIFT EQU 4
led10__AG EQU CYREG_PRT12_AG
led10__BIE EQU CYREG_PRT12_BIE
led10__BIT_MASK EQU CYREG_PRT12_BIT_MASK
led10__BYP EQU CYREG_PRT12_BYP
led10__DM0 EQU CYREG_PRT12_DM0
led10__DM1 EQU CYREG_PRT12_DM1
led10__DM2 EQU CYREG_PRT12_DM2
led10__DR EQU CYREG_PRT12_DR
led10__INP_DIS EQU CYREG_PRT12_INP_DIS
led10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
led10__MASK EQU 0x10
led10__PORT EQU 12
led10__PRT EQU CYREG_PRT12_PRT
led10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
led10__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
led10__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
led10__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
led10__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
led10__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
led10__PS EQU CYREG_PRT12_PS
led10__SHIFT EQU 4
led10__SIO_CFG EQU CYREG_PRT12_SIO_CFG
led10__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
led10__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
led10__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
led10__SLW EQU CYREG_PRT12_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
