//
// Copyright (c) 2015 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//  * Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//  * Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in the
//    documentation and/or other materials provided with the distribution.
//  * Neither the name of NVIDIA CORPORATION nor the names of its
//    contributors may be used to endorse or promote products derived
//    from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
// OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARSCE_HSM_H_INC_
#define ___ARSCE_HSM_H_INC_

// Register SCE_HSM_CONFIG_0
#define SCE_HSM_CONFIG_0                        _MK_ADDR_CONST(0x0)
#define SCE_HSM_CONFIG_0_SECURE                         0x0
#define SCE_HSM_CONFIG_0_SCR                    0
#define SCE_HSM_CONFIG_0_WORD_COUNT                     0x1
#define SCE_HSM_CONFIG_0_RESET_VAL                      _MK_MASK_CONST(0x2)
#define SCE_HSM_CONFIG_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define SCE_HSM_CONFIG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_CONFIG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_CONFIG_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define SCE_HSM_CONFIG_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define SCE_HSM_CONFIG_0_SLCG_OVR_ON_SHIFT                      _MK_SHIFT_CONST(4)
#define SCE_HSM_CONFIG_0_SLCG_OVR_ON_FIELD                      _MK_FIELD_CONST(0x1, SCE_HSM_CONFIG_0_SLCG_OVR_ON_SHIFT)
#define SCE_HSM_CONFIG_0_SLCG_OVR_ON_RANGE                      4:4
#define SCE_HSM_CONFIG_0_SLCG_OVR_ON_WOFFSET                    0x0
#define SCE_HSM_CONFIG_0_SLCG_OVR_ON_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_CONFIG_0_SLCG_OVR_ON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCE_HSM_CONFIG_0_SLCG_OVR_ON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCE_HSM_CONFIG_0_SLCG_OVR_ON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define SCE_HSM_CONFIG_0_FORCE_ERR_DIS_SHIFT                    _MK_SHIFT_CONST(3)
#define SCE_HSM_CONFIG_0_FORCE_ERR_DIS_FIELD                    _MK_FIELD_CONST(0x1, SCE_HSM_CONFIG_0_FORCE_ERR_DIS_SHIFT)
#define SCE_HSM_CONFIG_0_FORCE_ERR_DIS_RANGE                    3:3
#define SCE_HSM_CONFIG_0_FORCE_ERR_DIS_WOFFSET                  0x0
#define SCE_HSM_CONFIG_0_FORCE_ERR_DIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_CONFIG_0_FORCE_ERR_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCE_HSM_CONFIG_0_FORCE_ERR_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_CONFIG_0_FORCE_ERR_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SCE_HSM_CONFIG_0_GPIO_AUTOLOCK_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define SCE_HSM_CONFIG_0_GPIO_AUTOLOCK_EN_FIELD                 _MK_FIELD_CONST(0x1, SCE_HSM_CONFIG_0_GPIO_AUTOLOCK_EN_SHIFT)
#define SCE_HSM_CONFIG_0_GPIO_AUTOLOCK_EN_RANGE                 2:2
#define SCE_HSM_CONFIG_0_GPIO_AUTOLOCK_EN_WOFFSET                       0x0
#define SCE_HSM_CONFIG_0_GPIO_AUTOLOCK_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_CONFIG_0_GPIO_AUTOLOCK_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SCE_HSM_CONFIG_0_GPIO_AUTOLOCK_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_CONFIG_0_GPIO_AUTOLOCK_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define SCE_HSM_CONFIG_0_DESCRAMBLE_WERR_EN_SHIFT                       _MK_SHIFT_CONST(1)
#define SCE_HSM_CONFIG_0_DESCRAMBLE_WERR_EN_FIELD                       _MK_FIELD_CONST(0x1, SCE_HSM_CONFIG_0_DESCRAMBLE_WERR_EN_SHIFT)
#define SCE_HSM_CONFIG_0_DESCRAMBLE_WERR_EN_RANGE                       1:1
#define SCE_HSM_CONFIG_0_DESCRAMBLE_WERR_EN_WOFFSET                     0x0
#define SCE_HSM_CONFIG_0_DESCRAMBLE_WERR_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define SCE_HSM_CONFIG_0_DESCRAMBLE_WERR_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SCE_HSM_CONFIG_0_DESCRAMBLE_WERR_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_CONFIG_0_DESCRAMBLE_WERR_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SCE_HSM_CONFIG_0_LOCK_SHIFT                     _MK_SHIFT_CONST(0)
#define SCE_HSM_CONFIG_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, SCE_HSM_CONFIG_0_LOCK_SHIFT)
#define SCE_HSM_CONFIG_0_LOCK_RANGE                     0:0
#define SCE_HSM_CONFIG_0_LOCK_WOFFSET                   0x0
#define SCE_HSM_CONFIG_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCE_HSM_CONFIG_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCE_HSM_CONFIG_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_CONFIG_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register SCE_HSM_ERR_STATUS_0
#define SCE_HSM_ERR_STATUS_0                    _MK_ADDR_CONST(0x4)
#define SCE_HSM_ERR_STATUS_0_SECURE                     0x0
#define SCE_HSM_ERR_STATUS_0_SCR                        0
#define SCE_HSM_ERR_STATUS_0_WORD_COUNT                         0x1
#define SCE_HSM_ERR_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define SCE_HSM_ERR_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define SCE_HSM_ERR_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_0_GPIO_WERR_SHIFT                    _MK_SHIFT_CONST(1)
#define SCE_HSM_ERR_STATUS_0_GPIO_WERR_FIELD                    _MK_FIELD_CONST(0x1, SCE_HSM_ERR_STATUS_0_GPIO_WERR_SHIFT)
#define SCE_HSM_ERR_STATUS_0_GPIO_WERR_RANGE                    1:1
#define SCE_HSM_ERR_STATUS_0_GPIO_WERR_WOFFSET                  0x0
#define SCE_HSM_ERR_STATUS_0_GPIO_WERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_0_GPIO_WERR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCE_HSM_ERR_STATUS_0_GPIO_WERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_0_GPIO_WERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SCE_HSM_ERR_STATUS_0_RSTREQ_WERR_SHIFT                  _MK_SHIFT_CONST(0)
#define SCE_HSM_ERR_STATUS_0_RSTREQ_WERR_FIELD                  _MK_FIELD_CONST(0x1, SCE_HSM_ERR_STATUS_0_RSTREQ_WERR_SHIFT)
#define SCE_HSM_ERR_STATUS_0_RSTREQ_WERR_RANGE                  0:0
#define SCE_HSM_ERR_STATUS_0_RSTREQ_WERR_WOFFSET                        0x0
#define SCE_HSM_ERR_STATUS_0_RSTREQ_WERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_0_RSTREQ_WERR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCE_HSM_ERR_STATUS_0_RSTREQ_WERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_0_RSTREQ_WERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SCE_HSM_ERR_STATUS_CLR_0
#define SCE_HSM_ERR_STATUS_CLR_0                        _MK_ADDR_CONST(0x8)
#define SCE_HSM_ERR_STATUS_CLR_0_SECURE                         0x0
#define SCE_HSM_ERR_STATUS_CLR_0_SCR                    0
#define SCE_HSM_ERR_STATUS_CLR_0_WORD_COUNT                     0x1
#define SCE_HSM_ERR_STATUS_CLR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_CLR_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define SCE_HSM_ERR_STATUS_CLR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_CLR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_CLR_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define SCE_HSM_ERR_STATUS_CLR_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define SCE_HSM_ERR_STATUS_CLR_0_GPIO_WERR_CLR_SHIFT                    _MK_SHIFT_CONST(1)
#define SCE_HSM_ERR_STATUS_CLR_0_GPIO_WERR_CLR_FIELD                    _MK_FIELD_CONST(0x1, SCE_HSM_ERR_STATUS_CLR_0_GPIO_WERR_CLR_SHIFT)
#define SCE_HSM_ERR_STATUS_CLR_0_GPIO_WERR_CLR_RANGE                    1:1
#define SCE_HSM_ERR_STATUS_CLR_0_GPIO_WERR_CLR_WOFFSET                  0x0
#define SCE_HSM_ERR_STATUS_CLR_0_GPIO_WERR_CLR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_CLR_0_GPIO_WERR_CLR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCE_HSM_ERR_STATUS_CLR_0_GPIO_WERR_CLR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_CLR_0_GPIO_WERR_CLR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SCE_HSM_ERR_STATUS_CLR_0_RSTREQ_WERR_CLR_SHIFT                  _MK_SHIFT_CONST(0)
#define SCE_HSM_ERR_STATUS_CLR_0_RSTREQ_WERR_CLR_FIELD                  _MK_FIELD_CONST(0x1, SCE_HSM_ERR_STATUS_CLR_0_RSTREQ_WERR_CLR_SHIFT)
#define SCE_HSM_ERR_STATUS_CLR_0_RSTREQ_WERR_CLR_RANGE                  0:0
#define SCE_HSM_ERR_STATUS_CLR_0_RSTREQ_WERR_CLR_WOFFSET                        0x0
#define SCE_HSM_ERR_STATUS_CLR_0_RSTREQ_WERR_CLR_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_CLR_0_RSTREQ_WERR_CLR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCE_HSM_ERR_STATUS_CLR_0_RSTREQ_WERR_CLR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_CLR_0_RSTREQ_WERR_CLR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SCE_HSM_ERR_STATUS_SET_0
#define SCE_HSM_ERR_STATUS_SET_0                        _MK_ADDR_CONST(0xc)
#define SCE_HSM_ERR_STATUS_SET_0_SECURE                         0x0
#define SCE_HSM_ERR_STATUS_SET_0_SCR                    0
#define SCE_HSM_ERR_STATUS_SET_0_WORD_COUNT                     0x1
#define SCE_HSM_ERR_STATUS_SET_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_SET_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define SCE_HSM_ERR_STATUS_SET_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_SET_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_SET_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define SCE_HSM_ERR_STATUS_SET_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define SCE_HSM_ERR_STATUS_SET_0_GPIO_WERR_SET_SHIFT                    _MK_SHIFT_CONST(1)
#define SCE_HSM_ERR_STATUS_SET_0_GPIO_WERR_SET_FIELD                    _MK_FIELD_CONST(0x1, SCE_HSM_ERR_STATUS_SET_0_GPIO_WERR_SET_SHIFT)
#define SCE_HSM_ERR_STATUS_SET_0_GPIO_WERR_SET_RANGE                    1:1
#define SCE_HSM_ERR_STATUS_SET_0_GPIO_WERR_SET_WOFFSET                  0x0
#define SCE_HSM_ERR_STATUS_SET_0_GPIO_WERR_SET_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_SET_0_GPIO_WERR_SET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCE_HSM_ERR_STATUS_SET_0_GPIO_WERR_SET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_SET_0_GPIO_WERR_SET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SCE_HSM_ERR_STATUS_SET_0_RSTREQ_WERR_SET_SHIFT                  _MK_SHIFT_CONST(0)
#define SCE_HSM_ERR_STATUS_SET_0_RSTREQ_WERR_SET_FIELD                  _MK_FIELD_CONST(0x1, SCE_HSM_ERR_STATUS_SET_0_RSTREQ_WERR_SET_SHIFT)
#define SCE_HSM_ERR_STATUS_SET_0_RSTREQ_WERR_SET_RANGE                  0:0
#define SCE_HSM_ERR_STATUS_SET_0_RSTREQ_WERR_SET_WOFFSET                        0x0
#define SCE_HSM_ERR_STATUS_SET_0_RSTREQ_WERR_SET_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_SET_0_RSTREQ_WERR_SET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCE_HSM_ERR_STATUS_SET_0_RSTREQ_WERR_SET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCE_HSM_ERR_STATUS_SET_0_RSTREQ_WERR_SET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SCE_HSM_GPIO_STATUS_0
#define SCE_HSM_GPIO_STATUS_0                   _MK_ADDR_CONST(0x10)
#define SCE_HSM_GPIO_STATUS_0_SECURE                    0x0
#define SCE_HSM_GPIO_STATUS_0_SCR                       0
#define SCE_HSM_GPIO_STATUS_0_WORD_COUNT                        0x1
#define SCE_HSM_GPIO_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define SCE_HSM_GPIO_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define SCE_HSM_GPIO_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define SCE_HSM_GPIO_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_STATUS_0_GPIO_SHIFT                        _MK_SHIFT_CONST(0)
#define SCE_HSM_GPIO_STATUS_0_GPIO_FIELD                        _MK_FIELD_CONST(0x1, SCE_HSM_GPIO_STATUS_0_GPIO_SHIFT)
#define SCE_HSM_GPIO_STATUS_0_GPIO_RANGE                        0:0
#define SCE_HSM_GPIO_STATUS_0_GPIO_WOFFSET                      0x0
#define SCE_HSM_GPIO_STATUS_0_GPIO_DEFAULT                      _MK_MASK_CONST(0x1)
#define SCE_HSM_GPIO_STATUS_0_GPIO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCE_HSM_GPIO_STATUS_0_GPIO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_STATUS_0_GPIO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SCE_HSM_GPIO_CLR_0
#define SCE_HSM_GPIO_CLR_0                      _MK_ADDR_CONST(0x14)
#define SCE_HSM_GPIO_CLR_0_SECURE                       0x0
#define SCE_HSM_GPIO_CLR_0_SCR                  0
#define SCE_HSM_GPIO_CLR_0_WORD_COUNT                   0x1
#define SCE_HSM_GPIO_CLR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_CLR_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_CLR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_CLR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_CLR_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_CLR_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_CLR_0_DESCRAMBLE_SHIFT                     _MK_SHIFT_CONST(0)
#define SCE_HSM_GPIO_CLR_0_DESCRAMBLE_FIELD                     _MK_FIELD_CONST(0xffffffff, SCE_HSM_GPIO_CLR_0_DESCRAMBLE_SHIFT)
#define SCE_HSM_GPIO_CLR_0_DESCRAMBLE_RANGE                     31:0
#define SCE_HSM_GPIO_CLR_0_DESCRAMBLE_WOFFSET                   0x0
#define SCE_HSM_GPIO_CLR_0_DESCRAMBLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_CLR_0_DESCRAMBLE_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_CLR_0_DESCRAMBLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_CLR_0_DESCRAMBLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register SCE_HSM_GPIO_SET_0
#define SCE_HSM_GPIO_SET_0                      _MK_ADDR_CONST(0x18)
#define SCE_HSM_GPIO_SET_0_SECURE                       0x0
#define SCE_HSM_GPIO_SET_0_SCR                  0
#define SCE_HSM_GPIO_SET_0_WORD_COUNT                   0x1
#define SCE_HSM_GPIO_SET_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_SET_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define SCE_HSM_GPIO_SET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_SET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_SET_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define SCE_HSM_GPIO_SET_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define SCE_HSM_GPIO_SET_0_GPIO_SHIFT                   _MK_SHIFT_CONST(0)
#define SCE_HSM_GPIO_SET_0_GPIO_FIELD                   _MK_FIELD_CONST(0x1, SCE_HSM_GPIO_SET_0_GPIO_SHIFT)
#define SCE_HSM_GPIO_SET_0_GPIO_RANGE                   0:0
#define SCE_HSM_GPIO_SET_0_GPIO_WOFFSET                 0x0
#define SCE_HSM_GPIO_SET_0_GPIO_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_SET_0_GPIO_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCE_HSM_GPIO_SET_0_GPIO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_SET_0_GPIO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register SCE_HSM_GPIO_CLR_PULSE_WIDTH_0
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0                  _MK_ADDR_CONST(0x1c)
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_SECURE                   0x0
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_SCR                      0
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_WORD_COUNT                       0x1
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_PULSE_WIDTH_SHIFT                        _MK_SHIFT_CONST(0)
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_PULSE_WIDTH_FIELD                        _MK_FIELD_CONST(0xffff, SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_PULSE_WIDTH_SHIFT)
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_PULSE_WIDTH_RANGE                        15:0
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_PULSE_WIDTH_WOFFSET                      0x0
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_PULSE_WIDTH_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_PULSE_WIDTH_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_PULSE_WIDTH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_CLR_PULSE_WIDTH_0_PULSE_WIDTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SCE_HSM_RSTREQ_0
#define SCE_HSM_RSTREQ_0                        _MK_ADDR_CONST(0x20)
#define SCE_HSM_RSTREQ_0_SECURE                         0x0
#define SCE_HSM_RSTREQ_0_SCR                    0
#define SCE_HSM_RSTREQ_0_WORD_COUNT                     0x1
#define SCE_HSM_RSTREQ_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define SCE_HSM_RSTREQ_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RSTREQ_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_RSTREQ_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_RSTREQ_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RSTREQ_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RSTREQ_0_DESCRAMBLE_SHIFT                       _MK_SHIFT_CONST(0)
#define SCE_HSM_RSTREQ_0_DESCRAMBLE_FIELD                       _MK_FIELD_CONST(0xffffffff, SCE_HSM_RSTREQ_0_DESCRAMBLE_SHIFT)
#define SCE_HSM_RSTREQ_0_DESCRAMBLE_RANGE                       31:0
#define SCE_HSM_RSTREQ_0_DESCRAMBLE_WOFFSET                     0x0
#define SCE_HSM_RSTREQ_0_DESCRAMBLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCE_HSM_RSTREQ_0_DESCRAMBLE_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RSTREQ_0_DESCRAMBLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_RSTREQ_0_DESCRAMBLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SCE_HSM_SCRAMBLE_0
#define SCE_HSM_SCRAMBLE_0                      _MK_ADDR_CONST(0x24)
#define SCE_HSM_SCRAMBLE_0_SECURE                       0x0
#define SCE_HSM_SCRAMBLE_0_SCR                  0
#define SCE_HSM_SCRAMBLE_0_WORD_COUNT                   0x1
#define SCE_HSM_SCRAMBLE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_SCRAMBLE_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_SCRAMBLE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_SCRAMBLE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_SCRAMBLE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_SCRAMBLE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_SCRAMBLE_0_SCRAMBLE_SHIFT                       _MK_SHIFT_CONST(0)
#define SCE_HSM_SCRAMBLE_0_SCRAMBLE_FIELD                       _MK_FIELD_CONST(0xffffffff, SCE_HSM_SCRAMBLE_0_SCRAMBLE_SHIFT)
#define SCE_HSM_SCRAMBLE_0_SCRAMBLE_RANGE                       31:0
#define SCE_HSM_SCRAMBLE_0_SCRAMBLE_WOFFSET                     0x0
#define SCE_HSM_SCRAMBLE_0_SCRAMBLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCE_HSM_SCRAMBLE_0_SCRAMBLE_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_SCRAMBLE_0_SCRAMBLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_SCRAMBLE_0_SCRAMBLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SCE_HSM_HP_INT_STATUS_0
#define SCE_HSM_HP_INT_STATUS_0                 _MK_ADDR_CONST(0x100)
#define SCE_HSM_HP_INT_STATUS_0_SECURE                  0x0
#define SCE_HSM_HP_INT_STATUS_0_SCR                     0
#define SCE_HSM_HP_INT_STATUS_0_WORD_COUNT                      0x1
#define SCE_HSM_HP_INT_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_HP_INT_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_HP_INT_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_0_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define SCE_HSM_HP_INT_STATUS_0_STATUS_FIELD                    _MK_FIELD_CONST(0xffffffff, SCE_HSM_HP_INT_STATUS_0_STATUS_SHIFT)
#define SCE_HSM_HP_INT_STATUS_0_STATUS_RANGE                    31:0
#define SCE_HSM_HP_INT_STATUS_0_STATUS_WOFFSET                  0x0
#define SCE_HSM_HP_INT_STATUS_0_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_0_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_HP_INT_STATUS_0_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_0_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register SCE_HSM_HP_INT_STATUS
#define SCE_HSM_HP_INT_STATUS                   _MK_ADDR_CONST(0x100)
#define SCE_HSM_HP_INT_STATUS_SECURE                    0x0
#define SCE_HSM_HP_INT_STATUS_SCR                       0
#define SCE_HSM_HP_INT_STATUS_WORD_COUNT                        0x1
#define SCE_HSM_HP_INT_STATUS_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_HP_INT_STATUS_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_HP_INT_STATUS_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_STATUS_SHIFT                      _MK_SHIFT_CONST(0)
#define SCE_HSM_HP_INT_STATUS_STATUS_FIELD                      _MK_FIELD_CONST(0xffffffff, SCE_HSM_HP_INT_STATUS_STATUS_SHIFT)
#define SCE_HSM_HP_INT_STATUS_STATUS_RANGE                      31:0
#define SCE_HSM_HP_INT_STATUS_STATUS_WOFFSET                    0x0
#define SCE_HSM_HP_INT_STATUS_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_HP_INT_STATUS_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register SCE_HSM_HP_INT_STATUS_1
#define SCE_HSM_HP_INT_STATUS_1                 _MK_ADDR_CONST(0x104)
#define SCE_HSM_HP_INT_STATUS_1_SECURE                  0x0
#define SCE_HSM_HP_INT_STATUS_1_SCR                     0
#define SCE_HSM_HP_INT_STATUS_1_WORD_COUNT                      0x1
#define SCE_HSM_HP_INT_STATUS_1_RESET_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_1_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_HP_INT_STATUS_1_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_1_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_1_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_HP_INT_STATUS_1_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_1_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define SCE_HSM_HP_INT_STATUS_1_STATUS_FIELD                    _MK_FIELD_CONST(0xffffffff, SCE_HSM_HP_INT_STATUS_1_STATUS_SHIFT)
#define SCE_HSM_HP_INT_STATUS_1_STATUS_RANGE                    31:0
#define SCE_HSM_HP_INT_STATUS_1_STATUS_WOFFSET                  0x0
#define SCE_HSM_HP_INT_STATUS_1_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_1_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_HP_INT_STATUS_1_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_1_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register SCE_HSM_HP_INT_STATUS_2
#define SCE_HSM_HP_INT_STATUS_2                 _MK_ADDR_CONST(0x108)
#define SCE_HSM_HP_INT_STATUS_2_SECURE                  0x0
#define SCE_HSM_HP_INT_STATUS_2_SCR                     0
#define SCE_HSM_HP_INT_STATUS_2_WORD_COUNT                      0x1
#define SCE_HSM_HP_INT_STATUS_2_RESET_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_2_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_HP_INT_STATUS_2_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_2_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_2_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_HP_INT_STATUS_2_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_2_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define SCE_HSM_HP_INT_STATUS_2_STATUS_FIELD                    _MK_FIELD_CONST(0xffffffff, SCE_HSM_HP_INT_STATUS_2_STATUS_SHIFT)
#define SCE_HSM_HP_INT_STATUS_2_STATUS_RANGE                    31:0
#define SCE_HSM_HP_INT_STATUS_2_STATUS_WOFFSET                  0x0
#define SCE_HSM_HP_INT_STATUS_2_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_2_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_HP_INT_STATUS_2_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_HP_INT_STATUS_2_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 268 [0x10c]

// Reserved address 272 [0x110]

// Reserved address 276 [0x114]

// Reserved address 280 [0x118]

// Reserved address 284 [0x11c]

// Reserved address 288 [0x120]

// Reserved address 292 [0x124]

// Reserved address 296 [0x128]

// Reserved address 300 [0x12c]

// Reserved address 304 [0x130]

// Reserved address 308 [0x134]

// Reserved address 312 [0x138]

// Reserved address 316 [0x13c]

// Register SCE_HSM_LP_INT_STATUS_0
#define SCE_HSM_LP_INT_STATUS_0                 _MK_ADDR_CONST(0x140)
#define SCE_HSM_LP_INT_STATUS_0_SECURE                  0x0
#define SCE_HSM_LP_INT_STATUS_0_SCR                     0
#define SCE_HSM_LP_INT_STATUS_0_WORD_COUNT                      0x1
#define SCE_HSM_LP_INT_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_LP_INT_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_LP_INT_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_0_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define SCE_HSM_LP_INT_STATUS_0_STATUS_FIELD                    _MK_FIELD_CONST(0xffffffff, SCE_HSM_LP_INT_STATUS_0_STATUS_SHIFT)
#define SCE_HSM_LP_INT_STATUS_0_STATUS_RANGE                    31:0
#define SCE_HSM_LP_INT_STATUS_0_STATUS_WOFFSET                  0x0
#define SCE_HSM_LP_INT_STATUS_0_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_0_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_LP_INT_STATUS_0_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_0_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register SCE_HSM_LP_INT_STATUS
#define SCE_HSM_LP_INT_STATUS                   _MK_ADDR_CONST(0x140)
#define SCE_HSM_LP_INT_STATUS_SECURE                    0x0
#define SCE_HSM_LP_INT_STATUS_SCR                       0
#define SCE_HSM_LP_INT_STATUS_WORD_COUNT                        0x1
#define SCE_HSM_LP_INT_STATUS_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_LP_INT_STATUS_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_LP_INT_STATUS_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_STATUS_SHIFT                      _MK_SHIFT_CONST(0)
#define SCE_HSM_LP_INT_STATUS_STATUS_FIELD                      _MK_FIELD_CONST(0xffffffff, SCE_HSM_LP_INT_STATUS_STATUS_SHIFT)
#define SCE_HSM_LP_INT_STATUS_STATUS_RANGE                      31:0
#define SCE_HSM_LP_INT_STATUS_STATUS_WOFFSET                    0x0
#define SCE_HSM_LP_INT_STATUS_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_LP_INT_STATUS_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register SCE_HSM_LP_INT_STATUS_1
#define SCE_HSM_LP_INT_STATUS_1                 _MK_ADDR_CONST(0x144)
#define SCE_HSM_LP_INT_STATUS_1_SECURE                  0x0
#define SCE_HSM_LP_INT_STATUS_1_SCR                     0
#define SCE_HSM_LP_INT_STATUS_1_WORD_COUNT                      0x1
#define SCE_HSM_LP_INT_STATUS_1_RESET_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_1_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_LP_INT_STATUS_1_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_1_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_1_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_LP_INT_STATUS_1_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_1_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define SCE_HSM_LP_INT_STATUS_1_STATUS_FIELD                    _MK_FIELD_CONST(0xffffffff, SCE_HSM_LP_INT_STATUS_1_STATUS_SHIFT)
#define SCE_HSM_LP_INT_STATUS_1_STATUS_RANGE                    31:0
#define SCE_HSM_LP_INT_STATUS_1_STATUS_WOFFSET                  0x0
#define SCE_HSM_LP_INT_STATUS_1_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_1_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_LP_INT_STATUS_1_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_1_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register SCE_HSM_LP_INT_STATUS_2
#define SCE_HSM_LP_INT_STATUS_2                 _MK_ADDR_CONST(0x148)
#define SCE_HSM_LP_INT_STATUS_2_SECURE                  0x0
#define SCE_HSM_LP_INT_STATUS_2_SCR                     0
#define SCE_HSM_LP_INT_STATUS_2_WORD_COUNT                      0x1
#define SCE_HSM_LP_INT_STATUS_2_RESET_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_2_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_LP_INT_STATUS_2_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_2_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_2_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_LP_INT_STATUS_2_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_2_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define SCE_HSM_LP_INT_STATUS_2_STATUS_FIELD                    _MK_FIELD_CONST(0xffffffff, SCE_HSM_LP_INT_STATUS_2_STATUS_SHIFT)
#define SCE_HSM_LP_INT_STATUS_2_STATUS_RANGE                    31:0
#define SCE_HSM_LP_INT_STATUS_2_STATUS_WOFFSET                  0x0
#define SCE_HSM_LP_INT_STATUS_2_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_2_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_LP_INT_STATUS_2_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_LP_INT_STATUS_2_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 332 [0x14c]

// Reserved address 336 [0x150]

// Reserved address 340 [0x154]

// Reserved address 344 [0x158]

// Reserved address 348 [0x15c]

// Reserved address 352 [0x160]

// Reserved address 356 [0x164]

// Reserved address 360 [0x168]

// Reserved address 364 [0x16c]

// Reserved address 368 [0x170]

// Reserved address 372 [0x174]

// Reserved address 376 [0x178]

// Reserved address 380 [0x17c]

// Register SCE_HSM_RAW_INT_STATUS_0
#define SCE_HSM_RAW_INT_STATUS_0                        _MK_ADDR_CONST(0x180)
#define SCE_HSM_RAW_INT_STATUS_0_SECURE                         0x0
#define SCE_HSM_RAW_INT_STATUS_0_SCR                    0
#define SCE_HSM_RAW_INT_STATUS_0_WORD_COUNT                     0x1
#define SCE_HSM_RAW_INT_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RAW_INT_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RAW_INT_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_0_STATUS_SHIFT                   _MK_SHIFT_CONST(0)
#define SCE_HSM_RAW_INT_STATUS_0_STATUS_FIELD                   _MK_FIELD_CONST(0xffffffff, SCE_HSM_RAW_INT_STATUS_0_STATUS_SHIFT)
#define SCE_HSM_RAW_INT_STATUS_0_STATUS_RANGE                   31:0
#define SCE_HSM_RAW_INT_STATUS_0_STATUS_WOFFSET                 0x0
#define SCE_HSM_RAW_INT_STATUS_0_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_0_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RAW_INT_STATUS_0_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_0_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register SCE_HSM_RAW_INT_STATUS
#define SCE_HSM_RAW_INT_STATUS                  _MK_ADDR_CONST(0x180)
#define SCE_HSM_RAW_INT_STATUS_SECURE                   0x0
#define SCE_HSM_RAW_INT_STATUS_SCR                      0
#define SCE_HSM_RAW_INT_STATUS_WORD_COUNT                       0x1
#define SCE_HSM_RAW_INT_STATUS_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RAW_INT_STATUS_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RAW_INT_STATUS_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_STATUS_SHIFT                     _MK_SHIFT_CONST(0)
#define SCE_HSM_RAW_INT_STATUS_STATUS_FIELD                     _MK_FIELD_CONST(0xffffffff, SCE_HSM_RAW_INT_STATUS_STATUS_SHIFT)
#define SCE_HSM_RAW_INT_STATUS_STATUS_RANGE                     31:0
#define SCE_HSM_RAW_INT_STATUS_STATUS_WOFFSET                   0x0
#define SCE_HSM_RAW_INT_STATUS_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RAW_INT_STATUS_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register SCE_HSM_RAW_INT_STATUS_1
#define SCE_HSM_RAW_INT_STATUS_1                        _MK_ADDR_CONST(0x184)
#define SCE_HSM_RAW_INT_STATUS_1_SECURE                         0x0
#define SCE_HSM_RAW_INT_STATUS_1_SCR                    0
#define SCE_HSM_RAW_INT_STATUS_1_WORD_COUNT                     0x1
#define SCE_HSM_RAW_INT_STATUS_1_RESET_VAL                      _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_1_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RAW_INT_STATUS_1_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_1_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RAW_INT_STATUS_1_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_1_STATUS_SHIFT                   _MK_SHIFT_CONST(0)
#define SCE_HSM_RAW_INT_STATUS_1_STATUS_FIELD                   _MK_FIELD_CONST(0xffffffff, SCE_HSM_RAW_INT_STATUS_1_STATUS_SHIFT)
#define SCE_HSM_RAW_INT_STATUS_1_STATUS_RANGE                   31:0
#define SCE_HSM_RAW_INT_STATUS_1_STATUS_WOFFSET                 0x0
#define SCE_HSM_RAW_INT_STATUS_1_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_1_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RAW_INT_STATUS_1_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_1_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register SCE_HSM_RAW_INT_STATUS_2
#define SCE_HSM_RAW_INT_STATUS_2                        _MK_ADDR_CONST(0x188)
#define SCE_HSM_RAW_INT_STATUS_2_SECURE                         0x0
#define SCE_HSM_RAW_INT_STATUS_2_SCR                    0
#define SCE_HSM_RAW_INT_STATUS_2_WORD_COUNT                     0x1
#define SCE_HSM_RAW_INT_STATUS_2_RESET_VAL                      _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_2_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RAW_INT_STATUS_2_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_2_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RAW_INT_STATUS_2_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_2_STATUS_SHIFT                   _MK_SHIFT_CONST(0)
#define SCE_HSM_RAW_INT_STATUS_2_STATUS_FIELD                   _MK_FIELD_CONST(0xffffffff, SCE_HSM_RAW_INT_STATUS_2_STATUS_SHIFT)
#define SCE_HSM_RAW_INT_STATUS_2_STATUS_RANGE                   31:0
#define SCE_HSM_RAW_INT_STATUS_2_STATUS_WOFFSET                 0x0
#define SCE_HSM_RAW_INT_STATUS_2_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_2_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_RAW_INT_STATUS_2_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_RAW_INT_STATUS_2_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 396 [0x18c]

// Reserved address 400 [0x190]

// Reserved address 404 [0x194]

// Reserved address 408 [0x198]

// Reserved address 412 [0x19c]

// Reserved address 416 [0x1a0]

// Reserved address 420 [0x1a4]

// Reserved address 424 [0x1a8]

// Reserved address 428 [0x1ac]

// Reserved address 432 [0x1b0]

// Reserved address 436 [0x1b4]

// Reserved address 440 [0x1b8]

// Reserved address 444 [0x1bc]

// Register SCE_HSM_GPIO_EN_0
#define SCE_HSM_GPIO_EN_0                       _MK_ADDR_CONST(0x1c0)
#define SCE_HSM_GPIO_EN_0_SECURE                        0x0
#define SCE_HSM_GPIO_EN_0_SCR                   0
#define SCE_HSM_GPIO_EN_0_WORD_COUNT                    0x1
#define SCE_HSM_GPIO_EN_0_RESET_VAL                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_0_GPIO_EN_SHIFT                 _MK_SHIFT_CONST(0)
#define SCE_HSM_GPIO_EN_0_GPIO_EN_FIELD                 _MK_FIELD_CONST(0xffffffff, SCE_HSM_GPIO_EN_0_GPIO_EN_SHIFT)
#define SCE_HSM_GPIO_EN_0_GPIO_EN_RANGE                 31:0
#define SCE_HSM_GPIO_EN_0_GPIO_EN_WOFFSET                       0x0
#define SCE_HSM_GPIO_EN_0_GPIO_EN_DEFAULT                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_0_GPIO_EN_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_0_GPIO_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_0_GPIO_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_0_GPIO_EN_INIT_ENUM                     -1


// Register SCE_HSM_GPIO_EN
#define SCE_HSM_GPIO_EN                 _MK_ADDR_CONST(0x1c0)
#define SCE_HSM_GPIO_EN_SECURE                  0x0
#define SCE_HSM_GPIO_EN_SCR                     0
#define SCE_HSM_GPIO_EN_WORD_COUNT                      0x1
#define SCE_HSM_GPIO_EN_RESET_VAL                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_GPIO_EN_SHIFT                   _MK_SHIFT_CONST(0)
#define SCE_HSM_GPIO_EN_GPIO_EN_FIELD                   _MK_FIELD_CONST(0xffffffff, SCE_HSM_GPIO_EN_GPIO_EN_SHIFT)
#define SCE_HSM_GPIO_EN_GPIO_EN_RANGE                   31:0
#define SCE_HSM_GPIO_EN_GPIO_EN_WOFFSET                 0x0
#define SCE_HSM_GPIO_EN_GPIO_EN_DEFAULT                 _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_GPIO_EN_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_GPIO_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_GPIO_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_GPIO_EN_INIT_ENUM                       -1


// Register SCE_HSM_GPIO_EN_1
#define SCE_HSM_GPIO_EN_1                       _MK_ADDR_CONST(0x1c4)
#define SCE_HSM_GPIO_EN_1_SECURE                        0x0
#define SCE_HSM_GPIO_EN_1_SCR                   0
#define SCE_HSM_GPIO_EN_1_WORD_COUNT                    0x1
#define SCE_HSM_GPIO_EN_1_RESET_VAL                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_1_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_1_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_1_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_1_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_1_GPIO_EN_SHIFT                 _MK_SHIFT_CONST(0)
#define SCE_HSM_GPIO_EN_1_GPIO_EN_FIELD                 _MK_FIELD_CONST(0xffffffff, SCE_HSM_GPIO_EN_1_GPIO_EN_SHIFT)
#define SCE_HSM_GPIO_EN_1_GPIO_EN_RANGE                 31:0
#define SCE_HSM_GPIO_EN_1_GPIO_EN_WOFFSET                       0x0
#define SCE_HSM_GPIO_EN_1_GPIO_EN_DEFAULT                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_1_GPIO_EN_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_1_GPIO_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_1_GPIO_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_1_GPIO_EN_INIT_ENUM                     -1


// Register SCE_HSM_GPIO_EN_2
#define SCE_HSM_GPIO_EN_2                       _MK_ADDR_CONST(0x1c8)
#define SCE_HSM_GPIO_EN_2_SECURE                        0x0
#define SCE_HSM_GPIO_EN_2_SCR                   0
#define SCE_HSM_GPIO_EN_2_WORD_COUNT                    0x1
#define SCE_HSM_GPIO_EN_2_RESET_VAL                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_2_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_2_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_2_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_2_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_2_GPIO_EN_SHIFT                 _MK_SHIFT_CONST(0)
#define SCE_HSM_GPIO_EN_2_GPIO_EN_FIELD                 _MK_FIELD_CONST(0xffffffff, SCE_HSM_GPIO_EN_2_GPIO_EN_SHIFT)
#define SCE_HSM_GPIO_EN_2_GPIO_EN_RANGE                 31:0
#define SCE_HSM_GPIO_EN_2_GPIO_EN_WOFFSET                       0x0
#define SCE_HSM_GPIO_EN_2_GPIO_EN_DEFAULT                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_2_GPIO_EN_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_GPIO_EN_2_GPIO_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_2_GPIO_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_GPIO_EN_2_GPIO_EN_INIT_ENUM                     -1


// Reserved address 460 [0x1cc]

// Reserved address 464 [0x1d0]

// Reserved address 468 [0x1d4]

// Reserved address 472 [0x1d8]

// Reserved address 476 [0x1dc]

// Reserved address 480 [0x1e0]

// Reserved address 484 [0x1e4]

// Reserved address 488 [0x1e8]

// Reserved address 492 [0x1ec]

// Reserved address 496 [0x1f0]

// Reserved address 500 [0x1f4]

// Reserved address 504 [0x1f8]

// Reserved address 508 [0x1fc]

// Register SCE_HSM_INT_EN_0
#define SCE_HSM_INT_EN_0                        _MK_ADDR_CONST(0x200)
#define SCE_HSM_INT_EN_0_SECURE                         0x0
#define SCE_HSM_INT_EN_0_SCR                    0
#define SCE_HSM_INT_EN_0_WORD_COUNT                     0x1
#define SCE_HSM_INT_EN_0_RESET_VAL                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_0_INT_EN_SHIFT                   _MK_SHIFT_CONST(0)
#define SCE_HSM_INT_EN_0_INT_EN_FIELD                   _MK_FIELD_CONST(0xffffffff, SCE_HSM_INT_EN_0_INT_EN_SHIFT)
#define SCE_HSM_INT_EN_0_INT_EN_RANGE                   31:0
#define SCE_HSM_INT_EN_0_INT_EN_WOFFSET                 0x0
#define SCE_HSM_INT_EN_0_INT_EN_DEFAULT                 _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_0_INT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_0_INT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_0_INT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_0_INT_EN_INIT_ENUM                       -1


// Register SCE_HSM_INT_EN
#define SCE_HSM_INT_EN                  _MK_ADDR_CONST(0x200)
#define SCE_HSM_INT_EN_SECURE                   0x0
#define SCE_HSM_INT_EN_SCR                      0
#define SCE_HSM_INT_EN_WORD_COUNT                       0x1
#define SCE_HSM_INT_EN_RESET_VAL                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_INT_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define SCE_HSM_INT_EN_INT_EN_FIELD                     _MK_FIELD_CONST(0xffffffff, SCE_HSM_INT_EN_INT_EN_SHIFT)
#define SCE_HSM_INT_EN_INT_EN_RANGE                     31:0
#define SCE_HSM_INT_EN_INT_EN_WOFFSET                   0x0
#define SCE_HSM_INT_EN_INT_EN_DEFAULT                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_INT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_INT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_INT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_INT_EN_INIT_ENUM                 -1


// Register SCE_HSM_INT_EN_1
#define SCE_HSM_INT_EN_1                        _MK_ADDR_CONST(0x204)
#define SCE_HSM_INT_EN_1_SECURE                         0x0
#define SCE_HSM_INT_EN_1_SCR                    0
#define SCE_HSM_INT_EN_1_WORD_COUNT                     0x1
#define SCE_HSM_INT_EN_1_RESET_VAL                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_1_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_1_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_1_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_1_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_1_INT_EN_SHIFT                   _MK_SHIFT_CONST(0)
#define SCE_HSM_INT_EN_1_INT_EN_FIELD                   _MK_FIELD_CONST(0xffffffff, SCE_HSM_INT_EN_1_INT_EN_SHIFT)
#define SCE_HSM_INT_EN_1_INT_EN_RANGE                   31:0
#define SCE_HSM_INT_EN_1_INT_EN_WOFFSET                 0x0
#define SCE_HSM_INT_EN_1_INT_EN_DEFAULT                 _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_1_INT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_1_INT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_1_INT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_1_INT_EN_INIT_ENUM                       -1


// Register SCE_HSM_INT_EN_2
#define SCE_HSM_INT_EN_2                        _MK_ADDR_CONST(0x208)
#define SCE_HSM_INT_EN_2_SECURE                         0x0
#define SCE_HSM_INT_EN_2_SCR                    0
#define SCE_HSM_INT_EN_2_WORD_COUNT                     0x1
#define SCE_HSM_INT_EN_2_RESET_VAL                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_2_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_2_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_2_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_2_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_2_INT_EN_SHIFT                   _MK_SHIFT_CONST(0)
#define SCE_HSM_INT_EN_2_INT_EN_FIELD                   _MK_FIELD_CONST(0xffffffff, SCE_HSM_INT_EN_2_INT_EN_SHIFT)
#define SCE_HSM_INT_EN_2_INT_EN_RANGE                   31:0
#define SCE_HSM_INT_EN_2_INT_EN_WOFFSET                 0x0
#define SCE_HSM_INT_EN_2_INT_EN_DEFAULT                 _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_2_INT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INT_EN_2_INT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_2_INT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCE_HSM_INT_EN_2_INT_EN_INIT_ENUM                       -1


// Reserved address 524 [0x20c]

// Reserved address 528 [0x210]

// Reserved address 532 [0x214]

// Reserved address 536 [0x218]

// Reserved address 540 [0x21c]

// Reserved address 544 [0x220]

// Reserved address 548 [0x224]

// Reserved address 552 [0x228]

// Reserved address 556 [0x22c]

// Reserved address 560 [0x230]

// Reserved address 564 [0x234]

// Reserved address 568 [0x238]

// Reserved address 572 [0x23c]

// Register SCE_HSM_INTR_CLASS_0
#define SCE_HSM_INTR_CLASS_0                    _MK_ADDR_CONST(0x240)
#define SCE_HSM_INTR_CLASS_0_SECURE                     0x0
#define SCE_HSM_INTR_CLASS_0_SCR                        0
#define SCE_HSM_INTR_CLASS_0_WORD_COUNT                         0x1
#define SCE_HSM_INTR_CLASS_0_RESET_VAL                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_0_INTR_CLASS_SHIFT                   _MK_SHIFT_CONST(0)
#define SCE_HSM_INTR_CLASS_0_INTR_CLASS_FIELD                   _MK_FIELD_CONST(0xffffffff, SCE_HSM_INTR_CLASS_0_INTR_CLASS_SHIFT)
#define SCE_HSM_INTR_CLASS_0_INTR_CLASS_RANGE                   31:0
#define SCE_HSM_INTR_CLASS_0_INTR_CLASS_WOFFSET                 0x0
#define SCE_HSM_INTR_CLASS_0_INTR_CLASS_DEFAULT                 _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_0_INTR_CLASS_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_0_INTR_CLASS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_0_INTR_CLASS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_0_INTR_CLASS_INIT_ENUM                       -1


// Register SCE_HSM_INTR_CLASS
#define SCE_HSM_INTR_CLASS                      _MK_ADDR_CONST(0x240)
#define SCE_HSM_INTR_CLASS_SECURE                       0x0
#define SCE_HSM_INTR_CLASS_SCR                  0
#define SCE_HSM_INTR_CLASS_WORD_COUNT                   0x1
#define SCE_HSM_INTR_CLASS_RESET_VAL                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_INTR_CLASS_SHIFT                     _MK_SHIFT_CONST(0)
#define SCE_HSM_INTR_CLASS_INTR_CLASS_FIELD                     _MK_FIELD_CONST(0xffffffff, SCE_HSM_INTR_CLASS_INTR_CLASS_SHIFT)
#define SCE_HSM_INTR_CLASS_INTR_CLASS_RANGE                     31:0
#define SCE_HSM_INTR_CLASS_INTR_CLASS_WOFFSET                   0x0
#define SCE_HSM_INTR_CLASS_INTR_CLASS_DEFAULT                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_INTR_CLASS_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_INTR_CLASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_INTR_CLASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_INTR_CLASS_INIT_ENUM                 -1


// Register SCE_HSM_INTR_CLASS_1
#define SCE_HSM_INTR_CLASS_1                    _MK_ADDR_CONST(0x244)
#define SCE_HSM_INTR_CLASS_1_SECURE                     0x0
#define SCE_HSM_INTR_CLASS_1_SCR                        0
#define SCE_HSM_INTR_CLASS_1_WORD_COUNT                         0x1
#define SCE_HSM_INTR_CLASS_1_RESET_VAL                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_1_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_1_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_1_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_1_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_1_INTR_CLASS_SHIFT                   _MK_SHIFT_CONST(0)
#define SCE_HSM_INTR_CLASS_1_INTR_CLASS_FIELD                   _MK_FIELD_CONST(0xffffffff, SCE_HSM_INTR_CLASS_1_INTR_CLASS_SHIFT)
#define SCE_HSM_INTR_CLASS_1_INTR_CLASS_RANGE                   31:0
#define SCE_HSM_INTR_CLASS_1_INTR_CLASS_WOFFSET                 0x0
#define SCE_HSM_INTR_CLASS_1_INTR_CLASS_DEFAULT                 _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_1_INTR_CLASS_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_1_INTR_CLASS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_1_INTR_CLASS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_1_INTR_CLASS_INIT_ENUM                       -1


// Register SCE_HSM_INTR_CLASS_2
#define SCE_HSM_INTR_CLASS_2                    _MK_ADDR_CONST(0x248)
#define SCE_HSM_INTR_CLASS_2_SECURE                     0x0
#define SCE_HSM_INTR_CLASS_2_SCR                        0
#define SCE_HSM_INTR_CLASS_2_WORD_COUNT                         0x1
#define SCE_HSM_INTR_CLASS_2_RESET_VAL                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_2_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_2_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_2_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_2_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_2_INTR_CLASS_SHIFT                   _MK_SHIFT_CONST(0)
#define SCE_HSM_INTR_CLASS_2_INTR_CLASS_FIELD                   _MK_FIELD_CONST(0xffffffff, SCE_HSM_INTR_CLASS_2_INTR_CLASS_SHIFT)
#define SCE_HSM_INTR_CLASS_2_INTR_CLASS_RANGE                   31:0
#define SCE_HSM_INTR_CLASS_2_INTR_CLASS_WOFFSET                 0x0
#define SCE_HSM_INTR_CLASS_2_INTR_CLASS_DEFAULT                 _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_2_INTR_CLASS_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_INTR_CLASS_2_INTR_CLASS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_2_INTR_CLASS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCE_HSM_INTR_CLASS_2_INTR_CLASS_INIT_ENUM                       -1


// Reserved address 588 [0x24c]

// Reserved address 592 [0x250]

// Reserved address 596 [0x254]

// Reserved address 600 [0x258]

// Reserved address 604 [0x25c]

// Reserved address 608 [0x260]

// Reserved address 612 [0x264]

// Reserved address 616 [0x268]

// Reserved address 620 [0x26c]

// Reserved address 624 [0x270]

// Reserved address 628 [0x274]

// Reserved address 632 [0x278]

// Reserved address 636 [0x27c]

// Register SCE_HSM_TIMER_EN_0
#define SCE_HSM_TIMER_EN_0                      _MK_ADDR_CONST(0x280)
#define SCE_HSM_TIMER_EN_0_SECURE                       0x0
#define SCE_HSM_TIMER_EN_0_SCR                  0
#define SCE_HSM_TIMER_EN_0_WORD_COUNT                   0x1
#define SCE_HSM_TIMER_EN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_0_TIMER_EN_SHIFT                       _MK_SHIFT_CONST(0)
#define SCE_HSM_TIMER_EN_0_TIMER_EN_FIELD                       _MK_FIELD_CONST(0xffffffff, SCE_HSM_TIMER_EN_0_TIMER_EN_SHIFT)
#define SCE_HSM_TIMER_EN_0_TIMER_EN_RANGE                       31:0
#define SCE_HSM_TIMER_EN_0_TIMER_EN_WOFFSET                     0x0
#define SCE_HSM_TIMER_EN_0_TIMER_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_0_TIMER_EN_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_0_TIMER_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_0_TIMER_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SCE_HSM_TIMER_EN
#define SCE_HSM_TIMER_EN                        _MK_ADDR_CONST(0x280)
#define SCE_HSM_TIMER_EN_SECURE                         0x0
#define SCE_HSM_TIMER_EN_SCR                    0
#define SCE_HSM_TIMER_EN_WORD_COUNT                     0x1
#define SCE_HSM_TIMER_EN_RESET_VAL                      _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_TIMER_EN_SHIFT                 _MK_SHIFT_CONST(0)
#define SCE_HSM_TIMER_EN_TIMER_EN_FIELD                 _MK_FIELD_CONST(0xffffffff, SCE_HSM_TIMER_EN_TIMER_EN_SHIFT)
#define SCE_HSM_TIMER_EN_TIMER_EN_RANGE                 31:0
#define SCE_HSM_TIMER_EN_TIMER_EN_WOFFSET                       0x0
#define SCE_HSM_TIMER_EN_TIMER_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_TIMER_EN_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_TIMER_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_TIMER_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register SCE_HSM_TIMER_EN_1
#define SCE_HSM_TIMER_EN_1                      _MK_ADDR_CONST(0x284)
#define SCE_HSM_TIMER_EN_1_SECURE                       0x0
#define SCE_HSM_TIMER_EN_1_SCR                  0
#define SCE_HSM_TIMER_EN_1_WORD_COUNT                   0x1
#define SCE_HSM_TIMER_EN_1_RESET_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_1_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_1_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_1_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_1_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_1_TIMER_EN_SHIFT                       _MK_SHIFT_CONST(0)
#define SCE_HSM_TIMER_EN_1_TIMER_EN_FIELD                       _MK_FIELD_CONST(0xffffffff, SCE_HSM_TIMER_EN_1_TIMER_EN_SHIFT)
#define SCE_HSM_TIMER_EN_1_TIMER_EN_RANGE                       31:0
#define SCE_HSM_TIMER_EN_1_TIMER_EN_WOFFSET                     0x0
#define SCE_HSM_TIMER_EN_1_TIMER_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_1_TIMER_EN_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_1_TIMER_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_1_TIMER_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SCE_HSM_TIMER_EN_2
#define SCE_HSM_TIMER_EN_2                      _MK_ADDR_CONST(0x288)
#define SCE_HSM_TIMER_EN_2_SECURE                       0x0
#define SCE_HSM_TIMER_EN_2_SCR                  0
#define SCE_HSM_TIMER_EN_2_WORD_COUNT                   0x1
#define SCE_HSM_TIMER_EN_2_RESET_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_2_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_2_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_2_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_2_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_2_TIMER_EN_SHIFT                       _MK_SHIFT_CONST(0)
#define SCE_HSM_TIMER_EN_2_TIMER_EN_FIELD                       _MK_FIELD_CONST(0xffffffff, SCE_HSM_TIMER_EN_2_TIMER_EN_SHIFT)
#define SCE_HSM_TIMER_EN_2_TIMER_EN_RANGE                       31:0
#define SCE_HSM_TIMER_EN_2_TIMER_EN_WOFFSET                     0x0
#define SCE_HSM_TIMER_EN_2_TIMER_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_2_TIMER_EN_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_EN_2_TIMER_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_EN_2_TIMER_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 652 [0x28c]

// Reserved address 656 [0x290]

// Reserved address 660 [0x294]

// Reserved address 664 [0x298]

// Reserved address 668 [0x29c]

// Reserved address 672 [0x2a0]

// Reserved address 676 [0x2a4]

// Reserved address 680 [0x2a8]

// Reserved address 684 [0x2ac]

// Reserved address 688 [0x2b0]

// Reserved address 692 [0x2b4]

// Reserved address 696 [0x2b8]

// Reserved address 700 [0x2bc]

// Register SCE_HSM_FORCE_SET_0
#define SCE_HSM_FORCE_SET_0                     _MK_ADDR_CONST(0x300)
#define SCE_HSM_FORCE_SET_0_SECURE                      0x0
#define SCE_HSM_FORCE_SET_0_SCR                         0
#define SCE_HSM_FORCE_SET_0_WORD_COUNT                  0x1
#define SCE_HSM_FORCE_SET_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_0_SET_SHIFT                   _MK_SHIFT_CONST(0)
#define SCE_HSM_FORCE_SET_0_SET_FIELD                   _MK_FIELD_CONST(0xffffffff, SCE_HSM_FORCE_SET_0_SET_SHIFT)
#define SCE_HSM_FORCE_SET_0_SET_RANGE                   31:0
#define SCE_HSM_FORCE_SET_0_SET_WOFFSET                 0x0
#define SCE_HSM_FORCE_SET_0_SET_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_0_SET_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_0_SET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_0_SET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register SCE_HSM_FORCE_SET
#define SCE_HSM_FORCE_SET                       _MK_ADDR_CONST(0x300)
#define SCE_HSM_FORCE_SET_SECURE                        0x0
#define SCE_HSM_FORCE_SET_SCR                   0
#define SCE_HSM_FORCE_SET_WORD_COUNT                    0x1
#define SCE_HSM_FORCE_SET_RESET_VAL                     _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_SET_SHIFT                     _MK_SHIFT_CONST(0)
#define SCE_HSM_FORCE_SET_SET_FIELD                     _MK_FIELD_CONST(0xffffffff, SCE_HSM_FORCE_SET_SET_SHIFT)
#define SCE_HSM_FORCE_SET_SET_RANGE                     31:0
#define SCE_HSM_FORCE_SET_SET_WOFFSET                   0x0
#define SCE_HSM_FORCE_SET_SET_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_SET_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_SET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_SET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register SCE_HSM_FORCE_SET_1
#define SCE_HSM_FORCE_SET_1                     _MK_ADDR_CONST(0x304)
#define SCE_HSM_FORCE_SET_1_SECURE                      0x0
#define SCE_HSM_FORCE_SET_1_SCR                         0
#define SCE_HSM_FORCE_SET_1_WORD_COUNT                  0x1
#define SCE_HSM_FORCE_SET_1_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_1_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_1_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_1_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_1_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_1_SET_SHIFT                   _MK_SHIFT_CONST(0)
#define SCE_HSM_FORCE_SET_1_SET_FIELD                   _MK_FIELD_CONST(0xffffffff, SCE_HSM_FORCE_SET_1_SET_SHIFT)
#define SCE_HSM_FORCE_SET_1_SET_RANGE                   31:0
#define SCE_HSM_FORCE_SET_1_SET_WOFFSET                 0x0
#define SCE_HSM_FORCE_SET_1_SET_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_1_SET_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_1_SET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_1_SET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register SCE_HSM_FORCE_SET_2
#define SCE_HSM_FORCE_SET_2                     _MK_ADDR_CONST(0x308)
#define SCE_HSM_FORCE_SET_2_SECURE                      0x0
#define SCE_HSM_FORCE_SET_2_SCR                         0
#define SCE_HSM_FORCE_SET_2_WORD_COUNT                  0x1
#define SCE_HSM_FORCE_SET_2_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_2_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_2_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_2_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_2_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_2_SET_SHIFT                   _MK_SHIFT_CONST(0)
#define SCE_HSM_FORCE_SET_2_SET_FIELD                   _MK_FIELD_CONST(0xffffffff, SCE_HSM_FORCE_SET_2_SET_SHIFT)
#define SCE_HSM_FORCE_SET_2_SET_RANGE                   31:0
#define SCE_HSM_FORCE_SET_2_SET_WOFFSET                 0x0
#define SCE_HSM_FORCE_SET_2_SET_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_2_SET_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_SET_2_SET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_SET_2_SET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 780 [0x30c]

// Reserved address 784 [0x310]

// Reserved address 788 [0x314]

// Reserved address 792 [0x318]

// Reserved address 796 [0x31c]

// Reserved address 800 [0x320]

// Reserved address 804 [0x324]

// Reserved address 808 [0x328]

// Reserved address 812 [0x32c]

// Reserved address 816 [0x330]

// Reserved address 820 [0x334]

// Reserved address 824 [0x338]

// Reserved address 828 [0x33c]

// Register SCE_HSM_FORCE_CLEAR_0
#define SCE_HSM_FORCE_CLEAR_0                   _MK_ADDR_CONST(0x340)
#define SCE_HSM_FORCE_CLEAR_0_SECURE                    0x0
#define SCE_HSM_FORCE_CLEAR_0_SCR                       0
#define SCE_HSM_FORCE_CLEAR_0_WORD_COUNT                        0x1
#define SCE_HSM_FORCE_CLEAR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_0_CLEAR_SHIFT                       _MK_SHIFT_CONST(0)
#define SCE_HSM_FORCE_CLEAR_0_CLEAR_FIELD                       _MK_FIELD_CONST(0xffffffff, SCE_HSM_FORCE_CLEAR_0_CLEAR_SHIFT)
#define SCE_HSM_FORCE_CLEAR_0_CLEAR_RANGE                       31:0
#define SCE_HSM_FORCE_CLEAR_0_CLEAR_WOFFSET                     0x0
#define SCE_HSM_FORCE_CLEAR_0_CLEAR_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_0_CLEAR_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_0_CLEAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_0_CLEAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SCE_HSM_FORCE_CLEAR
#define SCE_HSM_FORCE_CLEAR                     _MK_ADDR_CONST(0x340)
#define SCE_HSM_FORCE_CLEAR_SECURE                      0x0
#define SCE_HSM_FORCE_CLEAR_SCR                         0
#define SCE_HSM_FORCE_CLEAR_WORD_COUNT                  0x1
#define SCE_HSM_FORCE_CLEAR_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define SCE_HSM_FORCE_CLEAR_CLEAR_FIELD                 _MK_FIELD_CONST(0xffffffff, SCE_HSM_FORCE_CLEAR_CLEAR_SHIFT)
#define SCE_HSM_FORCE_CLEAR_CLEAR_RANGE                 31:0
#define SCE_HSM_FORCE_CLEAR_CLEAR_WOFFSET                       0x0
#define SCE_HSM_FORCE_CLEAR_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register SCE_HSM_FORCE_CLEAR_1
#define SCE_HSM_FORCE_CLEAR_1                   _MK_ADDR_CONST(0x344)
#define SCE_HSM_FORCE_CLEAR_1_SECURE                    0x0
#define SCE_HSM_FORCE_CLEAR_1_SCR                       0
#define SCE_HSM_FORCE_CLEAR_1_WORD_COUNT                        0x1
#define SCE_HSM_FORCE_CLEAR_1_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_1_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_1_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_1_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_1_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_1_CLEAR_SHIFT                       _MK_SHIFT_CONST(0)
#define SCE_HSM_FORCE_CLEAR_1_CLEAR_FIELD                       _MK_FIELD_CONST(0xffffffff, SCE_HSM_FORCE_CLEAR_1_CLEAR_SHIFT)
#define SCE_HSM_FORCE_CLEAR_1_CLEAR_RANGE                       31:0
#define SCE_HSM_FORCE_CLEAR_1_CLEAR_WOFFSET                     0x0
#define SCE_HSM_FORCE_CLEAR_1_CLEAR_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_1_CLEAR_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_1_CLEAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_1_CLEAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SCE_HSM_FORCE_CLEAR_2
#define SCE_HSM_FORCE_CLEAR_2                   _MK_ADDR_CONST(0x348)
#define SCE_HSM_FORCE_CLEAR_2_SECURE                    0x0
#define SCE_HSM_FORCE_CLEAR_2_SCR                       0
#define SCE_HSM_FORCE_CLEAR_2_WORD_COUNT                        0x1
#define SCE_HSM_FORCE_CLEAR_2_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_2_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_2_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_2_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_2_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_2_CLEAR_SHIFT                       _MK_SHIFT_CONST(0)
#define SCE_HSM_FORCE_CLEAR_2_CLEAR_FIELD                       _MK_FIELD_CONST(0xffffffff, SCE_HSM_FORCE_CLEAR_2_CLEAR_SHIFT)
#define SCE_HSM_FORCE_CLEAR_2_CLEAR_RANGE                       31:0
#define SCE_HSM_FORCE_CLEAR_2_CLEAR_WOFFSET                     0x0
#define SCE_HSM_FORCE_CLEAR_2_CLEAR_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_2_CLEAR_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_CLEAR_2_CLEAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_CLEAR_2_CLEAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 844 [0x34c]

// Reserved address 848 [0x350]

// Reserved address 852 [0x354]

// Reserved address 856 [0x358]

// Reserved address 860 [0x35c]

// Reserved address 864 [0x360]

// Reserved address 868 [0x364]

// Reserved address 872 [0x368]

// Reserved address 876 [0x36c]

// Reserved address 880 [0x370]

// Reserved address 884 [0x374]

// Reserved address 888 [0x378]

// Reserved address 892 [0x37c]

// Register SCE_HSM_FORCE_STATUS_0
#define SCE_HSM_FORCE_STATUS_0                  _MK_ADDR_CONST(0x380)
#define SCE_HSM_FORCE_STATUS_0_SECURE                   0x0
#define SCE_HSM_FORCE_STATUS_0_SCR                      0
#define SCE_HSM_FORCE_STATUS_0_WORD_COUNT                       0x1
#define SCE_HSM_FORCE_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_0_STATUS_SHIFT                     _MK_SHIFT_CONST(0)
#define SCE_HSM_FORCE_STATUS_0_STATUS_FIELD                     _MK_FIELD_CONST(0xffffffff, SCE_HSM_FORCE_STATUS_0_STATUS_SHIFT)
#define SCE_HSM_FORCE_STATUS_0_STATUS_RANGE                     31:0
#define SCE_HSM_FORCE_STATUS_0_STATUS_WOFFSET                   0x0
#define SCE_HSM_FORCE_STATUS_0_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_0_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_STATUS_0_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_0_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register SCE_HSM_FORCE_STATUS
#define SCE_HSM_FORCE_STATUS                    _MK_ADDR_CONST(0x380)
#define SCE_HSM_FORCE_STATUS_SECURE                     0x0
#define SCE_HSM_FORCE_STATUS_SCR                        0
#define SCE_HSM_FORCE_STATUS_WORD_COUNT                         0x1
#define SCE_HSM_FORCE_STATUS_RESET_VAL                  _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_STATUS_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_STATUS_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define SCE_HSM_FORCE_STATUS_STATUS_FIELD                       _MK_FIELD_CONST(0xffffffff, SCE_HSM_FORCE_STATUS_STATUS_SHIFT)
#define SCE_HSM_FORCE_STATUS_STATUS_RANGE                       31:0
#define SCE_HSM_FORCE_STATUS_STATUS_WOFFSET                     0x0
#define SCE_HSM_FORCE_STATUS_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_STATUS_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SCE_HSM_FORCE_STATUS_1
#define SCE_HSM_FORCE_STATUS_1                  _MK_ADDR_CONST(0x384)
#define SCE_HSM_FORCE_STATUS_1_SECURE                   0x0
#define SCE_HSM_FORCE_STATUS_1_SCR                      0
#define SCE_HSM_FORCE_STATUS_1_WORD_COUNT                       0x1
#define SCE_HSM_FORCE_STATUS_1_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_1_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_STATUS_1_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_1_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_STATUS_1_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_1_STATUS_SHIFT                     _MK_SHIFT_CONST(0)
#define SCE_HSM_FORCE_STATUS_1_STATUS_FIELD                     _MK_FIELD_CONST(0xffffffff, SCE_HSM_FORCE_STATUS_1_STATUS_SHIFT)
#define SCE_HSM_FORCE_STATUS_1_STATUS_RANGE                     31:0
#define SCE_HSM_FORCE_STATUS_1_STATUS_WOFFSET                   0x0
#define SCE_HSM_FORCE_STATUS_1_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_1_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_STATUS_1_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_1_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register SCE_HSM_FORCE_STATUS_2
#define SCE_HSM_FORCE_STATUS_2                  _MK_ADDR_CONST(0x388)
#define SCE_HSM_FORCE_STATUS_2_SECURE                   0x0
#define SCE_HSM_FORCE_STATUS_2_SCR                      0
#define SCE_HSM_FORCE_STATUS_2_WORD_COUNT                       0x1
#define SCE_HSM_FORCE_STATUS_2_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_2_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_STATUS_2_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_2_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_STATUS_2_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_2_STATUS_SHIFT                     _MK_SHIFT_CONST(0)
#define SCE_HSM_FORCE_STATUS_2_STATUS_FIELD                     _MK_FIELD_CONST(0xffffffff, SCE_HSM_FORCE_STATUS_2_STATUS_SHIFT)
#define SCE_HSM_FORCE_STATUS_2_STATUS_RANGE                     31:0
#define SCE_HSM_FORCE_STATUS_2_STATUS_WOFFSET                   0x0
#define SCE_HSM_FORCE_STATUS_2_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_2_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_FORCE_STATUS_2_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_FORCE_STATUS_2_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register SCE_HSM_TIMER_THRESHOLD_0
#define SCE_HSM_TIMER_THRESHOLD_0                       _MK_ADDR_CONST(0x400)
#define SCE_HSM_TIMER_THRESHOLD_0_SECURE                        0x0
#define SCE_HSM_TIMER_THRESHOLD_0_SCR                   0
#define SCE_HSM_TIMER_THRESHOLD_0_WORD_COUNT                    0x1
#define SCE_HSM_TIMER_THRESHOLD_0_RESET_VAL                     _MK_MASK_CONST(0xffff)
#define SCE_HSM_TIMER_THRESHOLD_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define SCE_HSM_TIMER_THRESHOLD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_THRESHOLD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_THRESHOLD_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define SCE_HSM_TIMER_THRESHOLD_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define SCE_HSM_TIMER_THRESHOLD_0_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define SCE_HSM_TIMER_THRESHOLD_0_VAL_FIELD                     _MK_FIELD_CONST(0xffff, SCE_HSM_TIMER_THRESHOLD_0_VAL_SHIFT)
#define SCE_HSM_TIMER_THRESHOLD_0_VAL_RANGE                     15:0
#define SCE_HSM_TIMER_THRESHOLD_0_VAL_WOFFSET                   0x0
#define SCE_HSM_TIMER_THRESHOLD_0_VAL_DEFAULT                   _MK_MASK_CONST(0xffff)
#define SCE_HSM_TIMER_THRESHOLD_0_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define SCE_HSM_TIMER_THRESHOLD_0_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_THRESHOLD_0_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register SCE_HSM_TIMER_0
#define SCE_HSM_TIMER_0                 _MK_ADDR_CONST(0x404)
#define SCE_HSM_TIMER_0_SECURE                  0x0
#define SCE_HSM_TIMER_0_SCR                     0
#define SCE_HSM_TIMER_0_WORD_COUNT                      0x1
#define SCE_HSM_TIMER_0_RESET_VAL                       _MK_MASK_CONST(0xffff)
#define SCE_HSM_TIMER_0_RESET_MASK                      _MK_MASK_CONST(0x1ffff)
#define SCE_HSM_TIMER_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_0_READ_MASK                       _MK_MASK_CONST(0x1ffff)
#define SCE_HSM_TIMER_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_0_COUNT_EN_SHIFT                  _MK_SHIFT_CONST(16)
#define SCE_HSM_TIMER_0_COUNT_EN_FIELD                  _MK_FIELD_CONST(0x1, SCE_HSM_TIMER_0_COUNT_EN_SHIFT)
#define SCE_HSM_TIMER_0_COUNT_EN_RANGE                  16:16
#define SCE_HSM_TIMER_0_COUNT_EN_WOFFSET                        0x0
#define SCE_HSM_TIMER_0_COUNT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_0_COUNT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCE_HSM_TIMER_0_COUNT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_0_COUNT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SCE_HSM_TIMER_0_CUR_SHIFT                       _MK_SHIFT_CONST(0)
#define SCE_HSM_TIMER_0_CUR_FIELD                       _MK_FIELD_CONST(0xffff, SCE_HSM_TIMER_0_CUR_SHIFT)
#define SCE_HSM_TIMER_0_CUR_RANGE                       15:0
#define SCE_HSM_TIMER_0_CUR_WOFFSET                     0x0
#define SCE_HSM_TIMER_0_CUR_DEFAULT                     _MK_MASK_CONST(0xffff)
#define SCE_HSM_TIMER_0_CUR_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define SCE_HSM_TIMER_0_CUR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_0_CUR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0                      _MK_ADDR_CONST(0x408)
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_SECURE                       0x0
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_SCR                  0
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_WORD_COUNT                   0x1
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_DESCRAMBLE_SHIFT                     _MK_SHIFT_CONST(0)
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_DESCRAMBLE_FIELD                     _MK_FIELD_CONST(0xffffffff, SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_DESCRAMBLE_SHIFT)
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_DESCRAMBLE_RANGE                     31:0
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_DESCRAMBLE_WOFFSET                   0x0
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_DESCRAMBLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_DESCRAMBLE_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_DESCRAMBLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0_DESCRAMBLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register SCE_HSM_TIMER_INPUT_0
#define SCE_HSM_TIMER_INPUT_0                   _MK_ADDR_CONST(0x40c)
#define SCE_HSM_TIMER_INPUT_0_SECURE                    0x0
#define SCE_HSM_TIMER_INPUT_0_SCR                       0
#define SCE_HSM_TIMER_INPUT_0_WORD_COUNT                        0x1
#define SCE_HSM_TIMER_INPUT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_INPUT_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_0_STATUS_SHIFT                      _MK_SHIFT_CONST(0)
#define SCE_HSM_TIMER_INPUT_0_STATUS_FIELD                      _MK_FIELD_CONST(0xffffffff, SCE_HSM_TIMER_INPUT_0_STATUS_SHIFT)
#define SCE_HSM_TIMER_INPUT_0_STATUS_RANGE                      31:0
#define SCE_HSM_TIMER_INPUT_0_STATUS_WOFFSET                    0x0
#define SCE_HSM_TIMER_INPUT_0_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_0_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_0_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_0_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register SCE_HSM_TIMER_INPUT
#define SCE_HSM_TIMER_INPUT                     _MK_ADDR_CONST(0x40c)
#define SCE_HSM_TIMER_INPUT_SECURE                      0x0
#define SCE_HSM_TIMER_INPUT_SCR                         0
#define SCE_HSM_TIMER_INPUT_WORD_COUNT                  0x1
#define SCE_HSM_TIMER_INPUT_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_RESET_MASK                  _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_INPUT_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define SCE_HSM_TIMER_INPUT_STATUS_FIELD                        _MK_FIELD_CONST(0xffffffff, SCE_HSM_TIMER_INPUT_STATUS_SHIFT)
#define SCE_HSM_TIMER_INPUT_STATUS_RANGE                        31:0
#define SCE_HSM_TIMER_INPUT_STATUS_WOFFSET                      0x0
#define SCE_HSM_TIMER_INPUT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SCE_HSM_TIMER_INPUT_1
#define SCE_HSM_TIMER_INPUT_1                   _MK_ADDR_CONST(0x410)
#define SCE_HSM_TIMER_INPUT_1_SECURE                    0x0
#define SCE_HSM_TIMER_INPUT_1_SCR                       0
#define SCE_HSM_TIMER_INPUT_1_WORD_COUNT                        0x1
#define SCE_HSM_TIMER_INPUT_1_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_1_RESET_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_1_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_1_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_INPUT_1_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_1_STATUS_SHIFT                      _MK_SHIFT_CONST(0)
#define SCE_HSM_TIMER_INPUT_1_STATUS_FIELD                      _MK_FIELD_CONST(0xffffffff, SCE_HSM_TIMER_INPUT_1_STATUS_SHIFT)
#define SCE_HSM_TIMER_INPUT_1_STATUS_RANGE                      31:0
#define SCE_HSM_TIMER_INPUT_1_STATUS_WOFFSET                    0x0
#define SCE_HSM_TIMER_INPUT_1_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_1_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_1_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_1_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register SCE_HSM_TIMER_INPUT_2
#define SCE_HSM_TIMER_INPUT_2                   _MK_ADDR_CONST(0x414)
#define SCE_HSM_TIMER_INPUT_2_SECURE                    0x0
#define SCE_HSM_TIMER_INPUT_2_SCR                       0
#define SCE_HSM_TIMER_INPUT_2_WORD_COUNT                        0x1
#define SCE_HSM_TIMER_INPUT_2_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_2_RESET_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_2_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_2_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCE_HSM_TIMER_INPUT_2_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_2_STATUS_SHIFT                      _MK_SHIFT_CONST(0)
#define SCE_HSM_TIMER_INPUT_2_STATUS_FIELD                      _MK_FIELD_CONST(0xffffffff, SCE_HSM_TIMER_INPUT_2_STATUS_SHIFT)
#define SCE_HSM_TIMER_INPUT_2_STATUS_RANGE                      31:0
#define SCE_HSM_TIMER_INPUT_2_STATUS_WOFFSET                    0x0
#define SCE_HSM_TIMER_INPUT_2_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_2_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_2_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCE_HSM_TIMER_INPUT_2_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 1048 [0x418]

// Reserved address 1052 [0x41c]

// Reserved address 1056 [0x420]

// Reserved address 1060 [0x424]

// Reserved address 1064 [0x428]

// Reserved address 1068 [0x42c]

// Reserved address 1072 [0x430]

// Reserved address 1076 [0x434]

// Reserved address 1080 [0x438]

// Reserved address 1084 [0x43c]

// Reserved address 1088 [0x440]

// Reserved address 1092 [0x444]

// Reserved address 1096 [0x448]

// Register SCE_HSM_FMON_CONFIG_0
#define SCE_HSM_FMON_CONFIG_0                   _MK_ADDR_CONST(0x500)
#define SCE_HSM_FMON_CONFIG_0_SECURE                    0x0
#define SCE_HSM_FMON_CONFIG_0_SCR                       0
#define SCE_HSM_FMON_CONFIG_0_WORD_COUNT                        0x1
#define SCE_HSM_FMON_CONFIG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CONFIG_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define SCE_HSM_FMON_CONFIG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CONFIG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CONFIG_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define SCE_HSM_FMON_CONFIG_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define SCE_HSM_FMON_CONFIG_0_ENABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define SCE_HSM_FMON_CONFIG_0_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, SCE_HSM_FMON_CONFIG_0_ENABLE_SHIFT)
#define SCE_HSM_FMON_CONFIG_0_ENABLE_RANGE                      0:0
#define SCE_HSM_FMON_CONFIG_0_ENABLE_WOFFSET                    0x0
#define SCE_HSM_FMON_CONFIG_0_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CONFIG_0_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCE_HSM_FMON_CONFIG_0_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CONFIG_0_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CONFIG_0_ENABLE_INIT_ENUM                  DISABLE
#define SCE_HSM_FMON_CONFIG_0_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define SCE_HSM_FMON_CONFIG_0_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register SCE_HSM_FMON_CLK_CONFIG_0
#define SCE_HSM_FMON_CLK_CONFIG_0                       _MK_ADDR_CONST(0x504)
#define SCE_HSM_FMON_CLK_CONFIG_0_SECURE                        0x0
#define SCE_HSM_FMON_CLK_CONFIG_0_SCR                   0
#define SCE_HSM_FMON_CLK_CONFIG_0_WORD_COUNT                    0x1
#define SCE_HSM_FMON_CLK_CONFIG_0_RESET_VAL                     _MK_MASK_CONST(0xffc00)
#define SCE_HSM_FMON_CLK_CONFIG_0_RESET_MASK                    _MK_MASK_CONST(0xfffff)
#define SCE_HSM_FMON_CLK_CONFIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CLK_CONFIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CLK_CONFIG_0_READ_MASK                     _MK_MASK_CONST(0xfffff)
#define SCE_HSM_FMON_CLK_CONFIG_0_WRITE_MASK                    _MK_MASK_CONST(0xfffff)
#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MAX_SHIFT                 _MK_SHIFT_CONST(10)
#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MAX_FIELD                 _MK_FIELD_CONST(0x3ff, SCE_HSM_FMON_CLK_CONFIG_0_CLK_MAX_SHIFT)
#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MAX_RANGE                 19:10
#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MAX_WOFFSET                       0x0
#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MAX_DEFAULT                       _MK_MASK_CONST(0x3ff)
#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MAX_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MAX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MAX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MIN_SHIFT                 _MK_SHIFT_CONST(0)
#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MIN_FIELD                 _MK_FIELD_CONST(0x3ff, SCE_HSM_FMON_CLK_CONFIG_0_CLK_MIN_SHIFT)
#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MIN_RANGE                 9:0
#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MIN_WOFFSET                       0x0
#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MIN_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MIN_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CLK_CONFIG_0_CLK_MIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0                       _MK_ADDR_CONST(0x508)
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_SECURE                        0x0
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_SCR                   0
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_WORD_COUNT                    0x1
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_CLK_DIV_SHIFT                 _MK_SHIFT_CONST(0)
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_CLK_DIV_FIELD                 _MK_FIELD_CONST(0xffff, SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_CLK_DIV_SHIFT)
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_CLK_DIV_RANGE                 15:0
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_CLK_DIV_WOFFSET                       0x0
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_CLK_DIV_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_CLK_DIV_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_CLK_DIV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0_CLK_DIV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register SCE_HSM_FMON_INTR_CLR_0
#define SCE_HSM_FMON_INTR_CLR_0                 _MK_ADDR_CONST(0x50c)
#define SCE_HSM_FMON_INTR_CLR_0_SECURE                  0x0
#define SCE_HSM_FMON_INTR_CLR_0_SCR                     0
#define SCE_HSM_FMON_INTR_CLR_0_WORD_COUNT                      0x1
#define SCE_HSM_FMON_INTR_CLR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_CLR_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define SCE_HSM_FMON_INTR_CLR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_CLR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_CLR_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define SCE_HSM_FMON_INTR_CLR_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define SCE_HSM_FMON_INTR_CLR_0_INTR_CLR_SHIFT                  _MK_SHIFT_CONST(0)
#define SCE_HSM_FMON_INTR_CLR_0_INTR_CLR_FIELD                  _MK_FIELD_CONST(0x1, SCE_HSM_FMON_INTR_CLR_0_INTR_CLR_SHIFT)
#define SCE_HSM_FMON_INTR_CLR_0_INTR_CLR_RANGE                  0:0
#define SCE_HSM_FMON_INTR_CLR_0_INTR_CLR_WOFFSET                        0x0
#define SCE_HSM_FMON_INTR_CLR_0_INTR_CLR_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_CLR_0_INTR_CLR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCE_HSM_FMON_INTR_CLR_0_INTR_CLR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_CLR_0_INTR_CLR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SCE_HSM_FMON_INTR_MASK_0
#define SCE_HSM_FMON_INTR_MASK_0                        _MK_ADDR_CONST(0x510)
#define SCE_HSM_FMON_INTR_MASK_0_SECURE                         0x0
#define SCE_HSM_FMON_INTR_MASK_0_SCR                    0
#define SCE_HSM_FMON_INTR_MASK_0_WORD_COUNT                     0x1
#define SCE_HSM_FMON_INTR_MASK_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_MASK_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define SCE_HSM_FMON_INTR_MASK_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_MASK_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_MASK_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define SCE_HSM_FMON_INTR_MASK_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define SCE_HSM_FMON_INTR_MASK_0_INTR_MASK_SHIFT                        _MK_SHIFT_CONST(0)
#define SCE_HSM_FMON_INTR_MASK_0_INTR_MASK_FIELD                        _MK_FIELD_CONST(0x1, SCE_HSM_FMON_INTR_MASK_0_INTR_MASK_SHIFT)
#define SCE_HSM_FMON_INTR_MASK_0_INTR_MASK_RANGE                        0:0
#define SCE_HSM_FMON_INTR_MASK_0_INTR_MASK_WOFFSET                      0x0
#define SCE_HSM_FMON_INTR_MASK_0_INTR_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_MASK_0_INTR_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCE_HSM_FMON_INTR_MASK_0_INTR_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_MASK_0_INTR_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SCE_HSM_FMON_INTR_STATUS_0
#define SCE_HSM_FMON_INTR_STATUS_0                      _MK_ADDR_CONST(0x514)
#define SCE_HSM_FMON_INTR_STATUS_0_SECURE                       0x0
#define SCE_HSM_FMON_INTR_STATUS_0_SCR                  0
#define SCE_HSM_FMON_INTR_STATUS_0_WORD_COUNT                   0x1
#define SCE_HSM_FMON_INTR_STATUS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_STATUS_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define SCE_HSM_FMON_INTR_STATUS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_STATUS_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define SCE_HSM_FMON_INTR_STATUS_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_STATUS_0_INTR_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define SCE_HSM_FMON_INTR_STATUS_0_INTR_STATUS_FIELD                    _MK_FIELD_CONST(0x1, SCE_HSM_FMON_INTR_STATUS_0_INTR_STATUS_SHIFT)
#define SCE_HSM_FMON_INTR_STATUS_0_INTR_STATUS_RANGE                    0:0
#define SCE_HSM_FMON_INTR_STATUS_0_INTR_STATUS_WOFFSET                  0x0
#define SCE_HSM_FMON_INTR_STATUS_0_INTR_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_STATUS_0_INTR_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCE_HSM_FMON_INTR_STATUS_0_INTR_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCE_HSM_FMON_INTR_STATUS_0_INTR_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARSCE_HSM_REGS(_op_) \
_op_(SCE_HSM_CONFIG_0) \
_op_(SCE_HSM_ERR_STATUS_0) \
_op_(SCE_HSM_ERR_STATUS_CLR_0) \
_op_(SCE_HSM_ERR_STATUS_SET_0) \
_op_(SCE_HSM_GPIO_STATUS_0) \
_op_(SCE_HSM_GPIO_CLR_0) \
_op_(SCE_HSM_GPIO_SET_0) \
_op_(SCE_HSM_GPIO_CLR_PULSE_WIDTH_0) \
_op_(SCE_HSM_RSTREQ_0) \
_op_(SCE_HSM_SCRAMBLE_0) \
_op_(SCE_HSM_HP_INT_STATUS_0) \
_op_(SCE_HSM_HP_INT_STATUS) \
_op_(SCE_HSM_HP_INT_STATUS_1) \
_op_(SCE_HSM_HP_INT_STATUS_2) \
_op_(SCE_HSM_LP_INT_STATUS_0) \
_op_(SCE_HSM_LP_INT_STATUS) \
_op_(SCE_HSM_LP_INT_STATUS_1) \
_op_(SCE_HSM_LP_INT_STATUS_2) \
_op_(SCE_HSM_RAW_INT_STATUS_0) \
_op_(SCE_HSM_RAW_INT_STATUS) \
_op_(SCE_HSM_RAW_INT_STATUS_1) \
_op_(SCE_HSM_RAW_INT_STATUS_2) \
_op_(SCE_HSM_GPIO_EN_0) \
_op_(SCE_HSM_GPIO_EN) \
_op_(SCE_HSM_GPIO_EN_1) \
_op_(SCE_HSM_GPIO_EN_2) \
_op_(SCE_HSM_INT_EN_0) \
_op_(SCE_HSM_INT_EN) \
_op_(SCE_HSM_INT_EN_1) \
_op_(SCE_HSM_INT_EN_2) \
_op_(SCE_HSM_INTR_CLASS_0) \
_op_(SCE_HSM_INTR_CLASS) \
_op_(SCE_HSM_INTR_CLASS_1) \
_op_(SCE_HSM_INTR_CLASS_2) \
_op_(SCE_HSM_TIMER_EN_0) \
_op_(SCE_HSM_TIMER_EN) \
_op_(SCE_HSM_TIMER_EN_1) \
_op_(SCE_HSM_TIMER_EN_2) \
_op_(SCE_HSM_FORCE_SET_0) \
_op_(SCE_HSM_FORCE_SET) \
_op_(SCE_HSM_FORCE_SET_1) \
_op_(SCE_HSM_FORCE_SET_2) \
_op_(SCE_HSM_FORCE_CLEAR_0) \
_op_(SCE_HSM_FORCE_CLEAR) \
_op_(SCE_HSM_FORCE_CLEAR_1) \
_op_(SCE_HSM_FORCE_CLEAR_2) \
_op_(SCE_HSM_FORCE_STATUS_0) \
_op_(SCE_HSM_FORCE_STATUS) \
_op_(SCE_HSM_FORCE_STATUS_1) \
_op_(SCE_HSM_FORCE_STATUS_2) \
_op_(SCE_HSM_TIMER_THRESHOLD_0) \
_op_(SCE_HSM_TIMER_0) \
_op_(SCE_HSM_TIMER_LOAD_EN_DESCRAMBLE_0) \
_op_(SCE_HSM_TIMER_INPUT_0) \
_op_(SCE_HSM_TIMER_INPUT) \
_op_(SCE_HSM_TIMER_INPUT_1) \
_op_(SCE_HSM_TIMER_INPUT_2) \
_op_(SCE_HSM_FMON_CONFIG_0) \
_op_(SCE_HSM_FMON_CLK_CONFIG_0) \
_op_(SCE_HSM_FMON_CLK_DIVIDER_CONFIG_0) \
_op_(SCE_HSM_FMON_INTR_CLR_0) \
_op_(SCE_HSM_FMON_INTR_MASK_0) \
_op_(SCE_HSM_FMON_INTR_STATUS_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_SCE_HSM    0x00000000

//
// ARSCE_HSM REGISTER BANKS
//

#define SCE_HSM0_FIRST_REG 0x0000 // SCE_HSM_CONFIG_0
#define SCE_HSM0_LAST_REG 0x0024 // SCE_HSM_SCRAMBLE_0
#define SCE_HSM1_FIRST_REG 0x0100 // SCE_HSM_HP_INT_STATUS_0
#define SCE_HSM1_LAST_REG 0x0108 // SCE_HSM_HP_INT_STATUS_2
#define SCE_HSM2_FIRST_REG 0x0140 // SCE_HSM_LP_INT_STATUS_0
#define SCE_HSM2_LAST_REG 0x0148 // SCE_HSM_LP_INT_STATUS_2
#define SCE_HSM3_FIRST_REG 0x0180 // SCE_HSM_RAW_INT_STATUS_0
#define SCE_HSM3_LAST_REG 0x0188 // SCE_HSM_RAW_INT_STATUS_2
#define SCE_HSM4_FIRST_REG 0x01c0 // SCE_HSM_GPIO_EN_0
#define SCE_HSM4_LAST_REG 0x01c8 // SCE_HSM_GPIO_EN_2
#define SCE_HSM5_FIRST_REG 0x0200 // SCE_HSM_INT_EN_0
#define SCE_HSM5_LAST_REG 0x0208 // SCE_HSM_INT_EN_2
#define SCE_HSM6_FIRST_REG 0x0240 // SCE_HSM_INTR_CLASS_0
#define SCE_HSM6_LAST_REG 0x0248 // SCE_HSM_INTR_CLASS_2
#define SCE_HSM7_FIRST_REG 0x0280 // SCE_HSM_TIMER_EN_0
#define SCE_HSM7_LAST_REG 0x0288 // SCE_HSM_TIMER_EN_2
#define SCE_HSM8_FIRST_REG 0x0300 // SCE_HSM_FORCE_SET_0
#define SCE_HSM8_LAST_REG 0x0308 // SCE_HSM_FORCE_SET_2
#define SCE_HSM9_FIRST_REG 0x0340 // SCE_HSM_FORCE_CLEAR_0
#define SCE_HSM9_LAST_REG 0x0348 // SCE_HSM_FORCE_CLEAR_2
#define SCE_HSM10_FIRST_REG 0x0380 // SCE_HSM_FORCE_STATUS_0
#define SCE_HSM10_LAST_REG 0x0388 // SCE_HSM_FORCE_STATUS_2
#define SCE_HSM11_FIRST_REG 0x0400 // SCE_HSM_TIMER_THRESHOLD_0
#define SCE_HSM11_LAST_REG 0x0414 // SCE_HSM_TIMER_INPUT_2
#define SCE_HSM12_FIRST_REG 0x0500 // SCE_HSM_FMON_CONFIG_0
#define SCE_HSM12_LAST_REG 0x0514 // SCE_HSM_FMON_INTR_STATUS_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARSCE_HSM_H_INC_
