
---------- Begin Simulation Statistics ----------
final_tick                                  215846500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142348                       # Simulator instruction rate (inst/s)
host_mem_usage                                 853228                       # Number of bytes of host memory used
host_op_rate                                   180575                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.51                       # Real time elapsed on the host
host_tick_rate                               61446414                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500007                       # Number of instructions simulated
sim_ops                                        634311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000216                       # Number of seconds simulated
sim_ticks                                   215846500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.292135                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   53153                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                55779                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3951                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             92717                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                306                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1078                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              772                       # Number of indirect misses.
system.cpu.branchPred.lookups                  124306                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10200                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          183                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    156051                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   144451                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3296                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      99379                       # Number of branches committed
system.cpu.commit.bw_lim_events                 41438                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             256                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           99316                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               501127                       # Number of instructions committed
system.cpu.commit.committedOps                 635431                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       332054                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.913638                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.741621                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       167945     50.58%     50.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        45678     13.76%     64.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        26687      8.04%     72.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21273      6.41%     78.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        14875      4.48%     83.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         6175      1.86%     85.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         5200      1.57%     86.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2783      0.84%     87.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        41438     12.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       332054                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 7811                       # Number of function calls committed.
system.cpu.commit.int_insts                    562736                       # Number of committed integer instructions.
system.cpu.commit.loads                         93271                       # Number of loads committed
system.cpu.commit.membars                         236                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          501      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           378496     59.57%     59.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3603      0.57%     60.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     60.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1038      0.16%     60.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              4      0.00%     60.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           5192      0.82%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          5160      0.81%     62.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc         7224      1.14%     63.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           1054      0.17%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          7569      1.19%     64.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1013      0.16%     64.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1516      0.24%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            1280      0.20%     65.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2064      0.32%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           93271     14.68%     80.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         126423     19.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            635431                       # Class of committed instruction
system.cpu.commit.refs                         219694                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     47105                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500007                       # Number of Instructions Simulated
system.cpu.committedOps                        634311                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.863378                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.863378                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                131830                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   668                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                52083                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 763702                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    82105                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    118942                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3384                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2535                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 10159                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      124306                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     86144                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        232255                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1992                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         622721                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    8078                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.287949                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             110052                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              63659                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.442502                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             346420                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.281699                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.121202                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   198409     57.27%     57.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    13807      3.99%     61.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    14329      4.14%     65.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    15722      4.54%     69.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    14743      4.26%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    14482      4.18%     78.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    11254      3.25%     81.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     7503      2.17%     83.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    56171     16.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               346420                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           85275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4081                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   108928                       # Number of branches executed
system.cpu.iew.exec_nop                          1533                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.629208                       # Inst execution rate
system.cpu.iew.exec_refs                       243902                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     137989                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   18444                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                108752                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                306                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               775                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               146370                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              735115                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                105913                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8940                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                703321                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    140                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   158                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3384                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   337                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           155                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              281                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           89                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        15479                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        19947                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             65                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3079                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1002                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    602837                       # num instructions consuming a value
system.cpu.iew.wb_count                        697378                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566875                       # average fanout of values written-back
system.cpu.iew.wb_producers                    341733                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.615441                       # insts written-back per cycle
system.cpu.iew.wb_sent                         700422                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   827796                       # number of integer regfile reads
system.cpu.int_regfile_writes                  427442                       # number of integer regfile writes
system.cpu.ipc                               1.158241                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.158241                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               533      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                425545     59.75%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3907      0.55%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1039      0.15%     60.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   4      0.00%     60.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                5196      0.73%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               5160      0.72%     61.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc            7224      1.01%     62.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                1055      0.15%     63.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               7687      1.08%     64.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1159      0.16%     64.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1735      0.24%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 1378      0.19%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2323      0.33%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               107450     15.09%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              140838     19.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 712262                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       23393                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032843                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3402     14.54%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     10      0.04%     14.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc              1032      4.41%     19.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     19.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     19.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     19.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     19.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     19.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     55      0.24%     19.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     60      0.26%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3779     16.15%     35.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 15055     64.36%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 686056                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1697533                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       649262                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            781889                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     733276                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    712262                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 306                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           99249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1215                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        55515                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        346420                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.056065                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.476177                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              157007     45.32%     45.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               36771     10.61%     55.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               24750      7.14%     63.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               38353     11.07%     74.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               25533      7.37%     81.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               19772      5.71%     87.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               16368      4.72%     91.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               11196      3.23%     95.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               16670      4.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          346420                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.649920                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  49066                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              98018                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        48116                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             51007                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2236                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15009                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               108752                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              146370                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  579080                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  21651                       # number of misc regfile writes
system.cpu.numCycles                           431695                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   19437                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                582052                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    725                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    87163                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     53                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1243480                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 751048                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              680883                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    123964                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76311                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3384                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 79308                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    98776                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           889365                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          33164                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2095                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     39185                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            310                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            60992                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1024908                       # The number of ROB reads
system.cpu.rob.rob_writes                     1483929                       # The number of ROB writes
system.cpu.timesIdled                             845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    59687                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   45489                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1800                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3299                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1406                       # Transaction distribution
system.membus.trans_dist::ReadExReq               382                       # Transaction distribution
system.membus.trans_dist::ReadExResp              382                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1406                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            12                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       114432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  114432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1800                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1800    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1800                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2262000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9468750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    215846500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1718                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          215                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          832                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             129                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              393                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             393                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1323                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          395                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           12                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           12                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       137920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        64192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 202112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2123                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000471                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021703                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2122     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2123                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2696500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1188000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1984999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    215846500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  256                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   67                       # number of demand (read+write) hits
system.l2.demand_hits::total                      323                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 256                       # number of overall hits
system.l2.overall_hits::.cpu.data                  67                       # number of overall hits
system.l2.overall_hits::total                     323                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1067                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                721                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1788                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1067                       # number of overall misses
system.l2.overall_misses::.cpu.data               721                       # number of overall misses
system.l2.overall_misses::total                  1788                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     83597000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     58631000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        142228000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83597000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     58631000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       142228000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1323                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              788                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2111                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1323                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             788                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2111                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.806500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.914975                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.846992                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.806500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.914975                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.846992                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78347.703843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81319.001387                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79545.861298                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78347.703843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81319.001387                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79545.861298                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1788                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1788                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     72927000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     51421000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    124348000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     72927000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     51421000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    124348000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.806500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.914975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.846992                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.806500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.914975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.846992                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68347.703843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71319.001387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69545.861298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68347.703843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71319.001387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69545.861298                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          215                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              215                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          831                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              831                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          831                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          831                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             382                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 382                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     31430000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      31430000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.972010                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.972010                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82277.486911                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82277.486911                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     27610000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27610000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.972010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.972010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72277.486911                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72277.486911                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            256                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                256                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1067                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1067                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83597000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83597000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1323                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1323                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.806500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.806500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78347.703843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78347.703843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1067                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1067                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     72927000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     72927000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.806500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.806500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68347.703843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68347.703843                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     27201000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     27201000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.858228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.858228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80238.938053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80238.938053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23811000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23811000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.858228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.858228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70238.938053                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70238.938053                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              12                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       229000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       229000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19083.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19083.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    215846500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1379.035479                       # Cycle average of tags in use
system.l2.tags.total_refs                        3286                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1795                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.830641                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.620163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       891.651876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       482.763439                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.027211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.014733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.042085                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1795                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1653                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.054779                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     28179                       # Number of tag accesses
system.l2.tags.data_accesses                    28179                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    215846500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          68288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          46144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             114432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        68288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68288                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1788                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         316372978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         213781553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             530154531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    316372978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        316372978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        316372978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        213781553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            530154531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000555500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3563                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1788                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1788                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     17186500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    8940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                50711500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9612.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28362.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1408                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1788                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    302.052910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.103371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.309451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          115     30.42%     30.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           91     24.07%     54.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           58     15.34%     69.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           33      8.73%     78.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           27      7.14%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      4.23%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.06%     91.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.59%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           28      7.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          378                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 114432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  114432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       530.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    530.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     214919000                       # Total gap between requests
system.mem_ctrls.avgGap                     120200.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        68288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        46144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 316372978.019101560116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 213781553.094444453716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1067                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29014000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21697500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27192.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30093.62                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1413720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               743820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5961900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         91881720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          5511360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          122107800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.715914                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     13560500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    195266000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1299480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               690690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6804420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         86932410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          9679200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          122001480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.223342                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     24451000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    184375500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    215846500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        84454                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            84454                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        84454                       # number of overall hits
system.cpu.icache.overall_hits::total           84454                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1690                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1690                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1690                       # number of overall misses
system.cpu.icache.overall_misses::total          1690                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    110854496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    110854496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    110854496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    110854496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        86144                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        86144                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        86144                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        86144                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019618                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019618                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019618                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019618                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65594.376331                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65594.376331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65594.376331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65594.376331                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1141                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.640000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          832                       # number of writebacks
system.cpu.icache.writebacks::total               832                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          367                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          367                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          367                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          367                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1323                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1323                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1323                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1323                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88319497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88319497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88319497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88319497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015358                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015358                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015358                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015358                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66756.989418                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66756.989418                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66756.989418                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66756.989418                       # average overall mshr miss latency
system.cpu.icache.replacements                    832                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        84454                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           84454                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1690                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1690                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    110854496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    110854496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        86144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        86144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019618                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019618                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65594.376331                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65594.376331                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          367                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          367                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1323                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1323                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88319497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88319497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66756.989418                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66756.989418                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    215846500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           439.124021                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               85777                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1323                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             64.835223                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   439.124021                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.857664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.857664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            173611                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           173611                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    215846500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    215846500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    215846500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    215846500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    215846500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       229137                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           229137                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       229338                       # number of overall hits
system.cpu.dcache.overall_hits::total          229338                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3093                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3093                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3106                       # number of overall misses
system.cpu.dcache.overall_misses::total          3106                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    195667359                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    195667359                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    195667359                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    195667359                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       232230                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       232230                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       232444                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       232444                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013319                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013319                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013362                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013362                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63261.351115                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63261.351115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62996.574050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62996.574050                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6903                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               163                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.349693                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          215                       # number of writebacks
system.cpu.dcache.writebacks::total               215                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2297                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2297                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          800                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          800                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     60612494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     60612494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     60915494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     60915494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003428                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003442                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003442                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76146.349246                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76146.349246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76144.367500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76144.367500                       # average overall mshr miss latency
system.cpu.dcache.replacements                    344                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       104791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          104791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     79497000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     79497000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       105974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       105974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67199.492815                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67199.492815                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          792                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          792                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28095000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28095000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71854.219949                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71854.219949                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       124346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         124346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    115947861                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    115947861                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       126249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60928.986337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60928.986337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1505                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1505                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          398                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          398                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32301996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32301996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81160.793970                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81160.793970                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          201                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           201                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          214                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          214                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.060748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       303000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       303000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        75750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        75750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          255                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          255                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          236                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          236                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          236                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          236                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    215846500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           347.910631                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              230629                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            288.286250                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   347.910631                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.679513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.679513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            466670                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           466670                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    215846500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    215846500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
