// Seed: 3801753881
module module_0 (
    input wor id_0,
    output tri0 id_1,
    output supply0 id_2
    , id_5,
    input supply1 id_3
);
  localparam real id_6 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input tri0 id_2,
    output tri id_3,
    input tri id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri1 id_7,
    input supply0 id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri1 id_11,
    output supply0 id_12
);
  assign id_3 = id_2 == -1;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_1,
      id_5
  );
  wire id_14;
  id_15 :
  assert property (@(negedge -1) -1'd0)
  else begin : LABEL_0
    $clog2(66);
    ;
  end
  wire id_16;
endmodule
