A system-level infrastructure for multidimensional MP-SoC design space co-exploration