// Seed: 3861949774
module module_0 (
    input tri id_0,
    input tri id_1,
    output supply1 id_2,
    input wor id_3,
    output wire id_4,
    input tri1 id_5,
    output supply1 id_6,
    input wor id_7,
    output wire id_8,
    input supply1 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wand id_12,
    input wire id_13,
    input uwire id_14,
    input wor id_15,
    input uwire id_16,
    input wand module_0,
    output uwire id_18,
    output wor id_19,
    input uwire id_20,
    input tri0 id_21,
    output supply1 id_22,
    output tri id_23,
    input wor id_24,
    output supply0 id_25,
    input supply0 id_26,
    output supply0 id_27,
    input tri0 id_28,
    output tri0 id_29,
    output uwire id_30,
    output wire id_31,
    input uwire id_32
);
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output wor id_2
);
  assign id_2 = id_1 - 1;
  module_0(
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
