adder.v,verilog,xil_defaultlib,../../../../experiment_add_mul.srcs/sources_1/ip/gate_0/sources_1/new/adder.v,
full_adder.v,verilog,xil_defaultlib,../../../../experiment_add_mul.srcs/sources_1/ip/gate_0/sources_1/new/full_adder.v,
gates.v,verilog,xil_defaultlib,../../../../experiment_add_mul.srcs/sources_1/ip/gate_0/sources_1/new/gates.v,
gate_0.v,verilog,xil_defaultlib,../../../../experiment_add_mul.srcs/sources_1/ip/gate_0/sim/gate_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
