// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module TOP_Modulation_Pipeline_VITIS_LOOP_51_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rngMT19937ICN_uniformRNG_x_k_p_0_V_3_reload,
        rngMT19937ICN_uniformRNG_x_k_p_1_V_3_reload,
        rngMT19937ICN_uniformRNG_x_k_p_m_V_3_reload,
        rngMT19937ICN_uniformRNG_x_k_p_2_V_1_reload,
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1,
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1,
        rngMT19937ICN_uniformRNG_mt_even_0_V_q1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q1,
        rand_bipolar_3_0_out,
        rand_bipolar_3_0_out_ap_vld,
        rand_bipolar_2_0_out,
        rand_bipolar_2_0_out_ap_vld,
        rand_bipolar_1_0_out,
        rand_bipolar_1_0_out_ap_vld,
        rand_bipolar_0_0_out,
        rand_bipolar_0_0_out_ap_vld,
        rand_bipolar_load_11332_out,
        rand_bipolar_load_11332_out_ap_vld,
        rand_bipolar_load_11226_out,
        rand_bipolar_load_11226_out_ap_vld,
        rand_bipolar_load_11120_out,
        rand_bipolar_load_11120_out_ap_vld,
        rand_bipolar_load_11414_out,
        rand_bipolar_load_11414_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] rngMT19937ICN_uniformRNG_x_k_p_0_V_3_reload;
input  [31:0] rngMT19937ICN_uniformRNG_x_k_p_1_V_3_reload;
input  [31:0] rngMT19937ICN_uniformRNG_x_k_p_m_V_3_reload;
input  [31:0] rngMT19937ICN_uniformRNG_x_k_p_2_V_1_reload;
output  [8:0] rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
output   rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
output   rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
output  [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
output  [8:0] rngMT19937ICN_uniformRNG_mt_even_0_V_address1;
output   rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
input  [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_q1;
output  [8:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
output   rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
output   rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
output  [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
output  [8:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
output   rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
input  [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_q1;
output  [63:0] rand_bipolar_3_0_out;
output   rand_bipolar_3_0_out_ap_vld;
output  [63:0] rand_bipolar_2_0_out;
output   rand_bipolar_2_0_out_ap_vld;
output  [63:0] rand_bipolar_1_0_out;
output   rand_bipolar_1_0_out_ap_vld;
output  [63:0] rand_bipolar_0_0_out;
output   rand_bipolar_0_0_out_ap_vld;
output  [63:0] rand_bipolar_load_11332_out;
output   rand_bipolar_load_11332_out_ap_vld;
output  [63:0] rand_bipolar_load_11226_out;
output   rand_bipolar_load_11226_out_ap_vld;
output  [63:0] rand_bipolar_load_11120_out;
output   rand_bipolar_load_11120_out_ap_vld;
output  [63:0] rand_bipolar_load_11414_out;
output   rand_bipolar_load_11414_out_ap_vld;

reg ap_idle;
reg rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
reg rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
reg[8:0] rngMT19937ICN_uniformRNG_mt_even_0_V_address1;
reg rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
reg rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
reg rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
reg[8:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
reg rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
reg rand_bipolar_3_0_out_ap_vld;
reg rand_bipolar_2_0_out_ap_vld;
reg rand_bipolar_1_0_out_ap_vld;
reg rand_bipolar_0_0_out_ap_vld;
reg rand_bipolar_load_11332_out_ap_vld;
reg rand_bipolar_load_11226_out_ap_vld;
reg rand_bipolar_load_11120_out_ap_vld;
reg rand_bipolar_load_11414_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln51_fu_437_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [3:0] i_reg_1818;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln51_reg_1824;
wire   [0:0] trunc_ln229_fu_453_p1;
reg   [0:0] trunc_ln229_reg_1828;
reg   [31:0] ap_phi_mux_p_0_0_05556_phi_fu_385_p4;
wire   [31:0] ap_phi_reg_pp0_iter1_p_0_0_05556_reg_382;
reg   [31:0] ap_phi_mux_p_0_0_05544_phi_fu_396_p4;
wire   [31:0] ap_phi_reg_pp0_iter1_p_0_0_05544_reg_393;
wire   [63:0] zext_ln587_fu_489_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln587_6_fu_499_p1;
wire   [63:0] zext_ln587_7_fu_592_p1;
reg   [31:0] rngMT19937ICN_uniformRNG_x_k_p_2_V_fu_184;
wire    ap_loop_init;
reg   [31:0] lhs_V_fu_188;
reg   [31:0] p_Val2_s_fu_192;
reg   [3:0] i_15_fu_196;
wire   [3:0] add_ln51_fu_443_p2;
reg   [3:0] ap_sig_allocacmp_i;
reg   [63:0] rand_bipolar_load_11414_fu_200;
wire   [63:0] select_ln54_20_fu_1627_p3;
reg   [63:0] rand_bipolar_load_11120_fu_204;
wire   [63:0] select_ln54_17_fu_1571_p3;
reg   [63:0] rand_bipolar_load_11226_fu_208;
wire   [63:0] select_ln54_14_fu_1539_p3;
reg   [63:0] rand_bipolar_load_11332_fu_212;
wire   [63:0] select_ln54_11_fu_1499_p3;
reg   [63:0] rand_bipolar_0_0_fu_216;
wire   [63:0] select_ln55_15_fu_1451_p3;
reg   [63:0] rand_bipolar_1_0_fu_220;
wire   [63:0] select_ln55_11_fu_1411_p3;
reg   [63:0] rand_bipolar_2_0_fu_224;
wire   [63:0] select_ln55_7_fu_1363_p3;
reg   [63:0] rand_bipolar_3_0_fu_228;
wire   [63:0] select_ln55_3_fu_1307_p3;
reg   [31:0] p_Val2_135_fu_232;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] pre_result_V_15_fu_567_p2;
wire   [63:0] tmp_18_fu_404_p0;
wire   [7:0] zext_ln739_fu_449_p1;
wire   [3:0] addr_head_p_3_V_fu_457_p2;
wire   [7:0] addr_head_p_m_p_1_V_fu_463_p2;
wire   [2:0] r_s_fu_469_p4;
wire   [6:0] trunc_ln_fu_479_p4;
wire  signed [7:0] sext_ln587_fu_495_p1;
wire   [0:0] tmp_fu_519_p3;
wire   [29:0] tmp_45_fu_531_p4;
wire   [30:0] tmp_V_fu_541_p3;
wire   [0:0] p_Result_239_fu_527_p1;
wire   [31:0] zext_ln1043_fu_549_p1;
wire   [31:0] xor_ln1544_fu_561_p2;
wire   [31:0] select_ln722_fu_553_p3;
wire   [2:0] tmp_46_fu_575_p4;
wire   [9:0] r_13_fu_584_p3;
wire   [20:0] r_fu_625_p4;
wire   [31:0] zext_ln1691_fu_635_p1;
wire   [31:0] pre_result_V_16_fu_639_p2;
wire   [0:0] tmp_399_fu_645_p3;
wire   [2:0] tmp_47_fu_653_p4;
wire   [0:0] tmp_400_fu_663_p3;
wire   [0:0] tmp_401_fu_671_p3;
wire   [1:0] tmp_48_fu_679_p4;
wire   [0:0] tmp_402_fu_689_p3;
wire   [0:0] tmp_403_fu_697_p3;
wire   [1:0] tmp_49_fu_705_p4;
wire   [0:0] trunc_ln1542_fu_715_p1;
wire   [31:0] ret_fu_719_p19;
wire   [31:0] pre_result_V_17_fu_759_p2;
wire   [2:0] tmp_50_fu_765_p4;
wire   [5:0] tmp_51_fu_775_p4;
wire   [1:0] tmp_52_fu_785_p4;
wire   [31:0] ret_13_fu_795_p7;
wire   [31:0] pre_result_V_18_fu_811_p2;
wire   [13:0] r_12_fu_817_p4;
wire   [31:0] zext_ln1691_4_fu_827_p1;
wire   [31:0] pre_result_V_fu_831_p2;
reg   [31:0] p_Result_236_fu_843_p4;
reg   [31:0] l_fu_853_p3;
wire   [31:0] sub_ln947_fu_865_p2;
wire   [31:0] lsb_index_fu_871_p2;
wire   [30:0] tmp_404_fu_877_p4;
wire   [5:0] trunc_ln950_fu_897_p1;
wire   [5:0] sub_ln950_fu_901_p2;
wire   [31:0] zext_ln950_fu_907_p1;
wire   [31:0] lshr_ln950_fu_911_p2;
wire   [31:0] shl_ln952_fu_917_p2;
wire   [31:0] or_ln952_3_fu_923_p2;
wire   [31:0] and_ln952_fu_929_p2;
wire   [0:0] tmp_405_fu_941_p3;
wire   [0:0] p_Result_237_fu_955_p3;
wire   [0:0] xor_ln952_fu_949_p2;
wire   [31:0] sub_ln962_fu_975_p2;
wire   [63:0] zext_ln960_fu_893_p1;
wire   [63:0] zext_ln962_fu_981_p1;
wire   [0:0] icmp_ln949_fu_887_p2;
wire   [0:0] icmp_ln952_fu_935_p2;
wire   [31:0] add_ln961_fu_999_p2;
wire   [63:0] zext_ln961_fu_1005_p1;
wire   [0:0] icmp_ln961_fu_963_p2;
wire   [0:0] select_ln949_fu_991_p3;
wire   [0:0] and_ln952_4_fu_969_p2;
wire   [63:0] lshr_ln961_fu_1009_p2;
wire   [63:0] shl_ln962_fu_985_p2;
wire   [0:0] select_ln961_fu_1015_p3;
wire   [63:0] m_fu_1023_p3;
wire   [63:0] zext_ln964_fu_1031_p1;
wire   [63:0] m_13_fu_1035_p2;
wire   [62:0] m_16_fu_1041_p4;
wire   [10:0] trunc_ln946_fu_861_p1;
wire   [10:0] sub_ln969_fu_1063_p2;
wire   [0:0] p_Result_s_fu_1055_p3;
wire   [10:0] add_ln968_fu_1069_p2;
wire   [10:0] select_ln968_fu_1075_p3;
wire   [63:0] zext_ln965_fu_1051_p1;
wire   [11:0] tmp_s_fu_1083_p3;
wire   [63:0] p_Result_238_fu_1091_p5;
wire   [51:0] trunc_ln1_fu_1108_p4;
wire   [0:0] icmp_ln54_1_fu_1124_p2;
wire   [0:0] icmp_ln54_fu_1118_p2;
wire   [0:0] or_ln54_fu_1130_p2;
wire   [0:0] tmp_18_fu_404_p2;
wire   [0:0] and_ln54_fu_1136_p2;
wire   [1:0] trunc_ln57_fu_1148_p1;
wire   [0:0] icmp_ln938_fu_837_p2;
wire   [0:0] xor_ln54_fu_1142_p2;
wire   [0:0] icmp_ln57_fu_1151_p2;
wire   [0:0] or_ln54_1_fu_1157_p2;
wire   [0:0] and_ln54_1_fu_1163_p2;
wire   [0:0] icmp_ln57_1_fu_1177_p2;
wire   [0:0] and_ln54_2_fu_1183_p2;
wire   [63:0] select_ln54_fu_1169_p3;
wire   [0:0] icmp_ln57_2_fu_1197_p2;
wire   [0:0] and_ln54_3_fu_1203_p2;
wire   [63:0] select_ln54_1_fu_1189_p3;
wire   [0:0] xor_ln54_1_fu_1217_p2;
wire   [0:0] icmp_ln55_fu_1229_p2;
wire   [0:0] icmp_ln55_2_fu_1241_p2;
wire   [0:0] and_ln55_1_fu_1247_p2;
wire   [0:0] icmp_ln55_1_fu_1235_p2;
wire   [0:0] and_ln55_fu_1253_p2;
wire   [0:0] and_ln54_4_fu_1223_p2;
wire   [0:0] and_ln55_2_fu_1259_p2;
wire   [63:0] select_ln54_2_fu_1209_p3;
wire   [0:0] and_ln55_3_fu_1273_p2;
wire   [63:0] select_ln55_fu_1265_p3;
wire   [0:0] and_ln55_4_fu_1287_p2;
wire   [63:0] select_ln55_1_fu_1279_p3;
wire   [0:0] and_ln55_5_fu_1301_p2;
wire   [63:0] select_ln55_2_fu_1293_p3;
wire   [63:0] select_ln54_3_fu_1315_p3;
wire   [63:0] select_ln54_4_fu_1323_p3;
wire   [63:0] select_ln54_5_fu_1331_p3;
wire   [63:0] select_ln55_4_fu_1339_p3;
wire   [63:0] select_ln55_5_fu_1347_p3;
wire   [63:0] select_ln55_6_fu_1355_p3;
wire   [63:0] select_ln54_6_fu_1371_p3;
wire   [63:0] select_ln54_7_fu_1379_p3;
wire   [63:0] select_ln55_8_fu_1387_p3;
wire   [63:0] select_ln55_9_fu_1395_p3;
wire   [63:0] select_ln55_10_fu_1403_p3;
wire   [63:0] select_ln54_8_fu_1419_p3;
wire   [63:0] select_ln55_12_fu_1427_p3;
wire   [63:0] select_ln55_13_fu_1435_p3;
wire   [63:0] select_ln55_14_fu_1443_p3;
wire   [63:0] select_ln55_16_fu_1459_p3;
wire   [63:0] select_ln55_17_fu_1467_p3;
wire   [63:0] select_ln55_18_fu_1475_p3;
wire   [63:0] select_ln54_9_fu_1483_p3;
wire   [63:0] select_ln54_10_fu_1491_p3;
wire   [63:0] select_ln55_19_fu_1507_p3;
wire   [63:0] select_ln55_20_fu_1515_p3;
wire   [63:0] select_ln54_12_fu_1523_p3;
wire   [63:0] select_ln54_13_fu_1531_p3;
wire   [63:0] select_ln55_21_fu_1547_p3;
wire   [63:0] select_ln54_15_fu_1555_p3;
wire   [63:0] select_ln54_16_fu_1563_p3;
wire   [63:0] select_ln55_22_fu_1579_p3;
wire   [63:0] select_ln55_23_fu_1587_p3;
wire   [63:0] select_ln55_24_fu_1595_p3;
wire   [63:0] select_ln55_25_fu_1603_p3;
wire   [63:0] select_ln54_18_fu_1611_p3;
wire   [63:0] select_ln54_19_fu_1619_p3;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op43_load_state1;
reg    ap_enable_operation_43;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op68_load_state2;
reg    ap_enable_operation_68;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op76_store_state2;
reg    ap_enable_operation_76;
reg    ap_predicate_op45_load_state1;
reg    ap_enable_operation_45;
reg    ap_predicate_op69_load_state2;
reg    ap_enable_operation_69;
reg    ap_predicate_op71_store_state2;
reg    ap_enable_operation_71;
reg    ap_predicate_op47_load_state1;
reg    ap_enable_operation_47;
reg    ap_predicate_op73_load_state2;
reg    ap_enable_operation_73;
reg    ap_predicate_op49_load_state1;
reg    ap_enable_operation_49;
reg    ap_predicate_op74_load_state2;
reg    ap_enable_operation_74;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1081;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

TOP_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U23(
    .din0(tmp_18_fu_404_p0),
    .din1(64'd4602678819172646912),
    .opcode(5'd3),
    .dout(tmp_18_fu_404_p2)
);

TOP_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if (((ap_loop_exit_ready == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln51_fu_437_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            i_15_fu_196 <= add_ln51_fu_443_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_15_fu_196 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            lhs_V_fu_188 <= rngMT19937ICN_uniformRNG_x_k_p_m_V_3_reload;
        end else if (((icmp_ln51_reg_1824 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            lhs_V_fu_188 <= ap_phi_mux_p_0_0_05544_phi_fu_396_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_Val2_135_fu_232 <= rngMT19937ICN_uniformRNG_x_k_p_1_V_3_reload;
        end else if (((icmp_ln51_reg_1824 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_Val2_135_fu_232 <= rngMT19937ICN_uniformRNG_x_k_p_2_V_fu_184;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_Val2_s_fu_192 <= rngMT19937ICN_uniformRNG_x_k_p_0_V_3_reload;
        end else if (((icmp_ln51_reg_1824 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_Val2_s_fu_192 <= p_Val2_135_fu_232;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            rngMT19937ICN_uniformRNG_x_k_p_2_V_fu_184 <= rngMT19937ICN_uniformRNG_x_k_p_2_V_1_reload;
        end else if (((icmp_ln51_reg_1824 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            rngMT19937ICN_uniformRNG_x_k_p_2_V_fu_184 <= ap_phi_mux_p_0_0_05556_phi_fu_385_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_1818 <= ap_sig_allocacmp_i;
        icmp_ln51_reg_1824 <= icmp_ln51_fu_437_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln51_reg_1824 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rand_bipolar_0_0_fu_216 <= select_ln55_15_fu_1451_p3;
        rand_bipolar_1_0_fu_220 <= select_ln55_11_fu_1411_p3;
        rand_bipolar_2_0_fu_224 <= select_ln55_7_fu_1363_p3;
        rand_bipolar_3_0_fu_228 <= select_ln55_3_fu_1307_p3;
        rand_bipolar_load_11120_fu_204 <= select_ln54_17_fu_1571_p3;
        rand_bipolar_load_11226_fu_208 <= select_ln54_14_fu_1539_p3;
        rand_bipolar_load_11332_fu_212 <= select_ln54_11_fu_1499_p3;
        rand_bipolar_load_11414_fu_200 <= select_ln54_20_fu_1627_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln51_fu_437_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln229_reg_1828 <= trunc_ln229_fu_453_p1;
    end
end

always @ (*) begin
    if (((icmp_ln51_fu_437_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln51_reg_1824 == 1'd0)) begin
        if ((trunc_ln229_reg_1828 == 1'd1)) begin
            ap_phi_mux_p_0_0_05544_phi_fu_396_p4 = rngMT19937ICN_uniformRNG_mt_odd_0_V_q1;
        end else if ((trunc_ln229_reg_1828 == 1'd0)) begin
            ap_phi_mux_p_0_0_05544_phi_fu_396_p4 = rngMT19937ICN_uniformRNG_mt_even_0_V_q1;
        end else begin
            ap_phi_mux_p_0_0_05544_phi_fu_396_p4 = ap_phi_reg_pp0_iter1_p_0_0_05544_reg_393;
        end
    end else begin
        ap_phi_mux_p_0_0_05544_phi_fu_396_p4 = ap_phi_reg_pp0_iter1_p_0_0_05544_reg_393;
    end
end

always @ (*) begin
    if ((icmp_ln51_reg_1824 == 1'd0)) begin
        if ((trunc_ln229_reg_1828 == 1'd1)) begin
            ap_phi_mux_p_0_0_05556_phi_fu_385_p4 = rngMT19937ICN_uniformRNG_mt_even_0_V_q1;
        end else if ((trunc_ln229_reg_1828 == 1'd0)) begin
            ap_phi_mux_p_0_0_05556_phi_fu_385_p4 = rngMT19937ICN_uniformRNG_mt_odd_0_V_q1;
        end else begin
            ap_phi_mux_p_0_0_05556_phi_fu_385_p4 = ap_phi_reg_pp0_iter1_p_0_0_05556_reg_382;
        end
    end else begin
        ap_phi_mux_p_0_0_05556_phi_fu_385_p4 = ap_phi_reg_pp0_iter1_p_0_0_05556_reg_382;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 4'd0;
    end else begin
        ap_sig_allocacmp_i = i_15_fu_196;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_1824 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rand_bipolar_0_0_out_ap_vld = 1'b1;
    end else begin
        rand_bipolar_0_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_1824 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rand_bipolar_1_0_out_ap_vld = 1'b1;
    end else begin
        rand_bipolar_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_1824 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rand_bipolar_2_0_out_ap_vld = 1'b1;
    end else begin
        rand_bipolar_2_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_1824 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rand_bipolar_3_0_out_ap_vld = 1'b1;
    end else begin
        rand_bipolar_3_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_1824 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rand_bipolar_load_11120_out_ap_vld = 1'b1;
    end else begin
        rand_bipolar_load_11120_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_1824 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rand_bipolar_load_11226_out_ap_vld = 1'b1;
    end else begin
        rand_bipolar_load_11226_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_1824 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rand_bipolar_load_11332_out_ap_vld = 1'b1;
    end else begin
        rand_bipolar_load_11332_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_1824 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rand_bipolar_load_11414_out_ap_vld = 1'b1;
    end else begin
        rand_bipolar_load_11414_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1081)) begin
        if ((trunc_ln229_fu_453_p1 == 1'd1)) begin
            rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = zext_ln587_fu_489_p1;
        end else if ((trunc_ln229_fu_453_p1 == 1'd0)) begin
            rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = zext_ln587_6_fu_499_p1;
        end else begin
            rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = 'bx;
        end
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln229_fu_453_p1 == 1'd1) & (icmp_ln51_fu_437_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln229_fu_453_p1 == 1'd0) & (icmp_ln51_fu_437_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln229_reg_1828 == 1'd0) & (icmp_ln51_reg_1824 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1081)) begin
        if ((trunc_ln229_fu_453_p1 == 1'd1)) begin
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = zext_ln587_6_fu_499_p1;
        end else if ((trunc_ln229_fu_453_p1 == 1'd0)) begin
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = zext_ln587_fu_489_p1;
        end else begin
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = 'bx;
        end
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln229_fu_453_p1 == 1'd1) & (icmp_ln51_fu_437_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln229_fu_453_p1 == 1'd0) & (icmp_ln51_fu_437_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln229_reg_1828 == 1'd1) & (icmp_ln51_reg_1824 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln51_fu_443_p2 = (ap_sig_allocacmp_i + 4'd1);

assign add_ln961_fu_999_p2 = ($signed(sub_ln947_fu_865_p2) + $signed(32'd4294967242));

assign add_ln968_fu_1069_p2 = (sub_ln969_fu_1063_p2 + 11'd1);

assign addr_head_p_3_V_fu_457_p2 = (ap_sig_allocacmp_i + 4'd3);

assign addr_head_p_m_p_1_V_fu_463_p2 = ($signed(zext_ln739_fu_449_p1) + $signed(8'd142));

assign and_ln54_1_fu_1163_p2 = (or_ln54_1_fu_1157_p2 & icmp_ln57_fu_1151_p2);

assign and_ln54_2_fu_1183_p2 = (or_ln54_1_fu_1157_p2 & icmp_ln57_1_fu_1177_p2);

assign and_ln54_3_fu_1203_p2 = (or_ln54_1_fu_1157_p2 & icmp_ln57_2_fu_1197_p2);

assign and_ln54_4_fu_1223_p2 = (xor_ln54_1_fu_1217_p2 & and_ln54_fu_1136_p2);

assign and_ln54_fu_1136_p2 = (tmp_18_fu_404_p2 & or_ln54_fu_1130_p2);

assign and_ln55_1_fu_1247_p2 = (icmp_ln55_fu_1229_p2 & icmp_ln55_2_fu_1241_p2);

assign and_ln55_2_fu_1259_p2 = (and_ln55_fu_1253_p2 & and_ln54_4_fu_1223_p2);

assign and_ln55_3_fu_1273_p2 = (icmp_ln57_fu_1151_p2 & and_ln54_4_fu_1223_p2);

assign and_ln55_4_fu_1287_p2 = (icmp_ln57_1_fu_1177_p2 & and_ln54_4_fu_1223_p2);

assign and_ln55_5_fu_1301_p2 = (icmp_ln57_2_fu_1197_p2 & and_ln54_4_fu_1223_p2);

assign and_ln55_fu_1253_p2 = (icmp_ln55_1_fu_1235_p2 & and_ln55_1_fu_1247_p2);

assign and_ln952_4_fu_969_p2 = (xor_ln952_fu_949_p2 & p_Result_237_fu_955_p3);

assign and_ln952_fu_929_p2 = (pre_result_V_fu_831_p2 & or_ln952_3_fu_923_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1081 = ((icmp_ln51_fu_437_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_43 = (ap_predicate_op43_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_45 = (ap_predicate_op45_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_47 = (ap_predicate_op47_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_49 = (ap_predicate_op49_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_68 = (ap_predicate_op68_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_69 = (ap_predicate_op69_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_71 = (ap_predicate_op71_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_73 = (ap_predicate_op73_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_74 = (ap_predicate_op74_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_76 = (ap_predicate_op76_store_state2 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter1_p_0_0_05544_reg_393 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0_0_05556_reg_382 = 'bx;

always @ (*) begin
    ap_predicate_op43_load_state1 = ((trunc_ln229_fu_453_p1 == 1'd0) & (icmp_ln51_fu_437_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op45_load_state1 = ((trunc_ln229_fu_453_p1 == 1'd0) & (icmp_ln51_fu_437_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op47_load_state1 = ((trunc_ln229_fu_453_p1 == 1'd1) & (icmp_ln51_fu_437_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op49_load_state1 = ((trunc_ln229_fu_453_p1 == 1'd1) & (icmp_ln51_fu_437_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op68_load_state2 = ((trunc_ln229_reg_1828 == 1'd0) & (icmp_ln51_reg_1824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op69_load_state2 = ((trunc_ln229_reg_1828 == 1'd0) & (icmp_ln51_reg_1824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op71_store_state2 = ((trunc_ln229_reg_1828 == 1'd0) & (icmp_ln51_reg_1824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op73_load_state2 = ((trunc_ln229_reg_1828 == 1'd1) & (icmp_ln51_reg_1824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op74_load_state2 = ((trunc_ln229_reg_1828 == 1'd1) & (icmp_ln51_reg_1824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op76_store_state2 = ((trunc_ln229_reg_1828 == 1'd1) & (icmp_ln51_reg_1824 == 1'd0));
end

assign icmp_ln51_fu_437_p2 = ((ap_sig_allocacmp_i == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln54_1_fu_1124_p2 = ((trunc_ln1_fu_1108_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_1118_p2 = ((select_ln968_fu_1075_p3 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_1235_p2 = ((trunc_ln57_fu_1148_p1 != 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_1241_p2 = ((trunc_ln57_fu_1148_p1 != 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_1229_p2 = ((trunc_ln57_fu_1148_p1 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_1_fu_1177_p2 = ((trunc_ln57_fu_1148_p1 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln57_2_fu_1197_p2 = ((trunc_ln57_fu_1148_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_1151_p2 = ((trunc_ln57_fu_1148_p1 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln938_fu_837_p2 = ((zext_ln1691_4_fu_827_p1 == pre_result_V_18_fu_811_p2) ? 1'b1 : 1'b0);

assign icmp_ln949_fu_887_p2 = (($signed(tmp_404_fu_877_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln952_fu_935_p2 = ((and_ln952_fu_929_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln961_fu_963_p2 = (($signed(lsb_index_fu_871_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);


always @ (p_Result_236_fu_843_p4) begin
    if (p_Result_236_fu_843_p4[0] == 1'b1) begin
        l_fu_853_p3 = 32'd0;
    end else if (p_Result_236_fu_843_p4[1] == 1'b1) begin
        l_fu_853_p3 = 32'd1;
    end else if (p_Result_236_fu_843_p4[2] == 1'b1) begin
        l_fu_853_p3 = 32'd2;
    end else if (p_Result_236_fu_843_p4[3] == 1'b1) begin
        l_fu_853_p3 = 32'd3;
    end else if (p_Result_236_fu_843_p4[4] == 1'b1) begin
        l_fu_853_p3 = 32'd4;
    end else if (p_Result_236_fu_843_p4[5] == 1'b1) begin
        l_fu_853_p3 = 32'd5;
    end else if (p_Result_236_fu_843_p4[6] == 1'b1) begin
        l_fu_853_p3 = 32'd6;
    end else if (p_Result_236_fu_843_p4[7] == 1'b1) begin
        l_fu_853_p3 = 32'd7;
    end else if (p_Result_236_fu_843_p4[8] == 1'b1) begin
        l_fu_853_p3 = 32'd8;
    end else if (p_Result_236_fu_843_p4[9] == 1'b1) begin
        l_fu_853_p3 = 32'd9;
    end else if (p_Result_236_fu_843_p4[10] == 1'b1) begin
        l_fu_853_p3 = 32'd10;
    end else if (p_Result_236_fu_843_p4[11] == 1'b1) begin
        l_fu_853_p3 = 32'd11;
    end else if (p_Result_236_fu_843_p4[12] == 1'b1) begin
        l_fu_853_p3 = 32'd12;
    end else if (p_Result_236_fu_843_p4[13] == 1'b1) begin
        l_fu_853_p3 = 32'd13;
    end else if (p_Result_236_fu_843_p4[14] == 1'b1) begin
        l_fu_853_p3 = 32'd14;
    end else if (p_Result_236_fu_843_p4[15] == 1'b1) begin
        l_fu_853_p3 = 32'd15;
    end else if (p_Result_236_fu_843_p4[16] == 1'b1) begin
        l_fu_853_p3 = 32'd16;
    end else if (p_Result_236_fu_843_p4[17] == 1'b1) begin
        l_fu_853_p3 = 32'd17;
    end else if (p_Result_236_fu_843_p4[18] == 1'b1) begin
        l_fu_853_p3 = 32'd18;
    end else if (p_Result_236_fu_843_p4[19] == 1'b1) begin
        l_fu_853_p3 = 32'd19;
    end else if (p_Result_236_fu_843_p4[20] == 1'b1) begin
        l_fu_853_p3 = 32'd20;
    end else if (p_Result_236_fu_843_p4[21] == 1'b1) begin
        l_fu_853_p3 = 32'd21;
    end else if (p_Result_236_fu_843_p4[22] == 1'b1) begin
        l_fu_853_p3 = 32'd22;
    end else if (p_Result_236_fu_843_p4[23] == 1'b1) begin
        l_fu_853_p3 = 32'd23;
    end else if (p_Result_236_fu_843_p4[24] == 1'b1) begin
        l_fu_853_p3 = 32'd24;
    end else if (p_Result_236_fu_843_p4[25] == 1'b1) begin
        l_fu_853_p3 = 32'd25;
    end else if (p_Result_236_fu_843_p4[26] == 1'b1) begin
        l_fu_853_p3 = 32'd26;
    end else if (p_Result_236_fu_843_p4[27] == 1'b1) begin
        l_fu_853_p3 = 32'd27;
    end else if (p_Result_236_fu_843_p4[28] == 1'b1) begin
        l_fu_853_p3 = 32'd28;
    end else if (p_Result_236_fu_843_p4[29] == 1'b1) begin
        l_fu_853_p3 = 32'd29;
    end else if (p_Result_236_fu_843_p4[30] == 1'b1) begin
        l_fu_853_p3 = 32'd30;
    end else if (p_Result_236_fu_843_p4[31] == 1'b1) begin
        l_fu_853_p3 = 32'd31;
    end else begin
        l_fu_853_p3 = 32'd32;
    end
end

assign lsb_index_fu_871_p2 = ($signed(sub_ln947_fu_865_p2) + $signed(32'd4294967243));

assign lshr_ln950_fu_911_p2 = 32'd4294967295 >> zext_ln950_fu_907_p1;

assign lshr_ln961_fu_1009_p2 = zext_ln960_fu_893_p1 >> zext_ln961_fu_1005_p1;

assign m_13_fu_1035_p2 = (m_fu_1023_p3 + zext_ln964_fu_1031_p1);

assign m_16_fu_1041_p4 = {{m_13_fu_1035_p2[63:1]}};

assign m_fu_1023_p3 = ((icmp_ln961_fu_963_p2[0:0] == 1'b1) ? lshr_ln961_fu_1009_p2 : shl_ln962_fu_985_p2);

assign or_ln54_1_fu_1157_p2 = (xor_ln54_fu_1142_p2 | icmp_ln938_fu_837_p2);

assign or_ln54_fu_1130_p2 = (icmp_ln54_fu_1118_p2 | icmp_ln54_1_fu_1124_p2);

assign or_ln952_3_fu_923_p2 = (shl_ln952_fu_917_p2 | lshr_ln950_fu_911_p2);

integer ap_tvar_int_0;

always @ (pre_result_V_fu_831_p2) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_236_fu_843_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_236_fu_843_p4[ap_tvar_int_0] = pre_result_V_fu_831_p2[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_237_fu_955_p3 = pre_result_V_fu_831_p2[lsb_index_fu_871_p2];

assign p_Result_238_fu_1091_p5 = {{tmp_s_fu_1083_p3}, {zext_ln965_fu_1051_p1[51:0]}};

assign p_Result_239_fu_527_p1 = p_Val2_135_fu_232[0:0];

assign p_Result_s_fu_1055_p3 = m_13_fu_1035_p2[32'd54];

assign pre_result_V_15_fu_567_p2 = (xor_ln1544_fu_561_p2 ^ select_ln722_fu_553_p3);

assign pre_result_V_16_fu_639_p2 = (zext_ln1691_fu_635_p1 ^ pre_result_V_15_fu_567_p2);

assign pre_result_V_17_fu_759_p2 = (ret_fu_719_p19 ^ pre_result_V_16_fu_639_p2);

assign pre_result_V_18_fu_811_p2 = (ret_13_fu_795_p7 ^ pre_result_V_17_fu_759_p2);

assign pre_result_V_fu_831_p2 = (zext_ln1691_4_fu_827_p1 ^ pre_result_V_18_fu_811_p2);

assign r_12_fu_817_p4 = {{pre_result_V_18_fu_811_p2[31:18]}};

assign r_13_fu_584_p3 = {{7'd39}, {tmp_46_fu_575_p4}};

assign r_fu_625_p4 = {{pre_result_V_15_fu_567_p2[31:11]}};

assign r_s_fu_469_p4 = {{addr_head_p_3_V_fu_457_p2[3:1]}};

assign rand_bipolar_0_0_out = rand_bipolar_0_0_fu_216;

assign rand_bipolar_1_0_out = rand_bipolar_1_0_fu_220;

assign rand_bipolar_2_0_out = rand_bipolar_2_0_fu_224;

assign rand_bipolar_3_0_out = rand_bipolar_3_0_fu_228;

assign rand_bipolar_load_11120_out = rand_bipolar_load_11120_fu_204;

assign rand_bipolar_load_11226_out = rand_bipolar_load_11226_fu_208;

assign rand_bipolar_load_11332_out = rand_bipolar_load_11332_fu_212;

assign rand_bipolar_load_11414_out = rand_bipolar_load_11414_fu_200;

assign ret_13_fu_795_p7 = {{{{{{tmp_50_fu_765_p4}, {1'd0}}, {tmp_51_fu_775_p4}}, {3'd0}}, {tmp_52_fu_785_p4}}, {17'd0}};

assign ret_fu_719_p19 = {{{{{{{{{{{{{{{{{{tmp_399_fu_645_p3}, {2'd0}}, {tmp_47_fu_653_p4}}, {1'd0}}, {tmp_400_fu_663_p3}}, {2'd0}}, {tmp_401_fu_671_p3}}, {1'd0}}, {tmp_48_fu_679_p4}}, {3'd0}}, {tmp_402_fu_689_p3}}, {1'd0}}, {tmp_403_fu_697_p3}}, {1'd0}}, {tmp_49_fu_705_p4}}, {1'd0}}, {trunc_ln1542_fu_715_p1}}, {7'd0}};

assign rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = zext_ln587_7_fu_592_p1;

assign rngMT19937ICN_uniformRNG_mt_even_0_V_d0 = pre_result_V_15_fu_567_p2;

assign rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = zext_ln587_7_fu_592_p1;

assign rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 = pre_result_V_15_fu_567_p2;

assign select_ln54_10_fu_1491_p3 = ((and_ln54_2_fu_1183_p2[0:0] == 1'b1) ? rand_bipolar_load_11332_fu_212 : select_ln54_9_fu_1483_p3);

assign select_ln54_11_fu_1499_p3 = ((and_ln54_3_fu_1203_p2[0:0] == 1'b1) ? rand_bipolar_load_11332_fu_212 : select_ln54_10_fu_1491_p3);

assign select_ln54_12_fu_1523_p3 = ((and_ln54_1_fu_1163_p2[0:0] == 1'b1) ? rand_bipolar_load_11226_fu_208 : select_ln55_20_fu_1515_p3);

assign select_ln54_13_fu_1531_p3 = ((and_ln54_2_fu_1183_p2[0:0] == 1'b1) ? 64'd13830554455654793216 : select_ln54_12_fu_1523_p3);

assign select_ln54_14_fu_1539_p3 = ((and_ln54_3_fu_1203_p2[0:0] == 1'b1) ? rand_bipolar_load_11226_fu_208 : select_ln54_13_fu_1531_p3);

assign select_ln54_15_fu_1555_p3 = ((and_ln54_1_fu_1163_p2[0:0] == 1'b1) ? rand_bipolar_load_11120_fu_204 : select_ln55_21_fu_1547_p3);

assign select_ln54_16_fu_1563_p3 = ((and_ln54_2_fu_1183_p2[0:0] == 1'b1) ? rand_bipolar_load_11120_fu_204 : select_ln54_15_fu_1555_p3);

assign select_ln54_17_fu_1571_p3 = ((and_ln54_3_fu_1203_p2[0:0] == 1'b1) ? 64'd13830554455654793216 : select_ln54_16_fu_1563_p3);

assign select_ln54_18_fu_1611_p3 = ((and_ln54_1_fu_1163_p2[0:0] == 1'b1) ? rand_bipolar_load_11414_fu_200 : select_ln55_25_fu_1603_p3);

assign select_ln54_19_fu_1619_p3 = ((and_ln54_2_fu_1183_p2[0:0] == 1'b1) ? rand_bipolar_load_11414_fu_200 : select_ln54_18_fu_1611_p3);

assign select_ln54_1_fu_1189_p3 = ((and_ln54_2_fu_1183_p2[0:0] == 1'b1) ? rand_bipolar_3_0_fu_228 : select_ln54_fu_1169_p3);

assign select_ln54_20_fu_1627_p3 = ((and_ln54_3_fu_1203_p2[0:0] == 1'b1) ? rand_bipolar_load_11414_fu_200 : select_ln54_19_fu_1619_p3);

assign select_ln54_2_fu_1209_p3 = ((and_ln54_3_fu_1203_p2[0:0] == 1'b1) ? rand_bipolar_3_0_fu_228 : select_ln54_1_fu_1189_p3);

assign select_ln54_3_fu_1315_p3 = ((and_ln54_1_fu_1163_p2[0:0] == 1'b1) ? 64'd13830554455654793216 : rand_bipolar_2_0_fu_224);

assign select_ln54_4_fu_1323_p3 = ((and_ln54_2_fu_1183_p2[0:0] == 1'b1) ? rand_bipolar_2_0_fu_224 : select_ln54_3_fu_1315_p3);

assign select_ln54_5_fu_1331_p3 = ((and_ln54_3_fu_1203_p2[0:0] == 1'b1) ? rand_bipolar_2_0_fu_224 : select_ln54_4_fu_1323_p3);

assign select_ln54_6_fu_1371_p3 = ((and_ln54_2_fu_1183_p2[0:0] == 1'b1) ? 64'd13830554455654793216 : rand_bipolar_1_0_fu_220);

assign select_ln54_7_fu_1379_p3 = ((and_ln54_3_fu_1203_p2[0:0] == 1'b1) ? rand_bipolar_1_0_fu_220 : select_ln54_6_fu_1371_p3);

assign select_ln54_8_fu_1419_p3 = ((and_ln54_3_fu_1203_p2[0:0] == 1'b1) ? 64'd13830554455654793216 : rand_bipolar_0_0_fu_216);

assign select_ln54_9_fu_1483_p3 = ((and_ln54_1_fu_1163_p2[0:0] == 1'b1) ? 64'd13830554455654793216 : select_ln55_18_fu_1475_p3);

assign select_ln54_fu_1169_p3 = ((and_ln54_1_fu_1163_p2[0:0] == 1'b1) ? rand_bipolar_3_0_fu_228 : 64'd13830554455654793216);

assign select_ln55_10_fu_1403_p3 = ((and_ln55_4_fu_1287_p2[0:0] == 1'b1) ? 64'd4607182418800017408 : select_ln55_9_fu_1395_p3);

assign select_ln55_11_fu_1411_p3 = ((and_ln55_5_fu_1301_p2[0:0] == 1'b1) ? rand_bipolar_1_0_fu_220 : select_ln55_10_fu_1403_p3);

assign select_ln55_12_fu_1427_p3 = ((and_ln55_2_fu_1259_p2[0:0] == 1'b1) ? rand_bipolar_0_0_fu_216 : select_ln54_8_fu_1419_p3);

assign select_ln55_13_fu_1435_p3 = ((and_ln55_3_fu_1273_p2[0:0] == 1'b1) ? rand_bipolar_0_0_fu_216 : select_ln55_12_fu_1427_p3);

assign select_ln55_14_fu_1443_p3 = ((and_ln55_4_fu_1287_p2[0:0] == 1'b1) ? rand_bipolar_0_0_fu_216 : select_ln55_13_fu_1435_p3);

assign select_ln55_15_fu_1451_p3 = ((and_ln55_5_fu_1301_p2[0:0] == 1'b1) ? 64'd4607182418800017408 : select_ln55_14_fu_1443_p3);

assign select_ln55_16_fu_1459_p3 = ((and_ln55_3_fu_1273_p2[0:0] == 1'b1) ? 64'd4607182418800017408 : rand_bipolar_load_11332_fu_212);

assign select_ln55_17_fu_1467_p3 = ((and_ln55_4_fu_1287_p2[0:0] == 1'b1) ? rand_bipolar_load_11332_fu_212 : select_ln55_16_fu_1459_p3);

assign select_ln55_18_fu_1475_p3 = ((and_ln55_5_fu_1301_p2[0:0] == 1'b1) ? rand_bipolar_load_11332_fu_212 : select_ln55_17_fu_1467_p3);

assign select_ln55_19_fu_1507_p3 = ((and_ln55_4_fu_1287_p2[0:0] == 1'b1) ? 64'd4607182418800017408 : rand_bipolar_load_11226_fu_208);

assign select_ln55_1_fu_1279_p3 = ((and_ln55_3_fu_1273_p2[0:0] == 1'b1) ? rand_bipolar_3_0_fu_228 : select_ln55_fu_1265_p3);

assign select_ln55_20_fu_1515_p3 = ((and_ln55_5_fu_1301_p2[0:0] == 1'b1) ? rand_bipolar_load_11226_fu_208 : select_ln55_19_fu_1507_p3);

assign select_ln55_21_fu_1547_p3 = ((and_ln55_5_fu_1301_p2[0:0] == 1'b1) ? 64'd4607182418800017408 : rand_bipolar_load_11120_fu_204);

assign select_ln55_22_fu_1579_p3 = ((and_ln55_2_fu_1259_p2[0:0] == 1'b1) ? 64'd4607182418800017408 : 64'd13830554455654793216);

assign select_ln55_23_fu_1587_p3 = ((and_ln55_3_fu_1273_p2[0:0] == 1'b1) ? rand_bipolar_load_11414_fu_200 : select_ln55_22_fu_1579_p3);

assign select_ln55_24_fu_1595_p3 = ((and_ln55_4_fu_1287_p2[0:0] == 1'b1) ? rand_bipolar_load_11414_fu_200 : select_ln55_23_fu_1587_p3);

assign select_ln55_25_fu_1603_p3 = ((and_ln55_5_fu_1301_p2[0:0] == 1'b1) ? rand_bipolar_load_11414_fu_200 : select_ln55_24_fu_1595_p3);

assign select_ln55_2_fu_1293_p3 = ((and_ln55_4_fu_1287_p2[0:0] == 1'b1) ? rand_bipolar_3_0_fu_228 : select_ln55_1_fu_1279_p3);

assign select_ln55_3_fu_1307_p3 = ((and_ln55_5_fu_1301_p2[0:0] == 1'b1) ? rand_bipolar_3_0_fu_228 : select_ln55_2_fu_1293_p3);

assign select_ln55_4_fu_1339_p3 = ((and_ln55_2_fu_1259_p2[0:0] == 1'b1) ? rand_bipolar_2_0_fu_224 : select_ln54_5_fu_1331_p3);

assign select_ln55_5_fu_1347_p3 = ((and_ln55_3_fu_1273_p2[0:0] == 1'b1) ? 64'd4607182418800017408 : select_ln55_4_fu_1339_p3);

assign select_ln55_6_fu_1355_p3 = ((and_ln55_4_fu_1287_p2[0:0] == 1'b1) ? rand_bipolar_2_0_fu_224 : select_ln55_5_fu_1347_p3);

assign select_ln55_7_fu_1363_p3 = ((and_ln55_5_fu_1301_p2[0:0] == 1'b1) ? rand_bipolar_2_0_fu_224 : select_ln55_6_fu_1355_p3);

assign select_ln55_8_fu_1387_p3 = ((and_ln55_2_fu_1259_p2[0:0] == 1'b1) ? rand_bipolar_1_0_fu_220 : select_ln54_7_fu_1379_p3);

assign select_ln55_9_fu_1395_p3 = ((and_ln55_3_fu_1273_p2[0:0] == 1'b1) ? rand_bipolar_1_0_fu_220 : select_ln55_8_fu_1387_p3);

assign select_ln55_fu_1265_p3 = ((and_ln55_2_fu_1259_p2[0:0] == 1'b1) ? 64'd4607182418800017408 : select_ln54_2_fu_1209_p3);

assign select_ln722_fu_553_p3 = ((p_Result_239_fu_527_p1[0:0] == 1'b1) ? 32'd2567483615 : 32'd0);

assign select_ln949_fu_991_p3 = ((icmp_ln949_fu_887_p2[0:0] == 1'b1) ? icmp_ln952_fu_935_p2 : p_Result_237_fu_955_p3);

assign select_ln961_fu_1015_p3 = ((icmp_ln961_fu_963_p2[0:0] == 1'b1) ? select_ln949_fu_991_p3 : and_ln952_4_fu_969_p2);

assign select_ln968_fu_1075_p3 = ((p_Result_s_fu_1055_p3[0:0] == 1'b1) ? add_ln968_fu_1069_p2 : sub_ln969_fu_1063_p2);

assign sext_ln587_fu_495_p1 = $signed(trunc_ln_fu_479_p4);

assign shl_ln952_fu_917_p2 = 32'd1 << lsb_index_fu_871_p2;

assign shl_ln962_fu_985_p2 = zext_ln960_fu_893_p1 << zext_ln962_fu_981_p1;

assign sub_ln947_fu_865_p2 = (32'd32 - l_fu_853_p3);

assign sub_ln950_fu_901_p2 = (6'd22 - trunc_ln950_fu_897_p1);

assign sub_ln962_fu_975_p2 = (32'd54 - sub_ln947_fu_865_p2);

assign sub_ln969_fu_1063_p2 = (11'd1022 - trunc_ln946_fu_861_p1);

assign tmp_18_fu_404_p0 = p_Result_238_fu_1091_p5;

assign tmp_399_fu_645_p3 = pre_result_V_16_fu_639_p2[32'd24];

assign tmp_400_fu_663_p3 = pre_result_V_16_fu_639_p2[32'd17];

assign tmp_401_fu_671_p3 = pre_result_V_16_fu_639_p2[32'd14];

assign tmp_402_fu_689_p3 = pre_result_V_16_fu_639_p2[32'd7];

assign tmp_403_fu_697_p3 = pre_result_V_16_fu_639_p2[32'd5];

assign tmp_404_fu_877_p4 = {{lsb_index_fu_871_p2[31:1]}};

assign tmp_405_fu_941_p3 = lsb_index_fu_871_p2[32'd31];

assign tmp_45_fu_531_p4 = {{p_Val2_135_fu_232[30:1]}};

assign tmp_46_fu_575_p4 = {{i_reg_1818[3:1]}};

assign tmp_47_fu_653_p4 = {{pre_result_V_16_fu_639_p2[21:19]}};

assign tmp_48_fu_679_p4 = {{pre_result_V_16_fu_639_p2[12:11]}};

assign tmp_49_fu_705_p4 = {{pre_result_V_16_fu_639_p2[3:2]}};

assign tmp_50_fu_765_p4 = {{pre_result_V_17_fu_759_p2[16:14]}};

assign tmp_51_fu_775_p4 = {{pre_result_V_17_fu_759_p2[12:7]}};

assign tmp_52_fu_785_p4 = {{pre_result_V_17_fu_759_p2[3:2]}};

assign tmp_V_fu_541_p3 = {{tmp_fu_519_p3}, {tmp_45_fu_531_p4}};

assign tmp_fu_519_p3 = p_Val2_s_fu_192[32'd31];

assign tmp_s_fu_1083_p3 = {{1'd0}, {select_ln968_fu_1075_p3}};

assign trunc_ln1542_fu_715_p1 = pre_result_V_16_fu_639_p2[0:0];

assign trunc_ln1_fu_1108_p4 = {{m_13_fu_1035_p2[52:1]}};

assign trunc_ln229_fu_453_p1 = ap_sig_allocacmp_i[0:0];

assign trunc_ln57_fu_1148_p1 = i_reg_1818[1:0];

assign trunc_ln946_fu_861_p1 = l_fu_853_p3[10:0];

assign trunc_ln950_fu_897_p1 = sub_ln947_fu_865_p2[5:0];

assign trunc_ln_fu_479_p4 = {{addr_head_p_m_p_1_V_fu_463_p2[7:1]}};

assign xor_ln1544_fu_561_p2 = (zext_ln1043_fu_549_p1 ^ lhs_V_fu_188);

assign xor_ln54_1_fu_1217_p2 = (icmp_ln938_fu_837_p2 ^ 1'd1);

assign xor_ln54_fu_1142_p2 = (1'd1 ^ and_ln54_fu_1136_p2);

assign xor_ln952_fu_949_p2 = (tmp_405_fu_941_p3 ^ 1'd1);

assign zext_ln1043_fu_549_p1 = tmp_V_fu_541_p3;

assign zext_ln1691_4_fu_827_p1 = r_12_fu_817_p4;

assign zext_ln1691_fu_635_p1 = r_fu_625_p4;

assign zext_ln587_6_fu_499_p1 = $unsigned(sext_ln587_fu_495_p1);

assign zext_ln587_7_fu_592_p1 = r_13_fu_584_p3;

assign zext_ln587_fu_489_p1 = r_s_fu_469_p4;

assign zext_ln739_fu_449_p1 = ap_sig_allocacmp_i;

assign zext_ln950_fu_907_p1 = sub_ln950_fu_901_p2;

assign zext_ln960_fu_893_p1 = pre_result_V_fu_831_p2;

assign zext_ln961_fu_1005_p1 = add_ln961_fu_999_p2;

assign zext_ln962_fu_981_p1 = sub_ln962_fu_975_p2;

assign zext_ln964_fu_1031_p1 = select_ln961_fu_1015_p3;

assign zext_ln965_fu_1051_p1 = m_16_fu_1041_p4;

endmodule //TOP_Modulation_Pipeline_VITIS_LOOP_51_2
