Warning (10268): Verilog HDL information at moduloSaida.v(21): always construct contains both blocking and non-blocking assignments File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 21
Warning (10268): Verilog HDL information at ctrl_undd.v(66): always construct contains both blocking and non-blocking assignments File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v Line: 66
Info (10281): Verilog HDL Declaration information at processador.v(15): object "mem" differs only in case from object "MEM" in the same scope File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v Line: 15
