// Seed: 2646772473
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri0 id_4,
    input supply0 id_5
);
  initial begin
    id_4 = id_2;
  end
  assign id_4 = id_1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    input supply1 id_4,
    output wand id_5,
    input tri id_6,
    output tri1 id_7
);
  wire id_9;
  module_0(
      id_3, id_1, id_1, id_0, id_5, id_1
  );
endmodule
