
// Library name: adc_sampler_2
// Cell name: tran_test
// View name: schematic
C1 (vo2 0) capacitor c=cap
C0 (vo1 0) capacitor c=cap
R2 (0 vo2) resistor r=res
R1 (vo1 vo2) resistor r=res
R0 (vin vo1) resistor r=res
V0 (vin 0) vsource dc=vdc mag=1 type=pulse val0=0 val1=1 period=100n \
        delay=100p rise=1p fall=1p width=50n
