/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [22:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [13:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[129] & in_data[188]);
  assign celloutsig_0_9z = ~(celloutsig_0_5z & celloutsig_0_6z);
  assign celloutsig_0_20z = ~(celloutsig_0_16z & celloutsig_0_10z);
  assign celloutsig_0_30z = ~(celloutsig_0_8z & celloutsig_0_27z);
  assign celloutsig_0_4z = !(celloutsig_0_0z ? _00_ : celloutsig_0_3z);
  assign celloutsig_0_11z = !(celloutsig_0_9z ? celloutsig_0_9z : in_data[81]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z | in_data[156]);
  assign celloutsig_1_11z = ~(celloutsig_1_4z | celloutsig_1_6z);
  assign celloutsig_0_5z = ~(celloutsig_0_1z[1] | _01_);
  assign celloutsig_0_13z = ~(celloutsig_0_7z[14] | celloutsig_0_4z);
  assign celloutsig_0_0z = ~in_data[1];
  assign celloutsig_1_4z = ~celloutsig_1_2z;
  assign celloutsig_0_33z = ~((in_data[56] | celloutsig_0_23z) & (celloutsig_0_7z[15] | celloutsig_0_11z));
  assign celloutsig_1_14z = celloutsig_1_1z | ~(celloutsig_1_12z);
  assign celloutsig_0_23z = celloutsig_0_9z | ~(celloutsig_0_0z);
  assign celloutsig_1_3z = ~(in_data[106] ^ in_data[164]);
  reg [6:0] _19_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _19_ <= 7'h00;
    else _19_ <= in_data[26:20];
  assign { _01_, _02_[5], _00_, _02_[3:0] } = _19_;
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z } == { celloutsig_1_8z[5], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_6z = { _02_[5], _00_, _02_[3:1] } == { celloutsig_0_1z[10], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_7z[16:4], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z } == { celloutsig_0_1z[6:3], celloutsig_0_14z, celloutsig_0_4z, _01_, _02_[5], _00_, _02_[3:0] };
  assign celloutsig_0_8z = { celloutsig_0_1z[12:0], celloutsig_0_3z } >= { celloutsig_0_7z[13:8], celloutsig_0_6z, _01_, _02_[5], _00_, _02_[3:0] };
  assign celloutsig_0_3z = _02_[2:0] && celloutsig_0_1z[13:11];
  assign celloutsig_1_2z = in_data[123:120] && { in_data[191:190], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_12z = ! celloutsig_0_7z[15:10];
  assign celloutsig_1_12z = celloutsig_1_8z[0] & ~(celloutsig_1_3z);
  assign celloutsig_0_7z = { in_data[27:9], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z } * { in_data[37:19], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_17z = celloutsig_1_2z ? { in_data[173:162], celloutsig_1_1z, celloutsig_1_11z } : { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_8z };
  assign celloutsig_1_1z = in_data[137:133] != { in_data[132:129], celloutsig_1_0z };
  assign celloutsig_1_15z = { in_data[135:130], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_14z } != { in_data[173:167], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_14z = celloutsig_0_7z[12:9] | celloutsig_0_1z[10:7];
  assign celloutsig_0_32z = { celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_12z } | { celloutsig_0_30z, celloutsig_0_23z, celloutsig_0_13z };
  assign celloutsig_1_18z = ~^ { in_data[171:162], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_10z = ~^ celloutsig_0_1z[11:9];
  assign celloutsig_1_8z = { celloutsig_1_5z[7:3], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z } << { in_data[170:163], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >>> { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_5z[4:1] >>> { celloutsig_1_5z[3:1], celloutsig_1_1z };
  assign celloutsig_1_19z = { in_data[98:97], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_18z } >>> { celloutsig_1_17z[11:10], celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z } ^ { in_data[140:136], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[27:13] ^ { in_data[79:67], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_27z = ~((celloutsig_0_20z & celloutsig_0_10z) | (_02_[3] & celloutsig_0_0z));
  assign { _02_[6], _02_[4] } = { _01_, _00_ };
  assign { out_data[128], out_data[100:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
