
            Lattice Mapping Report File for Design Module 'test0'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     test_test.ngd -o test_test_map.ncd -pr test_test.prf -mp test_test.mrp -lpf
     /media/sf_Arquitectura/Practicas/p5/test/test/test_test.lpf -lpf
     /media/sf_Arquitectura/Practicas/p5/test/test.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  02/08/17  13:31:45

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         0 out of  3432 (0%)
      SLICEs as Logic/ROM:      0 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          0 out of  6864 (0%)
      Number used as logic LUTs:          0
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 40 + 4(JTAG) out of 115 (38%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:

                                    Page 1




Design:  test0                                         Date:  02/08/17  13:31:45

Design Summary (cont)
---------------------
     Net Y_c_10_c: 1 loads
     Net Y_c_11_c: 1 loads
     Net Y_c_12_c: 1 loads
     Net Y_c_13_c: 1 loads
     Net Y_c_14_c: 1 loads
     Net Y_c_15_c: 1 loads
     Net Y_c_16_c: 1 loads
     Net Y_c_17_c: 1 loads
     Net Y_c_18_c: 1 loads
     Net Y_c_19_c: 1 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| Y[19]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[18]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[17]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[16]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[15]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[14]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[13]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[12]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[11]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[10]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[9]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[8]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[7]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  test0                                         Date:  02/08/17  13:31:45

IO (PIO) Attributes (cont)
--------------------------
| Y[6]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[5]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[4]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[3]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[2]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[1]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[0]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[19]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[18]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[17]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[16]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[15]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[14]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[13]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[12]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[11]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[10]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[9]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[8]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[7]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



                                    Page 3




Design:  test0                                         Date:  02/08/17  13:31:45

Removed logic
-------------

Block i24 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block i23 undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 3 secs  
   Peak Memory Usage: 180 MB
        





































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
