head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.2
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.8
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.6
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.4
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.2
	binutils-2_21-branchpoint:1.1
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2013.04.10.13.20.04;	author jbeulich;	state Exp;
branches;
next	1.1;

1.1
date	2010.08.25.05.25.09;	author jiez;	state Exp;
branches;
next	;


desc
@@


1.2
log
@gas/
2013-04-10  Jan Beulich <jbeulich@@suse.com>

	* gas/config/tc-arm.c (encode_arm_addr_mode_3): Only reject base
	register being PC when is_t or writeback, and use distinct
	diagnostic for the latter case.

gas/testsuite/
2013-04-10  Jan Beulich <jbeulich@@suse.com>

	* gas/testsuite/gas/arm/ldst-pc.s: Add index, non-writeback
	forms of various loads and stores with PC as base.
	* gas/testsuite/gas/arm/ldst-pc.d: Update accordingly.
@
text
@@@	Test file for ARM load/store instructions with pc as the base register

	.text
	.syntax unified
	.align 2
	ldr r1, [pc, #-8]
	ldr r1, [pc, r2]
	ldrb r1, [pc, r2]
	ldrd r0, r1, [pc, r2]
	ldrh r1, [pc, r2]
	ldrsb r1, [pc, r2]
	ldrsh r1, [pc, r2]

	pld [pc, #-8]
	pld [pc, r1]

	pli [pc, #-8]
	pli [pc, r1]

	str r1, [pc, #4]
	str r1, [pc, r2]
	strb r1, [pc, r2]
	strd r0, r1, [pc, r2]
	strh r1, [pc, r2]
@


1.1
log
@	* config/tc-arm.c (encode_arm_addr_mode_2): Fix
	BAD_PC_ADDRESSING condition.

	testsuite/
	* gas/arm/ldst-pc.d: New test.
	* gas/arm/ldst-pc.s: New test.
	* gas/arm/sp-pc-validations-bad.s: `str r0,[pc,#4]' is valid.
	* gas/arm/sp-pc-validations-bad.l: Adjust accordingly.
@
text
@d8 5
d21 4
@

