{"vcs1":{"timestamp_begin":1682293388.111837845, "rt":0.84, "ut":0.25, "st":0.13}}
{"vcselab":{"timestamp_begin":1682293388.982532042, "rt":1.41, "ut":0.22, "st":0.26}}
{"link":{"timestamp_begin":1682293390.413799437, "rt":1.73, "ut":0.08, "st":1.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682293387.809398041}
{"VCS_COMP_START_TIME": 1682293387.809398041}
{"VCS_COMP_END_TIME": 1682293392.921950127}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339688}}
{"stitch_vcselab": {"peak_mem": 238988}}
