// Seed: 1799970451
module module_0 (
    input  tri0  id_0,
    output uwire id_1
);
  wire id_3 = id_3;
  assign module_1.id_9 = 0;
  assign id_3 = id_3;
  wire id_4, id_5;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input wor id_2,
    input supply0 id_3,
    input wand id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri id_7,
    input supply1 id_8,
    output tri id_9
);
  wire id_11;
  wire id_12;
  assign id_9 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_0
  );
  assign id_5 = id_4;
  assign id_0 = 1;
endmodule
