// Seed: 1699991588
module module_0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    output wire id_3
);
  logic id_5;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1
    , id_20,
    input tri1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri id_9#(
        .id_21(1),
        .id_22(-1'b0),
        .id_23(1),
        .id_24(1),
        .id_25(1)
    ),
    output tri id_10,
    input tri0 id_11,
    output uwire id_12,
    output uwire id_13,
    input wor id_14
    , id_26,
    input tri1 id_15,
    output tri id_16,
    input uwire id_17,
    input supply0 id_18
);
  assign id_16 = id_1 < 1'b0;
  module_0 modCall_1 ();
endmodule
