Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)

Date      :  Tue Apr  9 22:40:37 2024
Project   :  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer
Component :  COREABC_C0
Family    :  PolarFire


HDL source files for all Synthesis and Simulation tools:
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/coreparameters_tgi.v
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/rtl/vlog/core/instructions.v
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/rtl/vlog/core/acmtable.v
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/rtl/vlog/core/support.v
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/rtl/vlog/core/ramblocks.v
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/rtl/vlog/core/instructram.v
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/rtl/vlog/core/debugblk.v
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/rtl/vlog/core/coreabc.v
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/rtl/vlog/core/ram128x8_smartfusion2.v
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/rtl/vlog/core/iram512x9_rtl.v
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/rtl/vlog/core/ram256x16_rtl.v
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/rtl/vlog/core/ram256x8_rtl.v
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/rtl/vlog/core/instructnvm_bb.v
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0.v

Stimulus files for all Simulation tools:
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/rtl/vlog/test/testsupport.v
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/rtl/vlog/test/apbmodel.v
    C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREABC_C0/COREABC_C0_0/rtl/vlog/test/testbench.v

