

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_265_20'
================================================================
* Date:           Mon May 13 18:48:25 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.745 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      125|      125|  1.000 us|  1.000 us|  125|  125|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_265_20  |      123|      123|        14|          8|          1|    14|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   32|       -|      -|    -|
|Expression       |        -|    -|       0|    391|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   32|    3744|     32|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    687|    -|
|Register         |        -|    -|    2781|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   64|    6525|   1110|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   29|       6|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+-----+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+--------------------+---------+----+-----+----+-----+
    |mul_24s_18s_40_3_1_U590  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U591  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U592  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U593  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U594  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U595  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U596  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U597  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U598  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U599  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U600  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U601  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U602  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U603  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U604  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U605  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U606  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U607  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U608  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U609  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U610  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U611  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U612  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U613  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U614  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U615  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U616  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U617  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U618  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U619  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U620  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U621  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    +-------------------------+--------------------+---------+----+-----+----+-----+
    |Total                    |                    |        0|  32| 3744|  32|    0|
    +-------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_24s_18s_40s_40_4_1_U623  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U625  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U627  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U629  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U631  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U633  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U635  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U637  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U639  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U641  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U643  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U645  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U647  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U649  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U651  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U653  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U622  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U624  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U626  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U628  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U630  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U632  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U634  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U636  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U638  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U640  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U642  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U644  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U646  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U648  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U650  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U652  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln265_10_fu_976_p2   |         +|   0|  0|  15|           8|           5|
    |add_ln265_11_fu_1096_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln265_12_fu_1107_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln265_13_fu_1216_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln265_14_fu_1227_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln265_15_fu_1686_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln265_1_fu_733_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln265_2_fu_744_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln265_3_fu_791_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln265_4_fu_802_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln265_5_fu_849_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln265_6_fu_860_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln265_7_fu_907_p2    |         +|   0|  0|  15|           8|           5|
    |add_ln265_8_fu_918_p2    |         +|   0|  0|  15|           8|           5|
    |add_ln265_9_fu_965_p2    |         +|   0|  0|  15|           8|           5|
    |add_ln265_fu_721_p2      |         +|   0|  0|  15|           8|           2|
    |add_ln271_fu_1238_p2     |         +|   0|  0|  14|          13|          10|
    |icmp_ln265_fu_1090_p2    |      icmp|   0|  0|  15|           8|           6|
    |or_ln265_10_fu_1537_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln265_11_fu_1084_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln265_12_fu_1593_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln265_13_fu_1624_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln265_14_fu_1655_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln265_1_fu_1118_p2    |        or|   0|  0|   8|           8|           2|
    |or_ln265_2_fu_1149_p2    |        or|   0|  0|   8|           8|           2|
    |or_ln265_3_fu_1248_p2    |        or|   0|  0|   8|           8|           3|
    |or_ln265_4_fu_1279_p2    |        or|   0|  0|   8|           8|           3|
    |or_ln265_5_fu_1346_p2    |        or|   0|  0|   8|           8|           3|
    |or_ln265_6_fu_1377_p2    |        or|   0|  0|   8|           8|           3|
    |or_ln265_7_fu_1444_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln265_8_fu_1475_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln265_9_fu_1506_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln265_fu_1016_p2      |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 391|         270|         136|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  48|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4              |   9|          2|   13|         26|
    |i_fu_104                          |   9|          2|   13|         26|
    |imag_output_address0              |  48|          9|    8|         72|
    |imag_output_address1              |  48|          9|    8|         72|
    |imag_output_d0                    |  48|          9|   32|        288|
    |imag_output_d1                    |  48|          9|   32|        288|
    |j_fu_100                          |   9|          2|    8|         16|
    |matched_I_12_address0             |  48|          9|    8|         72|
    |matched_I_12_address1             |  48|          9|    8|         72|
    |matched_Q_12_address0             |  48|          9|    8|         72|
    |matched_Q_12_address1             |  48|          9|    8|         72|
    |real_output_address0              |  48|          9|    8|         72|
    |real_output_address1              |  48|          9|    8|         72|
    |real_output_d0                    |  48|          9|   32|        288|
    |real_output_d1                    |  48|          9|   32|        288|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 687|        131|  231|       1813|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   8|   0|    8|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_4_reg_1974                      |  13|   0|   13|          0|
    |i_fu_104                          |  13|   0|   13|          0|
    |icmp_ln265_reg_2320               |   1|   0|    1|          0|
    |j_1_reg_2253                      |   8|   0|    8|          0|
    |j_fu_100                          |   8|   0|    8|          0|
    |lshr_ln_reg_1979                  |   8|   0|    8|          0|
    |mul_ln269_10_reg_2281             |  40|   0|   40|          0|
    |mul_ln269_12_reg_2344             |  40|   0|   40|          0|
    |mul_ln269_14_reg_2354             |  40|   0|   40|          0|
    |mul_ln269_16_reg_2408             |  40|   0|   40|          0|
    |mul_ln269_18_reg_2418             |  40|   0|   40|          0|
    |mul_ln269_20_reg_2452             |  40|   0|   40|          0|
    |mul_ln269_22_reg_2462             |  40|   0|   40|          0|
    |mul_ln269_24_reg_2496             |  40|   0|   40|          0|
    |mul_ln269_26_reg_2506             |  40|   0|   40|          0|
    |mul_ln269_28_reg_2516             |  40|   0|   40|          0|
    |mul_ln269_2_reg_2135              |  40|   0|   40|          0|
    |mul_ln269_30_reg_2526             |  40|   0|   40|          0|
    |mul_ln269_4_reg_2189              |  40|   0|   40|          0|
    |mul_ln269_6_reg_2199              |  40|   0|   40|          0|
    |mul_ln269_8_reg_2271              |  40|   0|   40|          0|
    |mul_ln269_reg_2125                |  40|   0|   40|          0|
    |mul_ln270_11_reg_2286             |  40|   0|   40|          0|
    |mul_ln270_13_reg_2349             |  40|   0|   40|          0|
    |mul_ln270_15_reg_2359             |  40|   0|   40|          0|
    |mul_ln270_17_reg_2413             |  40|   0|   40|          0|
    |mul_ln270_19_reg_2423             |  40|   0|   40|          0|
    |mul_ln270_1_reg_2130              |  40|   0|   40|          0|
    |mul_ln270_21_reg_2457             |  40|   0|   40|          0|
    |mul_ln270_23_reg_2467             |  40|   0|   40|          0|
    |mul_ln270_25_reg_2501             |  40|   0|   40|          0|
    |mul_ln270_27_reg_2511             |  40|   0|   40|          0|
    |mul_ln270_29_reg_2521             |  40|   0|   40|          0|
    |mul_ln270_31_reg_2531             |  40|   0|   40|          0|
    |mul_ln270_3_reg_2140              |  40|   0|   40|          0|
    |mul_ln270_5_reg_2194              |  40|   0|   40|          0|
    |mul_ln270_7_reg_2204              |  40|   0|   40|          0|
    |mul_ln270_9_reg_2276              |  40|   0|   40|          0|
    |or_ln265_11_reg_2315              |   6|   0|    8|          2|
    |reg_668                           |  18|   0|   18|          0|
    |reg_672                           |  18|   0|   18|          0|
    |reg_676                           |  18|   0|   18|          0|
    |reg_680                           |  18|   0|   18|          0|
    |sext_ln269_10_reg_2145            |  40|   0|   40|          0|
    |sext_ln269_11_reg_2151            |  40|   0|   40|          0|
    |sext_ln269_12_reg_2157            |  40|   0|   40|          0|
    |sext_ln269_13_reg_2163            |  40|   0|   40|          0|
    |sext_ln269_14_reg_2209            |  40|   0|   40|          0|
    |sext_ln269_15_reg_2215            |  40|   0|   40|          0|
    |sext_ln269_16_reg_2221            |  40|   0|   40|          0|
    |sext_ln269_17_reg_2227            |  40|   0|   40|          0|
    |sext_ln269_18_reg_2291            |  40|   0|   40|          0|
    |sext_ln269_19_reg_2297            |  40|   0|   40|          0|
    |sext_ln269_1_reg_2037             |  40|   0|   40|          0|
    |sext_ln269_20_reg_2303            |  40|   0|   40|          0|
    |sext_ln269_21_reg_2309            |  40|   0|   40|          0|
    |sext_ln269_22_reg_2364            |  40|   0|   40|          0|
    |sext_ln269_23_reg_2370            |  40|   0|   40|          0|
    |sext_ln269_24_reg_2376            |  40|   0|   40|          0|
    |sext_ln269_25_reg_2382            |  40|   0|   40|          0|
    |sext_ln269_26_reg_2428            |  40|   0|   40|          0|
    |sext_ln269_27_reg_2434            |  40|   0|   40|          0|
    |sext_ln269_28_reg_2440            |  40|   0|   40|          0|
    |sext_ln269_29_reg_2446            |  40|   0|   40|          0|
    |sext_ln269_2_cast_reg_1902        |  40|   0|   40|          0|
    |sext_ln269_30_reg_2472            |  40|   0|   40|          0|
    |sext_ln269_31_reg_2478            |  40|   0|   40|          0|
    |sext_ln269_32_reg_2484            |  40|   0|   40|          0|
    |sext_ln269_33_reg_2490            |  40|   0|   40|          0|
    |sext_ln269_3_reg_2043             |  40|   0|   40|          0|
    |sext_ln269_4_reg_2049             |  40|   0|   40|          0|
    |sext_ln269_5_reg_2055             |  40|   0|   40|          0|
    |sext_ln269_6_reg_2081             |  40|   0|   40|          0|
    |sext_ln269_7_reg_2087             |  40|   0|   40|          0|
    |sext_ln269_8_reg_2093             |  40|   0|   40|          0|
    |sext_ln269_9_reg_2099             |  40|   0|   40|          0|
    |sext_ln269_cast_reg_1938          |  40|   0|   40|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2781|   0| 2783|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_265_20|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_265_20|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_265_20|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_265_20|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_265_20|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_265_20|  return value|
|sext_ln269             |   in|   24|     ap_none|                           sext_ln269|        scalar|
|sext_ln269_2           |   in|   24|     ap_none|                         sext_ln269_2|        scalar|
|real_output_address0   |  out|    8|   ap_memory|                          real_output|         array|
|real_output_ce0        |  out|    1|   ap_memory|                          real_output|         array|
|real_output_we0        |  out|    1|   ap_memory|                          real_output|         array|
|real_output_d0         |  out|   32|   ap_memory|                          real_output|         array|
|real_output_address1   |  out|    8|   ap_memory|                          real_output|         array|
|real_output_ce1        |  out|    1|   ap_memory|                          real_output|         array|
|real_output_we1        |  out|    1|   ap_memory|                          real_output|         array|
|real_output_d1         |  out|   32|   ap_memory|                          real_output|         array|
|imag_output_address0   |  out|    8|   ap_memory|                          imag_output|         array|
|imag_output_ce0        |  out|    1|   ap_memory|                          imag_output|         array|
|imag_output_we0        |  out|    1|   ap_memory|                          imag_output|         array|
|imag_output_d0         |  out|   32|   ap_memory|                          imag_output|         array|
|imag_output_address1   |  out|    8|   ap_memory|                          imag_output|         array|
|imag_output_ce1        |  out|    1|   ap_memory|                          imag_output|         array|
|imag_output_we1        |  out|    1|   ap_memory|                          imag_output|         array|
|imag_output_d1         |  out|   32|   ap_memory|                          imag_output|         array|
|matched_I_12_address0  |  out|    8|   ap_memory|                         matched_I_12|         array|
|matched_I_12_ce0       |  out|    1|   ap_memory|                         matched_I_12|         array|
|matched_I_12_q0        |   in|   18|   ap_memory|                         matched_I_12|         array|
|matched_I_12_address1  |  out|    8|   ap_memory|                         matched_I_12|         array|
|matched_I_12_ce1       |  out|    1|   ap_memory|                         matched_I_12|         array|
|matched_I_12_q1        |   in|   18|   ap_memory|                         matched_I_12|         array|
|matched_Q_12_address0  |  out|    8|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_ce0       |  out|    1|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_q0        |   in|   18|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_address1  |  out|    8|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_ce1       |  out|    1|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_q1        |   in|   18|   ap_memory|                         matched_Q_12|         array|
+-----------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 8, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln269_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln269_2"   --->   Operation 19 'read' 'sext_ln269_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln269_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln269"   --->   Operation 20 'read' 'sext_ln269_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln269_2_cast = sext i24 %sext_ln269_2_read"   --->   Operation 21 'sext' 'sext_ln269_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln269_cast = sext i24 %sext_ln269_read"   --->   Operation 22 'sext' 'sext_ln269_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 188, i13 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body775.0.split"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_4 = load i13 %i" [receiver.cpp:271]   --->   Operation 26 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %i_4, i32 4, i32 11" [receiver.cpp:264]   --->   Operation 27 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln264 = zext i8 %lshr_ln" [receiver.cpp:264]   --->   Operation 28 'zext' 'zext_ln264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%matched_I_12_addr = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln264" [receiver.cpp:269]   --->   Operation 29 'getelementptr' 'matched_I_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%matched_I_12_load = load i8 %matched_I_12_addr" [receiver.cpp:269]   --->   Operation 30 'load' 'matched_I_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%matched_Q_12_addr = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln264" [receiver.cpp:269]   --->   Operation 31 'getelementptr' 'matched_Q_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%matched_Q_12_load = load i8 %matched_Q_12_addr" [receiver.cpp:269]   --->   Operation 32 'load' 'matched_Q_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 33 [1/1] (1.91ns)   --->   "%add_ln265 = add i8 %lshr_ln, i8 2" [receiver.cpp:265]   --->   Operation 33 'add' 'add_ln265' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i8 %add_ln265" [receiver.cpp:265]   --->   Operation 34 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%matched_I_12_addr_1 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265" [receiver.cpp:269]   --->   Operation 35 'getelementptr' 'matched_I_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1" [receiver.cpp:269]   --->   Operation 36 'load' 'matched_I_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_1 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265" [receiver.cpp:269]   --->   Operation 37 'getelementptr' 'matched_Q_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1" [receiver.cpp:269]   --->   Operation 38 'load' 'matched_Q_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 39 [1/2] (3.25ns)   --->   "%matched_I_12_load = load i8 %matched_I_12_addr" [receiver.cpp:269]   --->   Operation 39 'load' 'matched_I_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 40 [1/2] (3.25ns)   --->   "%matched_Q_12_load = load i8 %matched_Q_12_addr" [receiver.cpp:269]   --->   Operation 40 'load' 'matched_Q_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 41 [1/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1" [receiver.cpp:269]   --->   Operation 41 'load' 'matched_I_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1" [receiver.cpp:269]   --->   Operation 42 'load' 'matched_Q_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 43 [1/1] (1.91ns)   --->   "%add_ln265_1 = add i8 %lshr_ln, i8 4" [receiver.cpp:265]   --->   Operation 43 'add' 'add_ln265_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln265_1 = zext i8 %add_ln265_1" [receiver.cpp:265]   --->   Operation 44 'zext' 'zext_ln265_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%matched_I_12_addr_2 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_1" [receiver.cpp:269]   --->   Operation 45 'getelementptr' 'matched_I_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2" [receiver.cpp:269]   --->   Operation 46 'load' 'matched_I_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_2 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_1" [receiver.cpp:269]   --->   Operation 47 'getelementptr' 'matched_Q_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2" [receiver.cpp:269]   --->   Operation 48 'load' 'matched_Q_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 49 [1/1] (1.91ns)   --->   "%add_ln265_2 = add i8 %lshr_ln, i8 6" [receiver.cpp:265]   --->   Operation 49 'add' 'add_ln265_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln265_2 = zext i8 %add_ln265_2" [receiver.cpp:265]   --->   Operation 50 'zext' 'zext_ln265_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%matched_I_12_addr_3 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_2" [receiver.cpp:269]   --->   Operation 51 'getelementptr' 'matched_I_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (3.25ns)   --->   "%matched_I_12_load_3 = load i8 %matched_I_12_addr_3" [receiver.cpp:269]   --->   Operation 52 'load' 'matched_I_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_3 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_2" [receiver.cpp:269]   --->   Operation 53 'getelementptr' 'matched_Q_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3" [receiver.cpp:269]   --->   Operation 54 'load' 'matched_Q_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln269_1 = sext i18 %matched_I_12_load" [receiver.cpp:269]   --->   Operation 55 'sext' 'sext_ln269_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln269_3 = sext i18 %matched_Q_12_load" [receiver.cpp:269]   --->   Operation 56 'sext' 'sext_ln269_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [3/3] (5.74ns)   --->   "%mul_ln269 = mul i40 %sext_ln269_cast, i40 %sext_ln269_1" [receiver.cpp:269]   --->   Operation 57 'mul' 'mul_ln269' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [3/3] (5.74ns)   --->   "%mul_ln270_1 = mul i40 %sext_ln269_cast, i40 %sext_ln269_3" [receiver.cpp:270]   --->   Operation 58 'mul' 'mul_ln270_1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln269_4 = sext i18 %matched_I_12_load_1" [receiver.cpp:269]   --->   Operation 59 'sext' 'sext_ln269_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln269_5 = sext i18 %matched_Q_12_load_1" [receiver.cpp:269]   --->   Operation 60 'sext' 'sext_ln269_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [3/3] (5.74ns)   --->   "%mul_ln269_2 = mul i40 %sext_ln269_cast, i40 %sext_ln269_4" [receiver.cpp:269]   --->   Operation 61 'mul' 'mul_ln269_2' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [3/3] (5.74ns)   --->   "%mul_ln270_3 = mul i40 %sext_ln269_cast, i40 %sext_ln269_5" [receiver.cpp:270]   --->   Operation 62 'mul' 'mul_ln270_3' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2" [receiver.cpp:269]   --->   Operation 63 'load' 'matched_I_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2" [receiver.cpp:269]   --->   Operation 64 'load' 'matched_Q_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 65 [1/2] (3.25ns)   --->   "%matched_I_12_load_3 = load i8 %matched_I_12_addr_3" [receiver.cpp:269]   --->   Operation 65 'load' 'matched_I_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 66 [1/2] (3.25ns)   --->   "%matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3" [receiver.cpp:269]   --->   Operation 66 'load' 'matched_Q_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 67 [1/1] (1.91ns)   --->   "%add_ln265_3 = add i8 %lshr_ln, i8 8" [receiver.cpp:265]   --->   Operation 67 'add' 'add_ln265_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln265_3 = zext i8 %add_ln265_3" [receiver.cpp:265]   --->   Operation 68 'zext' 'zext_ln265_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%matched_I_12_addr_4 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_3" [receiver.cpp:269]   --->   Operation 69 'getelementptr' 'matched_I_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%matched_I_12_load_4 = load i8 %matched_I_12_addr_4" [receiver.cpp:269]   --->   Operation 70 'load' 'matched_I_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_4 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_3" [receiver.cpp:269]   --->   Operation 71 'getelementptr' 'matched_Q_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4" [receiver.cpp:269]   --->   Operation 72 'load' 'matched_Q_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 73 [1/1] (1.91ns)   --->   "%add_ln265_4 = add i8 %lshr_ln, i8 10" [receiver.cpp:265]   --->   Operation 73 'add' 'add_ln265_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln265_4 = zext i8 %add_ln265_4" [receiver.cpp:265]   --->   Operation 74 'zext' 'zext_ln265_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%matched_I_12_addr_5 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_4" [receiver.cpp:269]   --->   Operation 75 'getelementptr' 'matched_I_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%matched_I_12_load_5 = load i8 %matched_I_12_addr_5" [receiver.cpp:269]   --->   Operation 76 'load' 'matched_I_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_5 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_4" [receiver.cpp:269]   --->   Operation 77 'getelementptr' 'matched_Q_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (3.25ns)   --->   "%matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5" [receiver.cpp:269]   --->   Operation 78 'load' 'matched_Q_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 79 [2/3] (5.74ns)   --->   "%mul_ln269 = mul i40 %sext_ln269_cast, i40 %sext_ln269_1" [receiver.cpp:269]   --->   Operation 79 'mul' 'mul_ln269' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269)   --->   "%mul_ln269_1 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_3" [receiver.cpp:269]   --->   Operation 80 'mul' 'mul_ln269_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [3/3] (1.05ns) (grouped into DSP with root node add_ln270)   --->   "%mul_ln270 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_1" [receiver.cpp:270]   --->   Operation 81 'mul' 'mul_ln270' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [2/3] (5.74ns)   --->   "%mul_ln270_1 = mul i40 %sext_ln269_cast, i40 %sext_ln269_3" [receiver.cpp:270]   --->   Operation 82 'mul' 'mul_ln270_1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [2/3] (5.74ns)   --->   "%mul_ln269_2 = mul i40 %sext_ln269_cast, i40 %sext_ln269_4" [receiver.cpp:269]   --->   Operation 83 'mul' 'mul_ln269_2' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_1)   --->   "%mul_ln269_3 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_5" [receiver.cpp:269]   --->   Operation 84 'mul' 'mul_ln269_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_1)   --->   "%mul_ln270_2 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_4" [receiver.cpp:270]   --->   Operation 85 'mul' 'mul_ln270_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [2/3] (5.74ns)   --->   "%mul_ln270_3 = mul i40 %sext_ln269_cast, i40 %sext_ln269_5" [receiver.cpp:270]   --->   Operation 86 'mul' 'mul_ln270_3' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln269_6 = sext i18 %matched_I_12_load_2" [receiver.cpp:269]   --->   Operation 87 'sext' 'sext_ln269_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln269_7 = sext i18 %matched_Q_12_load_2" [receiver.cpp:269]   --->   Operation 88 'sext' 'sext_ln269_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [3/3] (5.74ns)   --->   "%mul_ln269_4 = mul i40 %sext_ln269_cast, i40 %sext_ln269_6" [receiver.cpp:269]   --->   Operation 89 'mul' 'mul_ln269_4' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [3/3] (5.74ns)   --->   "%mul_ln270_5 = mul i40 %sext_ln269_cast, i40 %sext_ln269_7" [receiver.cpp:270]   --->   Operation 90 'mul' 'mul_ln270_5' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln269_8 = sext i18 %matched_I_12_load_3" [receiver.cpp:269]   --->   Operation 91 'sext' 'sext_ln269_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln269_9 = sext i18 %matched_Q_12_load_3" [receiver.cpp:269]   --->   Operation 92 'sext' 'sext_ln269_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [3/3] (5.74ns)   --->   "%mul_ln269_6 = mul i40 %sext_ln269_cast, i40 %sext_ln269_8" [receiver.cpp:269]   --->   Operation 93 'mul' 'mul_ln269_6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [3/3] (5.74ns)   --->   "%mul_ln270_7 = mul i40 %sext_ln269_cast, i40 %sext_ln269_9" [receiver.cpp:270]   --->   Operation 94 'mul' 'mul_ln270_7' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/2] (3.25ns)   --->   "%matched_I_12_load_4 = load i8 %matched_I_12_addr_4" [receiver.cpp:269]   --->   Operation 95 'load' 'matched_I_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4" [receiver.cpp:269]   --->   Operation 96 'load' 'matched_Q_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%matched_I_12_load_5 = load i8 %matched_I_12_addr_5" [receiver.cpp:269]   --->   Operation 97 'load' 'matched_I_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_4 : Operation 98 [1/2] (3.25ns)   --->   "%matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5" [receiver.cpp:269]   --->   Operation 98 'load' 'matched_Q_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_4 : Operation 99 [1/1] (1.91ns)   --->   "%add_ln265_5 = add i8 %lshr_ln, i8 12" [receiver.cpp:265]   --->   Operation 99 'add' 'add_ln265_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln265_5 = zext i8 %add_ln265_5" [receiver.cpp:265]   --->   Operation 100 'zext' 'zext_ln265_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%matched_I_12_addr_6 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_5" [receiver.cpp:269]   --->   Operation 101 'getelementptr' 'matched_I_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (3.25ns)   --->   "%matched_I_12_load_6 = load i8 %matched_I_12_addr_6" [receiver.cpp:269]   --->   Operation 102 'load' 'matched_I_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_6 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_5" [receiver.cpp:269]   --->   Operation 103 'getelementptr' 'matched_Q_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (3.25ns)   --->   "%matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6" [receiver.cpp:269]   --->   Operation 104 'load' 'matched_Q_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_4 : Operation 105 [1/1] (1.91ns)   --->   "%add_ln265_6 = add i8 %lshr_ln, i8 14" [receiver.cpp:265]   --->   Operation 105 'add' 'add_ln265_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln265_6 = zext i8 %add_ln265_6" [receiver.cpp:265]   --->   Operation 106 'zext' 'zext_ln265_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%matched_I_12_addr_7 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_6" [receiver.cpp:269]   --->   Operation 107 'getelementptr' 'matched_I_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%matched_I_12_load_7 = load i8 %matched_I_12_addr_7" [receiver.cpp:269]   --->   Operation 108 'load' 'matched_I_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_7 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_6" [receiver.cpp:269]   --->   Operation 109 'getelementptr' 'matched_Q_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [2/2] (3.25ns)   --->   "%matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7" [receiver.cpp:269]   --->   Operation 110 'load' 'matched_Q_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 111 [1/3] (5.74ns)   --->   "%mul_ln269 = mul i40 %sext_ln269_cast, i40 %sext_ln269_1" [receiver.cpp:269]   --->   Operation 111 'mul' 'mul_ln269' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269)   --->   "%mul_ln269_1 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_3" [receiver.cpp:269]   --->   Operation 112 'mul' 'mul_ln269_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [2/3] (1.05ns) (grouped into DSP with root node add_ln270)   --->   "%mul_ln270 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_1" [receiver.cpp:270]   --->   Operation 113 'mul' 'mul_ln270' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/3] (5.74ns)   --->   "%mul_ln270_1 = mul i40 %sext_ln269_cast, i40 %sext_ln269_3" [receiver.cpp:270]   --->   Operation 114 'mul' 'mul_ln270_1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/3] (5.74ns)   --->   "%mul_ln269_2 = mul i40 %sext_ln269_cast, i40 %sext_ln269_4" [receiver.cpp:269]   --->   Operation 115 'mul' 'mul_ln269_2' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_1)   --->   "%mul_ln269_3 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_5" [receiver.cpp:269]   --->   Operation 116 'mul' 'mul_ln269_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_1)   --->   "%mul_ln270_2 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_4" [receiver.cpp:270]   --->   Operation 117 'mul' 'mul_ln270_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/3] (5.74ns)   --->   "%mul_ln270_3 = mul i40 %sext_ln269_cast, i40 %sext_ln269_5" [receiver.cpp:270]   --->   Operation 118 'mul' 'mul_ln270_3' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [2/3] (5.74ns)   --->   "%mul_ln269_4 = mul i40 %sext_ln269_cast, i40 %sext_ln269_6" [receiver.cpp:269]   --->   Operation 119 'mul' 'mul_ln269_4' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_2)   --->   "%mul_ln269_5 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_7" [receiver.cpp:269]   --->   Operation 120 'mul' 'mul_ln269_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_2)   --->   "%mul_ln270_4 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_6" [receiver.cpp:270]   --->   Operation 121 'mul' 'mul_ln270_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [2/3] (5.74ns)   --->   "%mul_ln270_5 = mul i40 %sext_ln269_cast, i40 %sext_ln269_7" [receiver.cpp:270]   --->   Operation 122 'mul' 'mul_ln270_5' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [2/3] (5.74ns)   --->   "%mul_ln269_6 = mul i40 %sext_ln269_cast, i40 %sext_ln269_8" [receiver.cpp:269]   --->   Operation 123 'mul' 'mul_ln269_6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_3)   --->   "%mul_ln269_7 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_9" [receiver.cpp:269]   --->   Operation 124 'mul' 'mul_ln269_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_3)   --->   "%mul_ln270_6 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_8" [receiver.cpp:270]   --->   Operation 125 'mul' 'mul_ln270_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [2/3] (5.74ns)   --->   "%mul_ln270_7 = mul i40 %sext_ln269_cast, i40 %sext_ln269_9" [receiver.cpp:270]   --->   Operation 126 'mul' 'mul_ln270_7' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln269_10 = sext i18 %matched_I_12_load_4" [receiver.cpp:269]   --->   Operation 127 'sext' 'sext_ln269_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln269_11 = sext i18 %matched_Q_12_load_4" [receiver.cpp:269]   --->   Operation 128 'sext' 'sext_ln269_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [3/3] (5.74ns)   --->   "%mul_ln269_8 = mul i40 %sext_ln269_cast, i40 %sext_ln269_10" [receiver.cpp:269]   --->   Operation 129 'mul' 'mul_ln269_8' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [3/3] (5.74ns)   --->   "%mul_ln270_9 = mul i40 %sext_ln269_cast, i40 %sext_ln269_11" [receiver.cpp:270]   --->   Operation 130 'mul' 'mul_ln270_9' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln269_12 = sext i18 %matched_I_12_load_5" [receiver.cpp:269]   --->   Operation 131 'sext' 'sext_ln269_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln269_13 = sext i18 %matched_Q_12_load_5" [receiver.cpp:269]   --->   Operation 132 'sext' 'sext_ln269_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [3/3] (5.74ns)   --->   "%mul_ln269_10 = mul i40 %sext_ln269_cast, i40 %sext_ln269_12" [receiver.cpp:269]   --->   Operation 133 'mul' 'mul_ln269_10' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [3/3] (5.74ns)   --->   "%mul_ln270_11 = mul i40 %sext_ln269_cast, i40 %sext_ln269_13" [receiver.cpp:270]   --->   Operation 134 'mul' 'mul_ln270_11' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/2] (3.25ns)   --->   "%matched_I_12_load_6 = load i8 %matched_I_12_addr_6" [receiver.cpp:269]   --->   Operation 135 'load' 'matched_I_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_5 : Operation 136 [1/2] (3.25ns)   --->   "%matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6" [receiver.cpp:269]   --->   Operation 136 'load' 'matched_Q_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_5 : Operation 137 [1/2] (3.25ns)   --->   "%matched_I_12_load_7 = load i8 %matched_I_12_addr_7" [receiver.cpp:269]   --->   Operation 137 'load' 'matched_I_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_5 : Operation 138 [1/2] (3.25ns)   --->   "%matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7" [receiver.cpp:269]   --->   Operation 138 'load' 'matched_Q_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_5 : Operation 139 [1/1] (1.91ns)   --->   "%add_ln265_7 = add i8 %lshr_ln, i8 16" [receiver.cpp:265]   --->   Operation 139 'add' 'add_ln265_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln265_7 = zext i8 %add_ln265_7" [receiver.cpp:265]   --->   Operation 140 'zext' 'zext_ln265_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%matched_I_12_addr_8 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_7" [receiver.cpp:269]   --->   Operation 141 'getelementptr' 'matched_I_12_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [2/2] (3.25ns)   --->   "%matched_I_12_load_8 = load i8 %matched_I_12_addr_8" [receiver.cpp:269]   --->   Operation 142 'load' 'matched_I_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_8 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_7" [receiver.cpp:269]   --->   Operation 143 'getelementptr' 'matched_Q_12_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [2/2] (3.25ns)   --->   "%matched_Q_12_load_8 = load i8 %matched_Q_12_addr_8" [receiver.cpp:269]   --->   Operation 144 'load' 'matched_Q_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_5 : Operation 145 [1/1] (1.91ns)   --->   "%add_ln265_8 = add i8 %lshr_ln, i8 18" [receiver.cpp:265]   --->   Operation 145 'add' 'add_ln265_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln265_8 = zext i8 %add_ln265_8" [receiver.cpp:265]   --->   Operation 146 'zext' 'zext_ln265_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%matched_I_12_addr_9 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_8" [receiver.cpp:269]   --->   Operation 147 'getelementptr' 'matched_I_12_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [2/2] (3.25ns)   --->   "%matched_I_12_load_9 = load i8 %matched_I_12_addr_9" [receiver.cpp:269]   --->   Operation 148 'load' 'matched_I_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_9 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_8" [receiver.cpp:269]   --->   Operation 149 'getelementptr' 'matched_Q_12_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [2/2] (3.25ns)   --->   "%matched_Q_12_load_9 = load i8 %matched_Q_12_addr_9" [receiver.cpp:269]   --->   Operation 150 'load' 'matched_Q_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 151 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269)   --->   "%mul_ln269_1 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_3" [receiver.cpp:269]   --->   Operation 151 'mul' 'mul_ln269_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269 = sub i40 %mul_ln269, i40 %mul_ln269_1" [receiver.cpp:269]   --->   Operation 152 'sub' 'sub_ln269' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 153 [1/3] (0.00ns) (grouped into DSP with root node add_ln270)   --->   "%mul_ln270 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_1" [receiver.cpp:270]   --->   Operation 153 'mul' 'mul_ln270' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 154 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270 = add i40 %mul_ln270_1, i40 %mul_ln270" [receiver.cpp:270]   --->   Operation 154 'add' 'add_ln270' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_1)   --->   "%mul_ln269_3 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_5" [receiver.cpp:269]   --->   Operation 155 'mul' 'mul_ln269_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 156 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_1 = sub i40 %mul_ln269_2, i40 %mul_ln269_3" [receiver.cpp:269]   --->   Operation 156 'sub' 'sub_ln269_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 157 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_1)   --->   "%mul_ln270_2 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_4" [receiver.cpp:270]   --->   Operation 157 'mul' 'mul_ln270_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 158 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_1 = add i40 %mul_ln270_3, i40 %mul_ln270_2" [receiver.cpp:270]   --->   Operation 158 'add' 'add_ln270_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [1/3] (5.74ns)   --->   "%mul_ln269_4 = mul i40 %sext_ln269_cast, i40 %sext_ln269_6" [receiver.cpp:269]   --->   Operation 159 'mul' 'mul_ln269_4' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_2)   --->   "%mul_ln269_5 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_7" [receiver.cpp:269]   --->   Operation 160 'mul' 'mul_ln269_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 161 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_2)   --->   "%mul_ln270_4 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_6" [receiver.cpp:270]   --->   Operation 161 'mul' 'mul_ln270_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [1/3] (5.74ns)   --->   "%mul_ln270_5 = mul i40 %sext_ln269_cast, i40 %sext_ln269_7" [receiver.cpp:270]   --->   Operation 162 'mul' 'mul_ln270_5' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/3] (5.74ns)   --->   "%mul_ln269_6 = mul i40 %sext_ln269_cast, i40 %sext_ln269_8" [receiver.cpp:269]   --->   Operation 163 'mul' 'mul_ln269_6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_3)   --->   "%mul_ln269_7 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_9" [receiver.cpp:269]   --->   Operation 164 'mul' 'mul_ln269_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 165 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_3)   --->   "%mul_ln270_6 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_8" [receiver.cpp:270]   --->   Operation 165 'mul' 'mul_ln270_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 166 [1/3] (5.74ns)   --->   "%mul_ln270_7 = mul i40 %sext_ln269_cast, i40 %sext_ln269_9" [receiver.cpp:270]   --->   Operation 166 'mul' 'mul_ln270_7' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [2/3] (5.74ns)   --->   "%mul_ln269_8 = mul i40 %sext_ln269_cast, i40 %sext_ln269_10" [receiver.cpp:269]   --->   Operation 167 'mul' 'mul_ln269_8' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_4)   --->   "%mul_ln269_9 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_11" [receiver.cpp:269]   --->   Operation 168 'mul' 'mul_ln269_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 169 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_4)   --->   "%mul_ln270_8 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_10" [receiver.cpp:270]   --->   Operation 169 'mul' 'mul_ln270_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 170 [2/3] (5.74ns)   --->   "%mul_ln270_9 = mul i40 %sext_ln269_cast, i40 %sext_ln269_11" [receiver.cpp:270]   --->   Operation 170 'mul' 'mul_ln270_9' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [2/3] (5.74ns)   --->   "%mul_ln269_10 = mul i40 %sext_ln269_cast, i40 %sext_ln269_12" [receiver.cpp:269]   --->   Operation 171 'mul' 'mul_ln269_10' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_5)   --->   "%mul_ln269_11 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_13" [receiver.cpp:269]   --->   Operation 172 'mul' 'mul_ln269_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 173 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_5)   --->   "%mul_ln270_10 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_12" [receiver.cpp:270]   --->   Operation 173 'mul' 'mul_ln270_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 174 [2/3] (5.74ns)   --->   "%mul_ln270_11 = mul i40 %sext_ln269_cast, i40 %sext_ln269_13" [receiver.cpp:270]   --->   Operation 174 'mul' 'mul_ln270_11' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln269_14 = sext i18 %matched_I_12_load_6" [receiver.cpp:269]   --->   Operation 175 'sext' 'sext_ln269_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln269_15 = sext i18 %matched_Q_12_load_6" [receiver.cpp:269]   --->   Operation 176 'sext' 'sext_ln269_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [3/3] (5.74ns)   --->   "%mul_ln269_12 = mul i40 %sext_ln269_cast, i40 %sext_ln269_14" [receiver.cpp:269]   --->   Operation 177 'mul' 'mul_ln269_12' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [3/3] (5.74ns)   --->   "%mul_ln270_13 = mul i40 %sext_ln269_cast, i40 %sext_ln269_15" [receiver.cpp:270]   --->   Operation 178 'mul' 'mul_ln270_13' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln269_16 = sext i18 %matched_I_12_load_7" [receiver.cpp:269]   --->   Operation 179 'sext' 'sext_ln269_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln269_17 = sext i18 %matched_Q_12_load_7" [receiver.cpp:269]   --->   Operation 180 'sext' 'sext_ln269_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [3/3] (5.74ns)   --->   "%mul_ln269_14 = mul i40 %sext_ln269_cast, i40 %sext_ln269_16" [receiver.cpp:269]   --->   Operation 181 'mul' 'mul_ln269_14' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [3/3] (5.74ns)   --->   "%mul_ln270_15 = mul i40 %sext_ln269_cast, i40 %sext_ln269_17" [receiver.cpp:270]   --->   Operation 182 'mul' 'mul_ln270_15' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/2] (3.25ns)   --->   "%matched_I_12_load_8 = load i8 %matched_I_12_addr_8" [receiver.cpp:269]   --->   Operation 183 'load' 'matched_I_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_6 : Operation 184 [1/2] (3.25ns)   --->   "%matched_Q_12_load_8 = load i8 %matched_Q_12_addr_8" [receiver.cpp:269]   --->   Operation 184 'load' 'matched_Q_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_6 : Operation 185 [1/2] (3.25ns)   --->   "%matched_I_12_load_9 = load i8 %matched_I_12_addr_9" [receiver.cpp:269]   --->   Operation 185 'load' 'matched_I_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_6 : Operation 186 [1/2] (3.25ns)   --->   "%matched_Q_12_load_9 = load i8 %matched_Q_12_addr_9" [receiver.cpp:269]   --->   Operation 186 'load' 'matched_Q_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_6 : Operation 187 [1/1] (1.91ns)   --->   "%add_ln265_9 = add i8 %lshr_ln, i8 20" [receiver.cpp:265]   --->   Operation 187 'add' 'add_ln265_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln265_9 = zext i8 %add_ln265_9" [receiver.cpp:265]   --->   Operation 188 'zext' 'zext_ln265_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%matched_I_12_addr_10 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_9" [receiver.cpp:269]   --->   Operation 189 'getelementptr' 'matched_I_12_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [2/2] (3.25ns)   --->   "%matched_I_12_load_10 = load i8 %matched_I_12_addr_10" [receiver.cpp:269]   --->   Operation 190 'load' 'matched_I_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_10 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_9" [receiver.cpp:269]   --->   Operation 191 'getelementptr' 'matched_Q_12_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [2/2] (3.25ns)   --->   "%matched_Q_12_load_10 = load i8 %matched_Q_12_addr_10" [receiver.cpp:269]   --->   Operation 192 'load' 'matched_Q_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_6 : Operation 193 [1/1] (1.91ns)   --->   "%add_ln265_10 = add i8 %lshr_ln, i8 22" [receiver.cpp:265]   --->   Operation 193 'add' 'add_ln265_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln265_10 = zext i8 %add_ln265_10" [receiver.cpp:265]   --->   Operation 194 'zext' 'zext_ln265_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%matched_I_12_addr_11 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_10" [receiver.cpp:269]   --->   Operation 195 'getelementptr' 'matched_I_12_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [2/2] (3.25ns)   --->   "%matched_I_12_load_11 = load i8 %matched_I_12_addr_11" [receiver.cpp:269]   --->   Operation 196 'load' 'matched_I_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_11 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_10" [receiver.cpp:269]   --->   Operation 197 'getelementptr' 'matched_Q_12_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [2/2] (3.25ns)   --->   "%matched_Q_12_load_11 = load i8 %matched_Q_12_addr_11" [receiver.cpp:269]   --->   Operation 198 'load' 'matched_Q_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j" [receiver.cpp:265]   --->   Operation 199 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%j_cast = zext i8 %j_1" [receiver.cpp:265]   --->   Operation 200 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269 = sub i40 %mul_ln269, i40 %mul_ln269_1" [receiver.cpp:269]   --->   Operation 201 'sub' 'sub_ln269' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 202 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%real_output_addr = getelementptr i32 %real_output, i64 0, i64 %j_cast" [receiver.cpp:269]   --->   Operation 203 'getelementptr' 'real_output_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln, i8 %real_output_addr" [receiver.cpp:269]   --->   Operation 204 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 205 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270 = add i40 %mul_ln270_1, i40 %mul_ln270" [receiver.cpp:270]   --->   Operation 205 'add' 'add_ln270' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 206 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%imag_output_addr = getelementptr i32 %imag_output, i64 0, i64 %j_cast" [receiver.cpp:270]   --->   Operation 207 'getelementptr' 'imag_output_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln1, i8 %imag_output_addr" [receiver.cpp:270]   --->   Operation 208 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln265 = or i8 %j_1, i8 1" [receiver.cpp:265]   --->   Operation 209 'or' 'or_ln265' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i8 %or_ln265" [receiver.cpp:269]   --->   Operation 210 'zext' 'zext_ln269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_1 = sub i40 %mul_ln269_2, i40 %mul_ln269_3" [receiver.cpp:269]   --->   Operation 211 'sub' 'sub_ln269_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln269_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_1, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 212 'partselect' 'trunc_ln269_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%real_output_addr_1 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269" [receiver.cpp:269]   --->   Operation 213 'getelementptr' 'real_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_1, i8 %real_output_addr_1" [receiver.cpp:269]   --->   Operation 214 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 215 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_1 = add i40 %mul_ln270_3, i40 %mul_ln270_2" [receiver.cpp:270]   --->   Operation 215 'add' 'add_ln270_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln270_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_1, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 216 'partselect' 'trunc_ln270_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%imag_output_addr_1 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269" [receiver.cpp:270]   --->   Operation 217 'getelementptr' 'imag_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_1, i8 %imag_output_addr_1" [receiver.cpp:270]   --->   Operation 218 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 219 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_2)   --->   "%mul_ln269_5 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_7" [receiver.cpp:269]   --->   Operation 219 'mul' 'mul_ln269_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 220 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_2 = sub i40 %mul_ln269_4, i40 %mul_ln269_5" [receiver.cpp:269]   --->   Operation 220 'sub' 'sub_ln269_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 221 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_2)   --->   "%mul_ln270_4 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_6" [receiver.cpp:270]   --->   Operation 221 'mul' 'mul_ln270_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 222 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_2 = add i40 %mul_ln270_5, i40 %mul_ln270_4" [receiver.cpp:270]   --->   Operation 222 'add' 'add_ln270_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 223 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_3)   --->   "%mul_ln269_7 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_9" [receiver.cpp:269]   --->   Operation 223 'mul' 'mul_ln269_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 224 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_3 = sub i40 %mul_ln269_6, i40 %mul_ln269_7" [receiver.cpp:269]   --->   Operation 224 'sub' 'sub_ln269_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 225 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_3)   --->   "%mul_ln270_6 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_8" [receiver.cpp:270]   --->   Operation 225 'mul' 'mul_ln270_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 226 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_3 = add i40 %mul_ln270_7, i40 %mul_ln270_6" [receiver.cpp:270]   --->   Operation 226 'add' 'add_ln270_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 227 [1/3] (5.74ns)   --->   "%mul_ln269_8 = mul i40 %sext_ln269_cast, i40 %sext_ln269_10" [receiver.cpp:269]   --->   Operation 227 'mul' 'mul_ln269_8' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_4)   --->   "%mul_ln269_9 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_11" [receiver.cpp:269]   --->   Operation 228 'mul' 'mul_ln269_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 229 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_4)   --->   "%mul_ln270_8 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_10" [receiver.cpp:270]   --->   Operation 229 'mul' 'mul_ln270_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 230 [1/3] (5.74ns)   --->   "%mul_ln270_9 = mul i40 %sext_ln269_cast, i40 %sext_ln269_11" [receiver.cpp:270]   --->   Operation 230 'mul' 'mul_ln270_9' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/3] (5.74ns)   --->   "%mul_ln269_10 = mul i40 %sext_ln269_cast, i40 %sext_ln269_12" [receiver.cpp:269]   --->   Operation 231 'mul' 'mul_ln269_10' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_5)   --->   "%mul_ln269_11 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_13" [receiver.cpp:269]   --->   Operation 232 'mul' 'mul_ln269_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 233 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_5)   --->   "%mul_ln270_10 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_12" [receiver.cpp:270]   --->   Operation 233 'mul' 'mul_ln270_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/3] (5.74ns)   --->   "%mul_ln270_11 = mul i40 %sext_ln269_cast, i40 %sext_ln269_13" [receiver.cpp:270]   --->   Operation 234 'mul' 'mul_ln270_11' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [2/3] (5.74ns)   --->   "%mul_ln269_12 = mul i40 %sext_ln269_cast, i40 %sext_ln269_14" [receiver.cpp:269]   --->   Operation 235 'mul' 'mul_ln269_12' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_6)   --->   "%mul_ln269_13 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_15" [receiver.cpp:269]   --->   Operation 236 'mul' 'mul_ln269_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 237 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_6)   --->   "%mul_ln270_12 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_14" [receiver.cpp:270]   --->   Operation 237 'mul' 'mul_ln270_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 238 [2/3] (5.74ns)   --->   "%mul_ln270_13 = mul i40 %sext_ln269_cast, i40 %sext_ln269_15" [receiver.cpp:270]   --->   Operation 238 'mul' 'mul_ln270_13' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [2/3] (5.74ns)   --->   "%mul_ln269_14 = mul i40 %sext_ln269_cast, i40 %sext_ln269_16" [receiver.cpp:269]   --->   Operation 239 'mul' 'mul_ln269_14' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_7)   --->   "%mul_ln269_15 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_17" [receiver.cpp:269]   --->   Operation 240 'mul' 'mul_ln269_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 241 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_7)   --->   "%mul_ln270_14 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_16" [receiver.cpp:270]   --->   Operation 241 'mul' 'mul_ln270_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 242 [2/3] (5.74ns)   --->   "%mul_ln270_15 = mul i40 %sext_ln269_cast, i40 %sext_ln269_17" [receiver.cpp:270]   --->   Operation 242 'mul' 'mul_ln270_15' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln269_18 = sext i18 %matched_I_12_load_8" [receiver.cpp:269]   --->   Operation 243 'sext' 'sext_ln269_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln269_19 = sext i18 %matched_Q_12_load_8" [receiver.cpp:269]   --->   Operation 244 'sext' 'sext_ln269_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [3/3] (5.74ns)   --->   "%mul_ln269_16 = mul i40 %sext_ln269_cast, i40 %sext_ln269_18" [receiver.cpp:269]   --->   Operation 245 'mul' 'mul_ln269_16' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [3/3] (5.74ns)   --->   "%mul_ln270_17 = mul i40 %sext_ln269_cast, i40 %sext_ln269_19" [receiver.cpp:270]   --->   Operation 246 'mul' 'mul_ln270_17' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln269_20 = sext i18 %matched_I_12_load_9" [receiver.cpp:269]   --->   Operation 247 'sext' 'sext_ln269_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln269_21 = sext i18 %matched_Q_12_load_9" [receiver.cpp:269]   --->   Operation 248 'sext' 'sext_ln269_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [3/3] (5.74ns)   --->   "%mul_ln269_18 = mul i40 %sext_ln269_cast, i40 %sext_ln269_20" [receiver.cpp:269]   --->   Operation 249 'mul' 'mul_ln269_18' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [3/3] (5.74ns)   --->   "%mul_ln270_19 = mul i40 %sext_ln269_cast, i40 %sext_ln269_21" [receiver.cpp:270]   --->   Operation 250 'mul' 'mul_ln270_19' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/2] (3.25ns)   --->   "%matched_I_12_load_10 = load i8 %matched_I_12_addr_10" [receiver.cpp:269]   --->   Operation 251 'load' 'matched_I_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_7 : Operation 252 [1/2] (3.25ns)   --->   "%matched_Q_12_load_10 = load i8 %matched_Q_12_addr_10" [receiver.cpp:269]   --->   Operation 252 'load' 'matched_Q_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_7 : Operation 253 [1/2] (3.25ns)   --->   "%matched_I_12_load_11 = load i8 %matched_I_12_addr_11" [receiver.cpp:269]   --->   Operation 253 'load' 'matched_I_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_7 : Operation 254 [1/2] (3.25ns)   --->   "%matched_Q_12_load_11 = load i8 %matched_Q_12_addr_11" [receiver.cpp:269]   --->   Operation 254 'load' 'matched_Q_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%or_ln265_11 = or i8 %j_1, i8 12" [receiver.cpp:265]   --->   Operation 255 'or' 'or_ln265_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (1.91ns)   --->   "%icmp_ln265 = icmp_ult  i8 %or_ln265_11, i8 236" [receiver.cpp:265]   --->   Operation 256 'icmp' 'icmp_ln265' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %icmp_ln265, void %for.inc822.preheader.exitStub, void %for.body775.12" [receiver.cpp:265]   --->   Operation 257 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (1.91ns)   --->   "%add_ln265_11 = add i8 %lshr_ln, i8 24" [receiver.cpp:265]   --->   Operation 258 'add' 'add_ln265_11' <Predicate = (icmp_ln265)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln265_11 = zext i8 %add_ln265_11" [receiver.cpp:265]   --->   Operation 259 'zext' 'zext_ln265_11' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%matched_I_12_addr_12 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_11" [receiver.cpp:269]   --->   Operation 260 'getelementptr' 'matched_I_12_addr_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 261 [2/2] (3.25ns)   --->   "%matched_I_12_load_12 = load i8 %matched_I_12_addr_12" [receiver.cpp:269]   --->   Operation 261 'load' 'matched_I_12_load_12' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_12 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_11" [receiver.cpp:269]   --->   Operation 262 'getelementptr' 'matched_Q_12_addr_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 263 [2/2] (3.25ns)   --->   "%matched_Q_12_load_12 = load i8 %matched_Q_12_addr_12" [receiver.cpp:269]   --->   Operation 263 'load' 'matched_Q_12_load_12' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_7 : Operation 264 [1/1] (1.91ns)   --->   "%add_ln265_12 = add i8 %lshr_ln, i8 26" [receiver.cpp:265]   --->   Operation 264 'add' 'add_ln265_12' <Predicate = (icmp_ln265)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln265_13 = zext i8 %add_ln265_12" [receiver.cpp:265]   --->   Operation 265 'zext' 'zext_ln265_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%matched_I_12_addr_13 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_13" [receiver.cpp:269]   --->   Operation 266 'getelementptr' 'matched_I_12_addr_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 267 [2/2] (3.25ns)   --->   "%matched_I_12_load_13 = load i8 %matched_I_12_addr_13" [receiver.cpp:269]   --->   Operation 267 'load' 'matched_I_12_load_13' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_13 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_13" [receiver.cpp:269]   --->   Operation 268 'getelementptr' 'matched_Q_12_addr_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 269 [2/2] (3.25ns)   --->   "%matched_Q_12_load_13 = load i8 %matched_Q_12_addr_13" [receiver.cpp:269]   --->   Operation 269 'load' 'matched_Q_12_load_13' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln265_1 = or i8 %j_1, i8 2" [receiver.cpp:265]   --->   Operation 270 'or' 'or_ln265_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln269_1 = zext i8 %or_ln265_1" [receiver.cpp:269]   --->   Operation 271 'zext' 'zext_ln269_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_2 = sub i40 %mul_ln269_4, i40 %mul_ln269_5" [receiver.cpp:269]   --->   Operation 272 'sub' 'sub_ln269_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln269_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_2, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 273 'partselect' 'trunc_ln269_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%real_output_addr_2 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_1" [receiver.cpp:269]   --->   Operation 274 'getelementptr' 'real_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_2, i8 %real_output_addr_2" [receiver.cpp:269]   --->   Operation 275 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 276 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_2 = add i40 %mul_ln270_5, i40 %mul_ln270_4" [receiver.cpp:270]   --->   Operation 276 'add' 'add_ln270_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln270_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_2, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 277 'partselect' 'trunc_ln270_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%imag_output_addr_2 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_1" [receiver.cpp:270]   --->   Operation 278 'getelementptr' 'imag_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_2, i8 %imag_output_addr_2" [receiver.cpp:270]   --->   Operation 279 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%or_ln265_2 = or i8 %j_1, i8 3" [receiver.cpp:265]   --->   Operation 280 'or' 'or_ln265_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln269_2 = zext i8 %or_ln265_2" [receiver.cpp:269]   --->   Operation 281 'zext' 'zext_ln269_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_3 = sub i40 %mul_ln269_6, i40 %mul_ln269_7" [receiver.cpp:269]   --->   Operation 282 'sub' 'sub_ln269_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln269_3 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_3, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 283 'partselect' 'trunc_ln269_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%real_output_addr_3 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_2" [receiver.cpp:269]   --->   Operation 284 'getelementptr' 'real_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_3, i8 %real_output_addr_3" [receiver.cpp:269]   --->   Operation 285 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 286 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_3 = add i40 %mul_ln270_7, i40 %mul_ln270_6" [receiver.cpp:270]   --->   Operation 286 'add' 'add_ln270_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln270_3 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_3, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 287 'partselect' 'trunc_ln270_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%imag_output_addr_3 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_2" [receiver.cpp:270]   --->   Operation 288 'getelementptr' 'imag_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_3, i8 %imag_output_addr_3" [receiver.cpp:270]   --->   Operation 289 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 290 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_4)   --->   "%mul_ln269_9 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_11" [receiver.cpp:269]   --->   Operation 290 'mul' 'mul_ln269_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 291 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_4 = sub i40 %mul_ln269_8, i40 %mul_ln269_9" [receiver.cpp:269]   --->   Operation 291 'sub' 'sub_ln269_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 292 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_4)   --->   "%mul_ln270_8 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_10" [receiver.cpp:270]   --->   Operation 292 'mul' 'mul_ln270_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 293 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_4 = add i40 %mul_ln270_9, i40 %mul_ln270_8" [receiver.cpp:270]   --->   Operation 293 'add' 'add_ln270_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 294 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_5)   --->   "%mul_ln269_11 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_13" [receiver.cpp:269]   --->   Operation 294 'mul' 'mul_ln269_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 295 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_5 = sub i40 %mul_ln269_10, i40 %mul_ln269_11" [receiver.cpp:269]   --->   Operation 295 'sub' 'sub_ln269_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 296 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_5)   --->   "%mul_ln270_10 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_12" [receiver.cpp:270]   --->   Operation 296 'mul' 'mul_ln270_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 297 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_5 = add i40 %mul_ln270_11, i40 %mul_ln270_10" [receiver.cpp:270]   --->   Operation 297 'add' 'add_ln270_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 298 [1/3] (5.74ns)   --->   "%mul_ln269_12 = mul i40 %sext_ln269_cast, i40 %sext_ln269_14" [receiver.cpp:269]   --->   Operation 298 'mul' 'mul_ln269_12' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_6)   --->   "%mul_ln269_13 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_15" [receiver.cpp:269]   --->   Operation 299 'mul' 'mul_ln269_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 300 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_6)   --->   "%mul_ln270_12 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_14" [receiver.cpp:270]   --->   Operation 300 'mul' 'mul_ln270_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 301 [1/3] (5.74ns)   --->   "%mul_ln270_13 = mul i40 %sext_ln269_cast, i40 %sext_ln269_15" [receiver.cpp:270]   --->   Operation 301 'mul' 'mul_ln270_13' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [1/3] (5.74ns)   --->   "%mul_ln269_14 = mul i40 %sext_ln269_cast, i40 %sext_ln269_16" [receiver.cpp:269]   --->   Operation 302 'mul' 'mul_ln269_14' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_7)   --->   "%mul_ln269_15 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_17" [receiver.cpp:269]   --->   Operation 303 'mul' 'mul_ln269_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 304 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_7)   --->   "%mul_ln270_14 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_16" [receiver.cpp:270]   --->   Operation 304 'mul' 'mul_ln270_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 305 [1/3] (5.74ns)   --->   "%mul_ln270_15 = mul i40 %sext_ln269_cast, i40 %sext_ln269_17" [receiver.cpp:270]   --->   Operation 305 'mul' 'mul_ln270_15' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [2/3] (5.74ns)   --->   "%mul_ln269_16 = mul i40 %sext_ln269_cast, i40 %sext_ln269_18" [receiver.cpp:269]   --->   Operation 306 'mul' 'mul_ln269_16' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_8)   --->   "%mul_ln269_17 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_19" [receiver.cpp:269]   --->   Operation 307 'mul' 'mul_ln269_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 308 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_8)   --->   "%mul_ln270_16 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_18" [receiver.cpp:270]   --->   Operation 308 'mul' 'mul_ln270_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 309 [2/3] (5.74ns)   --->   "%mul_ln270_17 = mul i40 %sext_ln269_cast, i40 %sext_ln269_19" [receiver.cpp:270]   --->   Operation 309 'mul' 'mul_ln270_17' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 310 [2/3] (5.74ns)   --->   "%mul_ln269_18 = mul i40 %sext_ln269_cast, i40 %sext_ln269_20" [receiver.cpp:269]   --->   Operation 310 'mul' 'mul_ln269_18' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_9)   --->   "%mul_ln269_19 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_21" [receiver.cpp:269]   --->   Operation 311 'mul' 'mul_ln269_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 312 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_9)   --->   "%mul_ln270_18 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_20" [receiver.cpp:270]   --->   Operation 312 'mul' 'mul_ln270_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 313 [2/3] (5.74ns)   --->   "%mul_ln270_19 = mul i40 %sext_ln269_cast, i40 %sext_ln269_21" [receiver.cpp:270]   --->   Operation 313 'mul' 'mul_ln270_19' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln269_22 = sext i18 %matched_I_12_load_10" [receiver.cpp:269]   --->   Operation 314 'sext' 'sext_ln269_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln269_23 = sext i18 %matched_Q_12_load_10" [receiver.cpp:269]   --->   Operation 315 'sext' 'sext_ln269_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 316 [3/3] (5.74ns)   --->   "%mul_ln269_20 = mul i40 %sext_ln269_cast, i40 %sext_ln269_22" [receiver.cpp:269]   --->   Operation 316 'mul' 'mul_ln269_20' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [3/3] (5.74ns)   --->   "%mul_ln270_21 = mul i40 %sext_ln269_cast, i40 %sext_ln269_23" [receiver.cpp:270]   --->   Operation 317 'mul' 'mul_ln270_21' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln269_24 = sext i18 %matched_I_12_load_11" [receiver.cpp:269]   --->   Operation 318 'sext' 'sext_ln269_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln269_25 = sext i18 %matched_Q_12_load_11" [receiver.cpp:269]   --->   Operation 319 'sext' 'sext_ln269_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 320 [3/3] (5.74ns)   --->   "%mul_ln269_22 = mul i40 %sext_ln269_cast, i40 %sext_ln269_24" [receiver.cpp:269]   --->   Operation 320 'mul' 'mul_ln269_22' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 321 [3/3] (5.74ns)   --->   "%mul_ln270_23 = mul i40 %sext_ln269_cast, i40 %sext_ln269_25" [receiver.cpp:270]   --->   Operation 321 'mul' 'mul_ln270_23' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 322 [1/2] (3.25ns)   --->   "%matched_I_12_load_12 = load i8 %matched_I_12_addr_12" [receiver.cpp:269]   --->   Operation 322 'load' 'matched_I_12_load_12' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 323 [1/2] (3.25ns)   --->   "%matched_Q_12_load_12 = load i8 %matched_Q_12_addr_12" [receiver.cpp:269]   --->   Operation 323 'load' 'matched_Q_12_load_12' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 324 [1/2] (3.25ns)   --->   "%matched_I_12_load_13 = load i8 %matched_I_12_addr_13" [receiver.cpp:269]   --->   Operation 324 'load' 'matched_I_12_load_13' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 325 [1/2] (3.25ns)   --->   "%matched_Q_12_load_13 = load i8 %matched_Q_12_addr_13" [receiver.cpp:269]   --->   Operation 325 'load' 'matched_Q_12_load_13' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 326 [1/1] (1.91ns)   --->   "%add_ln265_13 = add i8 %lshr_ln, i8 28" [receiver.cpp:265]   --->   Operation 326 'add' 'add_ln265_13' <Predicate = (icmp_ln265)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln265_14 = zext i8 %add_ln265_13" [receiver.cpp:265]   --->   Operation 327 'zext' 'zext_ln265_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%matched_I_12_addr_14 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_14" [receiver.cpp:269]   --->   Operation 328 'getelementptr' 'matched_I_12_addr_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_8 : Operation 329 [2/2] (3.25ns)   --->   "%matched_I_12_load_14 = load i8 %matched_I_12_addr_14" [receiver.cpp:269]   --->   Operation 329 'load' 'matched_I_12_load_14' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_14 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_14" [receiver.cpp:269]   --->   Operation 330 'getelementptr' 'matched_Q_12_addr_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_8 : Operation 331 [2/2] (3.25ns)   --->   "%matched_Q_12_load_14 = load i8 %matched_Q_12_addr_14" [receiver.cpp:269]   --->   Operation 331 'load' 'matched_Q_12_load_14' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 332 [1/1] (1.91ns)   --->   "%add_ln265_14 = add i8 %lshr_ln, i8 30" [receiver.cpp:265]   --->   Operation 332 'add' 'add_ln265_14' <Predicate = (icmp_ln265)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln265_15 = zext i8 %add_ln265_14" [receiver.cpp:265]   --->   Operation 333 'zext' 'zext_ln265_15' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%matched_I_12_addr_15 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_15" [receiver.cpp:269]   --->   Operation 334 'getelementptr' 'matched_I_12_addr_15' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_8 : Operation 335 [2/2] (3.25ns)   --->   "%matched_I_12_load_15 = load i8 %matched_I_12_addr_15" [receiver.cpp:269]   --->   Operation 335 'load' 'matched_I_12_load_15' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_15 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_15" [receiver.cpp:269]   --->   Operation 336 'getelementptr' 'matched_Q_12_addr_15' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_8 : Operation 337 [2/2] (3.25ns)   --->   "%matched_Q_12_load_15 = load i8 %matched_Q_12_addr_15" [receiver.cpp:269]   --->   Operation 337 'load' 'matched_Q_12_load_15' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_8 : Operation 338 [1/1] (1.67ns)   --->   "%add_ln271 = add i13 %i_4, i13 512" [receiver.cpp:271]   --->   Operation 338 'add' 'add_ln271' <Predicate = (icmp_ln265)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 339 [1/1] (1.58ns)   --->   "%store_ln265 = store i13 %add_ln271, i13 %i" [receiver.cpp:265]   --->   Operation 339 'store' 'store_ln265' <Predicate = (icmp_ln265)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.74>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%or_ln265_3 = or i8 %j_1, i8 4" [receiver.cpp:265]   --->   Operation 340 'or' 'or_ln265_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln269_3 = zext i8 %or_ln265_3" [receiver.cpp:269]   --->   Operation 341 'zext' 'zext_ln269_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 342 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_4 = sub i40 %mul_ln269_8, i40 %mul_ln269_9" [receiver.cpp:269]   --->   Operation 342 'sub' 'sub_ln269_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln269_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_4, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 343 'partselect' 'trunc_ln269_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%real_output_addr_4 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_3" [receiver.cpp:269]   --->   Operation 344 'getelementptr' 'real_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_4, i8 %real_output_addr_4" [receiver.cpp:269]   --->   Operation 345 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 346 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_4 = add i40 %mul_ln270_9, i40 %mul_ln270_8" [receiver.cpp:270]   --->   Operation 346 'add' 'add_ln270_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln270_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_4, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 347 'partselect' 'trunc_ln270_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%imag_output_addr_4 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_3" [receiver.cpp:270]   --->   Operation 348 'getelementptr' 'imag_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_4, i8 %imag_output_addr_4" [receiver.cpp:270]   --->   Operation 349 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%or_ln265_4 = or i8 %j_1, i8 5" [receiver.cpp:265]   --->   Operation 350 'or' 'or_ln265_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln269_4 = zext i8 %or_ln265_4" [receiver.cpp:269]   --->   Operation 351 'zext' 'zext_ln269_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 352 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_5 = sub i40 %mul_ln269_10, i40 %mul_ln269_11" [receiver.cpp:269]   --->   Operation 352 'sub' 'sub_ln269_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln269_5 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_5, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 353 'partselect' 'trunc_ln269_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%real_output_addr_5 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_4" [receiver.cpp:269]   --->   Operation 354 'getelementptr' 'real_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_5, i8 %real_output_addr_5" [receiver.cpp:269]   --->   Operation 355 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 356 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_5 = add i40 %mul_ln270_11, i40 %mul_ln270_10" [receiver.cpp:270]   --->   Operation 356 'add' 'add_ln270_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln270_5 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_5, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 357 'partselect' 'trunc_ln270_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%imag_output_addr_5 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_4" [receiver.cpp:270]   --->   Operation 358 'getelementptr' 'imag_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_5, i8 %imag_output_addr_5" [receiver.cpp:270]   --->   Operation 359 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 360 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_6)   --->   "%mul_ln269_13 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_15" [receiver.cpp:269]   --->   Operation 360 'mul' 'mul_ln269_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 361 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_6 = sub i40 %mul_ln269_12, i40 %mul_ln269_13" [receiver.cpp:269]   --->   Operation 361 'sub' 'sub_ln269_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 362 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_6)   --->   "%mul_ln270_12 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_14" [receiver.cpp:270]   --->   Operation 362 'mul' 'mul_ln270_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 363 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_6 = add i40 %mul_ln270_13, i40 %mul_ln270_12" [receiver.cpp:270]   --->   Operation 363 'add' 'add_ln270_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 364 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_7)   --->   "%mul_ln269_15 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_17" [receiver.cpp:269]   --->   Operation 364 'mul' 'mul_ln269_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 365 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_7 = sub i40 %mul_ln269_14, i40 %mul_ln269_15" [receiver.cpp:269]   --->   Operation 365 'sub' 'sub_ln269_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 366 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_7)   --->   "%mul_ln270_14 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_16" [receiver.cpp:270]   --->   Operation 366 'mul' 'mul_ln270_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 367 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_7 = add i40 %mul_ln270_15, i40 %mul_ln270_14" [receiver.cpp:270]   --->   Operation 367 'add' 'add_ln270_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 368 [1/3] (5.74ns)   --->   "%mul_ln269_16 = mul i40 %sext_ln269_cast, i40 %sext_ln269_18" [receiver.cpp:269]   --->   Operation 368 'mul' 'mul_ln269_16' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 369 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_8)   --->   "%mul_ln269_17 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_19" [receiver.cpp:269]   --->   Operation 369 'mul' 'mul_ln269_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 370 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_8)   --->   "%mul_ln270_16 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_18" [receiver.cpp:270]   --->   Operation 370 'mul' 'mul_ln270_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 371 [1/3] (5.74ns)   --->   "%mul_ln270_17 = mul i40 %sext_ln269_cast, i40 %sext_ln269_19" [receiver.cpp:270]   --->   Operation 371 'mul' 'mul_ln270_17' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 372 [1/3] (5.74ns)   --->   "%mul_ln269_18 = mul i40 %sext_ln269_cast, i40 %sext_ln269_20" [receiver.cpp:269]   --->   Operation 372 'mul' 'mul_ln269_18' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 373 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_9)   --->   "%mul_ln269_19 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_21" [receiver.cpp:269]   --->   Operation 373 'mul' 'mul_ln269_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 374 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_9)   --->   "%mul_ln270_18 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_20" [receiver.cpp:270]   --->   Operation 374 'mul' 'mul_ln270_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 375 [1/3] (5.74ns)   --->   "%mul_ln270_19 = mul i40 %sext_ln269_cast, i40 %sext_ln269_21" [receiver.cpp:270]   --->   Operation 375 'mul' 'mul_ln270_19' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 376 [2/3] (5.74ns)   --->   "%mul_ln269_20 = mul i40 %sext_ln269_cast, i40 %sext_ln269_22" [receiver.cpp:269]   --->   Operation 376 'mul' 'mul_ln269_20' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 377 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_10)   --->   "%mul_ln269_21 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_23" [receiver.cpp:269]   --->   Operation 377 'mul' 'mul_ln269_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 378 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_10)   --->   "%mul_ln270_20 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_22" [receiver.cpp:270]   --->   Operation 378 'mul' 'mul_ln270_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 379 [2/3] (5.74ns)   --->   "%mul_ln270_21 = mul i40 %sext_ln269_cast, i40 %sext_ln269_23" [receiver.cpp:270]   --->   Operation 379 'mul' 'mul_ln270_21' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 380 [2/3] (5.74ns)   --->   "%mul_ln269_22 = mul i40 %sext_ln269_cast, i40 %sext_ln269_24" [receiver.cpp:269]   --->   Operation 380 'mul' 'mul_ln269_22' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 381 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_11)   --->   "%mul_ln269_23 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_25" [receiver.cpp:269]   --->   Operation 381 'mul' 'mul_ln269_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 382 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_11)   --->   "%mul_ln270_22 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_24" [receiver.cpp:270]   --->   Operation 382 'mul' 'mul_ln270_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 383 [2/3] (5.74ns)   --->   "%mul_ln270_23 = mul i40 %sext_ln269_cast, i40 %sext_ln269_25" [receiver.cpp:270]   --->   Operation 383 'mul' 'mul_ln270_23' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln269_26 = sext i18 %matched_I_12_load_12" [receiver.cpp:269]   --->   Operation 384 'sext' 'sext_ln269_26' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln269_27 = sext i18 %matched_Q_12_load_12" [receiver.cpp:269]   --->   Operation 385 'sext' 'sext_ln269_27' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_9 : Operation 386 [3/3] (5.74ns)   --->   "%mul_ln269_24 = mul i40 %sext_ln269_cast, i40 %sext_ln269_26" [receiver.cpp:269]   --->   Operation 386 'mul' 'mul_ln269_24' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 387 [3/3] (5.74ns)   --->   "%mul_ln270_25 = mul i40 %sext_ln269_cast, i40 %sext_ln269_27" [receiver.cpp:270]   --->   Operation 387 'mul' 'mul_ln270_25' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln269_28 = sext i18 %matched_I_12_load_13" [receiver.cpp:269]   --->   Operation 388 'sext' 'sext_ln269_28' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln269_29 = sext i18 %matched_Q_12_load_13" [receiver.cpp:269]   --->   Operation 389 'sext' 'sext_ln269_29' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_9 : Operation 390 [3/3] (5.74ns)   --->   "%mul_ln269_26 = mul i40 %sext_ln269_cast, i40 %sext_ln269_28" [receiver.cpp:269]   --->   Operation 390 'mul' 'mul_ln269_26' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 391 [3/3] (5.74ns)   --->   "%mul_ln270_27 = mul i40 %sext_ln269_cast, i40 %sext_ln269_29" [receiver.cpp:270]   --->   Operation 391 'mul' 'mul_ln270_27' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 392 [1/2] (3.25ns)   --->   "%matched_I_12_load_14 = load i8 %matched_I_12_addr_14" [receiver.cpp:269]   --->   Operation 392 'load' 'matched_I_12_load_14' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_9 : Operation 393 [1/2] (3.25ns)   --->   "%matched_Q_12_load_14 = load i8 %matched_Q_12_addr_14" [receiver.cpp:269]   --->   Operation 393 'load' 'matched_Q_12_load_14' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_9 : Operation 394 [1/2] (3.25ns)   --->   "%matched_I_12_load_15 = load i8 %matched_I_12_addr_15" [receiver.cpp:269]   --->   Operation 394 'load' 'matched_I_12_load_15' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_9 : Operation 395 [1/2] (3.25ns)   --->   "%matched_Q_12_load_15 = load i8 %matched_Q_12_addr_15" [receiver.cpp:269]   --->   Operation 395 'load' 'matched_Q_12_load_15' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 10 <SV = 9> <Delay = 5.74>
ST_10 : Operation 396 [1/1] (0.00ns)   --->   "%or_ln265_5 = or i8 %j_1, i8 6" [receiver.cpp:265]   --->   Operation 396 'or' 'or_ln265_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln269_5 = zext i8 %or_ln265_5" [receiver.cpp:269]   --->   Operation 397 'zext' 'zext_ln269_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 398 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_6 = sub i40 %mul_ln269_12, i40 %mul_ln269_13" [receiver.cpp:269]   --->   Operation 398 'sub' 'sub_ln269_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln269_6 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_6, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 399 'partselect' 'trunc_ln269_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 400 [1/1] (0.00ns)   --->   "%real_output_addr_6 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_5" [receiver.cpp:269]   --->   Operation 400 'getelementptr' 'real_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 401 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_6, i8 %real_output_addr_6" [receiver.cpp:269]   --->   Operation 401 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 402 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_6 = add i40 %mul_ln270_13, i40 %mul_ln270_12" [receiver.cpp:270]   --->   Operation 402 'add' 'add_ln270_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln270_6 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_6, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 403 'partselect' 'trunc_ln270_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 404 [1/1] (0.00ns)   --->   "%imag_output_addr_6 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_5" [receiver.cpp:270]   --->   Operation 404 'getelementptr' 'imag_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 405 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_6, i8 %imag_output_addr_6" [receiver.cpp:270]   --->   Operation 405 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 406 [1/1] (0.00ns)   --->   "%or_ln265_6 = or i8 %j_1, i8 7" [receiver.cpp:265]   --->   Operation 406 'or' 'or_ln265_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln269_6 = zext i8 %or_ln265_6" [receiver.cpp:269]   --->   Operation 407 'zext' 'zext_ln269_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 408 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_7 = sub i40 %mul_ln269_14, i40 %mul_ln269_15" [receiver.cpp:269]   --->   Operation 408 'sub' 'sub_ln269_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln269_7 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_7, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 409 'partselect' 'trunc_ln269_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%real_output_addr_7 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_6" [receiver.cpp:269]   --->   Operation 410 'getelementptr' 'real_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_7, i8 %real_output_addr_7" [receiver.cpp:269]   --->   Operation 411 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 412 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_7 = add i40 %mul_ln270_15, i40 %mul_ln270_14" [receiver.cpp:270]   --->   Operation 412 'add' 'add_ln270_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln270_7 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_7, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 413 'partselect' 'trunc_ln270_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%imag_output_addr_7 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_6" [receiver.cpp:270]   --->   Operation 414 'getelementptr' 'imag_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_7, i8 %imag_output_addr_7" [receiver.cpp:270]   --->   Operation 415 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 416 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_8)   --->   "%mul_ln269_17 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_19" [receiver.cpp:269]   --->   Operation 416 'mul' 'mul_ln269_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 417 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_8 = sub i40 %mul_ln269_16, i40 %mul_ln269_17" [receiver.cpp:269]   --->   Operation 417 'sub' 'sub_ln269_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 418 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_8)   --->   "%mul_ln270_16 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_18" [receiver.cpp:270]   --->   Operation 418 'mul' 'mul_ln270_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 419 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_8 = add i40 %mul_ln270_17, i40 %mul_ln270_16" [receiver.cpp:270]   --->   Operation 419 'add' 'add_ln270_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 420 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_9)   --->   "%mul_ln269_19 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_21" [receiver.cpp:269]   --->   Operation 420 'mul' 'mul_ln269_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 421 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_9 = sub i40 %mul_ln269_18, i40 %mul_ln269_19" [receiver.cpp:269]   --->   Operation 421 'sub' 'sub_ln269_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 422 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_9)   --->   "%mul_ln270_18 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_20" [receiver.cpp:270]   --->   Operation 422 'mul' 'mul_ln270_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 423 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_9 = add i40 %mul_ln270_19, i40 %mul_ln270_18" [receiver.cpp:270]   --->   Operation 423 'add' 'add_ln270_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 424 [1/3] (5.74ns)   --->   "%mul_ln269_20 = mul i40 %sext_ln269_cast, i40 %sext_ln269_22" [receiver.cpp:269]   --->   Operation 424 'mul' 'mul_ln269_20' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 425 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_10)   --->   "%mul_ln269_21 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_23" [receiver.cpp:269]   --->   Operation 425 'mul' 'mul_ln269_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 426 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_10)   --->   "%mul_ln270_20 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_22" [receiver.cpp:270]   --->   Operation 426 'mul' 'mul_ln270_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 427 [1/3] (5.74ns)   --->   "%mul_ln270_21 = mul i40 %sext_ln269_cast, i40 %sext_ln269_23" [receiver.cpp:270]   --->   Operation 427 'mul' 'mul_ln270_21' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 428 [1/3] (5.74ns)   --->   "%mul_ln269_22 = mul i40 %sext_ln269_cast, i40 %sext_ln269_24" [receiver.cpp:269]   --->   Operation 428 'mul' 'mul_ln269_22' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 429 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_11)   --->   "%mul_ln269_23 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_25" [receiver.cpp:269]   --->   Operation 429 'mul' 'mul_ln269_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 430 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_11)   --->   "%mul_ln270_22 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_24" [receiver.cpp:270]   --->   Operation 430 'mul' 'mul_ln270_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 431 [1/3] (5.74ns)   --->   "%mul_ln270_23 = mul i40 %sext_ln269_cast, i40 %sext_ln269_25" [receiver.cpp:270]   --->   Operation 431 'mul' 'mul_ln270_23' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 432 [2/3] (5.74ns)   --->   "%mul_ln269_24 = mul i40 %sext_ln269_cast, i40 %sext_ln269_26" [receiver.cpp:269]   --->   Operation 432 'mul' 'mul_ln269_24' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 433 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_12)   --->   "%mul_ln269_25 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_27" [receiver.cpp:269]   --->   Operation 433 'mul' 'mul_ln269_25' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 434 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_12)   --->   "%mul_ln270_24 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_26" [receiver.cpp:270]   --->   Operation 434 'mul' 'mul_ln270_24' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 435 [2/3] (5.74ns)   --->   "%mul_ln270_25 = mul i40 %sext_ln269_cast, i40 %sext_ln269_27" [receiver.cpp:270]   --->   Operation 435 'mul' 'mul_ln270_25' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 436 [2/3] (5.74ns)   --->   "%mul_ln269_26 = mul i40 %sext_ln269_cast, i40 %sext_ln269_28" [receiver.cpp:269]   --->   Operation 436 'mul' 'mul_ln269_26' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 437 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_13)   --->   "%mul_ln269_27 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_29" [receiver.cpp:269]   --->   Operation 437 'mul' 'mul_ln269_27' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 438 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_13)   --->   "%mul_ln270_26 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_28" [receiver.cpp:270]   --->   Operation 438 'mul' 'mul_ln270_26' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 439 [2/3] (5.74ns)   --->   "%mul_ln270_27 = mul i40 %sext_ln269_cast, i40 %sext_ln269_29" [receiver.cpp:270]   --->   Operation 439 'mul' 'mul_ln270_27' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln269_30 = sext i18 %matched_I_12_load_14" [receiver.cpp:269]   --->   Operation 440 'sext' 'sext_ln269_30' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_10 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln269_31 = sext i18 %matched_Q_12_load_14" [receiver.cpp:269]   --->   Operation 441 'sext' 'sext_ln269_31' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_10 : Operation 442 [3/3] (5.74ns)   --->   "%mul_ln269_28 = mul i40 %sext_ln269_cast, i40 %sext_ln269_30" [receiver.cpp:269]   --->   Operation 442 'mul' 'mul_ln269_28' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 443 [3/3] (5.74ns)   --->   "%mul_ln270_29 = mul i40 %sext_ln269_cast, i40 %sext_ln269_31" [receiver.cpp:270]   --->   Operation 443 'mul' 'mul_ln270_29' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln269_32 = sext i18 %matched_I_12_load_15" [receiver.cpp:269]   --->   Operation 444 'sext' 'sext_ln269_32' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_10 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln269_33 = sext i18 %matched_Q_12_load_15" [receiver.cpp:269]   --->   Operation 445 'sext' 'sext_ln269_33' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_10 : Operation 446 [3/3] (5.74ns)   --->   "%mul_ln269_30 = mul i40 %sext_ln269_cast, i40 %sext_ln269_32" [receiver.cpp:269]   --->   Operation 446 'mul' 'mul_ln269_30' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 447 [3/3] (5.74ns)   --->   "%mul_ln270_31 = mul i40 %sext_ln269_cast, i40 %sext_ln269_33" [receiver.cpp:270]   --->   Operation 447 'mul' 'mul_ln270_31' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.74>
ST_11 : Operation 448 [1/1] (0.00ns)   --->   "%or_ln265_7 = or i8 %j_1, i8 8" [receiver.cpp:265]   --->   Operation 448 'or' 'or_ln265_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln269_7 = zext i8 %or_ln265_7" [receiver.cpp:269]   --->   Operation 449 'zext' 'zext_ln269_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 450 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_8 = sub i40 %mul_ln269_16, i40 %mul_ln269_17" [receiver.cpp:269]   --->   Operation 450 'sub' 'sub_ln269_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln269_8 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_8, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 451 'partselect' 'trunc_ln269_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 452 [1/1] (0.00ns)   --->   "%real_output_addr_8 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_7" [receiver.cpp:269]   --->   Operation 452 'getelementptr' 'real_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 453 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_8, i8 %real_output_addr_8" [receiver.cpp:269]   --->   Operation 453 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 454 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_8 = add i40 %mul_ln270_17, i40 %mul_ln270_16" [receiver.cpp:270]   --->   Operation 454 'add' 'add_ln270_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln270_8 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_8, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 455 'partselect' 'trunc_ln270_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 456 [1/1] (0.00ns)   --->   "%imag_output_addr_8 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_7" [receiver.cpp:270]   --->   Operation 456 'getelementptr' 'imag_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 457 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_8, i8 %imag_output_addr_8" [receiver.cpp:270]   --->   Operation 457 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 458 [1/1] (0.00ns)   --->   "%or_ln265_8 = or i8 %j_1, i8 9" [receiver.cpp:265]   --->   Operation 458 'or' 'or_ln265_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln269_8 = zext i8 %or_ln265_8" [receiver.cpp:269]   --->   Operation 459 'zext' 'zext_ln269_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 460 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_9 = sub i40 %mul_ln269_18, i40 %mul_ln269_19" [receiver.cpp:269]   --->   Operation 460 'sub' 'sub_ln269_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln269_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_9, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 461 'partselect' 'trunc_ln269_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 462 [1/1] (0.00ns)   --->   "%real_output_addr_9 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_8" [receiver.cpp:269]   --->   Operation 462 'getelementptr' 'real_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 463 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_9, i8 %real_output_addr_9" [receiver.cpp:269]   --->   Operation 463 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 464 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_9 = add i40 %mul_ln270_19, i40 %mul_ln270_18" [receiver.cpp:270]   --->   Operation 464 'add' 'add_ln270_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln270_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_9, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 465 'partselect' 'trunc_ln270_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 466 [1/1] (0.00ns)   --->   "%imag_output_addr_9 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_8" [receiver.cpp:270]   --->   Operation 466 'getelementptr' 'imag_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 467 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_9, i8 %imag_output_addr_9" [receiver.cpp:270]   --->   Operation 467 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 468 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_10)   --->   "%mul_ln269_21 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_23" [receiver.cpp:269]   --->   Operation 468 'mul' 'mul_ln269_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 469 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_10 = sub i40 %mul_ln269_20, i40 %mul_ln269_21" [receiver.cpp:269]   --->   Operation 469 'sub' 'sub_ln269_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 470 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_10)   --->   "%mul_ln270_20 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_22" [receiver.cpp:270]   --->   Operation 470 'mul' 'mul_ln270_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 471 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_10 = add i40 %mul_ln270_21, i40 %mul_ln270_20" [receiver.cpp:270]   --->   Operation 471 'add' 'add_ln270_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 472 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_11)   --->   "%mul_ln269_23 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_25" [receiver.cpp:269]   --->   Operation 472 'mul' 'mul_ln269_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 473 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_11 = sub i40 %mul_ln269_22, i40 %mul_ln269_23" [receiver.cpp:269]   --->   Operation 473 'sub' 'sub_ln269_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 474 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_11)   --->   "%mul_ln270_22 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_24" [receiver.cpp:270]   --->   Operation 474 'mul' 'mul_ln270_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 475 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_11 = add i40 %mul_ln270_23, i40 %mul_ln270_22" [receiver.cpp:270]   --->   Operation 475 'add' 'add_ln270_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 476 [1/3] (5.74ns)   --->   "%mul_ln269_24 = mul i40 %sext_ln269_cast, i40 %sext_ln269_26" [receiver.cpp:269]   --->   Operation 476 'mul' 'mul_ln269_24' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 477 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_12)   --->   "%mul_ln269_25 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_27" [receiver.cpp:269]   --->   Operation 477 'mul' 'mul_ln269_25' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 478 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_12)   --->   "%mul_ln270_24 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_26" [receiver.cpp:270]   --->   Operation 478 'mul' 'mul_ln270_24' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 479 [1/3] (5.74ns)   --->   "%mul_ln270_25 = mul i40 %sext_ln269_cast, i40 %sext_ln269_27" [receiver.cpp:270]   --->   Operation 479 'mul' 'mul_ln270_25' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 480 [1/3] (5.74ns)   --->   "%mul_ln269_26 = mul i40 %sext_ln269_cast, i40 %sext_ln269_28" [receiver.cpp:269]   --->   Operation 480 'mul' 'mul_ln269_26' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 481 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_13)   --->   "%mul_ln269_27 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_29" [receiver.cpp:269]   --->   Operation 481 'mul' 'mul_ln269_27' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 482 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_13)   --->   "%mul_ln270_26 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_28" [receiver.cpp:270]   --->   Operation 482 'mul' 'mul_ln270_26' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 483 [1/3] (5.74ns)   --->   "%mul_ln270_27 = mul i40 %sext_ln269_cast, i40 %sext_ln269_29" [receiver.cpp:270]   --->   Operation 483 'mul' 'mul_ln270_27' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 484 [2/3] (5.74ns)   --->   "%mul_ln269_28 = mul i40 %sext_ln269_cast, i40 %sext_ln269_30" [receiver.cpp:269]   --->   Operation 484 'mul' 'mul_ln269_28' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 485 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_14)   --->   "%mul_ln269_29 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_31" [receiver.cpp:269]   --->   Operation 485 'mul' 'mul_ln269_29' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 486 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_14)   --->   "%mul_ln270_28 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_30" [receiver.cpp:270]   --->   Operation 486 'mul' 'mul_ln270_28' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 487 [2/3] (5.74ns)   --->   "%mul_ln270_29 = mul i40 %sext_ln269_cast, i40 %sext_ln269_31" [receiver.cpp:270]   --->   Operation 487 'mul' 'mul_ln270_29' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 488 [2/3] (5.74ns)   --->   "%mul_ln269_30 = mul i40 %sext_ln269_cast, i40 %sext_ln269_32" [receiver.cpp:269]   --->   Operation 488 'mul' 'mul_ln269_30' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 489 [3/3] (1.05ns) (grouped into DSP with root node sub_ln269_15)   --->   "%mul_ln269_31 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_33" [receiver.cpp:269]   --->   Operation 489 'mul' 'mul_ln269_31' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 490 [3/3] (1.05ns) (grouped into DSP with root node add_ln270_15)   --->   "%mul_ln270_30 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_32" [receiver.cpp:270]   --->   Operation 490 'mul' 'mul_ln270_30' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 491 [2/3] (5.74ns)   --->   "%mul_ln270_31 = mul i40 %sext_ln269_cast, i40 %sext_ln269_33" [receiver.cpp:270]   --->   Operation 491 'mul' 'mul_ln270_31' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.74>
ST_12 : Operation 492 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 492 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 493 [1/1] (0.00ns)   --->   "%specloopname_ln265 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [receiver.cpp:265]   --->   Operation 493 'specloopname' 'specloopname_ln265' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 494 [1/1] (0.00ns)   --->   "%or_ln265_9 = or i8 %j_1, i8 10" [receiver.cpp:265]   --->   Operation 494 'or' 'or_ln265_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln269_9 = zext i8 %or_ln265_9" [receiver.cpp:269]   --->   Operation 495 'zext' 'zext_ln269_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 496 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_10 = sub i40 %mul_ln269_20, i40 %mul_ln269_21" [receiver.cpp:269]   --->   Operation 496 'sub' 'sub_ln269_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln269_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_10, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 497 'partselect' 'trunc_ln269_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 498 [1/1] (0.00ns)   --->   "%real_output_addr_10 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_9" [receiver.cpp:269]   --->   Operation 498 'getelementptr' 'real_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 499 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_s, i8 %real_output_addr_10" [receiver.cpp:269]   --->   Operation 499 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 500 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_10 = add i40 %mul_ln270_21, i40 %mul_ln270_20" [receiver.cpp:270]   --->   Operation 500 'add' 'add_ln270_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln270_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_10, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 501 'partselect' 'trunc_ln270_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 502 [1/1] (0.00ns)   --->   "%imag_output_addr_10 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_9" [receiver.cpp:270]   --->   Operation 502 'getelementptr' 'imag_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 503 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_s, i8 %imag_output_addr_10" [receiver.cpp:270]   --->   Operation 503 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 504 [1/1] (0.00ns)   --->   "%or_ln265_10 = or i8 %j_1, i8 11" [receiver.cpp:265]   --->   Operation 504 'or' 'or_ln265_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln269_10 = zext i8 %or_ln265_10" [receiver.cpp:269]   --->   Operation 505 'zext' 'zext_ln269_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 506 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_11 = sub i40 %mul_ln269_22, i40 %mul_ln269_23" [receiver.cpp:269]   --->   Operation 506 'sub' 'sub_ln269_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln269_10 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_11, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 507 'partselect' 'trunc_ln269_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (0.00ns)   --->   "%real_output_addr_11 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_10" [receiver.cpp:269]   --->   Operation 508 'getelementptr' 'real_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 509 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_10, i8 %real_output_addr_11" [receiver.cpp:269]   --->   Operation 509 'store' 'store_ln269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 510 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_11 = add i40 %mul_ln270_23, i40 %mul_ln270_22" [receiver.cpp:270]   --->   Operation 510 'add' 'add_ln270_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln270_10 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_11, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 511 'partselect' 'trunc_ln270_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 512 [1/1] (0.00ns)   --->   "%imag_output_addr_11 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_10" [receiver.cpp:270]   --->   Operation 512 'getelementptr' 'imag_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 513 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_10, i8 %imag_output_addr_11" [receiver.cpp:270]   --->   Operation 513 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 514 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14"   --->   Operation 514 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 515 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_12)   --->   "%mul_ln269_25 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_27" [receiver.cpp:269]   --->   Operation 515 'mul' 'mul_ln269_25' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 516 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_12 = sub i40 %mul_ln269_24, i40 %mul_ln269_25" [receiver.cpp:269]   --->   Operation 516 'sub' 'sub_ln269_12' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 517 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_12)   --->   "%mul_ln270_24 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_26" [receiver.cpp:270]   --->   Operation 517 'mul' 'mul_ln270_24' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 518 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_12 = add i40 %mul_ln270_25, i40 %mul_ln270_24" [receiver.cpp:270]   --->   Operation 518 'add' 'add_ln270_12' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 519 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_13)   --->   "%mul_ln269_27 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_29" [receiver.cpp:269]   --->   Operation 519 'mul' 'mul_ln269_27' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 520 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_13 = sub i40 %mul_ln269_26, i40 %mul_ln269_27" [receiver.cpp:269]   --->   Operation 520 'sub' 'sub_ln269_13' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 521 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_13)   --->   "%mul_ln270_26 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_28" [receiver.cpp:270]   --->   Operation 521 'mul' 'mul_ln270_26' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 522 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_13 = add i40 %mul_ln270_27, i40 %mul_ln270_26" [receiver.cpp:270]   --->   Operation 522 'add' 'add_ln270_13' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 523 [1/3] (5.74ns)   --->   "%mul_ln269_28 = mul i40 %sext_ln269_cast, i40 %sext_ln269_30" [receiver.cpp:269]   --->   Operation 523 'mul' 'mul_ln269_28' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 524 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_14)   --->   "%mul_ln269_29 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_31" [receiver.cpp:269]   --->   Operation 524 'mul' 'mul_ln269_29' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 525 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_14)   --->   "%mul_ln270_28 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_30" [receiver.cpp:270]   --->   Operation 525 'mul' 'mul_ln270_28' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 526 [1/3] (5.74ns)   --->   "%mul_ln270_29 = mul i40 %sext_ln269_cast, i40 %sext_ln269_31" [receiver.cpp:270]   --->   Operation 526 'mul' 'mul_ln270_29' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 527 [1/3] (5.74ns)   --->   "%mul_ln269_30 = mul i40 %sext_ln269_cast, i40 %sext_ln269_32" [receiver.cpp:269]   --->   Operation 527 'mul' 'mul_ln269_30' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 528 [2/3] (1.05ns) (grouped into DSP with root node sub_ln269_15)   --->   "%mul_ln269_31 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_33" [receiver.cpp:269]   --->   Operation 528 'mul' 'mul_ln269_31' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 529 [2/3] (1.05ns) (grouped into DSP with root node add_ln270_15)   --->   "%mul_ln270_30 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_32" [receiver.cpp:270]   --->   Operation 529 'mul' 'mul_ln270_30' <Predicate = (icmp_ln265)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 530 [1/3] (5.74ns)   --->   "%mul_ln270_31 = mul i40 %sext_ln269_cast, i40 %sext_ln269_33" [receiver.cpp:270]   --->   Operation 530 'mul' 'mul_ln270_31' <Predicate = (icmp_ln265)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 581 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 581 'ret' 'ret_ln0' <Predicate = (!icmp_ln265)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.35>
ST_13 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln265_12 = zext i8 %or_ln265_11" [receiver.cpp:265]   --->   Operation 531 'zext' 'zext_ln265_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 532 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_12 = sub i40 %mul_ln269_24, i40 %mul_ln269_25" [receiver.cpp:269]   --->   Operation 532 'sub' 'sub_ln269_12' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln269_11 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_12, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 533 'partselect' 'trunc_ln269_11' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 534 [1/1] (0.00ns)   --->   "%real_output_addr_12 = getelementptr i32 %real_output, i64 0, i64 %zext_ln265_12" [receiver.cpp:269]   --->   Operation 534 'getelementptr' 'real_output_addr_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 535 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_11, i8 %real_output_addr_12" [receiver.cpp:269]   --->   Operation 535 'store' 'store_ln269' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 536 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_12 = add i40 %mul_ln270_25, i40 %mul_ln270_24" [receiver.cpp:270]   --->   Operation 536 'add' 'add_ln270_12' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln270_11 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_12, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 537 'partselect' 'trunc_ln270_11' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 538 [1/1] (0.00ns)   --->   "%imag_output_addr_12 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln265_12" [receiver.cpp:270]   --->   Operation 538 'getelementptr' 'imag_output_addr_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 539 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_11, i8 %imag_output_addr_12" [receiver.cpp:270]   --->   Operation 539 'store' 'store_ln270' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 540 [1/1] (0.00ns)   --->   "%or_ln265_12 = or i8 %j_1, i8 13" [receiver.cpp:265]   --->   Operation 540 'or' 'or_ln265_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln269_11 = zext i8 %or_ln265_12" [receiver.cpp:269]   --->   Operation 541 'zext' 'zext_ln269_11' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 542 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_13 = sub i40 %mul_ln269_26, i40 %mul_ln269_27" [receiver.cpp:269]   --->   Operation 542 'sub' 'sub_ln269_13' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln269_12 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_13, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 543 'partselect' 'trunc_ln269_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 544 [1/1] (0.00ns)   --->   "%real_output_addr_13 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_11" [receiver.cpp:269]   --->   Operation 544 'getelementptr' 'real_output_addr_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 545 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_12, i8 %real_output_addr_13" [receiver.cpp:269]   --->   Operation 545 'store' 'store_ln269' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 546 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_13 = add i40 %mul_ln270_27, i40 %mul_ln270_26" [receiver.cpp:270]   --->   Operation 546 'add' 'add_ln270_13' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln270_12 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_13, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 547 'partselect' 'trunc_ln270_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 548 [1/1] (0.00ns)   --->   "%imag_output_addr_13 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_11" [receiver.cpp:270]   --->   Operation 548 'getelementptr' 'imag_output_addr_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_13 : Operation 549 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_12, i8 %imag_output_addr_13" [receiver.cpp:270]   --->   Operation 549 'store' 'store_ln270' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 550 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_14)   --->   "%mul_ln269_29 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_31" [receiver.cpp:269]   --->   Operation 550 'mul' 'mul_ln269_29' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 551 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_14 = sub i40 %mul_ln269_28, i40 %mul_ln269_29" [receiver.cpp:269]   --->   Operation 551 'sub' 'sub_ln269_14' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 552 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_14)   --->   "%mul_ln270_28 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_30" [receiver.cpp:270]   --->   Operation 552 'mul' 'mul_ln270_28' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 553 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_14 = add i40 %mul_ln270_29, i40 %mul_ln270_28" [receiver.cpp:270]   --->   Operation 553 'add' 'add_ln270_14' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 554 [1/3] (0.00ns) (grouped into DSP with root node sub_ln269_15)   --->   "%mul_ln269_31 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_33" [receiver.cpp:269]   --->   Operation 554 'mul' 'mul_ln269_31' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 555 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_15 = sub i40 %mul_ln269_30, i40 %mul_ln269_31" [receiver.cpp:269]   --->   Operation 555 'sub' 'sub_ln269_15' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 556 [1/3] (0.00ns) (grouped into DSP with root node add_ln270_15)   --->   "%mul_ln270_30 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_32" [receiver.cpp:270]   --->   Operation 556 'mul' 'mul_ln270_30' <Predicate = (icmp_ln265)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 557 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_15 = add i40 %mul_ln270_31, i40 %mul_ln270_30" [receiver.cpp:270]   --->   Operation 557 'add' 'add_ln270_15' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 5.35>
ST_14 : Operation 558 [1/1] (0.00ns)   --->   "%or_ln265_13 = or i8 %j_1, i8 14" [receiver.cpp:265]   --->   Operation 558 'or' 'or_ln265_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln269_12 = zext i8 %or_ln265_13" [receiver.cpp:269]   --->   Operation 559 'zext' 'zext_ln269_12' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 560 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_14 = sub i40 %mul_ln269_28, i40 %mul_ln269_29" [receiver.cpp:269]   --->   Operation 560 'sub' 'sub_ln269_14' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln269_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_14, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 561 'partselect' 'trunc_ln269_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 562 [1/1] (0.00ns)   --->   "%real_output_addr_14 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_12" [receiver.cpp:269]   --->   Operation 562 'getelementptr' 'real_output_addr_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 563 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_13, i8 %real_output_addr_14" [receiver.cpp:269]   --->   Operation 563 'store' 'store_ln269' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_14 : Operation 564 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_14 = add i40 %mul_ln270_29, i40 %mul_ln270_28" [receiver.cpp:270]   --->   Operation 564 'add' 'add_ln270_14' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln270_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_14, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 565 'partselect' 'trunc_ln270_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 566 [1/1] (0.00ns)   --->   "%imag_output_addr_14 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_12" [receiver.cpp:270]   --->   Operation 566 'getelementptr' 'imag_output_addr_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 567 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_13, i8 %imag_output_addr_14" [receiver.cpp:270]   --->   Operation 567 'store' 'store_ln270' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_14 : Operation 568 [1/1] (0.00ns)   --->   "%or_ln265_14 = or i8 %j_1, i8 15" [receiver.cpp:265]   --->   Operation 568 'or' 'or_ln265_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln269_13 = zext i8 %or_ln265_14" [receiver.cpp:269]   --->   Operation 569 'zext' 'zext_ln269_13' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 570 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln269_15 = sub i40 %mul_ln269_30, i40 %mul_ln269_31" [receiver.cpp:269]   --->   Operation 570 'sub' 'sub_ln269_15' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln269_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_15, i32 8, i32 39" [receiver.cpp:269]   --->   Operation 571 'partselect' 'trunc_ln269_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 572 [1/1] (0.00ns)   --->   "%real_output_addr_15 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_13" [receiver.cpp:269]   --->   Operation 572 'getelementptr' 'real_output_addr_15' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 573 [1/1] (3.25ns)   --->   "%store_ln269 = store i32 %trunc_ln269_14, i8 %real_output_addr_15" [receiver.cpp:269]   --->   Operation 573 'store' 'store_ln269' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_14 : Operation 574 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln270_15 = add i40 %mul_ln270_31, i40 %mul_ln270_30" [receiver.cpp:270]   --->   Operation 574 'add' 'add_ln270_15' <Predicate = (icmp_ln265)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln270_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_15, i32 8, i32 39" [receiver.cpp:270]   --->   Operation 575 'partselect' 'trunc_ln270_14' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 576 [1/1] (0.00ns)   --->   "%imag_output_addr_15 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_13" [receiver.cpp:270]   --->   Operation 576 'getelementptr' 'imag_output_addr_15' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_14 : Operation 577 [1/1] (3.25ns)   --->   "%store_ln270 = store i32 %trunc_ln270_14, i8 %imag_output_addr_15" [receiver.cpp:270]   --->   Operation 577 'store' 'store_ln270' <Predicate = (icmp_ln265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_14 : Operation 578 [1/1] (1.91ns)   --->   "%add_ln265_15 = add i8 %j_1, i8 16" [receiver.cpp:265]   --->   Operation 578 'add' 'add_ln265_15' <Predicate = (icmp_ln265)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 579 [1/1] (1.58ns)   --->   "%store_ln265 = store i8 %add_ln265_15, i8 %j" [receiver.cpp:265]   --->   Operation 579 'store' 'store_ln265' <Predicate = (icmp_ln265)> <Delay = 1.58>
ST_14 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln265 = br void %for.body775.0.split" [receiver.cpp:265]   --->   Operation 580 'br' 'br_ln265' <Predicate = (icmp_ln265)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln269]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln269_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ real_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ imag_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ matched_I_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ matched_Q_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011111111111111]
i                     (alloca           ) [ 011111111000000]
sext_ln269_2_read     (read             ) [ 000000000000000]
sext_ln269_read       (read             ) [ 000000000000000]
sext_ln269_2_cast     (sext             ) [ 011111111111110]
sext_ln269_cast       (sext             ) [ 011111111111100]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
i_4                   (load             ) [ 001111111000000]
lshr_ln               (partselect       ) [ 001111111000000]
zext_ln264            (zext             ) [ 000000000000000]
matched_I_12_addr     (getelementptr    ) [ 001000000000000]
matched_Q_12_addr     (getelementptr    ) [ 001000000000000]
add_ln265             (add              ) [ 000000000000000]
zext_ln265            (zext             ) [ 000000000000000]
matched_I_12_addr_1   (getelementptr    ) [ 001000000000000]
matched_Q_12_addr_1   (getelementptr    ) [ 001000000000000]
matched_I_12_load     (load             ) [ 000100000000000]
matched_Q_12_load     (load             ) [ 000100000000000]
matched_I_12_load_1   (load             ) [ 000100000000000]
matched_Q_12_load_1   (load             ) [ 000100000000000]
add_ln265_1           (add              ) [ 000000000000000]
zext_ln265_1          (zext             ) [ 000000000000000]
matched_I_12_addr_2   (getelementptr    ) [ 000100000000000]
matched_Q_12_addr_2   (getelementptr    ) [ 000100000000000]
add_ln265_2           (add              ) [ 000000000000000]
zext_ln265_2          (zext             ) [ 000000000000000]
matched_I_12_addr_3   (getelementptr    ) [ 000100000000000]
matched_Q_12_addr_3   (getelementptr    ) [ 000100000000000]
sext_ln269_1          (sext             ) [ 000011100000000]
sext_ln269_3          (sext             ) [ 000011100000000]
sext_ln269_4          (sext             ) [ 000011100000000]
sext_ln269_5          (sext             ) [ 000011100000000]
matched_I_12_load_2   (load             ) [ 000010000000000]
matched_Q_12_load_2   (load             ) [ 000010000000000]
matched_I_12_load_3   (load             ) [ 000010000000000]
matched_Q_12_load_3   (load             ) [ 000010000000000]
add_ln265_3           (add              ) [ 000000000000000]
zext_ln265_3          (zext             ) [ 000000000000000]
matched_I_12_addr_4   (getelementptr    ) [ 000010000000000]
matched_Q_12_addr_4   (getelementptr    ) [ 000010000000000]
add_ln265_4           (add              ) [ 000000000000000]
zext_ln265_4          (zext             ) [ 000000000000000]
matched_I_12_addr_5   (getelementptr    ) [ 000010000000000]
matched_Q_12_addr_5   (getelementptr    ) [ 000010000000000]
sext_ln269_6          (sext             ) [ 000001110000000]
sext_ln269_7          (sext             ) [ 000001110000000]
sext_ln269_8          (sext             ) [ 000001110000000]
sext_ln269_9          (sext             ) [ 000001110000000]
matched_I_12_load_4   (load             ) [ 000001000000000]
matched_Q_12_load_4   (load             ) [ 000001000000000]
matched_I_12_load_5   (load             ) [ 000001000000000]
matched_Q_12_load_5   (load             ) [ 000001000000000]
add_ln265_5           (add              ) [ 000000000000000]
zext_ln265_5          (zext             ) [ 000000000000000]
matched_I_12_addr_6   (getelementptr    ) [ 000001000000000]
matched_Q_12_addr_6   (getelementptr    ) [ 000001000000000]
add_ln265_6           (add              ) [ 000000000000000]
zext_ln265_6          (zext             ) [ 000000000000000]
matched_I_12_addr_7   (getelementptr    ) [ 000001000000000]
matched_Q_12_addr_7   (getelementptr    ) [ 000001000000000]
mul_ln269             (mul              ) [ 000000110000000]
mul_ln270_1           (mul              ) [ 000000110000000]
mul_ln269_2           (mul              ) [ 000000110000000]
mul_ln270_3           (mul              ) [ 000000110000000]
sext_ln269_10         (sext             ) [ 000000111000000]
sext_ln269_11         (sext             ) [ 000000111000000]
sext_ln269_12         (sext             ) [ 000000111000000]
sext_ln269_13         (sext             ) [ 000000111000000]
matched_I_12_load_6   (load             ) [ 000000100000000]
matched_Q_12_load_6   (load             ) [ 000000100000000]
matched_I_12_load_7   (load             ) [ 000000100000000]
matched_Q_12_load_7   (load             ) [ 000000100000000]
add_ln265_7           (add              ) [ 000000000000000]
zext_ln265_7          (zext             ) [ 000000000000000]
matched_I_12_addr_8   (getelementptr    ) [ 000000100000000]
matched_Q_12_addr_8   (getelementptr    ) [ 000000100000000]
add_ln265_8           (add              ) [ 000000000000000]
zext_ln265_8          (zext             ) [ 000000000000000]
matched_I_12_addr_9   (getelementptr    ) [ 000000100000000]
matched_Q_12_addr_9   (getelementptr    ) [ 000000100000000]
mul_ln269_1           (mul              ) [ 000000010000000]
mul_ln270             (mul              ) [ 000000010000000]
mul_ln269_3           (mul              ) [ 000000010000000]
mul_ln270_2           (mul              ) [ 000000010000000]
mul_ln269_4           (mul              ) [ 000000011000000]
mul_ln270_5           (mul              ) [ 000000011000000]
mul_ln269_6           (mul              ) [ 000000011000000]
mul_ln270_7           (mul              ) [ 000000011000000]
sext_ln269_14         (sext             ) [ 010000011100000]
sext_ln269_15         (sext             ) [ 010000011100000]
sext_ln269_16         (sext             ) [ 010000011100000]
sext_ln269_17         (sext             ) [ 010000011100000]
matched_I_12_load_8   (load             ) [ 000000010000000]
matched_Q_12_load_8   (load             ) [ 000000010000000]
matched_I_12_load_9   (load             ) [ 000000010000000]
matched_Q_12_load_9   (load             ) [ 000000010000000]
add_ln265_9           (add              ) [ 000000000000000]
zext_ln265_9          (zext             ) [ 000000000000000]
matched_I_12_addr_10  (getelementptr    ) [ 000000010000000]
matched_Q_12_addr_10  (getelementptr    ) [ 000000010000000]
add_ln265_10          (add              ) [ 000000000000000]
zext_ln265_10         (zext             ) [ 000000000000000]
matched_I_12_addr_11  (getelementptr    ) [ 000000010000000]
matched_Q_12_addr_11  (getelementptr    ) [ 000000010000000]
j_1                   (load             ) [ 011111101111111]
j_cast                (zext             ) [ 000000000000000]
sub_ln269             (sub              ) [ 000000000000000]
trunc_ln              (partselect       ) [ 000000000000000]
real_output_addr      (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270             (add              ) [ 000000000000000]
trunc_ln1             (partselect       ) [ 000000000000000]
imag_output_addr      (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
or_ln265              (or               ) [ 000000000000000]
zext_ln269            (zext             ) [ 000000000000000]
sub_ln269_1           (sub              ) [ 000000000000000]
trunc_ln269_1         (partselect       ) [ 000000000000000]
real_output_addr_1    (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270_1           (add              ) [ 000000000000000]
trunc_ln270_1         (partselect       ) [ 000000000000000]
imag_output_addr_1    (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
mul_ln269_5           (mul              ) [ 000000001000000]
mul_ln270_4           (mul              ) [ 000000001000000]
mul_ln269_7           (mul              ) [ 000000001000000]
mul_ln270_6           (mul              ) [ 000000001000000]
mul_ln269_8           (mul              ) [ 010000001100000]
mul_ln270_9           (mul              ) [ 010000001100000]
mul_ln269_10          (mul              ) [ 010000001100000]
mul_ln270_11          (mul              ) [ 010000001100000]
sext_ln269_18         (sext             ) [ 011000001110000]
sext_ln269_19         (sext             ) [ 011000001110000]
sext_ln269_20         (sext             ) [ 011000001110000]
sext_ln269_21         (sext             ) [ 011000001110000]
matched_I_12_load_10  (load             ) [ 000000001000000]
matched_Q_12_load_10  (load             ) [ 000000001000000]
matched_I_12_load_11  (load             ) [ 000000001000000]
matched_Q_12_load_11  (load             ) [ 000000001000000]
or_ln265_11           (or               ) [ 011111001111110]
icmp_ln265            (icmp             ) [ 011111111111111]
br_ln265              (br               ) [ 000000000000000]
add_ln265_11          (add              ) [ 000000000000000]
zext_ln265_11         (zext             ) [ 000000000000000]
matched_I_12_addr_12  (getelementptr    ) [ 000000001000000]
matched_Q_12_addr_12  (getelementptr    ) [ 000000001000000]
add_ln265_12          (add              ) [ 000000000000000]
zext_ln265_13         (zext             ) [ 000000000000000]
matched_I_12_addr_13  (getelementptr    ) [ 000000001000000]
matched_Q_12_addr_13  (getelementptr    ) [ 000000001000000]
or_ln265_1            (or               ) [ 000000000000000]
zext_ln269_1          (zext             ) [ 000000000000000]
sub_ln269_2           (sub              ) [ 000000000000000]
trunc_ln269_2         (partselect       ) [ 000000000000000]
real_output_addr_2    (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270_2           (add              ) [ 000000000000000]
trunc_ln270_2         (partselect       ) [ 000000000000000]
imag_output_addr_2    (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
or_ln265_2            (or               ) [ 000000000000000]
zext_ln269_2          (zext             ) [ 000000000000000]
sub_ln269_3           (sub              ) [ 000000000000000]
trunc_ln269_3         (partselect       ) [ 000000000000000]
real_output_addr_3    (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270_3           (add              ) [ 000000000000000]
trunc_ln270_3         (partselect       ) [ 000000000000000]
imag_output_addr_3    (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
mul_ln269_9           (mul              ) [ 010000000100000]
mul_ln270_8           (mul              ) [ 010000000100000]
mul_ln269_11          (mul              ) [ 010000000100000]
mul_ln270_10          (mul              ) [ 010000000100000]
mul_ln269_12          (mul              ) [ 011000000110000]
mul_ln270_13          (mul              ) [ 011000000110000]
mul_ln269_14          (mul              ) [ 011000000110000]
mul_ln270_15          (mul              ) [ 011000000110000]
sext_ln269_22         (sext             ) [ 011100000111000]
sext_ln269_23         (sext             ) [ 011100000111000]
sext_ln269_24         (sext             ) [ 011100000111000]
sext_ln269_25         (sext             ) [ 011100000111000]
matched_I_12_load_12  (load             ) [ 010000000100000]
matched_Q_12_load_12  (load             ) [ 010000000100000]
matched_I_12_load_13  (load             ) [ 010000000100000]
matched_Q_12_load_13  (load             ) [ 010000000100000]
add_ln265_13          (add              ) [ 000000000000000]
zext_ln265_14         (zext             ) [ 000000000000000]
matched_I_12_addr_14  (getelementptr    ) [ 010000000100000]
matched_Q_12_addr_14  (getelementptr    ) [ 010000000100000]
add_ln265_14          (add              ) [ 000000000000000]
zext_ln265_15         (zext             ) [ 000000000000000]
matched_I_12_addr_15  (getelementptr    ) [ 010000000100000]
matched_Q_12_addr_15  (getelementptr    ) [ 010000000100000]
add_ln271             (add              ) [ 000000000000000]
store_ln265           (store            ) [ 000000000000000]
or_ln265_3            (or               ) [ 000000000000000]
zext_ln269_3          (zext             ) [ 000000000000000]
sub_ln269_4           (sub              ) [ 000000000000000]
trunc_ln269_4         (partselect       ) [ 000000000000000]
real_output_addr_4    (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270_4           (add              ) [ 000000000000000]
trunc_ln270_4         (partselect       ) [ 000000000000000]
imag_output_addr_4    (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
or_ln265_4            (or               ) [ 000000000000000]
zext_ln269_4          (zext             ) [ 000000000000000]
sub_ln269_5           (sub              ) [ 000000000000000]
trunc_ln269_5         (partselect       ) [ 000000000000000]
real_output_addr_5    (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270_5           (add              ) [ 000000000000000]
trunc_ln270_5         (partselect       ) [ 000000000000000]
imag_output_addr_5    (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
mul_ln269_13          (mul              ) [ 001000000010000]
mul_ln270_12          (mul              ) [ 001000000010000]
mul_ln269_15          (mul              ) [ 001000000010000]
mul_ln270_14          (mul              ) [ 001000000010000]
mul_ln269_16          (mul              ) [ 001100000011000]
mul_ln270_17          (mul              ) [ 001100000011000]
mul_ln269_18          (mul              ) [ 001100000011000]
mul_ln270_19          (mul              ) [ 001100000011000]
sext_ln269_26         (sext             ) [ 001110000011100]
sext_ln269_27         (sext             ) [ 001110000011100]
sext_ln269_28         (sext             ) [ 001110000011100]
sext_ln269_29         (sext             ) [ 001110000011100]
matched_I_12_load_14  (load             ) [ 001000000010000]
matched_Q_12_load_14  (load             ) [ 001000000010000]
matched_I_12_load_15  (load             ) [ 001000000010000]
matched_Q_12_load_15  (load             ) [ 001000000010000]
or_ln265_5            (or               ) [ 000000000000000]
zext_ln269_5          (zext             ) [ 000000000000000]
sub_ln269_6           (sub              ) [ 000000000000000]
trunc_ln269_6         (partselect       ) [ 000000000000000]
real_output_addr_6    (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270_6           (add              ) [ 000000000000000]
trunc_ln270_6         (partselect       ) [ 000000000000000]
imag_output_addr_6    (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
or_ln265_6            (or               ) [ 000000000000000]
zext_ln269_6          (zext             ) [ 000000000000000]
sub_ln269_7           (sub              ) [ 000000000000000]
trunc_ln269_7         (partselect       ) [ 000000000000000]
real_output_addr_7    (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270_7           (add              ) [ 000000000000000]
trunc_ln270_7         (partselect       ) [ 000000000000000]
imag_output_addr_7    (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
mul_ln269_17          (mul              ) [ 000100000001000]
mul_ln270_16          (mul              ) [ 000100000001000]
mul_ln269_19          (mul              ) [ 000100000001000]
mul_ln270_18          (mul              ) [ 000100000001000]
mul_ln269_20          (mul              ) [ 000110000001100]
mul_ln270_21          (mul              ) [ 000110000001100]
mul_ln269_22          (mul              ) [ 000110000001100]
mul_ln270_23          (mul              ) [ 000110000001100]
sext_ln269_30         (sext             ) [ 000111000001110]
sext_ln269_31         (sext             ) [ 000111000001110]
sext_ln269_32         (sext             ) [ 000111000001110]
sext_ln269_33         (sext             ) [ 000111000001110]
or_ln265_7            (or               ) [ 000000000000000]
zext_ln269_7          (zext             ) [ 000000000000000]
sub_ln269_8           (sub              ) [ 000000000000000]
trunc_ln269_8         (partselect       ) [ 000000000000000]
real_output_addr_8    (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270_8           (add              ) [ 000000000000000]
trunc_ln270_8         (partselect       ) [ 000000000000000]
imag_output_addr_8    (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
or_ln265_8            (or               ) [ 000000000000000]
zext_ln269_8          (zext             ) [ 000000000000000]
sub_ln269_9           (sub              ) [ 000000000000000]
trunc_ln269_9         (partselect       ) [ 000000000000000]
real_output_addr_9    (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270_9           (add              ) [ 000000000000000]
trunc_ln270_9         (partselect       ) [ 000000000000000]
imag_output_addr_9    (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
mul_ln269_21          (mul              ) [ 000010000000100]
mul_ln270_20          (mul              ) [ 000010000000100]
mul_ln269_23          (mul              ) [ 000010000000100]
mul_ln270_22          (mul              ) [ 000010000000100]
mul_ln269_24          (mul              ) [ 000011000000110]
mul_ln270_25          (mul              ) [ 000011000000110]
mul_ln269_26          (mul              ) [ 000011000000110]
mul_ln270_27          (mul              ) [ 000011000000110]
specpipeline_ln0      (specpipeline     ) [ 000000000000000]
specloopname_ln265    (specloopname     ) [ 000000000000000]
or_ln265_9            (or               ) [ 000000000000000]
zext_ln269_9          (zext             ) [ 000000000000000]
sub_ln269_10          (sub              ) [ 000000000000000]
trunc_ln269_s         (partselect       ) [ 000000000000000]
real_output_addr_10   (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270_10          (add              ) [ 000000000000000]
trunc_ln270_s         (partselect       ) [ 000000000000000]
imag_output_addr_10   (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
or_ln265_10           (or               ) [ 000000000000000]
zext_ln269_10         (zext             ) [ 000000000000000]
sub_ln269_11          (sub              ) [ 000000000000000]
trunc_ln269_10        (partselect       ) [ 000000000000000]
real_output_addr_11   (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270_11          (add              ) [ 000000000000000]
trunc_ln270_10        (partselect       ) [ 000000000000000]
imag_output_addr_11   (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
mul_ln269_25          (mul              ) [ 000001000000010]
mul_ln270_24          (mul              ) [ 000001000000010]
mul_ln269_27          (mul              ) [ 000001000000010]
mul_ln270_26          (mul              ) [ 000001000000010]
mul_ln269_28          (mul              ) [ 000001100000011]
mul_ln270_29          (mul              ) [ 000001100000011]
mul_ln269_30          (mul              ) [ 000001100000011]
mul_ln270_31          (mul              ) [ 000001100000011]
zext_ln265_12         (zext             ) [ 000000000000000]
sub_ln269_12          (sub              ) [ 000000000000000]
trunc_ln269_11        (partselect       ) [ 000000000000000]
real_output_addr_12   (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270_12          (add              ) [ 000000000000000]
trunc_ln270_11        (partselect       ) [ 000000000000000]
imag_output_addr_12   (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
or_ln265_12           (or               ) [ 000000000000000]
zext_ln269_11         (zext             ) [ 000000000000000]
sub_ln269_13          (sub              ) [ 000000000000000]
trunc_ln269_12        (partselect       ) [ 000000000000000]
real_output_addr_13   (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270_13          (add              ) [ 000000000000000]
trunc_ln270_12        (partselect       ) [ 000000000000000]
imag_output_addr_13   (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
mul_ln269_29          (mul              ) [ 000000100000001]
mul_ln270_28          (mul              ) [ 000000100000001]
mul_ln269_31          (mul              ) [ 000000100000001]
mul_ln270_30          (mul              ) [ 000000100000001]
or_ln265_13           (or               ) [ 000000000000000]
zext_ln269_12         (zext             ) [ 000000000000000]
sub_ln269_14          (sub              ) [ 000000000000000]
trunc_ln269_13        (partselect       ) [ 000000000000000]
real_output_addr_14   (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270_14          (add              ) [ 000000000000000]
trunc_ln270_13        (partselect       ) [ 000000000000000]
imag_output_addr_14   (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
or_ln265_14           (or               ) [ 000000000000000]
zext_ln269_13         (zext             ) [ 000000000000000]
sub_ln269_15          (sub              ) [ 000000000000000]
trunc_ln269_14        (partselect       ) [ 000000000000000]
real_output_addr_15   (getelementptr    ) [ 000000000000000]
store_ln269           (store            ) [ 000000000000000]
add_ln270_15          (add              ) [ 000000000000000]
trunc_ln270_14        (partselect       ) [ 000000000000000]
imag_output_addr_15   (getelementptr    ) [ 000000000000000]
store_ln270           (store            ) [ 000000000000000]
add_ln265_15          (add              ) [ 000000000000000]
store_ln265           (store            ) [ 000000000000000]
br_ln265              (br               ) [ 000000000000000]
ret_ln0               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln269">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln269"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln269_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln269_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="real_output">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_output"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imag_output">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_output"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="matched_I_12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matched_I_12"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="matched_Q_12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matched_Q_12"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="j_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln269_2_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="24" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="0"/>
<pin id="111" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln269_2_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln269_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="24" slack="0"/>
<pin id="116" dir="0" index="1" bw="24" slack="0"/>
<pin id="117" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln269_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="matched_I_12_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="18" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="0"/>
<pin id="132" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="18" slack="1"/>
<pin id="135" dir="1" index="7" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="matched_I_12_load/1 matched_I_12_load_1/1 matched_I_12_load_2/2 matched_I_12_load_3/2 matched_I_12_load_4/3 matched_I_12_load_5/3 matched_I_12_load_6/4 matched_I_12_load_7/4 matched_I_12_load_8/5 matched_I_12_load_9/5 matched_I_12_load_10/6 matched_I_12_load_11/6 matched_I_12_load_12/7 matched_I_12_load_13/7 matched_I_12_load_14/8 matched_I_12_load_15/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="matched_Q_12_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="18" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="149" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="18" slack="1"/>
<pin id="152" dir="1" index="7" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="matched_Q_12_load/1 matched_Q_12_load_1/1 matched_Q_12_load_2/2 matched_Q_12_load_3/2 matched_Q_12_load_4/3 matched_Q_12_load_5/3 matched_Q_12_load_6/4 matched_Q_12_load_7/4 matched_Q_12_load_8/5 matched_Q_12_load_9/5 matched_Q_12_load_10/6 matched_Q_12_load_11/6 matched_Q_12_load_12/7 matched_Q_12_load_13/7 matched_Q_12_load_14/8 matched_Q_12_load_15/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="matched_I_12_addr_1_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="18" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="matched_Q_12_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="18" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="matched_I_12_addr_2_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="18" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_2/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="matched_Q_12_addr_2_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="18" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_2/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="matched_I_12_addr_3_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="18" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_3/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="matched_Q_12_addr_3_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="18" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_3/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="matched_I_12_addr_4_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="18" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_4/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="matched_Q_12_addr_4_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="18" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_4/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="matched_I_12_addr_5_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="18" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_5/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="matched_Q_12_addr_5_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="18" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="8" slack="0"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_5/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="matched_I_12_addr_6_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="18" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_6/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="matched_Q_12_addr_6_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="18" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_6/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="matched_I_12_addr_7_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="18" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_7/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="matched_Q_12_addr_7_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="18" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="8" slack="0"/>
<pin id="262" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_7/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="matched_I_12_addr_8_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="18" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_8/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="matched_Q_12_addr_8_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="18" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_8/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="matched_I_12_addr_9_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="18" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_9/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="matched_Q_12_addr_9_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="18" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="8" slack="0"/>
<pin id="294" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_9/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="matched_I_12_addr_10_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="18" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_10/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="matched_Q_12_addr_10_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="18" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="0"/>
<pin id="310" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_10/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="matched_I_12_addr_11_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="18" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_11/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="matched_Q_12_addr_11_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="18" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_11/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="real_output_addr_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr/7 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="0" slack="0"/>
<pin id="342" dir="0" index="4" bw="8" slack="0"/>
<pin id="343" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="345" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/7 store_ln269/7 store_ln269/8 store_ln269/8 store_ln269/9 store_ln269/9 store_ln269/10 store_ln269/10 store_ln269/11 store_ln269/11 store_ln269/12 store_ln269/12 store_ln269/13 store_ln269/13 store_ln269/14 store_ln269/14 "/>
</bind>
</comp>

<comp id="347" class="1004" name="imag_output_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="0"/>
<pin id="351" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr/7 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="0" slack="0"/>
<pin id="359" dir="0" index="4" bw="8" slack="0"/>
<pin id="360" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="362" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/7 store_ln270/7 store_ln270/8 store_ln270/8 store_ln270/9 store_ln270/9 store_ln270/10 store_ln270/10 store_ln270/11 store_ln270/11 store_ln270/12 store_ln270/12 store_ln270/13 store_ln270/13 store_ln270/14 store_ln270/14 "/>
</bind>
</comp>

<comp id="364" class="1004" name="real_output_addr_1_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="8" slack="0"/>
<pin id="368" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_1/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="imag_output_addr_1_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="8" slack="0"/>
<pin id="376" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_1/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="matched_I_12_addr_12_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="18" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="8" slack="0"/>
<pin id="384" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_12/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="matched_Q_12_addr_12_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="18" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_12/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="matched_I_12_addr_13_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="18" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="8" slack="0"/>
<pin id="400" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_13/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="matched_Q_12_addr_13_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="18" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="8" slack="0"/>
<pin id="408" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_13/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="real_output_addr_2_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="8" slack="0"/>
<pin id="416" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_2/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="imag_output_addr_2_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="8" slack="0"/>
<pin id="424" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_2/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="real_output_addr_3_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="8" slack="0"/>
<pin id="432" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_3/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="imag_output_addr_3_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="8" slack="0"/>
<pin id="440" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_3/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="matched_I_12_addr_14_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="18" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="8" slack="0"/>
<pin id="448" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_14/8 "/>
</bind>
</comp>

<comp id="452" class="1004" name="matched_Q_12_addr_14_gep_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="18" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="8" slack="0"/>
<pin id="456" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_14/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="matched_I_12_addr_15_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="18" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="8" slack="0"/>
<pin id="464" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_15/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="matched_Q_12_addr_15_gep_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="18" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="8" slack="0"/>
<pin id="472" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_15/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="real_output_addr_4_gep_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="8" slack="0"/>
<pin id="480" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_4/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="imag_output_addr_4_gep_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="8" slack="0"/>
<pin id="488" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_4/9 "/>
</bind>
</comp>

<comp id="492" class="1004" name="real_output_addr_5_gep_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="8" slack="0"/>
<pin id="496" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_5/9 "/>
</bind>
</comp>

<comp id="500" class="1004" name="imag_output_addr_5_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="8" slack="0"/>
<pin id="504" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_5/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="real_output_addr_6_gep_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="8" slack="0"/>
<pin id="512" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_6/10 "/>
</bind>
</comp>

<comp id="516" class="1004" name="imag_output_addr_6_gep_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="8" slack="0"/>
<pin id="520" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_6/10 "/>
</bind>
</comp>

<comp id="524" class="1004" name="real_output_addr_7_gep_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="8" slack="0"/>
<pin id="528" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_7/10 "/>
</bind>
</comp>

<comp id="532" class="1004" name="imag_output_addr_7_gep_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="0" index="2" bw="8" slack="0"/>
<pin id="536" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_7/10 "/>
</bind>
</comp>

<comp id="540" class="1004" name="real_output_addr_8_gep_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="8" slack="0"/>
<pin id="544" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_8/11 "/>
</bind>
</comp>

<comp id="548" class="1004" name="imag_output_addr_8_gep_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="0" index="2" bw="8" slack="0"/>
<pin id="552" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_8/11 "/>
</bind>
</comp>

<comp id="556" class="1004" name="real_output_addr_9_gep_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="8" slack="0"/>
<pin id="560" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_9/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="imag_output_addr_9_gep_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="8" slack="0"/>
<pin id="568" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_9/11 "/>
</bind>
</comp>

<comp id="572" class="1004" name="real_output_addr_10_gep_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="8" slack="0"/>
<pin id="576" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_10/12 "/>
</bind>
</comp>

<comp id="580" class="1004" name="imag_output_addr_10_gep_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="8" slack="0"/>
<pin id="584" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_10/12 "/>
</bind>
</comp>

<comp id="588" class="1004" name="real_output_addr_11_gep_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="0" index="2" bw="8" slack="0"/>
<pin id="592" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_11/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="imag_output_addr_11_gep_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="0" index="2" bw="8" slack="0"/>
<pin id="600" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_11/12 "/>
</bind>
</comp>

<comp id="604" class="1004" name="real_output_addr_12_gep_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="0" index="2" bw="8" slack="0"/>
<pin id="608" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_12/13 "/>
</bind>
</comp>

<comp id="612" class="1004" name="imag_output_addr_12_gep_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="0" index="2" bw="8" slack="0"/>
<pin id="616" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_12/13 "/>
</bind>
</comp>

<comp id="620" class="1004" name="real_output_addr_13_gep_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="0" index="2" bw="8" slack="0"/>
<pin id="624" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_13/13 "/>
</bind>
</comp>

<comp id="628" class="1004" name="imag_output_addr_13_gep_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="0" index="2" bw="8" slack="0"/>
<pin id="632" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_13/13 "/>
</bind>
</comp>

<comp id="636" class="1004" name="real_output_addr_14_gep_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="0" index="2" bw="8" slack="0"/>
<pin id="640" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_14/14 "/>
</bind>
</comp>

<comp id="644" class="1004" name="imag_output_addr_14_gep_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="0" index="2" bw="8" slack="0"/>
<pin id="648" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_14/14 "/>
</bind>
</comp>

<comp id="652" class="1004" name="real_output_addr_15_gep_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="0" index="2" bw="8" slack="0"/>
<pin id="656" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_15/14 "/>
</bind>
</comp>

<comp id="660" class="1004" name="imag_output_addr_15_gep_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="0" index="2" bw="8" slack="0"/>
<pin id="664" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_15/14 "/>
</bind>
</comp>

<comp id="668" class="1005" name="reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="18" slack="1"/>
<pin id="670" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_load matched_I_12_load_2 matched_I_12_load_4 matched_I_12_load_6 matched_I_12_load_8 matched_I_12_load_10 matched_I_12_load_12 matched_I_12_load_14 "/>
</bind>
</comp>

<comp id="672" class="1005" name="reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="18" slack="1"/>
<pin id="674" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_load matched_Q_12_load_2 matched_Q_12_load_4 matched_Q_12_load_6 matched_Q_12_load_8 matched_Q_12_load_10 matched_Q_12_load_12 matched_Q_12_load_14 "/>
</bind>
</comp>

<comp id="676" class="1005" name="reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="18" slack="1"/>
<pin id="678" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_load_1 matched_I_12_load_3 matched_I_12_load_5 matched_I_12_load_7 matched_I_12_load_9 matched_I_12_load_11 matched_I_12_load_13 matched_I_12_load_15 "/>
</bind>
</comp>

<comp id="680" class="1005" name="reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="18" slack="1"/>
<pin id="682" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_load_1 matched_Q_12_load_3 matched_Q_12_load_5 matched_Q_12_load_7 matched_Q_12_load_9 matched_Q_12_load_11 matched_Q_12_load_13 matched_Q_12_load_15 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sext_ln269_2_cast_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="24" slack="0"/>
<pin id="686" dir="1" index="1" bw="40" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_2_cast/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sext_ln269_cast_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="24" slack="0"/>
<pin id="690" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_cast/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="store_ln0_store_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="9" slack="0"/>
<pin id="694" dir="0" index="1" bw="13" slack="0"/>
<pin id="695" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="store_ln0_store_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="0"/>
<pin id="700" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="i_4_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="13" slack="0"/>
<pin id="704" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="lshr_ln_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="0"/>
<pin id="707" dir="0" index="1" bw="13" slack="0"/>
<pin id="708" dir="0" index="2" bw="4" slack="0"/>
<pin id="709" dir="0" index="3" bw="5" slack="0"/>
<pin id="710" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln264_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln264/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln265_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="0" index="1" bw="3" slack="0"/>
<pin id="724" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln265_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/1 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln265_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="1"/>
<pin id="735" dir="0" index="1" bw="4" slack="0"/>
<pin id="736" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_1/2 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln265_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_1/2 "/>
</bind>
</comp>

<comp id="744" class="1004" name="add_ln265_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="1"/>
<pin id="746" dir="0" index="1" bw="4" slack="0"/>
<pin id="747" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_2/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln265_2_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="0"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_2/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sext_ln269_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="18" slack="1"/>
<pin id="757" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_1/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sext_ln269_3_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="18" slack="1"/>
<pin id="761" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_3/3 "/>
</bind>
</comp>

<comp id="763" class="1004" name="grp_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="24" slack="2"/>
<pin id="765" dir="0" index="1" bw="18" slack="0"/>
<pin id="766" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="grp_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="24" slack="2"/>
<pin id="770" dir="0" index="1" bw="18" slack="0"/>
<pin id="771" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_1/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sext_ln269_4_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="18" slack="1"/>
<pin id="775" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_4/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="sext_ln269_5_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="18" slack="1"/>
<pin id="779" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_5/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="grp_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="24" slack="2"/>
<pin id="783" dir="0" index="1" bw="18" slack="0"/>
<pin id="784" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269_2/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="grp_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="24" slack="2"/>
<pin id="788" dir="0" index="1" bw="18" slack="0"/>
<pin id="789" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_3/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln265_3_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="2"/>
<pin id="793" dir="0" index="1" bw="5" slack="0"/>
<pin id="794" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_3/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln265_3_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="0"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_3/3 "/>
</bind>
</comp>

<comp id="802" class="1004" name="add_ln265_4_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="2"/>
<pin id="804" dir="0" index="1" bw="5" slack="0"/>
<pin id="805" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_4/3 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln265_4_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_4/3 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sext_ln269_6_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="18" slack="1"/>
<pin id="815" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_6/4 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sext_ln269_7_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="18" slack="1"/>
<pin id="819" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_7/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="grp_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="24" slack="3"/>
<pin id="823" dir="0" index="1" bw="18" slack="0"/>
<pin id="824" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269_4/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="grp_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="24" slack="3"/>
<pin id="828" dir="0" index="1" bw="18" slack="0"/>
<pin id="829" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_5/4 "/>
</bind>
</comp>

<comp id="831" class="1004" name="sext_ln269_8_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="18" slack="1"/>
<pin id="833" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_8/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sext_ln269_9_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="18" slack="1"/>
<pin id="837" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_9/4 "/>
</bind>
</comp>

<comp id="839" class="1004" name="grp_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="24" slack="3"/>
<pin id="841" dir="0" index="1" bw="18" slack="0"/>
<pin id="842" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269_6/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="grp_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="24" slack="3"/>
<pin id="846" dir="0" index="1" bw="18" slack="0"/>
<pin id="847" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_7/4 "/>
</bind>
</comp>

<comp id="849" class="1004" name="add_ln265_5_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="3"/>
<pin id="851" dir="0" index="1" bw="5" slack="0"/>
<pin id="852" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_5/4 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln265_5_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_5/4 "/>
</bind>
</comp>

<comp id="860" class="1004" name="add_ln265_6_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="3"/>
<pin id="862" dir="0" index="1" bw="5" slack="0"/>
<pin id="863" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_6/4 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln265_6_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_6/4 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sext_ln269_10_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="18" slack="1"/>
<pin id="873" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_10/5 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sext_ln269_11_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="18" slack="1"/>
<pin id="877" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_11/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="grp_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="24" slack="4"/>
<pin id="881" dir="0" index="1" bw="18" slack="0"/>
<pin id="882" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269_8/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="grp_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="24" slack="4"/>
<pin id="886" dir="0" index="1" bw="18" slack="0"/>
<pin id="887" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_9/5 "/>
</bind>
</comp>

<comp id="889" class="1004" name="sext_ln269_12_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="18" slack="1"/>
<pin id="891" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_12/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="sext_ln269_13_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="18" slack="1"/>
<pin id="895" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_13/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="grp_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="24" slack="4"/>
<pin id="899" dir="0" index="1" bw="18" slack="0"/>
<pin id="900" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269_10/5 "/>
</bind>
</comp>

<comp id="902" class="1004" name="grp_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="24" slack="4"/>
<pin id="904" dir="0" index="1" bw="18" slack="0"/>
<pin id="905" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_11/5 "/>
</bind>
</comp>

<comp id="907" class="1004" name="add_ln265_7_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="4"/>
<pin id="909" dir="0" index="1" bw="6" slack="0"/>
<pin id="910" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_7/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="zext_ln265_7_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="0"/>
<pin id="914" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_7/5 "/>
</bind>
</comp>

<comp id="918" class="1004" name="add_ln265_8_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="4"/>
<pin id="920" dir="0" index="1" bw="6" slack="0"/>
<pin id="921" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_8/5 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln265_8_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="0"/>
<pin id="925" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_8/5 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sext_ln269_14_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="18" slack="1"/>
<pin id="931" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_14/6 "/>
</bind>
</comp>

<comp id="933" class="1004" name="sext_ln269_15_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="18" slack="1"/>
<pin id="935" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_15/6 "/>
</bind>
</comp>

<comp id="937" class="1004" name="grp_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="24" slack="5"/>
<pin id="939" dir="0" index="1" bw="18" slack="0"/>
<pin id="940" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269_12/6 "/>
</bind>
</comp>

<comp id="942" class="1004" name="grp_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="24" slack="5"/>
<pin id="944" dir="0" index="1" bw="18" slack="0"/>
<pin id="945" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_13/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="sext_ln269_16_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="18" slack="1"/>
<pin id="949" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_16/6 "/>
</bind>
</comp>

<comp id="951" class="1004" name="sext_ln269_17_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="18" slack="1"/>
<pin id="953" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_17/6 "/>
</bind>
</comp>

<comp id="955" class="1004" name="grp_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="24" slack="5"/>
<pin id="957" dir="0" index="1" bw="18" slack="0"/>
<pin id="958" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269_14/6 "/>
</bind>
</comp>

<comp id="960" class="1004" name="grp_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="24" slack="5"/>
<pin id="962" dir="0" index="1" bw="18" slack="0"/>
<pin id="963" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_15/6 "/>
</bind>
</comp>

<comp id="965" class="1004" name="add_ln265_9_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="5"/>
<pin id="967" dir="0" index="1" bw="6" slack="0"/>
<pin id="968" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_9/6 "/>
</bind>
</comp>

<comp id="970" class="1004" name="zext_ln265_9_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="0"/>
<pin id="972" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_9/6 "/>
</bind>
</comp>

<comp id="976" class="1004" name="add_ln265_10_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="5"/>
<pin id="978" dir="0" index="1" bw="6" slack="0"/>
<pin id="979" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_10/6 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln265_10_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="0"/>
<pin id="983" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_10/6 "/>
</bind>
</comp>

<comp id="987" class="1004" name="j_1_load_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="6"/>
<pin id="989" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/7 "/>
</bind>
</comp>

<comp id="990" class="1004" name="j_cast_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="0"/>
<pin id="992" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/7 "/>
</bind>
</comp>

<comp id="996" class="1004" name="trunc_ln_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="0" index="1" bw="40" slack="0"/>
<pin id="999" dir="0" index="2" bw="5" slack="0"/>
<pin id="1000" dir="0" index="3" bw="7" slack="0"/>
<pin id="1001" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="trunc_ln1_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="0"/>
<pin id="1008" dir="0" index="1" bw="40" slack="0"/>
<pin id="1009" dir="0" index="2" bw="5" slack="0"/>
<pin id="1010" dir="0" index="3" bw="7" slack="0"/>
<pin id="1011" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/7 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="or_ln265_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="0"/>
<pin id="1018" dir="0" index="1" bw="8" slack="0"/>
<pin id="1019" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln265/7 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="zext_ln269_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="0"/>
<pin id="1024" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269/7 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="trunc_ln269_1_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="0"/>
<pin id="1030" dir="0" index="1" bw="40" slack="0"/>
<pin id="1031" dir="0" index="2" bw="5" slack="0"/>
<pin id="1032" dir="0" index="3" bw="7" slack="0"/>
<pin id="1033" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln269_1/7 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="trunc_ln270_1_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="0"/>
<pin id="1040" dir="0" index="1" bw="40" slack="0"/>
<pin id="1041" dir="0" index="2" bw="5" slack="0"/>
<pin id="1042" dir="0" index="3" bw="7" slack="0"/>
<pin id="1043" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln270_1/7 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="sext_ln269_18_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="18" slack="1"/>
<pin id="1050" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_18/7 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="sext_ln269_19_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="18" slack="1"/>
<pin id="1054" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_19/7 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="grp_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="24" slack="6"/>
<pin id="1058" dir="0" index="1" bw="18" slack="0"/>
<pin id="1059" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269_16/7 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="grp_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="24" slack="6"/>
<pin id="1063" dir="0" index="1" bw="18" slack="0"/>
<pin id="1064" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_17/7 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="sext_ln269_20_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="18" slack="1"/>
<pin id="1068" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_20/7 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="sext_ln269_21_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="18" slack="1"/>
<pin id="1072" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_21/7 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="grp_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="24" slack="6"/>
<pin id="1076" dir="0" index="1" bw="18" slack="0"/>
<pin id="1077" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269_18/7 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="grp_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="24" slack="6"/>
<pin id="1081" dir="0" index="1" bw="18" slack="0"/>
<pin id="1082" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_19/7 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="or_ln265_11_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="0"/>
<pin id="1086" dir="0" index="1" bw="8" slack="0"/>
<pin id="1087" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln265_11/7 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="icmp_ln265_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="8" slack="0"/>
<pin id="1092" dir="0" index="1" bw="8" slack="0"/>
<pin id="1093" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln265/7 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="add_ln265_11_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="8" slack="6"/>
<pin id="1098" dir="0" index="1" bw="6" slack="0"/>
<pin id="1099" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_11/7 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="zext_ln265_11_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="0"/>
<pin id="1103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_11/7 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="add_ln265_12_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="6"/>
<pin id="1109" dir="0" index="1" bw="6" slack="0"/>
<pin id="1110" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_12/7 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="zext_ln265_13_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="8" slack="0"/>
<pin id="1114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_13/7 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="or_ln265_1_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="1"/>
<pin id="1120" dir="0" index="1" bw="8" slack="0"/>
<pin id="1121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln265_1/8 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="zext_ln269_1_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="8" slack="0"/>
<pin id="1125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_1/8 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="trunc_ln269_2_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="0"/>
<pin id="1131" dir="0" index="1" bw="40" slack="0"/>
<pin id="1132" dir="0" index="2" bw="5" slack="0"/>
<pin id="1133" dir="0" index="3" bw="7" slack="0"/>
<pin id="1134" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln269_2/8 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="trunc_ln270_2_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="0"/>
<pin id="1141" dir="0" index="1" bw="40" slack="0"/>
<pin id="1142" dir="0" index="2" bw="5" slack="0"/>
<pin id="1143" dir="0" index="3" bw="7" slack="0"/>
<pin id="1144" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln270_2/8 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="or_ln265_2_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="1"/>
<pin id="1151" dir="0" index="1" bw="8" slack="0"/>
<pin id="1152" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln265_2/8 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="zext_ln269_2_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="0"/>
<pin id="1156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_2/8 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="trunc_ln269_3_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="0"/>
<pin id="1162" dir="0" index="1" bw="40" slack="0"/>
<pin id="1163" dir="0" index="2" bw="5" slack="0"/>
<pin id="1164" dir="0" index="3" bw="7" slack="0"/>
<pin id="1165" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln269_3/8 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="trunc_ln270_3_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="0"/>
<pin id="1172" dir="0" index="1" bw="40" slack="0"/>
<pin id="1173" dir="0" index="2" bw="5" slack="0"/>
<pin id="1174" dir="0" index="3" bw="7" slack="0"/>
<pin id="1175" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln270_3/8 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="sext_ln269_22_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="18" slack="1"/>
<pin id="1182" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_22/8 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="sext_ln269_23_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="18" slack="1"/>
<pin id="1186" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_23/8 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="grp_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="24" slack="7"/>
<pin id="1190" dir="0" index="1" bw="18" slack="0"/>
<pin id="1191" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269_20/8 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="grp_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="24" slack="7"/>
<pin id="1195" dir="0" index="1" bw="18" slack="0"/>
<pin id="1196" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_21/8 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="sext_ln269_24_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="18" slack="1"/>
<pin id="1200" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_24/8 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="sext_ln269_25_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="18" slack="1"/>
<pin id="1204" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_25/8 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="grp_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="24" slack="7"/>
<pin id="1208" dir="0" index="1" bw="18" slack="0"/>
<pin id="1209" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269_22/8 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="grp_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="24" slack="7"/>
<pin id="1213" dir="0" index="1" bw="18" slack="0"/>
<pin id="1214" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_23/8 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="add_ln265_13_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="8" slack="7"/>
<pin id="1218" dir="0" index="1" bw="6" slack="0"/>
<pin id="1219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_13/8 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="zext_ln265_14_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="0"/>
<pin id="1223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_14/8 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="add_ln265_14_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="7"/>
<pin id="1229" dir="0" index="1" bw="6" slack="0"/>
<pin id="1230" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_14/8 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="zext_ln265_15_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="8" slack="0"/>
<pin id="1234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_15/8 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="add_ln271_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="13" slack="7"/>
<pin id="1240" dir="0" index="1" bw="11" slack="0"/>
<pin id="1241" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln271/8 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="store_ln265_store_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="13" slack="0"/>
<pin id="1245" dir="0" index="1" bw="13" slack="7"/>
<pin id="1246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/8 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="or_ln265_3_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="8" slack="2"/>
<pin id="1250" dir="0" index="1" bw="8" slack="0"/>
<pin id="1251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln265_3/9 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="zext_ln269_3_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="8" slack="0"/>
<pin id="1255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_3/9 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="trunc_ln269_4_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="0"/>
<pin id="1261" dir="0" index="1" bw="40" slack="0"/>
<pin id="1262" dir="0" index="2" bw="5" slack="0"/>
<pin id="1263" dir="0" index="3" bw="7" slack="0"/>
<pin id="1264" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln269_4/9 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="trunc_ln270_4_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="0"/>
<pin id="1271" dir="0" index="1" bw="40" slack="0"/>
<pin id="1272" dir="0" index="2" bw="5" slack="0"/>
<pin id="1273" dir="0" index="3" bw="7" slack="0"/>
<pin id="1274" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln270_4/9 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="or_ln265_4_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="8" slack="2"/>
<pin id="1281" dir="0" index="1" bw="8" slack="0"/>
<pin id="1282" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln265_4/9 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="zext_ln269_4_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="8" slack="0"/>
<pin id="1286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_4/9 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="trunc_ln269_5_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="0"/>
<pin id="1292" dir="0" index="1" bw="40" slack="0"/>
<pin id="1293" dir="0" index="2" bw="5" slack="0"/>
<pin id="1294" dir="0" index="3" bw="7" slack="0"/>
<pin id="1295" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln269_5/9 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="trunc_ln270_5_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="32" slack="0"/>
<pin id="1302" dir="0" index="1" bw="40" slack="0"/>
<pin id="1303" dir="0" index="2" bw="5" slack="0"/>
<pin id="1304" dir="0" index="3" bw="7" slack="0"/>
<pin id="1305" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln270_5/9 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="sext_ln269_26_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="18" slack="1"/>
<pin id="1312" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_26/9 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="sext_ln269_27_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="18" slack="1"/>
<pin id="1316" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_27/9 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="grp_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="24" slack="8"/>
<pin id="1320" dir="0" index="1" bw="18" slack="0"/>
<pin id="1321" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269_24/9 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="grp_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="24" slack="8"/>
<pin id="1325" dir="0" index="1" bw="18" slack="0"/>
<pin id="1326" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_25/9 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="sext_ln269_28_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="18" slack="1"/>
<pin id="1330" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_28/9 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="sext_ln269_29_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="18" slack="1"/>
<pin id="1334" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_29/9 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="grp_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="24" slack="8"/>
<pin id="1338" dir="0" index="1" bw="18" slack="0"/>
<pin id="1339" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269_26/9 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="grp_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="24" slack="8"/>
<pin id="1343" dir="0" index="1" bw="18" slack="0"/>
<pin id="1344" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_27/9 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="or_ln265_5_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="8" slack="3"/>
<pin id="1348" dir="0" index="1" bw="8" slack="0"/>
<pin id="1349" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln265_5/10 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="zext_ln269_5_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="8" slack="0"/>
<pin id="1353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_5/10 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="trunc_ln269_6_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="0"/>
<pin id="1359" dir="0" index="1" bw="40" slack="0"/>
<pin id="1360" dir="0" index="2" bw="5" slack="0"/>
<pin id="1361" dir="0" index="3" bw="7" slack="0"/>
<pin id="1362" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln269_6/10 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="trunc_ln270_6_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="32" slack="0"/>
<pin id="1369" dir="0" index="1" bw="40" slack="0"/>
<pin id="1370" dir="0" index="2" bw="5" slack="0"/>
<pin id="1371" dir="0" index="3" bw="7" slack="0"/>
<pin id="1372" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln270_6/10 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="or_ln265_6_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="8" slack="3"/>
<pin id="1379" dir="0" index="1" bw="8" slack="0"/>
<pin id="1380" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln265_6/10 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="zext_ln269_6_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="8" slack="0"/>
<pin id="1384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_6/10 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="trunc_ln269_7_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="0"/>
<pin id="1390" dir="0" index="1" bw="40" slack="0"/>
<pin id="1391" dir="0" index="2" bw="5" slack="0"/>
<pin id="1392" dir="0" index="3" bw="7" slack="0"/>
<pin id="1393" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln269_7/10 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="trunc_ln270_7_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="0"/>
<pin id="1400" dir="0" index="1" bw="40" slack="0"/>
<pin id="1401" dir="0" index="2" bw="5" slack="0"/>
<pin id="1402" dir="0" index="3" bw="7" slack="0"/>
<pin id="1403" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln270_7/10 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="sext_ln269_30_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="18" slack="1"/>
<pin id="1410" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_30/10 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="sext_ln269_31_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="18" slack="1"/>
<pin id="1414" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_31/10 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="grp_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="24" slack="9"/>
<pin id="1418" dir="0" index="1" bw="18" slack="0"/>
<pin id="1419" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269_28/10 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="grp_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="24" slack="9"/>
<pin id="1423" dir="0" index="1" bw="18" slack="0"/>
<pin id="1424" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_29/10 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="sext_ln269_32_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="18" slack="1"/>
<pin id="1428" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_32/10 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="sext_ln269_33_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="18" slack="1"/>
<pin id="1432" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_33/10 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="grp_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="24" slack="9"/>
<pin id="1436" dir="0" index="1" bw="18" slack="0"/>
<pin id="1437" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln269_30/10 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="grp_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="24" slack="9"/>
<pin id="1441" dir="0" index="1" bw="18" slack="0"/>
<pin id="1442" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln270_31/10 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="or_ln265_7_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="8" slack="4"/>
<pin id="1446" dir="0" index="1" bw="8" slack="0"/>
<pin id="1447" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln265_7/11 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="zext_ln269_7_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="8" slack="0"/>
<pin id="1451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_7/11 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="trunc_ln269_8_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="32" slack="0"/>
<pin id="1457" dir="0" index="1" bw="40" slack="0"/>
<pin id="1458" dir="0" index="2" bw="5" slack="0"/>
<pin id="1459" dir="0" index="3" bw="7" slack="0"/>
<pin id="1460" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln269_8/11 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="trunc_ln270_8_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="32" slack="0"/>
<pin id="1467" dir="0" index="1" bw="40" slack="0"/>
<pin id="1468" dir="0" index="2" bw="5" slack="0"/>
<pin id="1469" dir="0" index="3" bw="7" slack="0"/>
<pin id="1470" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln270_8/11 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="or_ln265_8_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="8" slack="4"/>
<pin id="1477" dir="0" index="1" bw="8" slack="0"/>
<pin id="1478" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln265_8/11 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="zext_ln269_8_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="8" slack="0"/>
<pin id="1482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_8/11 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="trunc_ln269_9_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="32" slack="0"/>
<pin id="1488" dir="0" index="1" bw="40" slack="0"/>
<pin id="1489" dir="0" index="2" bw="5" slack="0"/>
<pin id="1490" dir="0" index="3" bw="7" slack="0"/>
<pin id="1491" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln269_9/11 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="trunc_ln270_9_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="32" slack="0"/>
<pin id="1498" dir="0" index="1" bw="40" slack="0"/>
<pin id="1499" dir="0" index="2" bw="5" slack="0"/>
<pin id="1500" dir="0" index="3" bw="7" slack="0"/>
<pin id="1501" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln270_9/11 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="or_ln265_9_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="8" slack="5"/>
<pin id="1508" dir="0" index="1" bw="8" slack="0"/>
<pin id="1509" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln265_9/12 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="zext_ln269_9_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="8" slack="0"/>
<pin id="1513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_9/12 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="trunc_ln269_s_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="32" slack="0"/>
<pin id="1519" dir="0" index="1" bw="40" slack="0"/>
<pin id="1520" dir="0" index="2" bw="5" slack="0"/>
<pin id="1521" dir="0" index="3" bw="7" slack="0"/>
<pin id="1522" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln269_s/12 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="trunc_ln270_s_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="32" slack="0"/>
<pin id="1529" dir="0" index="1" bw="40" slack="0"/>
<pin id="1530" dir="0" index="2" bw="5" slack="0"/>
<pin id="1531" dir="0" index="3" bw="7" slack="0"/>
<pin id="1532" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln270_s/12 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="or_ln265_10_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="8" slack="5"/>
<pin id="1539" dir="0" index="1" bw="8" slack="0"/>
<pin id="1540" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln265_10/12 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="zext_ln269_10_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="8" slack="0"/>
<pin id="1544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_10/12 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="trunc_ln269_10_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="32" slack="0"/>
<pin id="1550" dir="0" index="1" bw="40" slack="0"/>
<pin id="1551" dir="0" index="2" bw="5" slack="0"/>
<pin id="1552" dir="0" index="3" bw="7" slack="0"/>
<pin id="1553" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln269_10/12 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="trunc_ln270_10_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="32" slack="0"/>
<pin id="1560" dir="0" index="1" bw="40" slack="0"/>
<pin id="1561" dir="0" index="2" bw="5" slack="0"/>
<pin id="1562" dir="0" index="3" bw="7" slack="0"/>
<pin id="1563" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln270_10/12 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="zext_ln265_12_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="8" slack="6"/>
<pin id="1570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_12/13 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="trunc_ln269_11_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="32" slack="0"/>
<pin id="1575" dir="0" index="1" bw="40" slack="0"/>
<pin id="1576" dir="0" index="2" bw="5" slack="0"/>
<pin id="1577" dir="0" index="3" bw="7" slack="0"/>
<pin id="1578" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln269_11/13 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="trunc_ln270_11_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="32" slack="0"/>
<pin id="1585" dir="0" index="1" bw="40" slack="0"/>
<pin id="1586" dir="0" index="2" bw="5" slack="0"/>
<pin id="1587" dir="0" index="3" bw="7" slack="0"/>
<pin id="1588" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln270_11/13 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="or_ln265_12_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="8" slack="6"/>
<pin id="1595" dir="0" index="1" bw="8" slack="0"/>
<pin id="1596" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln265_12/13 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="zext_ln269_11_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="8" slack="0"/>
<pin id="1600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_11/13 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="trunc_ln269_12_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="32" slack="0"/>
<pin id="1606" dir="0" index="1" bw="40" slack="0"/>
<pin id="1607" dir="0" index="2" bw="5" slack="0"/>
<pin id="1608" dir="0" index="3" bw="7" slack="0"/>
<pin id="1609" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln269_12/13 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="trunc_ln270_12_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="32" slack="0"/>
<pin id="1616" dir="0" index="1" bw="40" slack="0"/>
<pin id="1617" dir="0" index="2" bw="5" slack="0"/>
<pin id="1618" dir="0" index="3" bw="7" slack="0"/>
<pin id="1619" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln270_12/13 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="or_ln265_13_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="8" slack="7"/>
<pin id="1626" dir="0" index="1" bw="8" slack="0"/>
<pin id="1627" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln265_13/14 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="zext_ln269_12_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="8" slack="0"/>
<pin id="1631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_12/14 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="trunc_ln269_13_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="32" slack="0"/>
<pin id="1637" dir="0" index="1" bw="40" slack="0"/>
<pin id="1638" dir="0" index="2" bw="5" slack="0"/>
<pin id="1639" dir="0" index="3" bw="7" slack="0"/>
<pin id="1640" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln269_13/14 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="trunc_ln270_13_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="32" slack="0"/>
<pin id="1647" dir="0" index="1" bw="40" slack="0"/>
<pin id="1648" dir="0" index="2" bw="5" slack="0"/>
<pin id="1649" dir="0" index="3" bw="7" slack="0"/>
<pin id="1650" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln270_13/14 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="or_ln265_14_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="8" slack="7"/>
<pin id="1657" dir="0" index="1" bw="8" slack="0"/>
<pin id="1658" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln265_14/14 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="zext_ln269_13_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="8" slack="0"/>
<pin id="1662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_13/14 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="trunc_ln269_14_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="32" slack="0"/>
<pin id="1668" dir="0" index="1" bw="40" slack="0"/>
<pin id="1669" dir="0" index="2" bw="5" slack="0"/>
<pin id="1670" dir="0" index="3" bw="7" slack="0"/>
<pin id="1671" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln269_14/14 "/>
</bind>
</comp>

<comp id="1676" class="1004" name="trunc_ln270_14_fu_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="32" slack="0"/>
<pin id="1678" dir="0" index="1" bw="40" slack="0"/>
<pin id="1679" dir="0" index="2" bw="5" slack="0"/>
<pin id="1680" dir="0" index="3" bw="7" slack="0"/>
<pin id="1681" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln270_14/14 "/>
</bind>
</comp>

<comp id="1686" class="1004" name="add_ln265_15_fu_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="8" slack="7"/>
<pin id="1688" dir="0" index="1" bw="6" slack="0"/>
<pin id="1689" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265_15/14 "/>
</bind>
</comp>

<comp id="1691" class="1004" name="store_ln265_store_fu_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="8" slack="0"/>
<pin id="1693" dir="0" index="1" bw="8" slack="13"/>
<pin id="1694" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/14 "/>
</bind>
</comp>

<comp id="1696" class="1007" name="grp_fu_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="24" slack="1"/>
<pin id="1698" dir="0" index="1" bw="18" slack="1"/>
<pin id="1699" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1700" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_1/4 sub_ln269/6 "/>
</bind>
</comp>

<comp id="1702" class="1007" name="grp_fu_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="24" slack="1"/>
<pin id="1704" dir="0" index="1" bw="18" slack="1"/>
<pin id="1705" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1706" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270/4 add_ln270/6 "/>
</bind>
</comp>

<comp id="1708" class="1007" name="grp_fu_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="24" slack="1"/>
<pin id="1710" dir="0" index="1" bw="18" slack="1"/>
<pin id="1711" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1712" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_3/4 sub_ln269_1/6 "/>
</bind>
</comp>

<comp id="1714" class="1007" name="grp_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="24" slack="1"/>
<pin id="1716" dir="0" index="1" bw="18" slack="1"/>
<pin id="1717" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1718" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270_2/4 add_ln270_1/6 "/>
</bind>
</comp>

<comp id="1720" class="1007" name="grp_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="24" slack="1"/>
<pin id="1722" dir="0" index="1" bw="18" slack="1"/>
<pin id="1723" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1724" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_5/5 sub_ln269_2/7 "/>
</bind>
</comp>

<comp id="1726" class="1007" name="grp_fu_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="24" slack="1"/>
<pin id="1728" dir="0" index="1" bw="18" slack="1"/>
<pin id="1729" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1730" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270_4/5 add_ln270_2/7 "/>
</bind>
</comp>

<comp id="1732" class="1007" name="grp_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="24" slack="1"/>
<pin id="1734" dir="0" index="1" bw="18" slack="1"/>
<pin id="1735" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1736" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_7/5 sub_ln269_3/7 "/>
</bind>
</comp>

<comp id="1738" class="1007" name="grp_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="24" slack="1"/>
<pin id="1740" dir="0" index="1" bw="18" slack="1"/>
<pin id="1741" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1742" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270_6/5 add_ln270_3/7 "/>
</bind>
</comp>

<comp id="1744" class="1007" name="grp_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="24" slack="1"/>
<pin id="1746" dir="0" index="1" bw="18" slack="1"/>
<pin id="1747" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1748" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_9/6 sub_ln269_4/8 "/>
</bind>
</comp>

<comp id="1750" class="1007" name="grp_fu_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="24" slack="1"/>
<pin id="1752" dir="0" index="1" bw="18" slack="1"/>
<pin id="1753" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1754" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270_8/6 add_ln270_4/8 "/>
</bind>
</comp>

<comp id="1756" class="1007" name="grp_fu_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="24" slack="1"/>
<pin id="1758" dir="0" index="1" bw="18" slack="1"/>
<pin id="1759" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1760" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_11/6 sub_ln269_5/8 "/>
</bind>
</comp>

<comp id="1762" class="1007" name="grp_fu_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="24" slack="1"/>
<pin id="1764" dir="0" index="1" bw="18" slack="1"/>
<pin id="1765" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1766" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270_10/6 add_ln270_5/8 "/>
</bind>
</comp>

<comp id="1768" class="1007" name="grp_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="24" slack="1"/>
<pin id="1770" dir="0" index="1" bw="18" slack="1"/>
<pin id="1771" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1772" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_13/7 sub_ln269_6/9 "/>
</bind>
</comp>

<comp id="1774" class="1007" name="grp_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="24" slack="1"/>
<pin id="1776" dir="0" index="1" bw="18" slack="1"/>
<pin id="1777" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1778" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270_12/7 add_ln270_6/9 "/>
</bind>
</comp>

<comp id="1780" class="1007" name="grp_fu_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="24" slack="1"/>
<pin id="1782" dir="0" index="1" bw="18" slack="1"/>
<pin id="1783" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1784" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_15/7 sub_ln269_7/9 "/>
</bind>
</comp>

<comp id="1786" class="1007" name="grp_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="24" slack="1"/>
<pin id="1788" dir="0" index="1" bw="18" slack="1"/>
<pin id="1789" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1790" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270_14/7 add_ln270_7/9 "/>
</bind>
</comp>

<comp id="1792" class="1007" name="grp_fu_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="24" slack="1"/>
<pin id="1794" dir="0" index="1" bw="18" slack="1"/>
<pin id="1795" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1796" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_17/8 sub_ln269_8/10 "/>
</bind>
</comp>

<comp id="1798" class="1007" name="grp_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="24" slack="1"/>
<pin id="1800" dir="0" index="1" bw="18" slack="1"/>
<pin id="1801" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1802" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270_16/8 add_ln270_8/10 "/>
</bind>
</comp>

<comp id="1804" class="1007" name="grp_fu_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="24" slack="1"/>
<pin id="1806" dir="0" index="1" bw="18" slack="1"/>
<pin id="1807" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1808" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_19/8 sub_ln269_9/10 "/>
</bind>
</comp>

<comp id="1810" class="1007" name="grp_fu_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="24" slack="1"/>
<pin id="1812" dir="0" index="1" bw="18" slack="1"/>
<pin id="1813" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1814" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270_18/8 add_ln270_9/10 "/>
</bind>
</comp>

<comp id="1816" class="1007" name="grp_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="24" slack="1"/>
<pin id="1818" dir="0" index="1" bw="18" slack="1"/>
<pin id="1819" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1820" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_21/9 sub_ln269_10/11 "/>
</bind>
</comp>

<comp id="1822" class="1007" name="grp_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="24" slack="1"/>
<pin id="1824" dir="0" index="1" bw="18" slack="1"/>
<pin id="1825" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1826" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270_20/9 add_ln270_10/11 "/>
</bind>
</comp>

<comp id="1828" class="1007" name="grp_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="24" slack="1"/>
<pin id="1830" dir="0" index="1" bw="18" slack="1"/>
<pin id="1831" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1832" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_23/9 sub_ln269_11/11 "/>
</bind>
</comp>

<comp id="1834" class="1007" name="grp_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="24" slack="1"/>
<pin id="1836" dir="0" index="1" bw="18" slack="1"/>
<pin id="1837" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1838" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270_22/9 add_ln270_11/11 "/>
</bind>
</comp>

<comp id="1840" class="1007" name="grp_fu_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="24" slack="1"/>
<pin id="1842" dir="0" index="1" bw="18" slack="1"/>
<pin id="1843" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1844" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_25/10 sub_ln269_12/12 "/>
</bind>
</comp>

<comp id="1846" class="1007" name="grp_fu_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="24" slack="1"/>
<pin id="1848" dir="0" index="1" bw="18" slack="1"/>
<pin id="1849" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1850" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270_24/10 add_ln270_12/12 "/>
</bind>
</comp>

<comp id="1852" class="1007" name="grp_fu_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="24" slack="1"/>
<pin id="1854" dir="0" index="1" bw="18" slack="1"/>
<pin id="1855" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1856" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_27/10 sub_ln269_13/12 "/>
</bind>
</comp>

<comp id="1858" class="1007" name="grp_fu_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="24" slack="1"/>
<pin id="1860" dir="0" index="1" bw="18" slack="1"/>
<pin id="1861" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1862" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270_26/10 add_ln270_13/12 "/>
</bind>
</comp>

<comp id="1864" class="1007" name="grp_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="24" slack="1"/>
<pin id="1866" dir="0" index="1" bw="18" slack="1"/>
<pin id="1867" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1868" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_29/11 sub_ln269_14/13 "/>
</bind>
</comp>

<comp id="1870" class="1007" name="grp_fu_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="24" slack="1"/>
<pin id="1872" dir="0" index="1" bw="18" slack="1"/>
<pin id="1873" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1874" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270_28/11 add_ln270_14/13 "/>
</bind>
</comp>

<comp id="1876" class="1007" name="grp_fu_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="24" slack="1"/>
<pin id="1878" dir="0" index="1" bw="18" slack="1"/>
<pin id="1879" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1880" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln269_31/11 sub_ln269_15/13 "/>
</bind>
</comp>

<comp id="1882" class="1007" name="grp_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="24" slack="1"/>
<pin id="1884" dir="0" index="1" bw="18" slack="1"/>
<pin id="1885" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="1886" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln270_30/11 add_ln270_15/13 "/>
</bind>
</comp>

<comp id="1888" class="1005" name="j_reg_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="8" slack="0"/>
<pin id="1890" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1895" class="1005" name="i_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="13" slack="0"/>
<pin id="1897" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1902" class="1005" name="sext_ln269_2_cast_reg_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="40" slack="3"/>
<pin id="1904" dir="1" index="1" bw="40" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln269_2_cast "/>
</bind>
</comp>

<comp id="1938" class="1005" name="sext_ln269_cast_reg_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="40" slack="2"/>
<pin id="1940" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln269_cast "/>
</bind>
</comp>

<comp id="1974" class="1005" name="i_4_reg_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="13" slack="7"/>
<pin id="1976" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1979" class="1005" name="lshr_ln_reg_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="8" slack="1"/>
<pin id="1981" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1997" class="1005" name="matched_I_12_addr_reg_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="8" slack="1"/>
<pin id="1999" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr "/>
</bind>
</comp>

<comp id="2002" class="1005" name="matched_Q_12_addr_reg_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="8" slack="1"/>
<pin id="2004" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr "/>
</bind>
</comp>

<comp id="2007" class="1005" name="matched_I_12_addr_1_reg_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="8" slack="1"/>
<pin id="2009" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_1 "/>
</bind>
</comp>

<comp id="2012" class="1005" name="matched_Q_12_addr_1_reg_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="8" slack="1"/>
<pin id="2014" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_1 "/>
</bind>
</comp>

<comp id="2017" class="1005" name="matched_I_12_addr_2_reg_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="8" slack="1"/>
<pin id="2019" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_2 "/>
</bind>
</comp>

<comp id="2022" class="1005" name="matched_Q_12_addr_2_reg_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="8" slack="1"/>
<pin id="2024" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_2 "/>
</bind>
</comp>

<comp id="2027" class="1005" name="matched_I_12_addr_3_reg_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="8" slack="1"/>
<pin id="2029" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_3 "/>
</bind>
</comp>

<comp id="2032" class="1005" name="matched_Q_12_addr_3_reg_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="8" slack="1"/>
<pin id="2034" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_3 "/>
</bind>
</comp>

<comp id="2037" class="1005" name="sext_ln269_1_reg_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="40" slack="1"/>
<pin id="2039" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_1 "/>
</bind>
</comp>

<comp id="2043" class="1005" name="sext_ln269_3_reg_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="40" slack="1"/>
<pin id="2045" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_3 "/>
</bind>
</comp>

<comp id="2049" class="1005" name="sext_ln269_4_reg_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="40" slack="1"/>
<pin id="2051" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_4 "/>
</bind>
</comp>

<comp id="2055" class="1005" name="sext_ln269_5_reg_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="40" slack="1"/>
<pin id="2057" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_5 "/>
</bind>
</comp>

<comp id="2061" class="1005" name="matched_I_12_addr_4_reg_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="8" slack="1"/>
<pin id="2063" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_4 "/>
</bind>
</comp>

<comp id="2066" class="1005" name="matched_Q_12_addr_4_reg_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="8" slack="1"/>
<pin id="2068" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_4 "/>
</bind>
</comp>

<comp id="2071" class="1005" name="matched_I_12_addr_5_reg_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="8" slack="1"/>
<pin id="2073" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_5 "/>
</bind>
</comp>

<comp id="2076" class="1005" name="matched_Q_12_addr_5_reg_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="8" slack="1"/>
<pin id="2078" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_5 "/>
</bind>
</comp>

<comp id="2081" class="1005" name="sext_ln269_6_reg_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="40" slack="1"/>
<pin id="2083" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_6 "/>
</bind>
</comp>

<comp id="2087" class="1005" name="sext_ln269_7_reg_2087">
<pin_list>
<pin id="2088" dir="0" index="0" bw="40" slack="1"/>
<pin id="2089" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_7 "/>
</bind>
</comp>

<comp id="2093" class="1005" name="sext_ln269_8_reg_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="40" slack="1"/>
<pin id="2095" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_8 "/>
</bind>
</comp>

<comp id="2099" class="1005" name="sext_ln269_9_reg_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="40" slack="1"/>
<pin id="2101" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_9 "/>
</bind>
</comp>

<comp id="2105" class="1005" name="matched_I_12_addr_6_reg_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="8" slack="1"/>
<pin id="2107" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_6 "/>
</bind>
</comp>

<comp id="2110" class="1005" name="matched_Q_12_addr_6_reg_2110">
<pin_list>
<pin id="2111" dir="0" index="0" bw="8" slack="1"/>
<pin id="2112" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_6 "/>
</bind>
</comp>

<comp id="2115" class="1005" name="matched_I_12_addr_7_reg_2115">
<pin_list>
<pin id="2116" dir="0" index="0" bw="8" slack="1"/>
<pin id="2117" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_7 "/>
</bind>
</comp>

<comp id="2120" class="1005" name="matched_Q_12_addr_7_reg_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="8" slack="1"/>
<pin id="2122" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_7 "/>
</bind>
</comp>

<comp id="2125" class="1005" name="mul_ln269_reg_2125">
<pin_list>
<pin id="2126" dir="0" index="0" bw="40" slack="1"/>
<pin id="2127" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269 "/>
</bind>
</comp>

<comp id="2130" class="1005" name="mul_ln270_1_reg_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="40" slack="1"/>
<pin id="2132" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_1 "/>
</bind>
</comp>

<comp id="2135" class="1005" name="mul_ln269_2_reg_2135">
<pin_list>
<pin id="2136" dir="0" index="0" bw="40" slack="1"/>
<pin id="2137" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269_2 "/>
</bind>
</comp>

<comp id="2140" class="1005" name="mul_ln270_3_reg_2140">
<pin_list>
<pin id="2141" dir="0" index="0" bw="40" slack="1"/>
<pin id="2142" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_3 "/>
</bind>
</comp>

<comp id="2145" class="1005" name="sext_ln269_10_reg_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="40" slack="1"/>
<pin id="2147" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_10 "/>
</bind>
</comp>

<comp id="2151" class="1005" name="sext_ln269_11_reg_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="40" slack="1"/>
<pin id="2153" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_11 "/>
</bind>
</comp>

<comp id="2157" class="1005" name="sext_ln269_12_reg_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="40" slack="1"/>
<pin id="2159" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_12 "/>
</bind>
</comp>

<comp id="2163" class="1005" name="sext_ln269_13_reg_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="40" slack="1"/>
<pin id="2165" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_13 "/>
</bind>
</comp>

<comp id="2169" class="1005" name="matched_I_12_addr_8_reg_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="8" slack="1"/>
<pin id="2171" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_8 "/>
</bind>
</comp>

<comp id="2174" class="1005" name="matched_Q_12_addr_8_reg_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="8" slack="1"/>
<pin id="2176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_8 "/>
</bind>
</comp>

<comp id="2179" class="1005" name="matched_I_12_addr_9_reg_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="8" slack="1"/>
<pin id="2181" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_9 "/>
</bind>
</comp>

<comp id="2184" class="1005" name="matched_Q_12_addr_9_reg_2184">
<pin_list>
<pin id="2185" dir="0" index="0" bw="8" slack="1"/>
<pin id="2186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_9 "/>
</bind>
</comp>

<comp id="2189" class="1005" name="mul_ln269_4_reg_2189">
<pin_list>
<pin id="2190" dir="0" index="0" bw="40" slack="1"/>
<pin id="2191" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269_4 "/>
</bind>
</comp>

<comp id="2194" class="1005" name="mul_ln270_5_reg_2194">
<pin_list>
<pin id="2195" dir="0" index="0" bw="40" slack="1"/>
<pin id="2196" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_5 "/>
</bind>
</comp>

<comp id="2199" class="1005" name="mul_ln269_6_reg_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="40" slack="1"/>
<pin id="2201" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269_6 "/>
</bind>
</comp>

<comp id="2204" class="1005" name="mul_ln270_7_reg_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="40" slack="1"/>
<pin id="2206" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_7 "/>
</bind>
</comp>

<comp id="2209" class="1005" name="sext_ln269_14_reg_2209">
<pin_list>
<pin id="2210" dir="0" index="0" bw="40" slack="1"/>
<pin id="2211" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_14 "/>
</bind>
</comp>

<comp id="2215" class="1005" name="sext_ln269_15_reg_2215">
<pin_list>
<pin id="2216" dir="0" index="0" bw="40" slack="1"/>
<pin id="2217" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_15 "/>
</bind>
</comp>

<comp id="2221" class="1005" name="sext_ln269_16_reg_2221">
<pin_list>
<pin id="2222" dir="0" index="0" bw="40" slack="1"/>
<pin id="2223" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_16 "/>
</bind>
</comp>

<comp id="2227" class="1005" name="sext_ln269_17_reg_2227">
<pin_list>
<pin id="2228" dir="0" index="0" bw="40" slack="1"/>
<pin id="2229" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_17 "/>
</bind>
</comp>

<comp id="2233" class="1005" name="matched_I_12_addr_10_reg_2233">
<pin_list>
<pin id="2234" dir="0" index="0" bw="8" slack="1"/>
<pin id="2235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_10 "/>
</bind>
</comp>

<comp id="2238" class="1005" name="matched_Q_12_addr_10_reg_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="8" slack="1"/>
<pin id="2240" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_10 "/>
</bind>
</comp>

<comp id="2243" class="1005" name="matched_I_12_addr_11_reg_2243">
<pin_list>
<pin id="2244" dir="0" index="0" bw="8" slack="1"/>
<pin id="2245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_11 "/>
</bind>
</comp>

<comp id="2248" class="1005" name="matched_Q_12_addr_11_reg_2248">
<pin_list>
<pin id="2249" dir="0" index="0" bw="8" slack="1"/>
<pin id="2250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_11 "/>
</bind>
</comp>

<comp id="2253" class="1005" name="j_1_reg_2253">
<pin_list>
<pin id="2254" dir="0" index="0" bw="8" slack="1"/>
<pin id="2255" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="2271" class="1005" name="mul_ln269_8_reg_2271">
<pin_list>
<pin id="2272" dir="0" index="0" bw="40" slack="1"/>
<pin id="2273" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269_8 "/>
</bind>
</comp>

<comp id="2276" class="1005" name="mul_ln270_9_reg_2276">
<pin_list>
<pin id="2277" dir="0" index="0" bw="40" slack="1"/>
<pin id="2278" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_9 "/>
</bind>
</comp>

<comp id="2281" class="1005" name="mul_ln269_10_reg_2281">
<pin_list>
<pin id="2282" dir="0" index="0" bw="40" slack="1"/>
<pin id="2283" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269_10 "/>
</bind>
</comp>

<comp id="2286" class="1005" name="mul_ln270_11_reg_2286">
<pin_list>
<pin id="2287" dir="0" index="0" bw="40" slack="1"/>
<pin id="2288" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_11 "/>
</bind>
</comp>

<comp id="2291" class="1005" name="sext_ln269_18_reg_2291">
<pin_list>
<pin id="2292" dir="0" index="0" bw="40" slack="1"/>
<pin id="2293" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_18 "/>
</bind>
</comp>

<comp id="2297" class="1005" name="sext_ln269_19_reg_2297">
<pin_list>
<pin id="2298" dir="0" index="0" bw="40" slack="1"/>
<pin id="2299" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_19 "/>
</bind>
</comp>

<comp id="2303" class="1005" name="sext_ln269_20_reg_2303">
<pin_list>
<pin id="2304" dir="0" index="0" bw="40" slack="1"/>
<pin id="2305" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_20 "/>
</bind>
</comp>

<comp id="2309" class="1005" name="sext_ln269_21_reg_2309">
<pin_list>
<pin id="2310" dir="0" index="0" bw="40" slack="1"/>
<pin id="2311" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_21 "/>
</bind>
</comp>

<comp id="2315" class="1005" name="or_ln265_11_reg_2315">
<pin_list>
<pin id="2316" dir="0" index="0" bw="8" slack="6"/>
<pin id="2317" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="or_ln265_11 "/>
</bind>
</comp>

<comp id="2320" class="1005" name="icmp_ln265_reg_2320">
<pin_list>
<pin id="2321" dir="0" index="0" bw="1" slack="1"/>
<pin id="2322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln265 "/>
</bind>
</comp>

<comp id="2324" class="1005" name="matched_I_12_addr_12_reg_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="8" slack="1"/>
<pin id="2326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_12 "/>
</bind>
</comp>

<comp id="2329" class="1005" name="matched_Q_12_addr_12_reg_2329">
<pin_list>
<pin id="2330" dir="0" index="0" bw="8" slack="1"/>
<pin id="2331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_12 "/>
</bind>
</comp>

<comp id="2334" class="1005" name="matched_I_12_addr_13_reg_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="8" slack="1"/>
<pin id="2336" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_13 "/>
</bind>
</comp>

<comp id="2339" class="1005" name="matched_Q_12_addr_13_reg_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="8" slack="1"/>
<pin id="2341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_13 "/>
</bind>
</comp>

<comp id="2344" class="1005" name="mul_ln269_12_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="40" slack="1"/>
<pin id="2346" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269_12 "/>
</bind>
</comp>

<comp id="2349" class="1005" name="mul_ln270_13_reg_2349">
<pin_list>
<pin id="2350" dir="0" index="0" bw="40" slack="1"/>
<pin id="2351" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_13 "/>
</bind>
</comp>

<comp id="2354" class="1005" name="mul_ln269_14_reg_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="40" slack="1"/>
<pin id="2356" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269_14 "/>
</bind>
</comp>

<comp id="2359" class="1005" name="mul_ln270_15_reg_2359">
<pin_list>
<pin id="2360" dir="0" index="0" bw="40" slack="1"/>
<pin id="2361" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_15 "/>
</bind>
</comp>

<comp id="2364" class="1005" name="sext_ln269_22_reg_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="40" slack="1"/>
<pin id="2366" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_22 "/>
</bind>
</comp>

<comp id="2370" class="1005" name="sext_ln269_23_reg_2370">
<pin_list>
<pin id="2371" dir="0" index="0" bw="40" slack="1"/>
<pin id="2372" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_23 "/>
</bind>
</comp>

<comp id="2376" class="1005" name="sext_ln269_24_reg_2376">
<pin_list>
<pin id="2377" dir="0" index="0" bw="40" slack="1"/>
<pin id="2378" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_24 "/>
</bind>
</comp>

<comp id="2382" class="1005" name="sext_ln269_25_reg_2382">
<pin_list>
<pin id="2383" dir="0" index="0" bw="40" slack="1"/>
<pin id="2384" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_25 "/>
</bind>
</comp>

<comp id="2388" class="1005" name="matched_I_12_addr_14_reg_2388">
<pin_list>
<pin id="2389" dir="0" index="0" bw="8" slack="1"/>
<pin id="2390" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_14 "/>
</bind>
</comp>

<comp id="2393" class="1005" name="matched_Q_12_addr_14_reg_2393">
<pin_list>
<pin id="2394" dir="0" index="0" bw="8" slack="1"/>
<pin id="2395" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_14 "/>
</bind>
</comp>

<comp id="2398" class="1005" name="matched_I_12_addr_15_reg_2398">
<pin_list>
<pin id="2399" dir="0" index="0" bw="8" slack="1"/>
<pin id="2400" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_15 "/>
</bind>
</comp>

<comp id="2403" class="1005" name="matched_Q_12_addr_15_reg_2403">
<pin_list>
<pin id="2404" dir="0" index="0" bw="8" slack="1"/>
<pin id="2405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_15 "/>
</bind>
</comp>

<comp id="2408" class="1005" name="mul_ln269_16_reg_2408">
<pin_list>
<pin id="2409" dir="0" index="0" bw="40" slack="1"/>
<pin id="2410" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269_16 "/>
</bind>
</comp>

<comp id="2413" class="1005" name="mul_ln270_17_reg_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="40" slack="1"/>
<pin id="2415" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_17 "/>
</bind>
</comp>

<comp id="2418" class="1005" name="mul_ln269_18_reg_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="40" slack="1"/>
<pin id="2420" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269_18 "/>
</bind>
</comp>

<comp id="2423" class="1005" name="mul_ln270_19_reg_2423">
<pin_list>
<pin id="2424" dir="0" index="0" bw="40" slack="1"/>
<pin id="2425" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_19 "/>
</bind>
</comp>

<comp id="2428" class="1005" name="sext_ln269_26_reg_2428">
<pin_list>
<pin id="2429" dir="0" index="0" bw="40" slack="1"/>
<pin id="2430" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_26 "/>
</bind>
</comp>

<comp id="2434" class="1005" name="sext_ln269_27_reg_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="40" slack="1"/>
<pin id="2436" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_27 "/>
</bind>
</comp>

<comp id="2440" class="1005" name="sext_ln269_28_reg_2440">
<pin_list>
<pin id="2441" dir="0" index="0" bw="40" slack="1"/>
<pin id="2442" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_28 "/>
</bind>
</comp>

<comp id="2446" class="1005" name="sext_ln269_29_reg_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="40" slack="1"/>
<pin id="2448" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_29 "/>
</bind>
</comp>

<comp id="2452" class="1005" name="mul_ln269_20_reg_2452">
<pin_list>
<pin id="2453" dir="0" index="0" bw="40" slack="1"/>
<pin id="2454" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269_20 "/>
</bind>
</comp>

<comp id="2457" class="1005" name="mul_ln270_21_reg_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="40" slack="1"/>
<pin id="2459" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_21 "/>
</bind>
</comp>

<comp id="2462" class="1005" name="mul_ln269_22_reg_2462">
<pin_list>
<pin id="2463" dir="0" index="0" bw="40" slack="1"/>
<pin id="2464" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269_22 "/>
</bind>
</comp>

<comp id="2467" class="1005" name="mul_ln270_23_reg_2467">
<pin_list>
<pin id="2468" dir="0" index="0" bw="40" slack="1"/>
<pin id="2469" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_23 "/>
</bind>
</comp>

<comp id="2472" class="1005" name="sext_ln269_30_reg_2472">
<pin_list>
<pin id="2473" dir="0" index="0" bw="40" slack="1"/>
<pin id="2474" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_30 "/>
</bind>
</comp>

<comp id="2478" class="1005" name="sext_ln269_31_reg_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="40" slack="1"/>
<pin id="2480" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_31 "/>
</bind>
</comp>

<comp id="2484" class="1005" name="sext_ln269_32_reg_2484">
<pin_list>
<pin id="2485" dir="0" index="0" bw="40" slack="1"/>
<pin id="2486" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_32 "/>
</bind>
</comp>

<comp id="2490" class="1005" name="sext_ln269_33_reg_2490">
<pin_list>
<pin id="2491" dir="0" index="0" bw="40" slack="1"/>
<pin id="2492" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln269_33 "/>
</bind>
</comp>

<comp id="2496" class="1005" name="mul_ln269_24_reg_2496">
<pin_list>
<pin id="2497" dir="0" index="0" bw="40" slack="1"/>
<pin id="2498" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269_24 "/>
</bind>
</comp>

<comp id="2501" class="1005" name="mul_ln270_25_reg_2501">
<pin_list>
<pin id="2502" dir="0" index="0" bw="40" slack="1"/>
<pin id="2503" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_25 "/>
</bind>
</comp>

<comp id="2506" class="1005" name="mul_ln269_26_reg_2506">
<pin_list>
<pin id="2507" dir="0" index="0" bw="40" slack="1"/>
<pin id="2508" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269_26 "/>
</bind>
</comp>

<comp id="2511" class="1005" name="mul_ln270_27_reg_2511">
<pin_list>
<pin id="2512" dir="0" index="0" bw="40" slack="1"/>
<pin id="2513" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_27 "/>
</bind>
</comp>

<comp id="2516" class="1005" name="mul_ln269_28_reg_2516">
<pin_list>
<pin id="2517" dir="0" index="0" bw="40" slack="1"/>
<pin id="2518" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269_28 "/>
</bind>
</comp>

<comp id="2521" class="1005" name="mul_ln270_29_reg_2521">
<pin_list>
<pin id="2522" dir="0" index="0" bw="40" slack="1"/>
<pin id="2523" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_29 "/>
</bind>
</comp>

<comp id="2526" class="1005" name="mul_ln269_30_reg_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="40" slack="1"/>
<pin id="2528" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln269_30 "/>
</bind>
</comp>

<comp id="2531" class="1005" name="mul_ln270_31_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="40" slack="1"/>
<pin id="2533" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln270_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="120" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="153"><net_src comp="137" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="250" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="258" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="271"><net_src comp="8" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="26" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="274" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="287"><net_src comp="8" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="282" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="290" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="303"><net_src comp="8" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="298" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="306" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="319"><net_src comp="8" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="26" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="314" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="26" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="322" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="335"><net_src comp="4" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="26" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="346"><net_src comp="330" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="352"><net_src comp="6" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="26" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="363"><net_src comp="347" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="369"><net_src comp="4" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="26" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="364" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="377"><net_src comp="6" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="26" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="372" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="385"><net_src comp="8" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="26" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="380" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="393"><net_src comp="10" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="26" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="388" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="401"><net_src comp="8" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="26" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="396" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="409"><net_src comp="10" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="26" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="404" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="417"><net_src comp="4" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="26" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="412" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="425"><net_src comp="6" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="26" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="420" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="433"><net_src comp="4" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="26" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="428" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="441"><net_src comp="6" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="26" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="436" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="449"><net_src comp="8" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="26" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="444" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="457"><net_src comp="10" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="26" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="452" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="465"><net_src comp="8" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="26" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="460" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="473"><net_src comp="10" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="26" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="468" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="481"><net_src comp="4" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="26" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="476" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="489"><net_src comp="6" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="26" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="484" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="497"><net_src comp="4" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="26" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="492" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="505"><net_src comp="6" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="26" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="500" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="513"><net_src comp="4" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="26" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="508" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="521"><net_src comp="6" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="26" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="516" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="529"><net_src comp="4" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="26" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="524" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="537"><net_src comp="6" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="26" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="532" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="545"><net_src comp="4" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="26" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="540" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="553"><net_src comp="6" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="26" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="548" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="561"><net_src comp="4" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="26" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="556" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="569"><net_src comp="6" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="26" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="564" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="577"><net_src comp="4" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="26" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="572" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="585"><net_src comp="6" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="26" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="580" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="593"><net_src comp="4" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="26" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="588" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="601"><net_src comp="6" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="26" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="596" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="609"><net_src comp="4" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="26" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="604" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="617"><net_src comp="6" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="26" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="612" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="625"><net_src comp="4" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="26" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="620" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="633"><net_src comp="6" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="26" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="628" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="641"><net_src comp="4" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="26" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="636" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="649"><net_src comp="6" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="26" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="644" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="657"><net_src comp="4" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="26" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="652" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="665"><net_src comp="6" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="26" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="660" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="671"><net_src comp="127" pin="7"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="144" pin="7"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="127" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="144" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="108" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="114" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="16" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="18" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="711"><net_src comp="20" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="702" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="22" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="24" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="718"><net_src comp="705" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="725"><net_src comp="705" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="28" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="737"><net_src comp="30" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="741"><net_src comp="733" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="748"><net_src comp="32" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="744" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="758"><net_src comp="668" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="672" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="755" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="759" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="776"><net_src comp="676" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="680" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="773" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="777" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="795"><net_src comp="34" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="791" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="806"><net_src comp="36" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="810"><net_src comp="802" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="816"><net_src comp="668" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="672" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="813" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="817" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="676" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="680" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="831" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="835" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="853"><net_src comp="38" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="857"><net_src comp="849" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="864"><net_src comp="40" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="868"><net_src comp="860" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="874"><net_src comp="668" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="672" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="871" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="888"><net_src comp="875" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="892"><net_src comp="676" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="680" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="901"><net_src comp="889" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="893" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="911"><net_src comp="42" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="915"><net_src comp="907" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="922"><net_src comp="44" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="926"><net_src comp="918" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="932"><net_src comp="668" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="672" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="941"><net_src comp="929" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="946"><net_src comp="933" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="950"><net_src comp="676" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="680" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="959"><net_src comp="947" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="964"><net_src comp="951" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="46" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="973"><net_src comp="965" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="980"><net_src comp="48" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="984"><net_src comp="976" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="986"><net_src comp="981" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="993"><net_src comp="987" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1002"><net_src comp="50" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="52" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1004"><net_src comp="54" pin="0"/><net_sink comp="996" pin=3"/></net>

<net id="1005"><net_src comp="996" pin="4"/><net_sink comp="337" pin=4"/></net>

<net id="1012"><net_src comp="50" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="52" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1014"><net_src comp="54" pin="0"/><net_sink comp="1006" pin=3"/></net>

<net id="1015"><net_src comp="1006" pin="4"/><net_sink comp="354" pin=4"/></net>

<net id="1020"><net_src comp="987" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="56" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1025"><net_src comp="1016" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1034"><net_src comp="50" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="52" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1036"><net_src comp="54" pin="0"/><net_sink comp="1028" pin=3"/></net>

<net id="1037"><net_src comp="1028" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="1044"><net_src comp="50" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1045"><net_src comp="52" pin="0"/><net_sink comp="1038" pin=2"/></net>

<net id="1046"><net_src comp="54" pin="0"/><net_sink comp="1038" pin=3"/></net>

<net id="1047"><net_src comp="1038" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="1051"><net_src comp="668" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="672" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1060"><net_src comp="1048" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1065"><net_src comp="1052" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1069"><net_src comp="676" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1073"><net_src comp="680" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1078"><net_src comp="1066" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1083"><net_src comp="1070" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1088"><net_src comp="987" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="38" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="1084" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="58" pin="0"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="60" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1104"><net_src comp="1096" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1111"><net_src comp="62" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1115"><net_src comp="1107" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1122"><net_src comp="28" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1126"><net_src comp="1118" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1135"><net_src comp="50" pin="0"/><net_sink comp="1129" pin=0"/></net>

<net id="1136"><net_src comp="52" pin="0"/><net_sink comp="1129" pin=2"/></net>

<net id="1137"><net_src comp="54" pin="0"/><net_sink comp="1129" pin=3"/></net>

<net id="1138"><net_src comp="1129" pin="4"/><net_sink comp="337" pin=4"/></net>

<net id="1145"><net_src comp="50" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1146"><net_src comp="52" pin="0"/><net_sink comp="1139" pin=2"/></net>

<net id="1147"><net_src comp="54" pin="0"/><net_sink comp="1139" pin=3"/></net>

<net id="1148"><net_src comp="1139" pin="4"/><net_sink comp="354" pin=4"/></net>

<net id="1153"><net_src comp="64" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1157"><net_src comp="1149" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1159"><net_src comp="1154" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1166"><net_src comp="50" pin="0"/><net_sink comp="1160" pin=0"/></net>

<net id="1167"><net_src comp="52" pin="0"/><net_sink comp="1160" pin=2"/></net>

<net id="1168"><net_src comp="54" pin="0"/><net_sink comp="1160" pin=3"/></net>

<net id="1169"><net_src comp="1160" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="1176"><net_src comp="50" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1177"><net_src comp="52" pin="0"/><net_sink comp="1170" pin=2"/></net>

<net id="1178"><net_src comp="54" pin="0"/><net_sink comp="1170" pin=3"/></net>

<net id="1179"><net_src comp="1170" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="1183"><net_src comp="668" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1187"><net_src comp="672" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1192"><net_src comp="1180" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1197"><net_src comp="1184" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1201"><net_src comp="676" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1205"><net_src comp="680" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1210"><net_src comp="1198" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1215"><net_src comp="1202" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1220"><net_src comp="66" pin="0"/><net_sink comp="1216" pin=1"/></net>

<net id="1224"><net_src comp="1216" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1231"><net_src comp="68" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1235"><net_src comp="1227" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1242"><net_src comp="70" pin="0"/><net_sink comp="1238" pin=1"/></net>

<net id="1247"><net_src comp="1238" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1252"><net_src comp="30" pin="0"/><net_sink comp="1248" pin=1"/></net>

<net id="1256"><net_src comp="1248" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="1265"><net_src comp="50" pin="0"/><net_sink comp="1259" pin=0"/></net>

<net id="1266"><net_src comp="52" pin="0"/><net_sink comp="1259" pin=2"/></net>

<net id="1267"><net_src comp="54" pin="0"/><net_sink comp="1259" pin=3"/></net>

<net id="1268"><net_src comp="1259" pin="4"/><net_sink comp="337" pin=4"/></net>

<net id="1275"><net_src comp="50" pin="0"/><net_sink comp="1269" pin=0"/></net>

<net id="1276"><net_src comp="52" pin="0"/><net_sink comp="1269" pin=2"/></net>

<net id="1277"><net_src comp="54" pin="0"/><net_sink comp="1269" pin=3"/></net>

<net id="1278"><net_src comp="1269" pin="4"/><net_sink comp="354" pin=4"/></net>

<net id="1283"><net_src comp="72" pin="0"/><net_sink comp="1279" pin=1"/></net>

<net id="1287"><net_src comp="1279" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="1289"><net_src comp="1284" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1296"><net_src comp="50" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1297"><net_src comp="52" pin="0"/><net_sink comp="1290" pin=2"/></net>

<net id="1298"><net_src comp="54" pin="0"/><net_sink comp="1290" pin=3"/></net>

<net id="1299"><net_src comp="1290" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="1306"><net_src comp="50" pin="0"/><net_sink comp="1300" pin=0"/></net>

<net id="1307"><net_src comp="52" pin="0"/><net_sink comp="1300" pin=2"/></net>

<net id="1308"><net_src comp="54" pin="0"/><net_sink comp="1300" pin=3"/></net>

<net id="1309"><net_src comp="1300" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="1313"><net_src comp="668" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1317"><net_src comp="672" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1322"><net_src comp="1310" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="1327"><net_src comp="1314" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1331"><net_src comp="676" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1335"><net_src comp="680" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1340"><net_src comp="1328" pin="1"/><net_sink comp="1336" pin=1"/></net>

<net id="1345"><net_src comp="1332" pin="1"/><net_sink comp="1341" pin=1"/></net>

<net id="1350"><net_src comp="32" pin="0"/><net_sink comp="1346" pin=1"/></net>

<net id="1354"><net_src comp="1346" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1363"><net_src comp="50" pin="0"/><net_sink comp="1357" pin=0"/></net>

<net id="1364"><net_src comp="52" pin="0"/><net_sink comp="1357" pin=2"/></net>

<net id="1365"><net_src comp="54" pin="0"/><net_sink comp="1357" pin=3"/></net>

<net id="1366"><net_src comp="1357" pin="4"/><net_sink comp="337" pin=4"/></net>

<net id="1373"><net_src comp="50" pin="0"/><net_sink comp="1367" pin=0"/></net>

<net id="1374"><net_src comp="52" pin="0"/><net_sink comp="1367" pin=2"/></net>

<net id="1375"><net_src comp="54" pin="0"/><net_sink comp="1367" pin=3"/></net>

<net id="1376"><net_src comp="1367" pin="4"/><net_sink comp="354" pin=4"/></net>

<net id="1381"><net_src comp="74" pin="0"/><net_sink comp="1377" pin=1"/></net>

<net id="1385"><net_src comp="1377" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="1387"><net_src comp="1382" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="1394"><net_src comp="50" pin="0"/><net_sink comp="1388" pin=0"/></net>

<net id="1395"><net_src comp="52" pin="0"/><net_sink comp="1388" pin=2"/></net>

<net id="1396"><net_src comp="54" pin="0"/><net_sink comp="1388" pin=3"/></net>

<net id="1397"><net_src comp="1388" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="1404"><net_src comp="50" pin="0"/><net_sink comp="1398" pin=0"/></net>

<net id="1405"><net_src comp="52" pin="0"/><net_sink comp="1398" pin=2"/></net>

<net id="1406"><net_src comp="54" pin="0"/><net_sink comp="1398" pin=3"/></net>

<net id="1407"><net_src comp="1398" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="1411"><net_src comp="668" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1415"><net_src comp="672" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1420"><net_src comp="1408" pin="1"/><net_sink comp="1416" pin=1"/></net>

<net id="1425"><net_src comp="1412" pin="1"/><net_sink comp="1421" pin=1"/></net>

<net id="1429"><net_src comp="676" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1433"><net_src comp="680" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1438"><net_src comp="1426" pin="1"/><net_sink comp="1434" pin=1"/></net>

<net id="1443"><net_src comp="1430" pin="1"/><net_sink comp="1439" pin=1"/></net>

<net id="1448"><net_src comp="34" pin="0"/><net_sink comp="1444" pin=1"/></net>

<net id="1452"><net_src comp="1444" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="1461"><net_src comp="50" pin="0"/><net_sink comp="1455" pin=0"/></net>

<net id="1462"><net_src comp="52" pin="0"/><net_sink comp="1455" pin=2"/></net>

<net id="1463"><net_src comp="54" pin="0"/><net_sink comp="1455" pin=3"/></net>

<net id="1464"><net_src comp="1455" pin="4"/><net_sink comp="337" pin=4"/></net>

<net id="1471"><net_src comp="50" pin="0"/><net_sink comp="1465" pin=0"/></net>

<net id="1472"><net_src comp="52" pin="0"/><net_sink comp="1465" pin=2"/></net>

<net id="1473"><net_src comp="54" pin="0"/><net_sink comp="1465" pin=3"/></net>

<net id="1474"><net_src comp="1465" pin="4"/><net_sink comp="354" pin=4"/></net>

<net id="1479"><net_src comp="76" pin="0"/><net_sink comp="1475" pin=1"/></net>

<net id="1483"><net_src comp="1475" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="1492"><net_src comp="50" pin="0"/><net_sink comp="1486" pin=0"/></net>

<net id="1493"><net_src comp="52" pin="0"/><net_sink comp="1486" pin=2"/></net>

<net id="1494"><net_src comp="54" pin="0"/><net_sink comp="1486" pin=3"/></net>

<net id="1495"><net_src comp="1486" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="1502"><net_src comp="50" pin="0"/><net_sink comp="1496" pin=0"/></net>

<net id="1503"><net_src comp="52" pin="0"/><net_sink comp="1496" pin=2"/></net>

<net id="1504"><net_src comp="54" pin="0"/><net_sink comp="1496" pin=3"/></net>

<net id="1505"><net_src comp="1496" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="1510"><net_src comp="36" pin="0"/><net_sink comp="1506" pin=1"/></net>

<net id="1514"><net_src comp="1506" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="1516"><net_src comp="1511" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="1523"><net_src comp="50" pin="0"/><net_sink comp="1517" pin=0"/></net>

<net id="1524"><net_src comp="52" pin="0"/><net_sink comp="1517" pin=2"/></net>

<net id="1525"><net_src comp="54" pin="0"/><net_sink comp="1517" pin=3"/></net>

<net id="1526"><net_src comp="1517" pin="4"/><net_sink comp="337" pin=4"/></net>

<net id="1533"><net_src comp="50" pin="0"/><net_sink comp="1527" pin=0"/></net>

<net id="1534"><net_src comp="52" pin="0"/><net_sink comp="1527" pin=2"/></net>

<net id="1535"><net_src comp="54" pin="0"/><net_sink comp="1527" pin=3"/></net>

<net id="1536"><net_src comp="1527" pin="4"/><net_sink comp="354" pin=4"/></net>

<net id="1541"><net_src comp="90" pin="0"/><net_sink comp="1537" pin=1"/></net>

<net id="1545"><net_src comp="1537" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="1547"><net_src comp="1542" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="1554"><net_src comp="50" pin="0"/><net_sink comp="1548" pin=0"/></net>

<net id="1555"><net_src comp="52" pin="0"/><net_sink comp="1548" pin=2"/></net>

<net id="1556"><net_src comp="54" pin="0"/><net_sink comp="1548" pin=3"/></net>

<net id="1557"><net_src comp="1548" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="1564"><net_src comp="50" pin="0"/><net_sink comp="1558" pin=0"/></net>

<net id="1565"><net_src comp="52" pin="0"/><net_sink comp="1558" pin=2"/></net>

<net id="1566"><net_src comp="54" pin="0"/><net_sink comp="1558" pin=3"/></net>

<net id="1567"><net_src comp="1558" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="1571"><net_src comp="1568" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="1579"><net_src comp="50" pin="0"/><net_sink comp="1573" pin=0"/></net>

<net id="1580"><net_src comp="52" pin="0"/><net_sink comp="1573" pin=2"/></net>

<net id="1581"><net_src comp="54" pin="0"/><net_sink comp="1573" pin=3"/></net>

<net id="1582"><net_src comp="1573" pin="4"/><net_sink comp="337" pin=4"/></net>

<net id="1589"><net_src comp="50" pin="0"/><net_sink comp="1583" pin=0"/></net>

<net id="1590"><net_src comp="52" pin="0"/><net_sink comp="1583" pin=2"/></net>

<net id="1591"><net_src comp="54" pin="0"/><net_sink comp="1583" pin=3"/></net>

<net id="1592"><net_src comp="1583" pin="4"/><net_sink comp="354" pin=4"/></net>

<net id="1597"><net_src comp="96" pin="0"/><net_sink comp="1593" pin=1"/></net>

<net id="1601"><net_src comp="1593" pin="2"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="1603"><net_src comp="1598" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="1610"><net_src comp="50" pin="0"/><net_sink comp="1604" pin=0"/></net>

<net id="1611"><net_src comp="52" pin="0"/><net_sink comp="1604" pin=2"/></net>

<net id="1612"><net_src comp="54" pin="0"/><net_sink comp="1604" pin=3"/></net>

<net id="1613"><net_src comp="1604" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="1620"><net_src comp="50" pin="0"/><net_sink comp="1614" pin=0"/></net>

<net id="1621"><net_src comp="52" pin="0"/><net_sink comp="1614" pin=2"/></net>

<net id="1622"><net_src comp="54" pin="0"/><net_sink comp="1614" pin=3"/></net>

<net id="1623"><net_src comp="1614" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="1628"><net_src comp="40" pin="0"/><net_sink comp="1624" pin=1"/></net>

<net id="1632"><net_src comp="1624" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="1634"><net_src comp="1629" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="1641"><net_src comp="50" pin="0"/><net_sink comp="1635" pin=0"/></net>

<net id="1642"><net_src comp="52" pin="0"/><net_sink comp="1635" pin=2"/></net>

<net id="1643"><net_src comp="54" pin="0"/><net_sink comp="1635" pin=3"/></net>

<net id="1644"><net_src comp="1635" pin="4"/><net_sink comp="337" pin=4"/></net>

<net id="1651"><net_src comp="50" pin="0"/><net_sink comp="1645" pin=0"/></net>

<net id="1652"><net_src comp="52" pin="0"/><net_sink comp="1645" pin=2"/></net>

<net id="1653"><net_src comp="54" pin="0"/><net_sink comp="1645" pin=3"/></net>

<net id="1654"><net_src comp="1645" pin="4"/><net_sink comp="354" pin=4"/></net>

<net id="1659"><net_src comp="98" pin="0"/><net_sink comp="1655" pin=1"/></net>

<net id="1663"><net_src comp="1655" pin="2"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="1665"><net_src comp="1660" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="1672"><net_src comp="50" pin="0"/><net_sink comp="1666" pin=0"/></net>

<net id="1673"><net_src comp="52" pin="0"/><net_sink comp="1666" pin=2"/></net>

<net id="1674"><net_src comp="54" pin="0"/><net_sink comp="1666" pin=3"/></net>

<net id="1675"><net_src comp="1666" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="1682"><net_src comp="50" pin="0"/><net_sink comp="1676" pin=0"/></net>

<net id="1683"><net_src comp="52" pin="0"/><net_sink comp="1676" pin=2"/></net>

<net id="1684"><net_src comp="54" pin="0"/><net_sink comp="1676" pin=3"/></net>

<net id="1685"><net_src comp="1676" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="1690"><net_src comp="42" pin="0"/><net_sink comp="1686" pin=1"/></net>

<net id="1695"><net_src comp="1686" pin="2"/><net_sink comp="1691" pin=0"/></net>

<net id="1701"><net_src comp="1696" pin="3"/><net_sink comp="996" pin=1"/></net>

<net id="1707"><net_src comp="1702" pin="3"/><net_sink comp="1006" pin=1"/></net>

<net id="1713"><net_src comp="1708" pin="3"/><net_sink comp="1028" pin=1"/></net>

<net id="1719"><net_src comp="1714" pin="3"/><net_sink comp="1038" pin=1"/></net>

<net id="1725"><net_src comp="1720" pin="3"/><net_sink comp="1129" pin=1"/></net>

<net id="1731"><net_src comp="1726" pin="3"/><net_sink comp="1139" pin=1"/></net>

<net id="1737"><net_src comp="1732" pin="3"/><net_sink comp="1160" pin=1"/></net>

<net id="1743"><net_src comp="1738" pin="3"/><net_sink comp="1170" pin=1"/></net>

<net id="1749"><net_src comp="1744" pin="3"/><net_sink comp="1259" pin=1"/></net>

<net id="1755"><net_src comp="1750" pin="3"/><net_sink comp="1269" pin=1"/></net>

<net id="1761"><net_src comp="1756" pin="3"/><net_sink comp="1290" pin=1"/></net>

<net id="1767"><net_src comp="1762" pin="3"/><net_sink comp="1300" pin=1"/></net>

<net id="1773"><net_src comp="1768" pin="3"/><net_sink comp="1357" pin=1"/></net>

<net id="1779"><net_src comp="1774" pin="3"/><net_sink comp="1367" pin=1"/></net>

<net id="1785"><net_src comp="1780" pin="3"/><net_sink comp="1388" pin=1"/></net>

<net id="1791"><net_src comp="1786" pin="3"/><net_sink comp="1398" pin=1"/></net>

<net id="1797"><net_src comp="1792" pin="3"/><net_sink comp="1455" pin=1"/></net>

<net id="1803"><net_src comp="1798" pin="3"/><net_sink comp="1465" pin=1"/></net>

<net id="1809"><net_src comp="1804" pin="3"/><net_sink comp="1486" pin=1"/></net>

<net id="1815"><net_src comp="1810" pin="3"/><net_sink comp="1496" pin=1"/></net>

<net id="1821"><net_src comp="1816" pin="3"/><net_sink comp="1517" pin=1"/></net>

<net id="1827"><net_src comp="1822" pin="3"/><net_sink comp="1527" pin=1"/></net>

<net id="1833"><net_src comp="1828" pin="3"/><net_sink comp="1548" pin=1"/></net>

<net id="1839"><net_src comp="1834" pin="3"/><net_sink comp="1558" pin=1"/></net>

<net id="1845"><net_src comp="1840" pin="3"/><net_sink comp="1573" pin=1"/></net>

<net id="1851"><net_src comp="1846" pin="3"/><net_sink comp="1583" pin=1"/></net>

<net id="1857"><net_src comp="1852" pin="3"/><net_sink comp="1604" pin=1"/></net>

<net id="1863"><net_src comp="1858" pin="3"/><net_sink comp="1614" pin=1"/></net>

<net id="1869"><net_src comp="1864" pin="3"/><net_sink comp="1635" pin=1"/></net>

<net id="1875"><net_src comp="1870" pin="3"/><net_sink comp="1645" pin=1"/></net>

<net id="1881"><net_src comp="1876" pin="3"/><net_sink comp="1666" pin=1"/></net>

<net id="1887"><net_src comp="1882" pin="3"/><net_sink comp="1676" pin=1"/></net>

<net id="1891"><net_src comp="100" pin="1"/><net_sink comp="1888" pin=0"/></net>

<net id="1892"><net_src comp="1888" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1893"><net_src comp="1888" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1894"><net_src comp="1888" pin="1"/><net_sink comp="1691" pin=1"/></net>

<net id="1898"><net_src comp="104" pin="1"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1900"><net_src comp="1895" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1901"><net_src comp="1895" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1905"><net_src comp="684" pin="1"/><net_sink comp="1902" pin=0"/></net>

<net id="1906"><net_src comp="1902" pin="1"/><net_sink comp="1696" pin=0"/></net>

<net id="1907"><net_src comp="1902" pin="1"/><net_sink comp="1702" pin=0"/></net>

<net id="1908"><net_src comp="1902" pin="1"/><net_sink comp="1708" pin=0"/></net>

<net id="1909"><net_src comp="1902" pin="1"/><net_sink comp="1714" pin=0"/></net>

<net id="1910"><net_src comp="1902" pin="1"/><net_sink comp="1720" pin=0"/></net>

<net id="1911"><net_src comp="1902" pin="1"/><net_sink comp="1726" pin=0"/></net>

<net id="1912"><net_src comp="1902" pin="1"/><net_sink comp="1732" pin=0"/></net>

<net id="1913"><net_src comp="1902" pin="1"/><net_sink comp="1738" pin=0"/></net>

<net id="1914"><net_src comp="1902" pin="1"/><net_sink comp="1744" pin=0"/></net>

<net id="1915"><net_src comp="1902" pin="1"/><net_sink comp="1750" pin=0"/></net>

<net id="1916"><net_src comp="1902" pin="1"/><net_sink comp="1756" pin=0"/></net>

<net id="1917"><net_src comp="1902" pin="1"/><net_sink comp="1762" pin=0"/></net>

<net id="1918"><net_src comp="1902" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="1919"><net_src comp="1902" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="1920"><net_src comp="1902" pin="1"/><net_sink comp="1780" pin=0"/></net>

<net id="1921"><net_src comp="1902" pin="1"/><net_sink comp="1786" pin=0"/></net>

<net id="1922"><net_src comp="1902" pin="1"/><net_sink comp="1792" pin=0"/></net>

<net id="1923"><net_src comp="1902" pin="1"/><net_sink comp="1798" pin=0"/></net>

<net id="1924"><net_src comp="1902" pin="1"/><net_sink comp="1804" pin=0"/></net>

<net id="1925"><net_src comp="1902" pin="1"/><net_sink comp="1810" pin=0"/></net>

<net id="1926"><net_src comp="1902" pin="1"/><net_sink comp="1816" pin=0"/></net>

<net id="1927"><net_src comp="1902" pin="1"/><net_sink comp="1822" pin=0"/></net>

<net id="1928"><net_src comp="1902" pin="1"/><net_sink comp="1828" pin=0"/></net>

<net id="1929"><net_src comp="1902" pin="1"/><net_sink comp="1834" pin=0"/></net>

<net id="1930"><net_src comp="1902" pin="1"/><net_sink comp="1840" pin=0"/></net>

<net id="1931"><net_src comp="1902" pin="1"/><net_sink comp="1846" pin=0"/></net>

<net id="1932"><net_src comp="1902" pin="1"/><net_sink comp="1852" pin=0"/></net>

<net id="1933"><net_src comp="1902" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="1934"><net_src comp="1902" pin="1"/><net_sink comp="1864" pin=0"/></net>

<net id="1935"><net_src comp="1902" pin="1"/><net_sink comp="1870" pin=0"/></net>

<net id="1936"><net_src comp="1902" pin="1"/><net_sink comp="1876" pin=0"/></net>

<net id="1937"><net_src comp="1902" pin="1"/><net_sink comp="1882" pin=0"/></net>

<net id="1941"><net_src comp="688" pin="1"/><net_sink comp="1938" pin=0"/></net>

<net id="1942"><net_src comp="1938" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1943"><net_src comp="1938" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1944"><net_src comp="1938" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1945"><net_src comp="1938" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1946"><net_src comp="1938" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1947"><net_src comp="1938" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1948"><net_src comp="1938" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1949"><net_src comp="1938" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1950"><net_src comp="1938" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1951"><net_src comp="1938" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1952"><net_src comp="1938" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1953"><net_src comp="1938" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1954"><net_src comp="1938" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1955"><net_src comp="1938" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1956"><net_src comp="1938" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1957"><net_src comp="1938" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1958"><net_src comp="1938" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1959"><net_src comp="1938" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1960"><net_src comp="1938" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1961"><net_src comp="1938" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1962"><net_src comp="1938" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1963"><net_src comp="1938" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1964"><net_src comp="1938" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1965"><net_src comp="1938" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1966"><net_src comp="1938" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1967"><net_src comp="1938" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1968"><net_src comp="1938" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1969"><net_src comp="1938" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1970"><net_src comp="1938" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1971"><net_src comp="1938" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1972"><net_src comp="1938" pin="1"/><net_sink comp="1434" pin=0"/></net>

<net id="1973"><net_src comp="1938" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1977"><net_src comp="702" pin="1"/><net_sink comp="1974" pin=0"/></net>

<net id="1978"><net_src comp="1974" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1982"><net_src comp="705" pin="4"/><net_sink comp="1979" pin=0"/></net>

<net id="1983"><net_src comp="1979" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1984"><net_src comp="1979" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1985"><net_src comp="1979" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1986"><net_src comp="1979" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1987"><net_src comp="1979" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1988"><net_src comp="1979" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1989"><net_src comp="1979" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1990"><net_src comp="1979" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1991"><net_src comp="1979" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1992"><net_src comp="1979" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1993"><net_src comp="1979" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1994"><net_src comp="1979" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1995"><net_src comp="1979" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1996"><net_src comp="1979" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="2000"><net_src comp="120" pin="3"/><net_sink comp="1997" pin=0"/></net>

<net id="2001"><net_src comp="1997" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="2005"><net_src comp="137" pin="3"/><net_sink comp="2002" pin=0"/></net>

<net id="2006"><net_src comp="2002" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="2010"><net_src comp="154" pin="3"/><net_sink comp="2007" pin=0"/></net>

<net id="2011"><net_src comp="2007" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="2015"><net_src comp="162" pin="3"/><net_sink comp="2012" pin=0"/></net>

<net id="2016"><net_src comp="2012" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="2020"><net_src comp="170" pin="3"/><net_sink comp="2017" pin=0"/></net>

<net id="2021"><net_src comp="2017" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="2025"><net_src comp="178" pin="3"/><net_sink comp="2022" pin=0"/></net>

<net id="2026"><net_src comp="2022" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="2030"><net_src comp="186" pin="3"/><net_sink comp="2027" pin=0"/></net>

<net id="2031"><net_src comp="2027" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="2035"><net_src comp="194" pin="3"/><net_sink comp="2032" pin=0"/></net>

<net id="2036"><net_src comp="2032" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="2040"><net_src comp="755" pin="1"/><net_sink comp="2037" pin=0"/></net>

<net id="2041"><net_src comp="2037" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="2042"><net_src comp="2037" pin="1"/><net_sink comp="1702" pin=1"/></net>

<net id="2046"><net_src comp="759" pin="1"/><net_sink comp="2043" pin=0"/></net>

<net id="2047"><net_src comp="2043" pin="1"/><net_sink comp="1696" pin=1"/></net>

<net id="2048"><net_src comp="2043" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="2052"><net_src comp="773" pin="1"/><net_sink comp="2049" pin=0"/></net>

<net id="2053"><net_src comp="2049" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="2054"><net_src comp="2049" pin="1"/><net_sink comp="1714" pin=1"/></net>

<net id="2058"><net_src comp="777" pin="1"/><net_sink comp="2055" pin=0"/></net>

<net id="2059"><net_src comp="2055" pin="1"/><net_sink comp="1708" pin=1"/></net>

<net id="2060"><net_src comp="2055" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="2064"><net_src comp="202" pin="3"/><net_sink comp="2061" pin=0"/></net>

<net id="2065"><net_src comp="2061" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="2069"><net_src comp="210" pin="3"/><net_sink comp="2066" pin=0"/></net>

<net id="2070"><net_src comp="2066" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="2074"><net_src comp="218" pin="3"/><net_sink comp="2071" pin=0"/></net>

<net id="2075"><net_src comp="2071" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="2079"><net_src comp="226" pin="3"/><net_sink comp="2076" pin=0"/></net>

<net id="2080"><net_src comp="2076" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="2084"><net_src comp="813" pin="1"/><net_sink comp="2081" pin=0"/></net>

<net id="2085"><net_src comp="2081" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="2086"><net_src comp="2081" pin="1"/><net_sink comp="1726" pin=1"/></net>

<net id="2090"><net_src comp="817" pin="1"/><net_sink comp="2087" pin=0"/></net>

<net id="2091"><net_src comp="2087" pin="1"/><net_sink comp="1720" pin=1"/></net>

<net id="2092"><net_src comp="2087" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="2096"><net_src comp="831" pin="1"/><net_sink comp="2093" pin=0"/></net>

<net id="2097"><net_src comp="2093" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="2098"><net_src comp="2093" pin="1"/><net_sink comp="1738" pin=1"/></net>

<net id="2102"><net_src comp="835" pin="1"/><net_sink comp="2099" pin=0"/></net>

<net id="2103"><net_src comp="2099" pin="1"/><net_sink comp="1732" pin=1"/></net>

<net id="2104"><net_src comp="2099" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="2108"><net_src comp="234" pin="3"/><net_sink comp="2105" pin=0"/></net>

<net id="2109"><net_src comp="2105" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="2113"><net_src comp="242" pin="3"/><net_sink comp="2110" pin=0"/></net>

<net id="2114"><net_src comp="2110" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="2118"><net_src comp="250" pin="3"/><net_sink comp="2115" pin=0"/></net>

<net id="2119"><net_src comp="2115" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="2123"><net_src comp="258" pin="3"/><net_sink comp="2120" pin=0"/></net>

<net id="2124"><net_src comp="2120" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="2128"><net_src comp="763" pin="2"/><net_sink comp="2125" pin=0"/></net>

<net id="2129"><net_src comp="2125" pin="1"/><net_sink comp="1696" pin=0"/></net>

<net id="2133"><net_src comp="768" pin="2"/><net_sink comp="2130" pin=0"/></net>

<net id="2134"><net_src comp="2130" pin="1"/><net_sink comp="1702" pin=0"/></net>

<net id="2138"><net_src comp="781" pin="2"/><net_sink comp="2135" pin=0"/></net>

<net id="2139"><net_src comp="2135" pin="1"/><net_sink comp="1708" pin=0"/></net>

<net id="2143"><net_src comp="786" pin="2"/><net_sink comp="2140" pin=0"/></net>

<net id="2144"><net_src comp="2140" pin="1"/><net_sink comp="1714" pin=0"/></net>

<net id="2148"><net_src comp="871" pin="1"/><net_sink comp="2145" pin=0"/></net>

<net id="2149"><net_src comp="2145" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="2150"><net_src comp="2145" pin="1"/><net_sink comp="1750" pin=1"/></net>

<net id="2154"><net_src comp="875" pin="1"/><net_sink comp="2151" pin=0"/></net>

<net id="2155"><net_src comp="2151" pin="1"/><net_sink comp="1744" pin=1"/></net>

<net id="2156"><net_src comp="2151" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="2160"><net_src comp="889" pin="1"/><net_sink comp="2157" pin=0"/></net>

<net id="2161"><net_src comp="2157" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="2162"><net_src comp="2157" pin="1"/><net_sink comp="1762" pin=1"/></net>

<net id="2166"><net_src comp="893" pin="1"/><net_sink comp="2163" pin=0"/></net>

<net id="2167"><net_src comp="2163" pin="1"/><net_sink comp="1756" pin=1"/></net>

<net id="2168"><net_src comp="2163" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="2172"><net_src comp="266" pin="3"/><net_sink comp="2169" pin=0"/></net>

<net id="2173"><net_src comp="2169" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="2177"><net_src comp="274" pin="3"/><net_sink comp="2174" pin=0"/></net>

<net id="2178"><net_src comp="2174" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="2182"><net_src comp="282" pin="3"/><net_sink comp="2179" pin=0"/></net>

<net id="2183"><net_src comp="2179" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="2187"><net_src comp="290" pin="3"/><net_sink comp="2184" pin=0"/></net>

<net id="2188"><net_src comp="2184" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="2192"><net_src comp="821" pin="2"/><net_sink comp="2189" pin=0"/></net>

<net id="2193"><net_src comp="2189" pin="1"/><net_sink comp="1720" pin=0"/></net>

<net id="2197"><net_src comp="826" pin="2"/><net_sink comp="2194" pin=0"/></net>

<net id="2198"><net_src comp="2194" pin="1"/><net_sink comp="1726" pin=0"/></net>

<net id="2202"><net_src comp="839" pin="2"/><net_sink comp="2199" pin=0"/></net>

<net id="2203"><net_src comp="2199" pin="1"/><net_sink comp="1732" pin=0"/></net>

<net id="2207"><net_src comp="844" pin="2"/><net_sink comp="2204" pin=0"/></net>

<net id="2208"><net_src comp="2204" pin="1"/><net_sink comp="1738" pin=0"/></net>

<net id="2212"><net_src comp="929" pin="1"/><net_sink comp="2209" pin=0"/></net>

<net id="2213"><net_src comp="2209" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="2214"><net_src comp="2209" pin="1"/><net_sink comp="1774" pin=1"/></net>

<net id="2218"><net_src comp="933" pin="1"/><net_sink comp="2215" pin=0"/></net>

<net id="2219"><net_src comp="2215" pin="1"/><net_sink comp="1768" pin=1"/></net>

<net id="2220"><net_src comp="2215" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="2224"><net_src comp="947" pin="1"/><net_sink comp="2221" pin=0"/></net>

<net id="2225"><net_src comp="2221" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="2226"><net_src comp="2221" pin="1"/><net_sink comp="1786" pin=1"/></net>

<net id="2230"><net_src comp="951" pin="1"/><net_sink comp="2227" pin=0"/></net>

<net id="2231"><net_src comp="2227" pin="1"/><net_sink comp="1780" pin=1"/></net>

<net id="2232"><net_src comp="2227" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="2236"><net_src comp="298" pin="3"/><net_sink comp="2233" pin=0"/></net>

<net id="2237"><net_src comp="2233" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="2241"><net_src comp="306" pin="3"/><net_sink comp="2238" pin=0"/></net>

<net id="2242"><net_src comp="2238" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="2246"><net_src comp="314" pin="3"/><net_sink comp="2243" pin=0"/></net>

<net id="2247"><net_src comp="2243" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="2251"><net_src comp="322" pin="3"/><net_sink comp="2248" pin=0"/></net>

<net id="2252"><net_src comp="2248" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="2256"><net_src comp="987" pin="1"/><net_sink comp="2253" pin=0"/></net>

<net id="2257"><net_src comp="2253" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="2258"><net_src comp="2253" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="2259"><net_src comp="2253" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="2260"><net_src comp="2253" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="2261"><net_src comp="2253" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="2262"><net_src comp="2253" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="2263"><net_src comp="2253" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="2264"><net_src comp="2253" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="2265"><net_src comp="2253" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="2266"><net_src comp="2253" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="2267"><net_src comp="2253" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="2268"><net_src comp="2253" pin="1"/><net_sink comp="1624" pin=0"/></net>

<net id="2269"><net_src comp="2253" pin="1"/><net_sink comp="1655" pin=0"/></net>

<net id="2270"><net_src comp="2253" pin="1"/><net_sink comp="1686" pin=0"/></net>

<net id="2274"><net_src comp="879" pin="2"/><net_sink comp="2271" pin=0"/></net>

<net id="2275"><net_src comp="2271" pin="1"/><net_sink comp="1744" pin=0"/></net>

<net id="2279"><net_src comp="884" pin="2"/><net_sink comp="2276" pin=0"/></net>

<net id="2280"><net_src comp="2276" pin="1"/><net_sink comp="1750" pin=0"/></net>

<net id="2284"><net_src comp="897" pin="2"/><net_sink comp="2281" pin=0"/></net>

<net id="2285"><net_src comp="2281" pin="1"/><net_sink comp="1756" pin=0"/></net>

<net id="2289"><net_src comp="902" pin="2"/><net_sink comp="2286" pin=0"/></net>

<net id="2290"><net_src comp="2286" pin="1"/><net_sink comp="1762" pin=0"/></net>

<net id="2294"><net_src comp="1048" pin="1"/><net_sink comp="2291" pin=0"/></net>

<net id="2295"><net_src comp="2291" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="2296"><net_src comp="2291" pin="1"/><net_sink comp="1798" pin=1"/></net>

<net id="2300"><net_src comp="1052" pin="1"/><net_sink comp="2297" pin=0"/></net>

<net id="2301"><net_src comp="2297" pin="1"/><net_sink comp="1792" pin=1"/></net>

<net id="2302"><net_src comp="2297" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="2306"><net_src comp="1066" pin="1"/><net_sink comp="2303" pin=0"/></net>

<net id="2307"><net_src comp="2303" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="2308"><net_src comp="2303" pin="1"/><net_sink comp="1810" pin=1"/></net>

<net id="2312"><net_src comp="1070" pin="1"/><net_sink comp="2309" pin=0"/></net>

<net id="2313"><net_src comp="2309" pin="1"/><net_sink comp="1804" pin=1"/></net>

<net id="2314"><net_src comp="2309" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="2318"><net_src comp="1084" pin="2"/><net_sink comp="2315" pin=0"/></net>

<net id="2319"><net_src comp="2315" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="2323"><net_src comp="1090" pin="2"/><net_sink comp="2320" pin=0"/></net>

<net id="2327"><net_src comp="380" pin="3"/><net_sink comp="2324" pin=0"/></net>

<net id="2328"><net_src comp="2324" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="2332"><net_src comp="388" pin="3"/><net_sink comp="2329" pin=0"/></net>

<net id="2333"><net_src comp="2329" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="2337"><net_src comp="396" pin="3"/><net_sink comp="2334" pin=0"/></net>

<net id="2338"><net_src comp="2334" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="2342"><net_src comp="404" pin="3"/><net_sink comp="2339" pin=0"/></net>

<net id="2343"><net_src comp="2339" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="2347"><net_src comp="937" pin="2"/><net_sink comp="2344" pin=0"/></net>

<net id="2348"><net_src comp="2344" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="2352"><net_src comp="942" pin="2"/><net_sink comp="2349" pin=0"/></net>

<net id="2353"><net_src comp="2349" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="2357"><net_src comp="955" pin="2"/><net_sink comp="2354" pin=0"/></net>

<net id="2358"><net_src comp="2354" pin="1"/><net_sink comp="1780" pin=0"/></net>

<net id="2362"><net_src comp="960" pin="2"/><net_sink comp="2359" pin=0"/></net>

<net id="2363"><net_src comp="2359" pin="1"/><net_sink comp="1786" pin=0"/></net>

<net id="2367"><net_src comp="1180" pin="1"/><net_sink comp="2364" pin=0"/></net>

<net id="2368"><net_src comp="2364" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="2369"><net_src comp="2364" pin="1"/><net_sink comp="1822" pin=1"/></net>

<net id="2373"><net_src comp="1184" pin="1"/><net_sink comp="2370" pin=0"/></net>

<net id="2374"><net_src comp="2370" pin="1"/><net_sink comp="1816" pin=1"/></net>

<net id="2375"><net_src comp="2370" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="2379"><net_src comp="1198" pin="1"/><net_sink comp="2376" pin=0"/></net>

<net id="2380"><net_src comp="2376" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="2381"><net_src comp="2376" pin="1"/><net_sink comp="1834" pin=1"/></net>

<net id="2385"><net_src comp="1202" pin="1"/><net_sink comp="2382" pin=0"/></net>

<net id="2386"><net_src comp="2382" pin="1"/><net_sink comp="1828" pin=1"/></net>

<net id="2387"><net_src comp="2382" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="2391"><net_src comp="444" pin="3"/><net_sink comp="2388" pin=0"/></net>

<net id="2392"><net_src comp="2388" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="2396"><net_src comp="452" pin="3"/><net_sink comp="2393" pin=0"/></net>

<net id="2397"><net_src comp="2393" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="2401"><net_src comp="460" pin="3"/><net_sink comp="2398" pin=0"/></net>

<net id="2402"><net_src comp="2398" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="2406"><net_src comp="468" pin="3"/><net_sink comp="2403" pin=0"/></net>

<net id="2407"><net_src comp="2403" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="2411"><net_src comp="1056" pin="2"/><net_sink comp="2408" pin=0"/></net>

<net id="2412"><net_src comp="2408" pin="1"/><net_sink comp="1792" pin=0"/></net>

<net id="2416"><net_src comp="1061" pin="2"/><net_sink comp="2413" pin=0"/></net>

<net id="2417"><net_src comp="2413" pin="1"/><net_sink comp="1798" pin=0"/></net>

<net id="2421"><net_src comp="1074" pin="2"/><net_sink comp="2418" pin=0"/></net>

<net id="2422"><net_src comp="2418" pin="1"/><net_sink comp="1804" pin=0"/></net>

<net id="2426"><net_src comp="1079" pin="2"/><net_sink comp="2423" pin=0"/></net>

<net id="2427"><net_src comp="2423" pin="1"/><net_sink comp="1810" pin=0"/></net>

<net id="2431"><net_src comp="1310" pin="1"/><net_sink comp="2428" pin=0"/></net>

<net id="2432"><net_src comp="2428" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="2433"><net_src comp="2428" pin="1"/><net_sink comp="1846" pin=1"/></net>

<net id="2437"><net_src comp="1314" pin="1"/><net_sink comp="2434" pin=0"/></net>

<net id="2438"><net_src comp="2434" pin="1"/><net_sink comp="1840" pin=1"/></net>

<net id="2439"><net_src comp="2434" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="2443"><net_src comp="1328" pin="1"/><net_sink comp="2440" pin=0"/></net>

<net id="2444"><net_src comp="2440" pin="1"/><net_sink comp="1336" pin=1"/></net>

<net id="2445"><net_src comp="2440" pin="1"/><net_sink comp="1858" pin=1"/></net>

<net id="2449"><net_src comp="1332" pin="1"/><net_sink comp="2446" pin=0"/></net>

<net id="2450"><net_src comp="2446" pin="1"/><net_sink comp="1852" pin=1"/></net>

<net id="2451"><net_src comp="2446" pin="1"/><net_sink comp="1341" pin=1"/></net>

<net id="2455"><net_src comp="1188" pin="2"/><net_sink comp="2452" pin=0"/></net>

<net id="2456"><net_src comp="2452" pin="1"/><net_sink comp="1816" pin=0"/></net>

<net id="2460"><net_src comp="1193" pin="2"/><net_sink comp="2457" pin=0"/></net>

<net id="2461"><net_src comp="2457" pin="1"/><net_sink comp="1822" pin=0"/></net>

<net id="2465"><net_src comp="1206" pin="2"/><net_sink comp="2462" pin=0"/></net>

<net id="2466"><net_src comp="2462" pin="1"/><net_sink comp="1828" pin=0"/></net>

<net id="2470"><net_src comp="1211" pin="2"/><net_sink comp="2467" pin=0"/></net>

<net id="2471"><net_src comp="2467" pin="1"/><net_sink comp="1834" pin=0"/></net>

<net id="2475"><net_src comp="1408" pin="1"/><net_sink comp="2472" pin=0"/></net>

<net id="2476"><net_src comp="2472" pin="1"/><net_sink comp="1416" pin=1"/></net>

<net id="2477"><net_src comp="2472" pin="1"/><net_sink comp="1870" pin=1"/></net>

<net id="2481"><net_src comp="1412" pin="1"/><net_sink comp="2478" pin=0"/></net>

<net id="2482"><net_src comp="2478" pin="1"/><net_sink comp="1864" pin=1"/></net>

<net id="2483"><net_src comp="2478" pin="1"/><net_sink comp="1421" pin=1"/></net>

<net id="2487"><net_src comp="1426" pin="1"/><net_sink comp="2484" pin=0"/></net>

<net id="2488"><net_src comp="2484" pin="1"/><net_sink comp="1434" pin=1"/></net>

<net id="2489"><net_src comp="2484" pin="1"/><net_sink comp="1882" pin=1"/></net>

<net id="2493"><net_src comp="1430" pin="1"/><net_sink comp="2490" pin=0"/></net>

<net id="2494"><net_src comp="2490" pin="1"/><net_sink comp="1876" pin=1"/></net>

<net id="2495"><net_src comp="2490" pin="1"/><net_sink comp="1439" pin=1"/></net>

<net id="2499"><net_src comp="1318" pin="2"/><net_sink comp="2496" pin=0"/></net>

<net id="2500"><net_src comp="2496" pin="1"/><net_sink comp="1840" pin=0"/></net>

<net id="2504"><net_src comp="1323" pin="2"/><net_sink comp="2501" pin=0"/></net>

<net id="2505"><net_src comp="2501" pin="1"/><net_sink comp="1846" pin=0"/></net>

<net id="2509"><net_src comp="1336" pin="2"/><net_sink comp="2506" pin=0"/></net>

<net id="2510"><net_src comp="2506" pin="1"/><net_sink comp="1852" pin=0"/></net>

<net id="2514"><net_src comp="1341" pin="2"/><net_sink comp="2511" pin=0"/></net>

<net id="2515"><net_src comp="2511" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="2519"><net_src comp="1416" pin="2"/><net_sink comp="2516" pin=0"/></net>

<net id="2520"><net_src comp="2516" pin="1"/><net_sink comp="1864" pin=0"/></net>

<net id="2524"><net_src comp="1421" pin="2"/><net_sink comp="2521" pin=0"/></net>

<net id="2525"><net_src comp="2521" pin="1"/><net_sink comp="1870" pin=0"/></net>

<net id="2529"><net_src comp="1434" pin="2"/><net_sink comp="2526" pin=0"/></net>

<net id="2530"><net_src comp="2526" pin="1"/><net_sink comp="1876" pin=0"/></net>

<net id="2534"><net_src comp="1439" pin="2"/><net_sink comp="2531" pin=0"/></net>

<net id="2535"><net_src comp="2531" pin="1"/><net_sink comp="1882" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_output | {7 8 9 10 11 12 13 14 }
	Port: imag_output | {7 8 9 10 11 12 13 14 }
	Port: matched_I_12 | {}
	Port: matched_Q_12 | {}
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_265_20 : sext_ln269 | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_265_20 : sext_ln269_2 | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_265_20 : matched_I_12 | {1 2 3 4 5 6 7 8 9 }
	Port: receiver_Pipeline_VITIS_LOOP_265_20 : matched_Q_12 | {1 2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_4 : 1
		lshr_ln : 2
		zext_ln264 : 3
		matched_I_12_addr : 4
		matched_I_12_load : 5
		matched_Q_12_addr : 4
		matched_Q_12_load : 5
		add_ln265 : 3
		zext_ln265 : 4
		matched_I_12_addr_1 : 5
		matched_I_12_load_1 : 6
		matched_Q_12_addr_1 : 5
		matched_Q_12_load_1 : 6
	State 2
		zext_ln265_1 : 1
		matched_I_12_addr_2 : 2
		matched_I_12_load_2 : 3
		matched_Q_12_addr_2 : 2
		matched_Q_12_load_2 : 3
		zext_ln265_2 : 1
		matched_I_12_addr_3 : 2
		matched_I_12_load_3 : 3
		matched_Q_12_addr_3 : 2
		matched_Q_12_load_3 : 3
	State 3
		mul_ln269 : 1
		mul_ln270_1 : 1
		mul_ln269_2 : 1
		mul_ln270_3 : 1
		zext_ln265_3 : 1
		matched_I_12_addr_4 : 2
		matched_I_12_load_4 : 3
		matched_Q_12_addr_4 : 2
		matched_Q_12_load_4 : 3
		zext_ln265_4 : 1
		matched_I_12_addr_5 : 2
		matched_I_12_load_5 : 3
		matched_Q_12_addr_5 : 2
		matched_Q_12_load_5 : 3
	State 4
		mul_ln269_4 : 1
		mul_ln270_5 : 1
		mul_ln269_6 : 1
		mul_ln270_7 : 1
		zext_ln265_5 : 1
		matched_I_12_addr_6 : 2
		matched_I_12_load_6 : 3
		matched_Q_12_addr_6 : 2
		matched_Q_12_load_6 : 3
		zext_ln265_6 : 1
		matched_I_12_addr_7 : 2
		matched_I_12_load_7 : 3
		matched_Q_12_addr_7 : 2
		matched_Q_12_load_7 : 3
	State 5
		mul_ln269_8 : 1
		mul_ln270_9 : 1
		mul_ln269_10 : 1
		mul_ln270_11 : 1
		zext_ln265_7 : 1
		matched_I_12_addr_8 : 2
		matched_I_12_load_8 : 3
		matched_Q_12_addr_8 : 2
		matched_Q_12_load_8 : 3
		zext_ln265_8 : 1
		matched_I_12_addr_9 : 2
		matched_I_12_load_9 : 3
		matched_Q_12_addr_9 : 2
		matched_Q_12_load_9 : 3
	State 6
		sub_ln269 : 1
		add_ln270 : 1
		sub_ln269_1 : 1
		add_ln270_1 : 1
		mul_ln269_12 : 1
		mul_ln270_13 : 1
		mul_ln269_14 : 1
		mul_ln270_15 : 1
		zext_ln265_9 : 1
		matched_I_12_addr_10 : 2
		matched_I_12_load_10 : 3
		matched_Q_12_addr_10 : 2
		matched_Q_12_load_10 : 3
		zext_ln265_10 : 1
		matched_I_12_addr_11 : 2
		matched_I_12_load_11 : 3
		matched_Q_12_addr_11 : 2
		matched_Q_12_load_11 : 3
	State 7
		j_cast : 1
		trunc_ln : 1
		real_output_addr : 2
		store_ln269 : 3
		trunc_ln1 : 1
		imag_output_addr : 2
		store_ln270 : 3
		or_ln265 : 1
		zext_ln269 : 1
		trunc_ln269_1 : 1
		real_output_addr_1 : 2
		store_ln269 : 3
		trunc_ln270_1 : 1
		imag_output_addr_1 : 2
		store_ln270 : 3
		sub_ln269_2 : 1
		add_ln270_2 : 1
		sub_ln269_3 : 1
		add_ln270_3 : 1
		mul_ln269_16 : 1
		mul_ln270_17 : 1
		mul_ln269_18 : 1
		mul_ln270_19 : 1
		or_ln265_11 : 1
		icmp_ln265 : 1
		br_ln265 : 2
		zext_ln265_11 : 1
		matched_I_12_addr_12 : 2
		matched_I_12_load_12 : 3
		matched_Q_12_addr_12 : 2
		matched_Q_12_load_12 : 3
		zext_ln265_13 : 1
		matched_I_12_addr_13 : 2
		matched_I_12_load_13 : 3
		matched_Q_12_addr_13 : 2
		matched_Q_12_load_13 : 3
	State 8
		trunc_ln269_2 : 1
		real_output_addr_2 : 1
		store_ln269 : 2
		trunc_ln270_2 : 1
		imag_output_addr_2 : 1
		store_ln270 : 2
		trunc_ln269_3 : 1
		real_output_addr_3 : 1
		store_ln269 : 2
		trunc_ln270_3 : 1
		imag_output_addr_3 : 1
		store_ln270 : 2
		sub_ln269_4 : 1
		add_ln270_4 : 1
		sub_ln269_5 : 1
		add_ln270_5 : 1
		mul_ln269_20 : 1
		mul_ln270_21 : 1
		mul_ln269_22 : 1
		mul_ln270_23 : 1
		zext_ln265_14 : 1
		matched_I_12_addr_14 : 2
		matched_I_12_load_14 : 3
		matched_Q_12_addr_14 : 2
		matched_Q_12_load_14 : 3
		zext_ln265_15 : 1
		matched_I_12_addr_15 : 2
		matched_I_12_load_15 : 3
		matched_Q_12_addr_15 : 2
		matched_Q_12_load_15 : 3
		store_ln265 : 1
	State 9
		trunc_ln269_4 : 1
		real_output_addr_4 : 1
		store_ln269 : 2
		trunc_ln270_4 : 1
		imag_output_addr_4 : 1
		store_ln270 : 2
		trunc_ln269_5 : 1
		real_output_addr_5 : 1
		store_ln269 : 2
		trunc_ln270_5 : 1
		imag_output_addr_5 : 1
		store_ln270 : 2
		sub_ln269_6 : 1
		add_ln270_6 : 1
		sub_ln269_7 : 1
		add_ln270_7 : 1
		mul_ln269_24 : 1
		mul_ln270_25 : 1
		mul_ln269_26 : 1
		mul_ln270_27 : 1
	State 10
		trunc_ln269_6 : 1
		real_output_addr_6 : 1
		store_ln269 : 2
		trunc_ln270_6 : 1
		imag_output_addr_6 : 1
		store_ln270 : 2
		trunc_ln269_7 : 1
		real_output_addr_7 : 1
		store_ln269 : 2
		trunc_ln270_7 : 1
		imag_output_addr_7 : 1
		store_ln270 : 2
		sub_ln269_8 : 1
		add_ln270_8 : 1
		sub_ln269_9 : 1
		add_ln270_9 : 1
		mul_ln269_28 : 1
		mul_ln270_29 : 1
		mul_ln269_30 : 1
		mul_ln270_31 : 1
	State 11
		trunc_ln269_8 : 1
		real_output_addr_8 : 1
		store_ln269 : 2
		trunc_ln270_8 : 1
		imag_output_addr_8 : 1
		store_ln270 : 2
		trunc_ln269_9 : 1
		real_output_addr_9 : 1
		store_ln269 : 2
		trunc_ln270_9 : 1
		imag_output_addr_9 : 1
		store_ln270 : 2
		sub_ln269_10 : 1
		add_ln270_10 : 1
		sub_ln269_11 : 1
		add_ln270_11 : 1
	State 12
		trunc_ln269_s : 1
		real_output_addr_10 : 1
		store_ln269 : 2
		trunc_ln270_s : 1
		imag_output_addr_10 : 1
		store_ln270 : 2
		trunc_ln269_10 : 1
		real_output_addr_11 : 1
		store_ln269 : 2
		trunc_ln270_10 : 1
		imag_output_addr_11 : 1
		store_ln270 : 2
		sub_ln269_12 : 1
		add_ln270_12 : 1
		sub_ln269_13 : 1
		add_ln270_13 : 1
	State 13
		trunc_ln269_11 : 1
		real_output_addr_12 : 1
		store_ln269 : 2
		trunc_ln270_11 : 1
		imag_output_addr_12 : 1
		store_ln270 : 2
		trunc_ln269_12 : 1
		real_output_addr_13 : 1
		store_ln269 : 2
		trunc_ln270_12 : 1
		imag_output_addr_13 : 1
		store_ln270 : 2
		sub_ln269_14 : 1
		add_ln270_14 : 1
		sub_ln269_15 : 1
		add_ln270_15 : 1
	State 14
		trunc_ln269_13 : 1
		real_output_addr_14 : 1
		store_ln269 : 2
		trunc_ln270_13 : 1
		imag_output_addr_14 : 1
		store_ln270 : 2
		trunc_ln269_14 : 1
		real_output_addr_15 : 1
		store_ln269 : 2
		trunc_ln270_14 : 1
		imag_output_addr_15 : 1
		store_ln270 : 2
		store_ln265 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_763          |    1    |   117   |    1    |
|          |           grp_fu_768          |    1    |   117   |    1    |
|          |           grp_fu_781          |    1    |   117   |    1    |
|          |           grp_fu_786          |    1    |   117   |    1    |
|          |           grp_fu_821          |    1    |   117   |    1    |
|          |           grp_fu_826          |    1    |   117   |    1    |
|          |           grp_fu_839          |    1    |   117   |    1    |
|          |           grp_fu_844          |    1    |   117   |    1    |
|          |           grp_fu_879          |    1    |   117   |    1    |
|          |           grp_fu_884          |    1    |   117   |    1    |
|          |           grp_fu_897          |    1    |   117   |    1    |
|          |           grp_fu_902          |    1    |   117   |    1    |
|          |           grp_fu_937          |    1    |   117   |    1    |
|          |           grp_fu_942          |    1    |   117   |    1    |
|          |           grp_fu_955          |    1    |   117   |    1    |
|    mul   |           grp_fu_960          |    1    |   117   |    1    |
|          |          grp_fu_1056          |    1    |   117   |    1    |
|          |          grp_fu_1061          |    1    |   117   |    1    |
|          |          grp_fu_1074          |    1    |   117   |    1    |
|          |          grp_fu_1079          |    1    |   117   |    1    |
|          |          grp_fu_1188          |    1    |   117   |    1    |
|          |          grp_fu_1193          |    1    |   117   |    1    |
|          |          grp_fu_1206          |    1    |   117   |    1    |
|          |          grp_fu_1211          |    1    |   117   |    1    |
|          |          grp_fu_1318          |    1    |   117   |    1    |
|          |          grp_fu_1323          |    1    |   117   |    1    |
|          |          grp_fu_1336          |    1    |   117   |    1    |
|          |          grp_fu_1341          |    1    |   117   |    1    |
|          |          grp_fu_1416          |    1    |   117   |    1    |
|          |          grp_fu_1421          |    1    |   117   |    1    |
|          |          grp_fu_1434          |    1    |   117   |    1    |
|          |          grp_fu_1439          |    1    |   117   |    1    |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln265_fu_721       |    0    |    0    |    15   |
|          |       add_ln265_1_fu_733      |    0    |    0    |    15   |
|          |       add_ln265_2_fu_744      |    0    |    0    |    15   |
|          |       add_ln265_3_fu_791      |    0    |    0    |    15   |
|          |       add_ln265_4_fu_802      |    0    |    0    |    15   |
|          |       add_ln265_5_fu_849      |    0    |    0    |    15   |
|          |       add_ln265_6_fu_860      |    0    |    0    |    15   |
|          |       add_ln265_7_fu_907      |    0    |    0    |    15   |
|    add   |       add_ln265_8_fu_918      |    0    |    0    |    15   |
|          |       add_ln265_9_fu_965      |    0    |    0    |    15   |
|          |      add_ln265_10_fu_976      |    0    |    0    |    15   |
|          |      add_ln265_11_fu_1096     |    0    |    0    |    15   |
|          |      add_ln265_12_fu_1107     |    0    |    0    |    15   |
|          |      add_ln265_13_fu_1216     |    0    |    0    |    15   |
|          |      add_ln265_14_fu_1227     |    0    |    0    |    15   |
|          |       add_ln271_fu_1238       |    0    |    0    |    14   |
|          |      add_ln265_15_fu_1686     |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |          grp_fu_1696          |    1    |    0    |    0    |
|          |          grp_fu_1708          |    1    |    0    |    0    |
|          |          grp_fu_1720          |    1    |    0    |    0    |
|          |          grp_fu_1732          |    1    |    0    |    0    |
|          |          grp_fu_1744          |    1    |    0    |    0    |
|          |          grp_fu_1756          |    1    |    0    |    0    |
|          |          grp_fu_1768          |    1    |    0    |    0    |
|  mulsub  |          grp_fu_1780          |    1    |    0    |    0    |
|          |          grp_fu_1792          |    1    |    0    |    0    |
|          |          grp_fu_1804          |    1    |    0    |    0    |
|          |          grp_fu_1816          |    1    |    0    |    0    |
|          |          grp_fu_1828          |    1    |    0    |    0    |
|          |          grp_fu_1840          |    1    |    0    |    0    |
|          |          grp_fu_1852          |    1    |    0    |    0    |
|          |          grp_fu_1864          |    1    |    0    |    0    |
|          |          grp_fu_1876          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          grp_fu_1702          |    1    |    0    |    0    |
|          |          grp_fu_1714          |    1    |    0    |    0    |
|          |          grp_fu_1726          |    1    |    0    |    0    |
|          |          grp_fu_1738          |    1    |    0    |    0    |
|          |          grp_fu_1750          |    1    |    0    |    0    |
|          |          grp_fu_1762          |    1    |    0    |    0    |
|          |          grp_fu_1774          |    1    |    0    |    0    |
|  muladd  |          grp_fu_1786          |    1    |    0    |    0    |
|          |          grp_fu_1798          |    1    |    0    |    0    |
|          |          grp_fu_1810          |    1    |    0    |    0    |
|          |          grp_fu_1822          |    1    |    0    |    0    |
|          |          grp_fu_1834          |    1    |    0    |    0    |
|          |          grp_fu_1846          |    1    |    0    |    0    |
|          |          grp_fu_1858          |    1    |    0    |    0    |
|          |          grp_fu_1870          |    1    |    0    |    0    |
|          |          grp_fu_1882          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln265_fu_1090      |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|   read   | sext_ln269_2_read_read_fu_108 |    0    |    0    |    0    |
|          |  sext_ln269_read_read_fu_114  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    sext_ln269_2_cast_fu_684   |    0    |    0    |    0    |
|          |     sext_ln269_cast_fu_688    |    0    |    0    |    0    |
|          |      sext_ln269_1_fu_755      |    0    |    0    |    0    |
|          |      sext_ln269_3_fu_759      |    0    |    0    |    0    |
|          |      sext_ln269_4_fu_773      |    0    |    0    |    0    |
|          |      sext_ln269_5_fu_777      |    0    |    0    |    0    |
|          |      sext_ln269_6_fu_813      |    0    |    0    |    0    |
|          |      sext_ln269_7_fu_817      |    0    |    0    |    0    |
|          |      sext_ln269_8_fu_831      |    0    |    0    |    0    |
|          |      sext_ln269_9_fu_835      |    0    |    0    |    0    |
|          |      sext_ln269_10_fu_871     |    0    |    0    |    0    |
|          |      sext_ln269_11_fu_875     |    0    |    0    |    0    |
|          |      sext_ln269_12_fu_889     |    0    |    0    |    0    |
|          |      sext_ln269_13_fu_893     |    0    |    0    |    0    |
|          |      sext_ln269_14_fu_929     |    0    |    0    |    0    |
|          |      sext_ln269_15_fu_933     |    0    |    0    |    0    |
|   sext   |      sext_ln269_16_fu_947     |    0    |    0    |    0    |
|          |      sext_ln269_17_fu_951     |    0    |    0    |    0    |
|          |     sext_ln269_18_fu_1048     |    0    |    0    |    0    |
|          |     sext_ln269_19_fu_1052     |    0    |    0    |    0    |
|          |     sext_ln269_20_fu_1066     |    0    |    0    |    0    |
|          |     sext_ln269_21_fu_1070     |    0    |    0    |    0    |
|          |     sext_ln269_22_fu_1180     |    0    |    0    |    0    |
|          |     sext_ln269_23_fu_1184     |    0    |    0    |    0    |
|          |     sext_ln269_24_fu_1198     |    0    |    0    |    0    |
|          |     sext_ln269_25_fu_1202     |    0    |    0    |    0    |
|          |     sext_ln269_26_fu_1310     |    0    |    0    |    0    |
|          |     sext_ln269_27_fu_1314     |    0    |    0    |    0    |
|          |     sext_ln269_28_fu_1328     |    0    |    0    |    0    |
|          |     sext_ln269_29_fu_1332     |    0    |    0    |    0    |
|          |     sext_ln269_30_fu_1408     |    0    |    0    |    0    |
|          |     sext_ln269_31_fu_1412     |    0    |    0    |    0    |
|          |     sext_ln269_32_fu_1426     |    0    |    0    |    0    |
|          |     sext_ln269_33_fu_1430     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         lshr_ln_fu_705        |    0    |    0    |    0    |
|          |        trunc_ln_fu_996        |    0    |    0    |    0    |
|          |       trunc_ln1_fu_1006       |    0    |    0    |    0    |
|          |     trunc_ln269_1_fu_1028     |    0    |    0    |    0    |
|          |     trunc_ln270_1_fu_1038     |    0    |    0    |    0    |
|          |     trunc_ln269_2_fu_1129     |    0    |    0    |    0    |
|          |     trunc_ln270_2_fu_1139     |    0    |    0    |    0    |
|          |     trunc_ln269_3_fu_1160     |    0    |    0    |    0    |
|          |     trunc_ln270_3_fu_1170     |    0    |    0    |    0    |
|          |     trunc_ln269_4_fu_1259     |    0    |    0    |    0    |
|          |     trunc_ln270_4_fu_1269     |    0    |    0    |    0    |
|          |     trunc_ln269_5_fu_1290     |    0    |    0    |    0    |
|          |     trunc_ln270_5_fu_1300     |    0    |    0    |    0    |
|          |     trunc_ln269_6_fu_1357     |    0    |    0    |    0    |
|          |     trunc_ln270_6_fu_1367     |    0    |    0    |    0    |
|          |     trunc_ln269_7_fu_1388     |    0    |    0    |    0    |
|partselect|     trunc_ln270_7_fu_1398     |    0    |    0    |    0    |
|          |     trunc_ln269_8_fu_1455     |    0    |    0    |    0    |
|          |     trunc_ln270_8_fu_1465     |    0    |    0    |    0    |
|          |     trunc_ln269_9_fu_1486     |    0    |    0    |    0    |
|          |     trunc_ln270_9_fu_1496     |    0    |    0    |    0    |
|          |     trunc_ln269_s_fu_1517     |    0    |    0    |    0    |
|          |     trunc_ln270_s_fu_1527     |    0    |    0    |    0    |
|          |     trunc_ln269_10_fu_1548    |    0    |    0    |    0    |
|          |     trunc_ln270_10_fu_1558    |    0    |    0    |    0    |
|          |     trunc_ln269_11_fu_1573    |    0    |    0    |    0    |
|          |     trunc_ln270_11_fu_1583    |    0    |    0    |    0    |
|          |     trunc_ln269_12_fu_1604    |    0    |    0    |    0    |
|          |     trunc_ln270_12_fu_1614    |    0    |    0    |    0    |
|          |     trunc_ln269_13_fu_1635    |    0    |    0    |    0    |
|          |     trunc_ln270_13_fu_1645    |    0    |    0    |    0    |
|          |     trunc_ln269_14_fu_1666    |    0    |    0    |    0    |
|          |     trunc_ln270_14_fu_1676    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       zext_ln264_fu_715       |    0    |    0    |    0    |
|          |       zext_ln265_fu_727       |    0    |    0    |    0    |
|          |      zext_ln265_1_fu_738      |    0    |    0    |    0    |
|          |      zext_ln265_2_fu_749      |    0    |    0    |    0    |
|          |      zext_ln265_3_fu_796      |    0    |    0    |    0    |
|          |      zext_ln265_4_fu_807      |    0    |    0    |    0    |
|          |      zext_ln265_5_fu_854      |    0    |    0    |    0    |
|          |      zext_ln265_6_fu_865      |    0    |    0    |    0    |
|          |      zext_ln265_7_fu_912      |    0    |    0    |    0    |
|          |      zext_ln265_8_fu_923      |    0    |    0    |    0    |
|          |      zext_ln265_9_fu_970      |    0    |    0    |    0    |
|          |      zext_ln265_10_fu_981     |    0    |    0    |    0    |
|          |         j_cast_fu_990         |    0    |    0    |    0    |
|          |       zext_ln269_fu_1022      |    0    |    0    |    0    |
|          |     zext_ln265_11_fu_1101     |    0    |    0    |    0    |
|   zext   |     zext_ln265_13_fu_1112     |    0    |    0    |    0    |
|          |      zext_ln269_1_fu_1123     |    0    |    0    |    0    |
|          |      zext_ln269_2_fu_1154     |    0    |    0    |    0    |
|          |     zext_ln265_14_fu_1221     |    0    |    0    |    0    |
|          |     zext_ln265_15_fu_1232     |    0    |    0    |    0    |
|          |      zext_ln269_3_fu_1253     |    0    |    0    |    0    |
|          |      zext_ln269_4_fu_1284     |    0    |    0    |    0    |
|          |      zext_ln269_5_fu_1351     |    0    |    0    |    0    |
|          |      zext_ln269_6_fu_1382     |    0    |    0    |    0    |
|          |      zext_ln269_7_fu_1449     |    0    |    0    |    0    |
|          |      zext_ln269_8_fu_1480     |    0    |    0    |    0    |
|          |      zext_ln269_9_fu_1511     |    0    |    0    |    0    |
|          |     zext_ln269_10_fu_1542     |    0    |    0    |    0    |
|          |     zext_ln265_12_fu_1568     |    0    |    0    |    0    |
|          |     zext_ln269_11_fu_1598     |    0    |    0    |    0    |
|          |     zext_ln269_12_fu_1629     |    0    |    0    |    0    |
|          |     zext_ln269_13_fu_1660     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln265_fu_1016       |    0    |    0    |    0    |
|          |      or_ln265_11_fu_1084      |    0    |    0    |    0    |
|          |       or_ln265_1_fu_1118      |    0    |    0    |    0    |
|          |       or_ln265_2_fu_1149      |    0    |    0    |    0    |
|          |       or_ln265_3_fu_1248      |    0    |    0    |    0    |
|          |       or_ln265_4_fu_1279      |    0    |    0    |    0    |
|          |       or_ln265_5_fu_1346      |    0    |    0    |    0    |
|    or    |       or_ln265_6_fu_1377      |    0    |    0    |    0    |
|          |       or_ln265_7_fu_1444      |    0    |    0    |    0    |
|          |       or_ln265_8_fu_1475      |    0    |    0    |    0    |
|          |       or_ln265_9_fu_1506      |    0    |    0    |    0    |
|          |      or_ln265_10_fu_1537      |    0    |    0    |    0    |
|          |      or_ln265_12_fu_1593      |    0    |    0    |    0    |
|          |      or_ln265_13_fu_1624      |    0    |    0    |    0    |
|          |      or_ln265_14_fu_1655      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    64   |   3744  |   301   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         i_4_reg_1974        |   13   |
|          i_reg_1895         |   13   |
|     icmp_ln265_reg_2320     |    1   |
|         j_1_reg_2253        |    8   |
|          j_reg_1888         |    8   |
|       lshr_ln_reg_1979      |    8   |
|matched_I_12_addr_10_reg_2233|    8   |
|matched_I_12_addr_11_reg_2243|    8   |
|matched_I_12_addr_12_reg_2324|    8   |
|matched_I_12_addr_13_reg_2334|    8   |
|matched_I_12_addr_14_reg_2388|    8   |
|matched_I_12_addr_15_reg_2398|    8   |
| matched_I_12_addr_1_reg_2007|    8   |
| matched_I_12_addr_2_reg_2017|    8   |
| matched_I_12_addr_3_reg_2027|    8   |
| matched_I_12_addr_4_reg_2061|    8   |
| matched_I_12_addr_5_reg_2071|    8   |
| matched_I_12_addr_6_reg_2105|    8   |
| matched_I_12_addr_7_reg_2115|    8   |
| matched_I_12_addr_8_reg_2169|    8   |
| matched_I_12_addr_9_reg_2179|    8   |
|  matched_I_12_addr_reg_1997 |    8   |
|matched_Q_12_addr_10_reg_2238|    8   |
|matched_Q_12_addr_11_reg_2248|    8   |
|matched_Q_12_addr_12_reg_2329|    8   |
|matched_Q_12_addr_13_reg_2339|    8   |
|matched_Q_12_addr_14_reg_2393|    8   |
|matched_Q_12_addr_15_reg_2403|    8   |
| matched_Q_12_addr_1_reg_2012|    8   |
| matched_Q_12_addr_2_reg_2022|    8   |
| matched_Q_12_addr_3_reg_2032|    8   |
| matched_Q_12_addr_4_reg_2066|    8   |
| matched_Q_12_addr_5_reg_2076|    8   |
| matched_Q_12_addr_6_reg_2110|    8   |
| matched_Q_12_addr_7_reg_2120|    8   |
| matched_Q_12_addr_8_reg_2174|    8   |
| matched_Q_12_addr_9_reg_2184|    8   |
|  matched_Q_12_addr_reg_2002 |    8   |
|    mul_ln269_10_reg_2281    |   40   |
|    mul_ln269_12_reg_2344    |   40   |
|    mul_ln269_14_reg_2354    |   40   |
|    mul_ln269_16_reg_2408    |   40   |
|    mul_ln269_18_reg_2418    |   40   |
|    mul_ln269_20_reg_2452    |   40   |
|    mul_ln269_22_reg_2462    |   40   |
|    mul_ln269_24_reg_2496    |   40   |
|    mul_ln269_26_reg_2506    |   40   |
|    mul_ln269_28_reg_2516    |   40   |
|     mul_ln269_2_reg_2135    |   40   |
|    mul_ln269_30_reg_2526    |   40   |
|     mul_ln269_4_reg_2189    |   40   |
|     mul_ln269_6_reg_2199    |   40   |
|     mul_ln269_8_reg_2271    |   40   |
|      mul_ln269_reg_2125     |   40   |
|    mul_ln270_11_reg_2286    |   40   |
|    mul_ln270_13_reg_2349    |   40   |
|    mul_ln270_15_reg_2359    |   40   |
|    mul_ln270_17_reg_2413    |   40   |
|    mul_ln270_19_reg_2423    |   40   |
|     mul_ln270_1_reg_2130    |   40   |
|    mul_ln270_21_reg_2457    |   40   |
|    mul_ln270_23_reg_2467    |   40   |
|    mul_ln270_25_reg_2501    |   40   |
|    mul_ln270_27_reg_2511    |   40   |
|    mul_ln270_29_reg_2521    |   40   |
|    mul_ln270_31_reg_2531    |   40   |
|     mul_ln270_3_reg_2140    |   40   |
|     mul_ln270_5_reg_2194    |   40   |
|     mul_ln270_7_reg_2204    |   40   |
|     mul_ln270_9_reg_2276    |   40   |
|     or_ln265_11_reg_2315    |    8   |
|           reg_668           |   18   |
|           reg_672           |   18   |
|           reg_676           |   18   |
|           reg_680           |   18   |
|    sext_ln269_10_reg_2145   |   40   |
|    sext_ln269_11_reg_2151   |   40   |
|    sext_ln269_12_reg_2157   |   40   |
|    sext_ln269_13_reg_2163   |   40   |
|    sext_ln269_14_reg_2209   |   40   |
|    sext_ln269_15_reg_2215   |   40   |
|    sext_ln269_16_reg_2221   |   40   |
|    sext_ln269_17_reg_2227   |   40   |
|    sext_ln269_18_reg_2291   |   40   |
|    sext_ln269_19_reg_2297   |   40   |
|    sext_ln269_1_reg_2037    |   40   |
|    sext_ln269_20_reg_2303   |   40   |
|    sext_ln269_21_reg_2309   |   40   |
|    sext_ln269_22_reg_2364   |   40   |
|    sext_ln269_23_reg_2370   |   40   |
|    sext_ln269_24_reg_2376   |   40   |
|    sext_ln269_25_reg_2382   |   40   |
|    sext_ln269_26_reg_2428   |   40   |
|    sext_ln269_27_reg_2434   |   40   |
|    sext_ln269_28_reg_2440   |   40   |
|    sext_ln269_29_reg_2446   |   40   |
|  sext_ln269_2_cast_reg_1902 |   40   |
|    sext_ln269_30_reg_2472   |   40   |
|    sext_ln269_31_reg_2478   |   40   |
|    sext_ln269_32_reg_2484   |   40   |
|    sext_ln269_33_reg_2490   |   40   |
|    sext_ln269_3_reg_2043    |   40   |
|    sext_ln269_4_reg_2049    |   40   |
|    sext_ln269_5_reg_2055    |   40   |
|    sext_ln269_6_reg_2081    |   40   |
|    sext_ln269_7_reg_2087    |   40   |
|    sext_ln269_8_reg_2093    |   40   |
|    sext_ln269_9_reg_2099    |   40   |
|   sext_ln269_cast_reg_1938  |   40   |
+-----------------------------+--------+
|            Total            |  3027  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |  16  |   8  |   128  ||    65   |
| grp_access_fu_127 |  p2  |  16  |   0  |    0   ||    65   |
| grp_access_fu_144 |  p0  |  16  |   8  |   128  ||    65   |
| grp_access_fu_144 |  p2  |  16  |   0  |    0   ||    65   |
| grp_access_fu_337 |  p0  |   8  |   8  |   64   ||    42   |
| grp_access_fu_337 |  p1  |   8  |  32  |   256  ||    42   |
| grp_access_fu_337 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_337 |  p4  |   8  |   8  |   64   ||    42   |
| grp_access_fu_354 |  p0  |   8  |   8  |   64   ||    42   |
| grp_access_fu_354 |  p1  |   8  |  32  |   256  ||    42   |
| grp_access_fu_354 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_354 |  p4  |   8  |   8  |   64   ||    42   |
|     grp_fu_763    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_768    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_781    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_786    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_821    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_826    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_839    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_844    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_879    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_884    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_897    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_902    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_937    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_942    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_955    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_960    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1056    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1061    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1074    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1079    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1188    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1193    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1206    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1211    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1318    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1323    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1336    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1341    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1416    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1421    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1434    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1439    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1696    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1702    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1708    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1714    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1720    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1726    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1732    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1738    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1744    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1750    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1756    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1762    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1768    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1774    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1780    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1786    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1792    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1798    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1804    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1810    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1816    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1822    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1828    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1834    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1840    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1846    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1852    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1858    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1864    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1870    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1876    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1882    |  p0  |   2  |  24  |   48   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  3712  || 128.318 ||   1172  |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   64   |    -   |  3744  |   301  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   128  |    -   |  1172  |
|  Register |    -   |    -   |  3027  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   64   |   128  |  6771  |  1473  |
+-----------+--------+--------+--------+--------+
