<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p298" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_298{left:96px;bottom:1124px;letter-spacing:0.18px;}
#t2_298{left:668px;bottom:1130px;}
#t3_298{left:668px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.01px;}
#t4_298{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_298{left:829px;bottom:81px;letter-spacing:-0.14px;}
#t6_298{left:138px;bottom:1069px;}
#t7_298{left:165px;bottom:1069px;letter-spacing:0.11px;word-spacing:-0.29px;}
#t8_298{left:165px;bottom:1051px;letter-spacing:0.11px;word-spacing:0.03px;}
#t9_298{left:138px;bottom:1025px;}
#ta_298{left:165px;bottom:1025px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tb_298{left:165px;bottom:1007px;letter-spacing:0.1px;word-spacing:0.01px;}
#tc_298{left:165px;bottom:988px;letter-spacing:0.1px;word-spacing:0.03px;}
#td_298{left:138px;bottom:952px;letter-spacing:0.11px;word-spacing:0.01px;}
#te_298{left:137px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tf_298{left:137px;bottom:915px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tg_298{left:137px;bottom:897px;letter-spacing:0.1px;}
#th_298{left:137px;bottom:878px;letter-spacing:0.11px;}
#ti_298{left:351px;bottom:879px;letter-spacing:-0.13px;}
#tj_298{left:398px;bottom:876px;letter-spacing:0.16px;}
#tk_298{left:419px;bottom:878px;letter-spacing:0.1px;word-spacing:-0.07px;}
#tl_298{left:457px;bottom:879px;letter-spacing:-0.13px;}
#tm_298{left:504px;bottom:876px;letter-spacing:0.11px;}
#tn_298{left:525px;bottom:878px;letter-spacing:0.11px;word-spacing:0.01px;}
#to_298{left:137px;bottom:857px;letter-spacing:0.11px;}
#tp_298{left:137px;bottom:831px;letter-spacing:0.11px;word-spacing:1.82px;}
#tq_298{left:138px;bottom:813px;letter-spacing:-0.13px;}
#tr_298{left:185px;bottom:810px;letter-spacing:0.11px;}
#ts_298{left:206px;bottom:813px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tt_298{left:591px;bottom:813px;letter-spacing:0.08px;}
#tu_298{left:722px;bottom:813px;letter-spacing:0.13px;}
#tv_298{left:137px;bottom:784px;}
#tw_298{left:165px;bottom:784px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tx_298{left:137px;bottom:758px;}
#ty_298{left:165px;bottom:758px;letter-spacing:0.11px;}
#tz_298{left:165px;bottom:740px;letter-spacing:0.1px;word-spacing:0.02px;}
#t10_298{left:441px;bottom:740px;letter-spacing:0.13px;}
#t11_298{left:476px;bottom:740px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t12_298{left:165px;bottom:721px;letter-spacing:0.1px;word-spacing:0.03px;}
#t13_298{left:137px;bottom:695px;letter-spacing:0.12px;word-spacing:0.2px;}
#t14_298{left:137px;bottom:677px;letter-spacing:0.11px;word-spacing:1.19px;}
#t15_298{left:137px;bottom:659px;letter-spacing:0.12px;word-spacing:1.61px;}
#t16_298{left:138px;bottom:640px;letter-spacing:0.11px;}
#t17_298{left:138px;bottom:614px;}
#t18_298{left:165px;bottom:614px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t19_298{left:325px;bottom:614px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1a_298{left:165px;bottom:596px;letter-spacing:0.11px;word-spacing:-0.14px;}
#t1b_298{left:415px;bottom:596px;letter-spacing:0.08px;word-spacing:-0.03px;}
#t1c_298{left:541px;bottom:596px;letter-spacing:0.15px;}
#t1d_298{left:557px;bottom:596px;letter-spacing:0.09px;word-spacing:-0.13px;}
#t1e_298{left:657px;bottom:596px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t1f_298{left:165px;bottom:578px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1g_298{left:138px;bottom:552px;}
#t1h_298{left:165px;bottom:552px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1i_298{left:263px;bottom:552px;letter-spacing:0.1px;}
#t1j_298{left:165px;bottom:533px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1k_298{left:351px;bottom:533px;letter-spacing:0.08px;word-spacing:0.07px;}
#t1l_298{left:451px;bottom:533px;}
#t1m_298{left:138px;bottom:507px;}
#t1n_298{left:165px;bottom:507px;letter-spacing:0.13px;word-spacing:-0.54px;}
#t1o_298{left:246px;bottom:507px;letter-spacing:0.1px;word-spacing:-0.45px;}
#t1p_298{left:165px;bottom:489px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t1q_298{left:320px;bottom:489px;letter-spacing:0.08px;word-spacing:0.06px;}
#t1r_298{left:420px;bottom:489px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1s_298{left:165px;bottom:471px;letter-spacing:0.11px;}
#t1t_298{left:138px;bottom:434px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1u_298{left:236px;bottom:434px;letter-spacing:0.15px;}
#t1v_298{left:300px;bottom:432px;letter-spacing:0.13px;}
#t1w_298{left:326px;bottom:434px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1x_298{left:138px;bottom:405px;}
#t1y_298{left:165px;bottom:405px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1z_298{left:165px;bottom:387px;letter-spacing:0.09px;word-spacing:-0.51px;}
#t20_298{left:165px;bottom:369px;letter-spacing:0.09px;word-spacing:0.02px;}
#t21_298{left:138px;bottom:343px;}
#t22_298{left:165px;bottom:343px;letter-spacing:0.11px;word-spacing:-0.36px;}
#t23_298{left:165px;bottom:324px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t24_298{left:138px;bottom:298px;}
#t25_298{left:165px;bottom:298px;letter-spacing:0.09px;word-spacing:-0.14px;}
#t26_298{left:165px;bottom:280px;letter-spacing:0.1px;}
#t27_298{left:165px;bottom:262px;letter-spacing:0.11px;word-spacing:-0.18px;}
#t28_298{left:165px;bottom:243px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t29_298{left:165px;bottom:207px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2a_298{left:165px;bottom:188px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2b_298{left:138px;bottom:162px;}
#t2c_298{left:165px;bottom:162px;letter-spacing:0.11px;word-spacing:-0.19px;}
#t2d_298{left:165px;bottom:144px;letter-spacing:0.09px;}

.s1_298{font-size:15px;font-family:Arial-Bold_od1;color:#000;}
.s2_298{font-size:3px;font-family:Arial-Bold_od1;color:#7F7F7F;}
.s3_298{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_298{font-size:15px;font-family:TimesNewRomanPSMT_wq;color:#000;}
.s5_298{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s6_298{font-size:12px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.s7_298{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s8_298{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s9_298{font-size:15px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.sa_298{font-size:12px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.t.v0_298{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts298" type="text/css" >

@font-face {
	font-family: Arial-Bold_od1;
	src: url("fonts/Arial-Bold_od1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_wq;
	src: url("fonts/TimesNewRomanPSMT_wq.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_CourierNewPS-ItalicMT_ti;
	src: url("fonts/sub_CourierNewPS-ItalicMT_ti.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg298Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg298" style="-webkit-user-select: none;"><object width="935" height="1210" data="298/298.svg" type="image/svg+xml" id="pdf298" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_298" class="t s1_298">SC </span><span id="t2_298" class="t v0_298 s2_298">I</span><span id="t3_298" class="t s1_298">Store Conditional Word </span>
<span id="t4_298" class="t s3_298">MIPS® Architecture for Programmers Volume II-B: microMIPS32™ Instruction Set, Revision 6.05 </span><span id="t5_298" class="t s3_298">298 </span>
<span id="t6_298" class="t s4_298">• </span><span id="t7_298" class="t s4_298">A non-coherent store executed between an LL and SC sequence to the block of synchronizable physical memory </span>
<span id="t8_298" class="t s4_298">containing the word. </span>
<span id="t9_298" class="t s4_298">• </span><span id="ta_298" class="t s4_298">The instructions executed starting with the LL and ending with the SC do not lie in a 2048-byte contiguous </span>
<span id="tb_298" class="t s4_298">region of virtual memory. (The region does not have to be aligned, other than the alignment required for instruc- </span>
<span id="tc_298" class="t s4_298">tion words.) </span>
<span id="td_298" class="t s4_298">CACHE operations that are local to the processor executing the LL/SC sequence will result in unpredictable behav- </span>
<span id="te_298" class="t s4_298">iour of the SC if executed between the LL and SC, that is, they may cause the SC to fail where it could have suc- </span>
<span id="tf_298" class="t s4_298">ceeded. Non-local CACHE operations (address-type with coherent CCA) may cause an SC to fail on either the local </span>
<span id="tg_298" class="t s4_298">processor or on the remote processor in multiprocessor or multi-threaded systems. This definition of the effects of </span>
<span id="th_298" class="t s4_298">CACHE operations is mandated if </span><span id="ti_298" class="t s5_298">Config5 </span>
<span id="tj_298" class="t s6_298">LLB </span>
<span id="tk_298" class="t s4_298">=1. If </span><span id="tl_298" class="t s5_298">Config5 </span>
<span id="tm_298" class="t s6_298">LLB </span>
<span id="tn_298" class="t s4_298">=0, then CACHE effects are implementation-depen- </span>
<span id="to_298" class="t s4_298">dent. </span>
<span id="tp_298" class="t s4_298">The following conditions must be true or the result of the SC is not predictable—the SC may fail or succeed (if </span>
<span id="tq_298" class="t s5_298">Config5 </span>
<span id="tr_298" class="t s6_298">LLB </span>
<span id="ts_298" class="t s4_298">=1, then either success or failure is mandated, else the result is </span><span id="tt_298" class="t s7_298">UNPREDICTABLE</span><span id="tu_298" class="t s4_298">): </span>
<span id="tv_298" class="t s4_298">• </span><span id="tw_298" class="t s4_298">Execution of SC must have been preceded by execution of an LL instruction. </span>
<span id="tx_298" class="t s4_298">• </span><span id="ty_298" class="t s4_298">An RMW sequence executed without intervening events that would cause the SC to fail must use the same </span>
<span id="tz_298" class="t s4_298">address in the LL and SC. The address is the </span><span id="t10_298" class="t s8_298">same </span><span id="t11_298" class="t s4_298">if the virtual address, physical address, and cacheability &amp; </span>
<span id="t12_298" class="t s4_298">coherency attribute are identical. </span>
<span id="t13_298" class="t s4_298">Atomic RMW is provided only for synchronizable memory locations. A synchronizable memory location is one that </span>
<span id="t14_298" class="t s4_298">is associated with the state and logic necessary to implement the LL/SC semantics. Whether a memory location is </span>
<span id="t15_298" class="t s4_298">synchronizable depends on the processor and system configurations, and on the memory access type used for the </span>
<span id="t16_298" class="t s4_298">location: </span>
<span id="t17_298" class="t s4_298">• </span><span id="t18_298" class="t s7_298">Uniprocessor atomicity: </span><span id="t19_298" class="t s4_298">To provide atomic RMW on a single processor, all accesses to the location must be </span>
<span id="t1a_298" class="t s4_298">made with memory access type of either </span><span id="t1b_298" class="t s8_298">cached noncoherent </span><span id="t1c_298" class="t s4_298">or </span><span id="t1d_298" class="t s8_298">cached coherent</span><span id="t1e_298" class="t s4_298">. All accesses must be to one or </span>
<span id="t1f_298" class="t s4_298">the other access type, and they may not be mixed. </span>
<span id="t1g_298" class="t s4_298">• </span><span id="t1h_298" class="t s7_298">MP atomicity: </span><span id="t1i_298" class="t s4_298">To provide atomic RMW among multiple processors, all accesses to the location must be made </span>
<span id="t1j_298" class="t s4_298">with a memory access type of </span><span id="t1k_298" class="t s8_298">cached coherent</span><span id="t1l_298" class="t s4_298">. </span>
<span id="t1m_298" class="t s4_298">• </span><span id="t1n_298" class="t s7_298">I/O System: </span><span id="t1o_298" class="t s4_298">To provide atomic RMW with a coherent I/O system, all accesses to the location must be made with </span>
<span id="t1p_298" class="t s4_298">a memory access type of </span><span id="t1q_298" class="t s8_298">cached coherent</span><span id="t1r_298" class="t s4_298">. If the I/O system does not use coherent memory operations, then </span>
<span id="t1s_298" class="t s4_298">atomic RMW cannot be provided with respect to the I/O reads and writes. </span>
<span id="t1t_298" class="t s4_298">Release 6 (with </span><span id="t1u_298" class="t s9_298">Config5 </span>
<span id="t1v_298" class="t sa_298">ULS </span>
<span id="t1w_298" class="t s4_298">=1) formally defines support for uncached LL and SC with the following constraints. </span>
<span id="t1x_298" class="t s4_298">• </span><span id="t1y_298" class="t s4_298">Both LL and SC must be uncached, and the address must be defined as synchronizable in the system. If the </span>
<span id="t1z_298" class="t s4_298">address is non-synchronizable, then this may result in UNPREDICTABLE behavior. The recommended response </span>
<span id="t20_298" class="t s4_298">is that the sub-system report a Bus Error to the processor. </span>
<span id="t21_298" class="t s4_298">• </span><span id="t22_298" class="t s4_298">The use of uncached LL and SC is applicable to any address within the supported address range of the system, or </span>
<span id="t23_298" class="t s4_298">any system configuration, as long as the system implements means to monitor the sequence. </span>
<span id="t24_298" class="t s4_298">• </span><span id="t25_298" class="t s4_298">The SC that ends the sequence may fail locally, but never succeed locally within the processor. When it does not </span>
<span id="t26_298" class="t s4_298">fail locally, the SC must be issued to a “monitor” which is responsible for monitoring the address. This monitor </span>
<span id="t27_298" class="t s4_298">makes the final determination as to whether the SC fails or not, and communicates this to the processor that initi- </span>
<span id="t28_298" class="t s4_298">ated the sequence. </span>
<span id="t29_298" class="t s4_298">It is implementation dependent as to what form the monitor takes. It is however differentiated from cached LL </span>
<span id="t2a_298" class="t s4_298">and SC which rely on a coherence protocol to make the determination as to whether the sequence succeeds. </span>
<span id="t2b_298" class="t s4_298">• </span><span id="t2c_298" class="t s4_298">Same processor uncached (but not cached) stores will cause the sequence to fail if the store address matches that </span>
<span id="t2d_298" class="t s4_298">of the sequence. A cached store to the same address will cause UNPREDICTABLE behavior. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
