INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.2 INVERTERS/HDL Example 4.2.srcs/sources_1/imports/HDL Example 4.2 INVERTERS/inv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.2 INVERTERS/HDL Example 4.2.srcs/sim_1/imports/HDL Example 4.2 INVERTERS/TB_HDL Example 4_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HDL_Example_4_2
