==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 8ns.
@I [HLS-10] Setting target device to 'xq7z020cl400-1q'
@I [HLS-10] Analyzing design file 'sift_starter/src/dog.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-1101] Packing variable 'out.data.V' (sift_starter/src/dog.cpp:100) into a 24-bit variable.
@I [XFORM-502] Unrolling all loops for pipelining in function 'line_buffer::func' (sift_starter/src/dog.cpp:30:1).
@I [XFORM-501] Unrolling loop 'Loop-1' (sift_starter/src/dog.cpp:88) in function 'line_buffer::func' completely.
@I [XFORM-501] Unrolling loop 'Loop-2' (sift_starter/src/dog.h:30) in function 'line_buffer::func' completely.
@I [XFORM-501] Unrolling loop 'Loop-3' (sift_starter/src/dog.cpp:92) in function 'line_buffer::func' completely.
@I [XFORM-102] Partitioning array 'tmp.data.V' (sift_starter/src/dog.cpp:86) automatically.
@I [XFORM-102] Automatically partitioning small array 'line.delays.wp.V' (sift_starter/src/dog.cpp:102) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'line.delays.rp.V' (sift_starter/src/dog.cpp:102) completely based on array size.
@I [XFORM-101] Partitioning array 'line.delays.wp.V' (sift_starter/src/dog.cpp:102) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'line.delays.rp.V' (sift_starter/src/dog.cpp:102) in dimension 1 completely.
@I [XFORM-401] Performing if-conversion on hyperblock from (sift_starter/src/dog.cpp:64:3) to (sift_starter/src/dog.h:43:7) in function 'dog'... converting 4 basic blocks.
@W [XFORM-631] Renaming function 'line_buffer::func' (sift_starter/src/dog.cpp:79) into func.
@W [XFORM-631] Renaming function 'delay::func' (sift_starter/src/dog.cpp:68:2) into func.1.
@W [ANALYSIS-52] Found false intra dependency for variable 'delay.buffer.V'.
@W [ANALYSIS-52] Asserting false dependency between 'call' operation to function '_ssdm_op_SpecMemCore' and 'store' operation to variable 'delay.buffer.V' according to false dependency pragma(sift_starter/src/dog.cpp:73:1), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'call' operation to function '_ssdm_op_SpecMemCore' and 'load' operation 'delay.buffer.V.load'(sift_starter/src/dog.cpp:75:17) from variable 'delay.buffer.V' according to false dependency pragma(sift_starter/src/dog.cpp:73:1), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'delay.buffer.V' and 'call' operation to function '_ssdm_op_SpecMemCore' according to false dependency pragma(sift_starter/src/dog.cpp:73:1), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'delay.buffer.V' and 'load' operation 'delay.buffer.V.load'(sift_starter/src/dog.cpp:75:17) from variable 'delay.buffer.V' according to false dependency pragma(sift_starter/src/dog.cpp:73:1), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'delay.buffer.V.load'(sift_starter/src/dog.cpp:75:17) from variable 'delay.buffer.V' and 'call' operation to function '_ssdm_op_SpecMemCore' according to false dependency pragma(sift_starter/src/dog.cpp:73:1), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'delay.buffer.V.load'(sift_starter/src/dog.cpp:75:17) from variable 'delay.buffer.V' and 'store' operation to variable 'delay.buffer.V' according to false dependency pragma(sift_starter/src/dog.cpp:73:1), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Found false intra dependency for variable 'line_buffer.delay_outs.V' (sift_starter/src/dog.cpp:79).
@W [ANALYSIS-52] Found false intra dependency for variable 'line_buffer.delay_outs.V' (sift_starter/src/dog.cpp:79).
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'line_buffer.delay_outs.V.load.3'(sift_starter/src/dog.cpp:96:2) from variable 'line_buffer.delay_outs.V'(sift_starter/src/dog.cpp:79) and 'store' operation to variable 'line_buffer.delay_outs.V'(sift_starter/src/dog.cpp:79) according to false dependency pragma(sift_starter/src/dog.cpp:94:1), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'line_buffer.delay_outs.V'(sift_starter/src/dog.cpp:79) and 'load' operation 'line_buffer.delay_outs.V.load.3'(sift_starter/src/dog.cpp:96:2) from variable 'line_buffer.delay_outs.V'(sift_starter/src/dog.cpp:79) according to false dependency pragma(sift_starter/src/dog.cpp:94:1), this may lead to incorrect RTL generation.
@I [HLS-111] Elapsed time: 12.4116 seconds; current memory usage: 149 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dog' ...
@W [SYN-103] Legalizing function name 'dog_func.1' to 'dog_func_1'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dog_func_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'dog_func.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.040614 seconds; current memory usage: 149 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dog_func_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.020188 seconds; current memory usage: 149 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dog_func' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'dog_func'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between 'store' operation (sift_starter/src/dog.cpp:98) of variable 'call_ret', sift_starter/src/dog.cpp:98 on array 'line_buffer_delay_outs_V' and 'load' operation ('line_buffer_delay_outs_V_load_3', sift_starter/src/dog.cpp:96) on array 'line_buffer_delay_outs_V'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between 'store' operation (sift_starter/src/dog.cpp:98) of variable 'call_ret', sift_starter/src/dog.cpp:98 on array 'line_buffer_delay_outs_V' and 'load' operation ('line_buffer_delay_outs_V_load_3', sift_starter/src/dog.cpp:96) on array 'line_buffer_delay_outs_V'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 3, distance = 1)
   between 'store' operation (sift_starter/src/dog.cpp:98) of variable 'call_ret', sift_starter/src/dog.cpp:98 on array 'line_buffer_delay_outs_V' and 'load' operation ('line_buffer_delay_outs_V_load_3', sift_starter/src/dog.cpp:96) on array 'line_buffer_delay_outs_V'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 4, distance = 1)
   between 'store' operation (sift_starter/src/dog.cpp:98) of variable 'call_ret', sift_starter/src/dog.cpp:98 on array 'line_buffer_delay_outs_V' and 'load' operation ('line_buffer_delay_outs_V_load_3', sift_starter/src/dog.cpp:96) on array 'line_buffer_delay_outs_V'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 5, distance = 1)
   between 'call' operation ('tmp_4', sift_starter/src/dog.cpp:98) to 'dog_func.1' and 'call' operation ('tmp_s', sift_starter/src/dog.cpp:96) to 'dog_func.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 6, Depth: 7.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.10791 seconds; current memory usage: 149 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dog_func' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.068411 seconds; current memory usage: 150 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dog' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.134371 seconds; current memory usage: 150 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dog' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.094456 seconds; current memory usage: 150 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dog_func_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'dog_func_1'.
@I [HLS-111] Elapsed time: 0.045483 seconds; current memory usage: 151 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dog_func' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'dog_func'.
@I [HLS-111] Elapsed time: 0.121375 seconds; current memory usage: 152 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dog' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dog/in_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'dog/out_data_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'dog' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dog'.
@I [HLS-111] Elapsed time: 0.181505 seconds; current memory usage: 153 MB.
@I [RTMG-278] Implementing memory 'dog_line_delays_buffer_V_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dog_line_delay_outs_V_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for dog.
@I [VHDL-304] Generating VHDL RTL for dog.
@I [VLOG-307] Generating Verilog RTL for dog.
@I [HLS-112] Total elapsed time: 337.401 seconds; peak memory usage: 153 MB.
