bram_0.v,verilog,xil_defaultlib,../../../../baba_cpu.gen/sources_1/ip/bram_0/sim/bram_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
