# âš™ï¸ Advanced FCC Module for CNN Acceleration  
> Fully Connected Layer Hardware Accelerator implemented in Verilog (ZYBO Z7-20 + AXI4)

---

## ğŸ“Œ Project Overview

This project implements a **hardware-accelerated Fully Connected Layer (FCC)** for CNNs using Verilog HDL.  
It enhances the original multiplication-only FCC logic by supporting:

- âœ… Signed/Unsigned data handling
- âœ… Bias addition
- âœ… ReLU activation function
- âœ… AXI4 interface for communication with ARM core

Designed to run on **Xilinx ZYBO Z7-20 (Zynq-7000 SoC)** using **Vivado + Vitis**.

---

## ğŸ“ Directory Structure

Advanced_Fcc_module/
â”œâ”€â”€ src/ # Verilog source files
â”‚ â”œâ”€â”€ fcc_module.v # Core multiply-accumulate logic
â”‚ â”œâ”€â”€ relu_module.v # ReLU activation
â”‚ â”œâ”€â”€ top_axi.v # AXI4 interfaced top module
â”‚ â””â”€â”€ data_mover.v # Data flow management
â”œâ”€â”€ tb/ # Testbench files
â”œâ”€â”€ main.c # Vitis C source to test accelerator
â”œâ”€â”€ vivado_project/ # Vivado block design & constraints
â”œâ”€â”€ sim/ # Vivado simulation outputs
â””â”€â”€ README.md # This file

yaml
ë³µì‚¬
í¸ì§‘

---

## ğŸ”§ Technologies Used

| Tool         | Details                                   |
|--------------|--------------------------------------------|
| **HDL**      | Verilog                                    |
| **FPGA**     | ZYBO Z7-20 (Zynq-7000)                     |
| **Toolchain**| Vivado 2022.1, Vitis SDK                   |
| **Interface**| AXI4-Lite                                  |
| **C/Driver** | ARM-side control using main.c              |

---

## ğŸ“ Architecture

```txt
  Input â†’ FCC Module â†’ ReLU â†’ Result Register â†’ AXI Read
            â”‚            â”‚
         (bias)       (threshold=0)
Signed Handling: Supports signed input and weight multiplication

Bias: Applied after MAC operation

ReLU: Zeroes out negative values

AXI: Used for interfacing with ARM CPU

âœ… Functional Highlights
fcc_module.v: Multiply-Accumulate unit with signed input handling

relu_module.v: Implements assign out = (in > 0) ? in : 0;

top_axi.v: Memory-mapped AXI wrapper for FPGA â†” ARM interface

main.c: ARM-side driver to feed inputs and read outputs

ğŸ§ª Simulation & Testing
RTL simulation done via Vivado Simulation

main.c used to send random 8-bit signed inputs via AXI

Output result verified vs. software FCC output

ğŸ§¾ Result (Performance Comparison)
Method	Latency (Î¼s)
Software (C)	1898.18
Hardware (FPGA)	41.64
ğŸ”¥ Speedup	~45x faster

ğŸ¬ Demo
ğŸ“½ï¸ [YouTube Demo Link (Optional)]
ğŸ“ Simulation Report & Waveform Snapshots

ğŸ› ï¸ To Build & Run
ğŸ§± Vivado
Open Vivado â†’ Create project â†’ Import vivado_project/

Run Synthesis â†’ Generate Bitstream

Export to Vitis

ğŸ§  Vitis
Open Vitis â†’ New Application Project â†’ Link main.c

Build & Run on ZYBO Z7-20

ğŸ“Œ Author
Taehoon Kang (ê°•íƒœí›ˆ)
ğŸ“§ jjwkth1@gmail.com
ğŸ“— Naver Blog

