
sensores_juntos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a530  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000470  0800a788  0800a788  0000b788  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800abf8  0800abf8  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800abf8  0800abf8  0000bbf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac00  0800ac00  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac00  0800ac00  0000bc00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ac04  0800ac04  0000bc04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800ac08  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b8  200001d4  0800addc  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000058c  0800addc  0000c58c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011358  00000000  00000000  0000c20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fd8  00000000  00000000  0001d562  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  0001f540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a23  00000000  00000000  00020248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000206cd  00000000  00000000  00020c6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012990  00000000  00000000  00041338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6aba  00000000  00000000  00053cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011a782  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048ac  00000000  00000000  0011a7c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0011f074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	200001d4 	.word	0x200001d4
 8000274:	00000000 	.word	0x00000000
 8000278:	0800a770 	.word	0x0800a770

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	200001d8 	.word	0x200001d8
 8000294:	0800a770 	.word	0x0800a770

08000298 <strlen>:
 8000298:	4603      	mov	r3, r0
 800029a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800029e:	2a00      	cmp	r2, #0
 80002a0:	d1fb      	bne.n	800029a <strlen+0x2>
 80002a2:	1a18      	subs	r0, r3, r0
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr

080002a8 <__aeabi_drsub>:
 80002a8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	e002      	b.n	80002b4 <__adddf3>
 80002ae:	bf00      	nop

080002b0 <__aeabi_dsub>:
 80002b0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b4 <__adddf3>:
 80002b4:	b530      	push	{r4, r5, lr}
 80002b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002be:	ea94 0f05 	teq	r4, r5
 80002c2:	bf08      	it	eq
 80002c4:	ea90 0f02 	teqeq	r0, r2
 80002c8:	bf1f      	itttt	ne
 80002ca:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ce:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002da:	f000 80e2 	beq.w	80004a2 <__adddf3+0x1ee>
 80002de:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e6:	bfb8      	it	lt
 80002e8:	426d      	neglt	r5, r5
 80002ea:	dd0c      	ble.n	8000306 <__adddf3+0x52>
 80002ec:	442c      	add	r4, r5
 80002ee:	ea80 0202 	eor.w	r2, r0, r2
 80002f2:	ea81 0303 	eor.w	r3, r1, r3
 80002f6:	ea82 0000 	eor.w	r0, r2, r0
 80002fa:	ea83 0101 	eor.w	r1, r3, r1
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	2d36      	cmp	r5, #54	@ 0x36
 8000308:	bf88      	it	hi
 800030a:	bd30      	pophi	{r4, r5, pc}
 800030c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000310:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000314:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000318:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x70>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000328:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800032c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000330:	d002      	beq.n	8000338 <__adddf3+0x84>
 8000332:	4252      	negs	r2, r2
 8000334:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000338:	ea94 0f05 	teq	r4, r5
 800033c:	f000 80a7 	beq.w	800048e <__adddf3+0x1da>
 8000340:	f1a4 0401 	sub.w	r4, r4, #1
 8000344:	f1d5 0e20 	rsbs	lr, r5, #32
 8000348:	db0d      	blt.n	8000366 <__adddf3+0xb2>
 800034a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034e:	fa22 f205 	lsr.w	r2, r2, r5
 8000352:	1880      	adds	r0, r0, r2
 8000354:	f141 0100 	adc.w	r1, r1, #0
 8000358:	fa03 f20e 	lsl.w	r2, r3, lr
 800035c:	1880      	adds	r0, r0, r2
 800035e:	fa43 f305 	asr.w	r3, r3, r5
 8000362:	4159      	adcs	r1, r3
 8000364:	e00e      	b.n	8000384 <__adddf3+0xd0>
 8000366:	f1a5 0520 	sub.w	r5, r5, #32
 800036a:	f10e 0e20 	add.w	lr, lr, #32
 800036e:	2a01      	cmp	r2, #1
 8000370:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000374:	bf28      	it	cs
 8000376:	f04c 0c02 	orrcs.w	ip, ip, #2
 800037a:	fa43 f305 	asr.w	r3, r3, r5
 800037e:	18c0      	adds	r0, r0, r3
 8000380:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000384:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000388:	d507      	bpl.n	800039a <__adddf3+0xe6>
 800038a:	f04f 0e00 	mov.w	lr, #0
 800038e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000392:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000396:	eb6e 0101 	sbc.w	r1, lr, r1
 800039a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039e:	d31b      	bcc.n	80003d8 <__adddf3+0x124>
 80003a0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a4:	d30c      	bcc.n	80003c0 <__adddf3+0x10c>
 80003a6:	0849      	lsrs	r1, r1, #1
 80003a8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b0:	f104 0401 	add.w	r4, r4, #1
 80003b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003bc:	f080 809a 	bcs.w	80004f4 <__adddf3+0x240>
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c4:	bf08      	it	eq
 80003c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ca:	f150 0000 	adcs.w	r0, r0, #0
 80003ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003d2:	ea41 0105 	orr.w	r1, r1, r5
 80003d6:	bd30      	pop	{r4, r5, pc}
 80003d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003dc:	4140      	adcs	r0, r0
 80003de:	eb41 0101 	adc.w	r1, r1, r1
 80003e2:	3c01      	subs	r4, #1
 80003e4:	bf28      	it	cs
 80003e6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ea:	d2e9      	bcs.n	80003c0 <__adddf3+0x10c>
 80003ec:	f091 0f00 	teq	r1, #0
 80003f0:	bf04      	itt	eq
 80003f2:	4601      	moveq	r1, r0
 80003f4:	2000      	moveq	r0, #0
 80003f6:	fab1 f381 	clz	r3, r1
 80003fa:	bf08      	it	eq
 80003fc:	3320      	addeq	r3, #32
 80003fe:	f1a3 030b 	sub.w	r3, r3, #11
 8000402:	f1b3 0220 	subs.w	r2, r3, #32
 8000406:	da0c      	bge.n	8000422 <__adddf3+0x16e>
 8000408:	320c      	adds	r2, #12
 800040a:	dd08      	ble.n	800041e <__adddf3+0x16a>
 800040c:	f102 0c14 	add.w	ip, r2, #20
 8000410:	f1c2 020c 	rsb	r2, r2, #12
 8000414:	fa01 f00c 	lsl.w	r0, r1, ip
 8000418:	fa21 f102 	lsr.w	r1, r1, r2
 800041c:	e00c      	b.n	8000438 <__adddf3+0x184>
 800041e:	f102 0214 	add.w	r2, r2, #20
 8000422:	bfd8      	it	le
 8000424:	f1c2 0c20 	rsble	ip, r2, #32
 8000428:	fa01 f102 	lsl.w	r1, r1, r2
 800042c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000430:	bfdc      	itt	le
 8000432:	ea41 010c 	orrle.w	r1, r1, ip
 8000436:	4090      	lslle	r0, r2
 8000438:	1ae4      	subs	r4, r4, r3
 800043a:	bfa2      	ittt	ge
 800043c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000440:	4329      	orrge	r1, r5
 8000442:	bd30      	popge	{r4, r5, pc}
 8000444:	ea6f 0404 	mvn.w	r4, r4
 8000448:	3c1f      	subs	r4, #31
 800044a:	da1c      	bge.n	8000486 <__adddf3+0x1d2>
 800044c:	340c      	adds	r4, #12
 800044e:	dc0e      	bgt.n	800046e <__adddf3+0x1ba>
 8000450:	f104 0414 	add.w	r4, r4, #20
 8000454:	f1c4 0220 	rsb	r2, r4, #32
 8000458:	fa20 f004 	lsr.w	r0, r0, r4
 800045c:	fa01 f302 	lsl.w	r3, r1, r2
 8000460:	ea40 0003 	orr.w	r0, r0, r3
 8000464:	fa21 f304 	lsr.w	r3, r1, r4
 8000468:	ea45 0103 	orr.w	r1, r5, r3
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f1c4 040c 	rsb	r4, r4, #12
 8000472:	f1c4 0220 	rsb	r2, r4, #32
 8000476:	fa20 f002 	lsr.w	r0, r0, r2
 800047a:	fa01 f304 	lsl.w	r3, r1, r4
 800047e:	ea40 0003 	orr.w	r0, r0, r3
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	fa21 f004 	lsr.w	r0, r1, r4
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f094 0f00 	teq	r4, #0
 8000492:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000496:	bf06      	itte	eq
 8000498:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800049c:	3401      	addeq	r4, #1
 800049e:	3d01      	subne	r5, #1
 80004a0:	e74e      	b.n	8000340 <__adddf3+0x8c>
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf18      	it	ne
 80004a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ac:	d029      	beq.n	8000502 <__adddf3+0x24e>
 80004ae:	ea94 0f05 	teq	r4, r5
 80004b2:	bf08      	it	eq
 80004b4:	ea90 0f02 	teqeq	r0, r2
 80004b8:	d005      	beq.n	80004c6 <__adddf3+0x212>
 80004ba:	ea54 0c00 	orrs.w	ip, r4, r0
 80004be:	bf04      	itt	eq
 80004c0:	4619      	moveq	r1, r3
 80004c2:	4610      	moveq	r0, r2
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	ea91 0f03 	teq	r1, r3
 80004ca:	bf1e      	ittt	ne
 80004cc:	2100      	movne	r1, #0
 80004ce:	2000      	movne	r0, #0
 80004d0:	bd30      	popne	{r4, r5, pc}
 80004d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d6:	d105      	bne.n	80004e4 <__adddf3+0x230>
 80004d8:	0040      	lsls	r0, r0, #1
 80004da:	4149      	adcs	r1, r1
 80004dc:	bf28      	it	cs
 80004de:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e8:	bf3c      	itt	cc
 80004ea:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ee:	bd30      	popcc	{r4, r5, pc}
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004fc:	f04f 0000 	mov.w	r0, #0
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000506:	bf1a      	itte	ne
 8000508:	4619      	movne	r1, r3
 800050a:	4610      	movne	r0, r2
 800050c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000510:	bf1c      	itt	ne
 8000512:	460b      	movne	r3, r1
 8000514:	4602      	movne	r2, r0
 8000516:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800051a:	bf06      	itte	eq
 800051c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000520:	ea91 0f03 	teqeq	r1, r3
 8000524:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	bf00      	nop

0800052c <__aeabi_ui2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f04f 0500 	mov.w	r5, #0
 8000544:	f04f 0100 	mov.w	r1, #0
 8000548:	e750      	b.n	80003ec <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_i2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000564:	bf48      	it	mi
 8000566:	4240      	negmi	r0, r0
 8000568:	f04f 0100 	mov.w	r1, #0
 800056c:	e73e      	b.n	80003ec <__adddf3+0x138>
 800056e:	bf00      	nop

08000570 <__aeabi_f2d>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000576:	ea4f 0131 	mov.w	r1, r1, rrx
 800057a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057e:	bf1f      	itttt	ne
 8000580:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000584:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000588:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800058c:	4770      	bxne	lr
 800058e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000592:	bf08      	it	eq
 8000594:	4770      	bxeq	lr
 8000596:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800059a:	bf04      	itt	eq
 800059c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b0:	e71c      	b.n	80003ec <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aed8 	beq.w	800039a <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6bd      	b.n	800039a <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__gedf2>:
 8000a44:	f04f 3cff 	mov.w	ip, #4294967295
 8000a48:	e006      	b.n	8000a58 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__ledf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	e002      	b.n	8000a58 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__cmpdf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6e:	d01b      	beq.n	8000aa8 <__cmpdf2+0x54>
 8000a70:	b001      	add	sp, #4
 8000a72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a76:	bf0c      	ite	eq
 8000a78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a7c:	ea91 0f03 	teqne	r1, r3
 8000a80:	bf02      	ittt	eq
 8000a82:	ea90 0f02 	teqeq	r0, r2
 8000a86:	2000      	moveq	r0, #0
 8000a88:	4770      	bxeq	lr
 8000a8a:	f110 0f00 	cmn.w	r0, #0
 8000a8e:	ea91 0f03 	teq	r1, r3
 8000a92:	bf58      	it	pl
 8000a94:	4299      	cmppl	r1, r3
 8000a96:	bf08      	it	eq
 8000a98:	4290      	cmpeq	r0, r2
 8000a9a:	bf2c      	ite	cs
 8000a9c:	17d8      	asrcs	r0, r3, #31
 8000a9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aa2:	f040 0001 	orr.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__cmpdf2+0x64>
 8000ab2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab6:	d107      	bne.n	8000ac8 <__cmpdf2+0x74>
 8000ab8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d1d6      	bne.n	8000a70 <__cmpdf2+0x1c>
 8000ac2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac6:	d0d3      	beq.n	8000a70 <__cmpdf2+0x1c>
 8000ac8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdrcmple>:
 8000ad0:	4684      	mov	ip, r0
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4662      	mov	r2, ip
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4663      	mov	r3, ip
 8000adc:	e000      	b.n	8000ae0 <__aeabi_cdcmpeq>
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdcmpeq>:
 8000ae0:	b501      	push	{r0, lr}
 8000ae2:	f7ff ffb7 	bl	8000a54 <__cmpdf2>
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	bf48      	it	mi
 8000aea:	f110 0f00 	cmnmi.w	r0, #0
 8000aee:	bd01      	pop	{r0, pc}

08000af0 <__aeabi_dcmpeq>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff fff4 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000af8:	bf0c      	ite	eq
 8000afa:	2001      	moveq	r0, #1
 8000afc:	2000      	movne	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmplt>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffea 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b0c:	bf34      	ite	cc
 8000b0e:	2001      	movcc	r0, #1
 8000b10:	2000      	movcs	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmple>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffe0 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpge>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffce 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b34:	bf94      	ite	ls
 8000b36:	2001      	movls	r0, #1
 8000b38:	2000      	movhi	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpgt>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffc4 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b48:	bf34      	ite	cc
 8000b4a:	2001      	movcc	r0, #1
 8000b4c:	2000      	movcs	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpun>:
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x10>
 8000b5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b62:	d10a      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x20>
 8000b6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0001 	mov.w	r0, #1
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2iz>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b88:	d215      	bcs.n	8000bb6 <__aeabi_d2iz+0x36>
 8000b8a:	d511      	bpl.n	8000bb0 <__aeabi_d2iz+0x30>
 8000b8c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b94:	d912      	bls.n	8000bbc <__aeabi_d2iz+0x3c>
 8000b96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ba2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ba6:	fa23 f002 	lsr.w	r0, r3, r2
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bba:	d105      	bne.n	8000bc8 <__aeabi_d2iz+0x48>
 8000bbc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc0:	bf08      	it	eq
 8000bc2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_d2f>:
 8000bd0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd8:	bf24      	itt	cs
 8000bda:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bde:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000be2:	d90d      	bls.n	8000c00 <__aeabi_d2f+0x30>
 8000be4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bec:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bf4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf8:	bf08      	it	eq
 8000bfa:	f020 0001 	biceq.w	r0, r0, #1
 8000bfe:	4770      	bx	lr
 8000c00:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c04:	d121      	bne.n	8000c4a <__aeabi_d2f+0x7a>
 8000c06:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c0a:	bfbc      	itt	lt
 8000c0c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c10:	4770      	bxlt	lr
 8000c12:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c16:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c1a:	f1c2 0218 	rsb	r2, r2, #24
 8000c1e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c22:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c26:	fa20 f002 	lsr.w	r0, r0, r2
 8000c2a:	bf18      	it	ne
 8000c2c:	f040 0001 	orrne.w	r0, r0, #1
 8000c30:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c34:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c38:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c3c:	ea40 000c 	orr.w	r0, r0, ip
 8000c40:	fa23 f302 	lsr.w	r3, r3, r2
 8000c44:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c48:	e7cc      	b.n	8000be4 <__aeabi_d2f+0x14>
 8000c4a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4e:	d107      	bne.n	8000c60 <__aeabi_d2f+0x90>
 8000c50:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c54:	bf1e      	ittt	ne
 8000c56:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c5a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c5e:	4770      	bxne	lr
 8000c60:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c64:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c68:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop

08000c70 <__aeabi_uldivmod>:
 8000c70:	b953      	cbnz	r3, 8000c88 <__aeabi_uldivmod+0x18>
 8000c72:	b94a      	cbnz	r2, 8000c88 <__aeabi_uldivmod+0x18>
 8000c74:	2900      	cmp	r1, #0
 8000c76:	bf08      	it	eq
 8000c78:	2800      	cmpeq	r0, #0
 8000c7a:	bf1c      	itt	ne
 8000c7c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c80:	f04f 30ff 	movne.w	r0, #4294967295
 8000c84:	f000 b9b0 	b.w	8000fe8 <__aeabi_idiv0>
 8000c88:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c8c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c90:	f000 f806 	bl	8000ca0 <__udivmoddi4>
 8000c94:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c9c:	b004      	add	sp, #16
 8000c9e:	4770      	bx	lr

08000ca0 <__udivmoddi4>:
 8000ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ca4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000ca6:	4688      	mov	r8, r1
 8000ca8:	4604      	mov	r4, r0
 8000caa:	468e      	mov	lr, r1
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d14a      	bne.n	8000d46 <__udivmoddi4+0xa6>
 8000cb0:	428a      	cmp	r2, r1
 8000cb2:	4617      	mov	r7, r2
 8000cb4:	d95f      	bls.n	8000d76 <__udivmoddi4+0xd6>
 8000cb6:	fab2 f682 	clz	r6, r2
 8000cba:	b14e      	cbz	r6, 8000cd0 <__udivmoddi4+0x30>
 8000cbc:	f1c6 0320 	rsb	r3, r6, #32
 8000cc0:	fa01 fe06 	lsl.w	lr, r1, r6
 8000cc4:	40b7      	lsls	r7, r6
 8000cc6:	40b4      	lsls	r4, r6
 8000cc8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ccc:	ea43 0e0e 	orr.w	lr, r3, lr
 8000cd0:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cd4:	fa1f fc87 	uxth.w	ip, r7
 8000cd8:	0c23      	lsrs	r3, r4, #16
 8000cda:	fbbe f1f8 	udiv	r1, lr, r8
 8000cde:	fb08 ee11 	mls	lr, r8, r1, lr
 8000ce2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ce6:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000cea:	429a      	cmp	r2, r3
 8000cec:	d907      	bls.n	8000cfe <__udivmoddi4+0x5e>
 8000cee:	18fb      	adds	r3, r7, r3
 8000cf0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cf4:	d202      	bcs.n	8000cfc <__udivmoddi4+0x5c>
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	f200 8154 	bhi.w	8000fa4 <__udivmoddi4+0x304>
 8000cfc:	4601      	mov	r1, r0
 8000cfe:	1a9b      	subs	r3, r3, r2
 8000d00:	b2a2      	uxth	r2, r4
 8000d02:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d06:	fb08 3310 	mls	r3, r8, r0, r3
 8000d0a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d0e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000d12:	4594      	cmp	ip, r2
 8000d14:	d90b      	bls.n	8000d2e <__udivmoddi4+0x8e>
 8000d16:	18ba      	adds	r2, r7, r2
 8000d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1c:	bf2c      	ite	cs
 8000d1e:	2401      	movcs	r4, #1
 8000d20:	2400      	movcc	r4, #0
 8000d22:	4594      	cmp	ip, r2
 8000d24:	d902      	bls.n	8000d2c <__udivmoddi4+0x8c>
 8000d26:	2c00      	cmp	r4, #0
 8000d28:	f000 813f 	beq.w	8000faa <__udivmoddi4+0x30a>
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d32:	eba2 020c 	sub.w	r2, r2, ip
 8000d36:	2100      	movs	r1, #0
 8000d38:	b11d      	cbz	r5, 8000d42 <__udivmoddi4+0xa2>
 8000d3a:	40f2      	lsrs	r2, r6
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	e9c5 2300 	strd	r2, r3, [r5]
 8000d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d46:	428b      	cmp	r3, r1
 8000d48:	d905      	bls.n	8000d56 <__udivmoddi4+0xb6>
 8000d4a:	b10d      	cbz	r5, 8000d50 <__udivmoddi4+0xb0>
 8000d4c:	e9c5 0100 	strd	r0, r1, [r5]
 8000d50:	2100      	movs	r1, #0
 8000d52:	4608      	mov	r0, r1
 8000d54:	e7f5      	b.n	8000d42 <__udivmoddi4+0xa2>
 8000d56:	fab3 f183 	clz	r1, r3
 8000d5a:	2900      	cmp	r1, #0
 8000d5c:	d14e      	bne.n	8000dfc <__udivmoddi4+0x15c>
 8000d5e:	4543      	cmp	r3, r8
 8000d60:	f0c0 8112 	bcc.w	8000f88 <__udivmoddi4+0x2e8>
 8000d64:	4282      	cmp	r2, r0
 8000d66:	f240 810f 	bls.w	8000f88 <__udivmoddi4+0x2e8>
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	2d00      	cmp	r5, #0
 8000d6e:	d0e8      	beq.n	8000d42 <__udivmoddi4+0xa2>
 8000d70:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d74:	e7e5      	b.n	8000d42 <__udivmoddi4+0xa2>
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	f000 80ac 	beq.w	8000ed4 <__udivmoddi4+0x234>
 8000d7c:	fab2 f682 	clz	r6, r2
 8000d80:	2e00      	cmp	r6, #0
 8000d82:	f040 80bb 	bne.w	8000efc <__udivmoddi4+0x25c>
 8000d86:	1a8b      	subs	r3, r1, r2
 8000d88:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000d8c:	b2bc      	uxth	r4, r7
 8000d8e:	2101      	movs	r1, #1
 8000d90:	0c02      	lsrs	r2, r0, #16
 8000d92:	b280      	uxth	r0, r0
 8000d94:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d98:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d9c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000da0:	fb04 f20c 	mul.w	r2, r4, ip
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d90e      	bls.n	8000dc6 <__udivmoddi4+0x126>
 8000da8:	18fb      	adds	r3, r7, r3
 8000daa:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dae:	bf2c      	ite	cs
 8000db0:	f04f 0901 	movcs.w	r9, #1
 8000db4:	f04f 0900 	movcc.w	r9, #0
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d903      	bls.n	8000dc4 <__udivmoddi4+0x124>
 8000dbc:	f1b9 0f00 	cmp.w	r9, #0
 8000dc0:	f000 80ec 	beq.w	8000f9c <__udivmoddi4+0x2fc>
 8000dc4:	46c4      	mov	ip, r8
 8000dc6:	1a9b      	subs	r3, r3, r2
 8000dc8:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dcc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000dd0:	fb04 f408 	mul.w	r4, r4, r8
 8000dd4:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000dd8:	4294      	cmp	r4, r2
 8000dda:	d90b      	bls.n	8000df4 <__udivmoddi4+0x154>
 8000ddc:	18ba      	adds	r2, r7, r2
 8000dde:	f108 33ff 	add.w	r3, r8, #4294967295
 8000de2:	bf2c      	ite	cs
 8000de4:	2001      	movcs	r0, #1
 8000de6:	2000      	movcc	r0, #0
 8000de8:	4294      	cmp	r4, r2
 8000dea:	d902      	bls.n	8000df2 <__udivmoddi4+0x152>
 8000dec:	2800      	cmp	r0, #0
 8000dee:	f000 80d1 	beq.w	8000f94 <__udivmoddi4+0x2f4>
 8000df2:	4698      	mov	r8, r3
 8000df4:	1b12      	subs	r2, r2, r4
 8000df6:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000dfa:	e79d      	b.n	8000d38 <__udivmoddi4+0x98>
 8000dfc:	f1c1 0620 	rsb	r6, r1, #32
 8000e00:	408b      	lsls	r3, r1
 8000e02:	fa08 f401 	lsl.w	r4, r8, r1
 8000e06:	fa00 f901 	lsl.w	r9, r0, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	fa28 f806 	lsr.w	r8, r8, r6
 8000e12:	408a      	lsls	r2, r1
 8000e14:	431f      	orrs	r7, r3
 8000e16:	fa20 f306 	lsr.w	r3, r0, r6
 8000e1a:	0c38      	lsrs	r0, r7, #16
 8000e1c:	4323      	orrs	r3, r4
 8000e1e:	fa1f fc87 	uxth.w	ip, r7
 8000e22:	0c1c      	lsrs	r4, r3, #16
 8000e24:	fbb8 fef0 	udiv	lr, r8, r0
 8000e28:	fb00 881e 	mls	r8, r0, lr, r8
 8000e2c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000e30:	fb0e f80c 	mul.w	r8, lr, ip
 8000e34:	45a0      	cmp	r8, r4
 8000e36:	d90e      	bls.n	8000e56 <__udivmoddi4+0x1b6>
 8000e38:	193c      	adds	r4, r7, r4
 8000e3a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e3e:	bf2c      	ite	cs
 8000e40:	f04f 0b01 	movcs.w	fp, #1
 8000e44:	f04f 0b00 	movcc.w	fp, #0
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	d903      	bls.n	8000e54 <__udivmoddi4+0x1b4>
 8000e4c:	f1bb 0f00 	cmp.w	fp, #0
 8000e50:	f000 80b8 	beq.w	8000fc4 <__udivmoddi4+0x324>
 8000e54:	46d6      	mov	lr, sl
 8000e56:	eba4 0408 	sub.w	r4, r4, r8
 8000e5a:	fa1f f883 	uxth.w	r8, r3
 8000e5e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e62:	fb00 4413 	mls	r4, r0, r3, r4
 8000e66:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e6a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000e6e:	45a4      	cmp	ip, r4
 8000e70:	d90e      	bls.n	8000e90 <__udivmoddi4+0x1f0>
 8000e72:	193c      	adds	r4, r7, r4
 8000e74:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e78:	bf2c      	ite	cs
 8000e7a:	f04f 0801 	movcs.w	r8, #1
 8000e7e:	f04f 0800 	movcc.w	r8, #0
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d903      	bls.n	8000e8e <__udivmoddi4+0x1ee>
 8000e86:	f1b8 0f00 	cmp.w	r8, #0
 8000e8a:	f000 809f 	beq.w	8000fcc <__udivmoddi4+0x32c>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e94:	eba4 040c 	sub.w	r4, r4, ip
 8000e98:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e9c:	4564      	cmp	r4, ip
 8000e9e:	4673      	mov	r3, lr
 8000ea0:	46e0      	mov	r8, ip
 8000ea2:	d302      	bcc.n	8000eaa <__udivmoddi4+0x20a>
 8000ea4:	d107      	bne.n	8000eb6 <__udivmoddi4+0x216>
 8000ea6:	45f1      	cmp	r9, lr
 8000ea8:	d205      	bcs.n	8000eb6 <__udivmoddi4+0x216>
 8000eaa:	ebbe 0302 	subs.w	r3, lr, r2
 8000eae:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb2:	3801      	subs	r0, #1
 8000eb4:	46e0      	mov	r8, ip
 8000eb6:	b15d      	cbz	r5, 8000ed0 <__udivmoddi4+0x230>
 8000eb8:	ebb9 0203 	subs.w	r2, r9, r3
 8000ebc:	eb64 0408 	sbc.w	r4, r4, r8
 8000ec0:	fa04 f606 	lsl.w	r6, r4, r6
 8000ec4:	fa22 f301 	lsr.w	r3, r2, r1
 8000ec8:	40cc      	lsrs	r4, r1
 8000eca:	431e      	orrs	r6, r3
 8000ecc:	e9c5 6400 	strd	r6, r4, [r5]
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	e736      	b.n	8000d42 <__udivmoddi4+0xa2>
 8000ed4:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ed8:	0c01      	lsrs	r1, r0, #16
 8000eda:	4614      	mov	r4, r2
 8000edc:	b280      	uxth	r0, r0
 8000ede:	4696      	mov	lr, r2
 8000ee0:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	4690      	mov	r8, r2
 8000ee8:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000eec:	4610      	mov	r0, r2
 8000eee:	fbb1 f1f2 	udiv	r1, r1, r2
 8000ef2:	eba3 0308 	sub.w	r3, r3, r8
 8000ef6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000efa:	e74b      	b.n	8000d94 <__udivmoddi4+0xf4>
 8000efc:	40b7      	lsls	r7, r6
 8000efe:	f1c6 0320 	rsb	r3, r6, #32
 8000f02:	fa01 f206 	lsl.w	r2, r1, r6
 8000f06:	fa21 f803 	lsr.w	r8, r1, r3
 8000f0a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f0e:	fa20 f303 	lsr.w	r3, r0, r3
 8000f12:	b2bc      	uxth	r4, r7
 8000f14:	40b0      	lsls	r0, r6
 8000f16:	4313      	orrs	r3, r2
 8000f18:	0c02      	lsrs	r2, r0, #16
 8000f1a:	0c19      	lsrs	r1, r3, #16
 8000f1c:	b280      	uxth	r0, r0
 8000f1e:	fbb8 f9fe 	udiv	r9, r8, lr
 8000f22:	fb0e 8819 	mls	r8, lr, r9, r8
 8000f26:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f2a:	fb09 f804 	mul.w	r8, r9, r4
 8000f2e:	4588      	cmp	r8, r1
 8000f30:	d951      	bls.n	8000fd6 <__udivmoddi4+0x336>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f109 3cff 	add.w	ip, r9, #4294967295
 8000f38:	bf2c      	ite	cs
 8000f3a:	f04f 0a01 	movcs.w	sl, #1
 8000f3e:	f04f 0a00 	movcc.w	sl, #0
 8000f42:	4588      	cmp	r8, r1
 8000f44:	d902      	bls.n	8000f4c <__udivmoddi4+0x2ac>
 8000f46:	f1ba 0f00 	cmp.w	sl, #0
 8000f4a:	d031      	beq.n	8000fb0 <__udivmoddi4+0x310>
 8000f4c:	eba1 0108 	sub.w	r1, r1, r8
 8000f50:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f54:	fb09 f804 	mul.w	r8, r9, r4
 8000f58:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f62:	4543      	cmp	r3, r8
 8000f64:	d235      	bcs.n	8000fd2 <__udivmoddi4+0x332>
 8000f66:	18fb      	adds	r3, r7, r3
 8000f68:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f6c:	bf2c      	ite	cs
 8000f6e:	f04f 0a01 	movcs.w	sl, #1
 8000f72:	f04f 0a00 	movcc.w	sl, #0
 8000f76:	4543      	cmp	r3, r8
 8000f78:	d2bb      	bcs.n	8000ef2 <__udivmoddi4+0x252>
 8000f7a:	f1ba 0f00 	cmp.w	sl, #0
 8000f7e:	d1b8      	bne.n	8000ef2 <__udivmoddi4+0x252>
 8000f80:	f1a9 0102 	sub.w	r1, r9, #2
 8000f84:	443b      	add	r3, r7
 8000f86:	e7b4      	b.n	8000ef2 <__udivmoddi4+0x252>
 8000f88:	1a84      	subs	r4, r0, r2
 8000f8a:	eb68 0203 	sbc.w	r2, r8, r3
 8000f8e:	2001      	movs	r0, #1
 8000f90:	4696      	mov	lr, r2
 8000f92:	e6eb      	b.n	8000d6c <__udivmoddi4+0xcc>
 8000f94:	443a      	add	r2, r7
 8000f96:	f1a8 0802 	sub.w	r8, r8, #2
 8000f9a:	e72b      	b.n	8000df4 <__udivmoddi4+0x154>
 8000f9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa0:	443b      	add	r3, r7
 8000fa2:	e710      	b.n	8000dc6 <__udivmoddi4+0x126>
 8000fa4:	3902      	subs	r1, #2
 8000fa6:	443b      	add	r3, r7
 8000fa8:	e6a9      	b.n	8000cfe <__udivmoddi4+0x5e>
 8000faa:	443a      	add	r2, r7
 8000fac:	3802      	subs	r0, #2
 8000fae:	e6be      	b.n	8000d2e <__udivmoddi4+0x8e>
 8000fb0:	eba7 0808 	sub.w	r8, r7, r8
 8000fb4:	f1a9 0c02 	sub.w	ip, r9, #2
 8000fb8:	4441      	add	r1, r8
 8000fba:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fbe:	fb09 f804 	mul.w	r8, r9, r4
 8000fc2:	e7c9      	b.n	8000f58 <__udivmoddi4+0x2b8>
 8000fc4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fc8:	443c      	add	r4, r7
 8000fca:	e744      	b.n	8000e56 <__udivmoddi4+0x1b6>
 8000fcc:	3b02      	subs	r3, #2
 8000fce:	443c      	add	r4, r7
 8000fd0:	e75e      	b.n	8000e90 <__udivmoddi4+0x1f0>
 8000fd2:	4649      	mov	r1, r9
 8000fd4:	e78d      	b.n	8000ef2 <__udivmoddi4+0x252>
 8000fd6:	eba1 0108 	sub.w	r1, r1, r8
 8000fda:	46cc      	mov	ip, r9
 8000fdc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe0:	fb09 f804 	mul.w	r8, r9, r4
 8000fe4:	e7b8      	b.n	8000f58 <__udivmoddi4+0x2b8>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	0000      	movs	r0, r0
	...

08000ff0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff6:	f001 fa07 	bl	8002408 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ffa:	f000 fa0b 	bl	8001414 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ffe:	f000 fb43 	bl	8001688 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001002:	f000 fa69 	bl	80014d8 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001006:	f000 faa7 	bl	8001558 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800100a:	f000 faf1 	bl	80015f0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  //------------ACELEROMETRO--------------
  datos.startMeasure=false;
 800100e:	4bb6      	ldr	r3, [pc, #728]	@ (80012e8 <main+0x2f8>)
 8001010:	2200      	movs	r2, #0
 8001012:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  datos.x_axis=0;
 8001016:	4bb4      	ldr	r3, [pc, #720]	@ (80012e8 <main+0x2f8>)
 8001018:	f04f 0200 	mov.w	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
  datos.y_axis=0;
 800101e:	4bb2      	ldr	r3, [pc, #712]	@ (80012e8 <main+0x2f8>)
 8001020:	f04f 0200 	mov.w	r2, #0
 8001024:	605a      	str	r2, [r3, #4]
  datos.z_axis=0;
 8001026:	4bb0      	ldr	r3, [pc, #704]	@ (80012e8 <main+0x2f8>)
 8001028:	f04f 0200 	mov.w	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  datos.acelX_filtrada=0;
 800102e:	4bae      	ldr	r3, [pc, #696]	@ (80012e8 <main+0x2f8>)
 8001030:	f04f 0200 	mov.w	r2, #0
 8001034:	60da      	str	r2, [r3, #12]
  datos.acelY_filtrada=0;
 8001036:	4bac      	ldr	r3, [pc, #688]	@ (80012e8 <main+0x2f8>)
 8001038:	f04f 0200 	mov.w	r2, #0
 800103c:	611a      	str	r2, [r3, #16]
  datos.acelZ_filtrada=0;
 800103e:	4baa      	ldr	r3, [pc, #680]	@ (80012e8 <main+0x2f8>)
 8001040:	f04f 0200 	mov.w	r2, #0
 8001044:	615a      	str	r2, [r3, #20]
  datos.deltaX=0;
 8001046:	4ba8      	ldr	r3, [pc, #672]	@ (80012e8 <main+0x2f8>)
 8001048:	f04f 0200 	mov.w	r2, #0
 800104c:	619a      	str	r2, [r3, #24]
  datos.deltaY=0;
 800104e:	4ba6      	ldr	r3, [pc, #664]	@ (80012e8 <main+0x2f8>)
 8001050:	f04f 0200 	mov.w	r2, #0
 8001054:	61da      	str	r2, [r3, #28]
  datos.deltaZ=0;
 8001056:	4ba4      	ldr	r3, [pc, #656]	@ (80012e8 <main+0x2f8>)
 8001058:	f04f 0200 	mov.w	r2, #0
 800105c:	621a      	str	r2, [r3, #32]
  datos.prevX=0;
 800105e:	4ba2      	ldr	r3, [pc, #648]	@ (80012e8 <main+0x2f8>)
 8001060:	f04f 0200 	mov.w	r2, #0
 8001064:	625a      	str	r2, [r3, #36]	@ 0x24
  datos.prevY=0;
 8001066:	4ba0      	ldr	r3, [pc, #640]	@ (80012e8 <main+0x2f8>)
 8001068:	f04f 0200 	mov.w	r2, #0
 800106c:	629a      	str	r2, [r3, #40]	@ 0x28

  HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DEVID, 1, &acelerometro.ID, 1, 100);
 800106e:	2364      	movs	r3, #100	@ 0x64
 8001070:	9302      	str	r3, [sp, #8]
 8001072:	2301      	movs	r3, #1
 8001074:	9301      	str	r3, [sp, #4]
 8001076:	4b9d      	ldr	r3, [pc, #628]	@ (80012ec <main+0x2fc>)
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	2301      	movs	r3, #1
 800107c:	2200      	movs	r2, #0
 800107e:	21a6      	movs	r1, #166	@ 0xa6
 8001080:	489b      	ldr	r0, [pc, #620]	@ (80012f0 <main+0x300>)
 8001082:	f002 f917 	bl	80032b4 <HAL_I2C_Mem_Read>
  if (acelerometro.ID==0xE5) {
 8001086:	4b99      	ldr	r3, [pc, #612]	@ (80012ec <main+0x2fc>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2be5      	cmp	r3, #229	@ 0xe5
 800108c:	d103      	bne.n	8001096 <main+0xa6>
	  acelerometro.deviceReady=true;
 800108e:	4b97      	ldr	r3, [pc, #604]	@ (80012ec <main+0x2fc>)
 8001090:	2201      	movs	r2, #1
 8001092:	705a      	strb	r2, [r3, #1]
 8001094:	e002      	b.n	800109c <main+0xac>
  } else{
	  acelerometro.deviceReady=false;
 8001096:	4b95      	ldr	r3, [pc, #596]	@ (80012ec <main+0x2fc>)
 8001098:	2200      	movs	r2, #0
 800109a:	705a      	strb	r2, [r3, #1]
  }

  if(acelerometro.deviceReady){
 800109c:	4b93      	ldr	r3, [pc, #588]	@ (80012ec <main+0x2fc>)
 800109e:	785b      	ldrb	r3, [r3, #1]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <main+0xb8>
	  ADXL_Init(); //configuracion de acelerometro
 80010a4:	f000 fb54 	bl	8001750 <ADXL_Init>
  }

  //----------------CALIDAD AIRE----------------
  ENS160_Init();
 80010a8:	f000 fc0e 	bl	80018c8 <ENS160_Init>
  if (ens160.deviceReady1){
 80010ac:	4b91      	ldr	r3, [pc, #580]	@ (80012f4 <main+0x304>)
 80010ae:	799b      	ldrb	r3, [r3, #6]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <main+0xc8>
	ENS160_ConfigReg();
 80010b4:	f000 fc48 	bl	8001948 <ENS160_ConfigReg>
  }

  AHT21_Init();
 80010b8:	f000 fc84 	bl	80019c4 <AHT21_Init>
	  //------------ACEELEROMETRO----------------
	  //obtencion de datos crudos
		uint8_t buffer[2];

		// Leer X
		HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DATAX0, 1, buffer, 2, 100);
 80010bc:	2364      	movs	r3, #100	@ 0x64
 80010be:	9302      	str	r3, [sp, #8]
 80010c0:	2302      	movs	r3, #2
 80010c2:	9301      	str	r3, [sp, #4]
 80010c4:	1d3b      	adds	r3, r7, #4
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2301      	movs	r3, #1
 80010ca:	2232      	movs	r2, #50	@ 0x32
 80010cc:	21a6      	movs	r1, #166	@ 0xa6
 80010ce:	4888      	ldr	r0, [pc, #544]	@ (80012f0 <main+0x300>)
 80010d0:	f002 f8f0 	bl	80032b4 <HAL_I2C_Mem_Read>
		acelerometro.rawX = (buffer[1] << 8 | buffer[0]);
 80010d4:	797b      	ldrb	r3, [r7, #5]
 80010d6:	b21b      	sxth	r3, r3
 80010d8:	021b      	lsls	r3, r3, #8
 80010da:	b21a      	sxth	r2, r3
 80010dc:	793b      	ldrb	r3, [r7, #4]
 80010de:	b21b      	sxth	r3, r3
 80010e0:	4313      	orrs	r3, r2
 80010e2:	b21a      	sxth	r2, r3
 80010e4:	4b81      	ldr	r3, [pc, #516]	@ (80012ec <main+0x2fc>)
 80010e6:	815a      	strh	r2, [r3, #10]

		// Leer Y
		HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DATAY0, 1, buffer, 2, 100);
 80010e8:	2364      	movs	r3, #100	@ 0x64
 80010ea:	9302      	str	r3, [sp, #8]
 80010ec:	2302      	movs	r3, #2
 80010ee:	9301      	str	r3, [sp, #4]
 80010f0:	1d3b      	adds	r3, r7, #4
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	2301      	movs	r3, #1
 80010f6:	2234      	movs	r2, #52	@ 0x34
 80010f8:	21a6      	movs	r1, #166	@ 0xa6
 80010fa:	487d      	ldr	r0, [pc, #500]	@ (80012f0 <main+0x300>)
 80010fc:	f002 f8da 	bl	80032b4 <HAL_I2C_Mem_Read>
		acelerometro.rawY =(buffer[1] << 8 | buffer[0]);
 8001100:	797b      	ldrb	r3, [r7, #5]
 8001102:	b21b      	sxth	r3, r3
 8001104:	021b      	lsls	r3, r3, #8
 8001106:	b21a      	sxth	r2, r3
 8001108:	793b      	ldrb	r3, [r7, #4]
 800110a:	b21b      	sxth	r3, r3
 800110c:	4313      	orrs	r3, r2
 800110e:	b21a      	sxth	r2, r3
 8001110:	4b76      	ldr	r3, [pc, #472]	@ (80012ec <main+0x2fc>)
 8001112:	819a      	strh	r2, [r3, #12]

		//Leer Z
		HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DATAZ0, 1, buffer, 2, 100);
 8001114:	2364      	movs	r3, #100	@ 0x64
 8001116:	9302      	str	r3, [sp, #8]
 8001118:	2302      	movs	r3, #2
 800111a:	9301      	str	r3, [sp, #4]
 800111c:	1d3b      	adds	r3, r7, #4
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	2301      	movs	r3, #1
 8001122:	2236      	movs	r2, #54	@ 0x36
 8001124:	21a6      	movs	r1, #166	@ 0xa6
 8001126:	4872      	ldr	r0, [pc, #456]	@ (80012f0 <main+0x300>)
 8001128:	f002 f8c4 	bl	80032b4 <HAL_I2C_Mem_Read>
		acelerometro.rawZ = (buffer[1] << 8 | buffer[0]);
 800112c:	797b      	ldrb	r3, [r7, #5]
 800112e:	b21b      	sxth	r3, r3
 8001130:	021b      	lsls	r3, r3, #8
 8001132:	b21a      	sxth	r2, r3
 8001134:	793b      	ldrb	r3, [r7, #4]
 8001136:	b21b      	sxth	r3, r3
 8001138:	4313      	orrs	r3, r2
 800113a:	b21a      	sxth	r2, r3
 800113c:	4b6b      	ldr	r3, [pc, #428]	@ (80012ec <main+0x2fc>)
 800113e:	81da      	strh	r2, [r3, #14]

		Value_Conversion();
 8001140:	f000 fb42 	bl	80017c8 <Value_Conversion>
		Send_USART();
 8001144:	f000 fdc8 	bl	8001cd8 <Send_USART>

		datos.acelX_filtrada = filtroSuavizado(datos.x_axis, datos.acelX_filtrada);
 8001148:	4b67      	ldr	r3, [pc, #412]	@ (80012e8 <main+0x2f8>)
 800114a:	edd3 7a00 	vldr	s15, [r3]
 800114e:	4b66      	ldr	r3, [pc, #408]	@ (80012e8 <main+0x2f8>)
 8001150:	ed93 7a03 	vldr	s14, [r3, #12]
 8001154:	eef0 0a47 	vmov.f32	s1, s14
 8001158:	eeb0 0a67 	vmov.f32	s0, s15
 800115c:	f000 fb7c 	bl	8001858 <filtroSuavizado>
 8001160:	eef0 7a40 	vmov.f32	s15, s0
 8001164:	4b60      	ldr	r3, [pc, #384]	@ (80012e8 <main+0x2f8>)
 8001166:	edc3 7a03 	vstr	s15, [r3, #12]
		datos.acelY_filtrada = filtroSuavizado(datos.y_axis, datos.acelY_filtrada);
 800116a:	4b5f      	ldr	r3, [pc, #380]	@ (80012e8 <main+0x2f8>)
 800116c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001170:	4b5d      	ldr	r3, [pc, #372]	@ (80012e8 <main+0x2f8>)
 8001172:	ed93 7a04 	vldr	s14, [r3, #16]
 8001176:	eef0 0a47 	vmov.f32	s1, s14
 800117a:	eeb0 0a67 	vmov.f32	s0, s15
 800117e:	f000 fb6b 	bl	8001858 <filtroSuavizado>
 8001182:	eef0 7a40 	vmov.f32	s15, s0
 8001186:	4b58      	ldr	r3, [pc, #352]	@ (80012e8 <main+0x2f8>)
 8001188:	edc3 7a04 	vstr	s15, [r3, #16]
		datos.acelZ_filtrada = filtroSuavizado(datos.z_axis, datos.acelZ_filtrada);
 800118c:	4b56      	ldr	r3, [pc, #344]	@ (80012e8 <main+0x2f8>)
 800118e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001192:	4b55      	ldr	r3, [pc, #340]	@ (80012e8 <main+0x2f8>)
 8001194:	ed93 7a05 	vldr	s14, [r3, #20]
 8001198:	eef0 0a47 	vmov.f32	s1, s14
 800119c:	eeb0 0a67 	vmov.f32	s0, s15
 80011a0:	f000 fb5a 	bl	8001858 <filtroSuavizado>
 80011a4:	eef0 7a40 	vmov.f32	s15, s0
 80011a8:	4b4f      	ldr	r3, [pc, #316]	@ (80012e8 <main+0x2f8>)
 80011aa:	edc3 7a05 	vstr	s15, [r3, #20]


		// Calcular deltas
		datos.deltaX = datos.acelX_filtrada - datos.prevX;
 80011ae:	4b4e      	ldr	r3, [pc, #312]	@ (80012e8 <main+0x2f8>)
 80011b0:	ed93 7a03 	vldr	s14, [r3, #12]
 80011b4:	4b4c      	ldr	r3, [pc, #304]	@ (80012e8 <main+0x2f8>)
 80011b6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80011ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011be:	4b4a      	ldr	r3, [pc, #296]	@ (80012e8 <main+0x2f8>)
 80011c0:	edc3 7a06 	vstr	s15, [r3, #24]
		datos.deltaY = datos.acelY_filtrada - datos.prevY;
 80011c4:	4b48      	ldr	r3, [pc, #288]	@ (80012e8 <main+0x2f8>)
 80011c6:	ed93 7a04 	vldr	s14, [r3, #16]
 80011ca:	4b47      	ldr	r3, [pc, #284]	@ (80012e8 <main+0x2f8>)
 80011cc:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80011d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011d4:	4b44      	ldr	r3, [pc, #272]	@ (80012e8 <main+0x2f8>)
 80011d6:	edc3 7a07 	vstr	s15, [r3, #28]

		datos.prevX = datos.acelX_filtrada;
 80011da:	4b43      	ldr	r3, [pc, #268]	@ (80012e8 <main+0x2f8>)
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	4a42      	ldr	r2, [pc, #264]	@ (80012e8 <main+0x2f8>)
 80011e0:	6253      	str	r3, [r2, #36]	@ 0x24
		datos.prevY = datos.acelY_filtrada;
 80011e2:	4b41      	ldr	r3, [pc, #260]	@ (80012e8 <main+0x2f8>)
 80011e4:	691b      	ldr	r3, [r3, #16]
 80011e6:	4a40      	ldr	r2, [pc, #256]	@ (80012e8 <main+0x2f8>)
 80011e8:	6293      	str	r3, [r2, #40]	@ 0x28

		// Magnitud lateral (evitar gravedad)
		float magnitudLateral = sqrt(datos.deltaX*datos.deltaX + datos.deltaY*datos.deltaY);
 80011ea:	4b3f      	ldr	r3, [pc, #252]	@ (80012e8 <main+0x2f8>)
 80011ec:	ed93 7a06 	vldr	s14, [r3, #24]
 80011f0:	4b3d      	ldr	r3, [pc, #244]	@ (80012e8 <main+0x2f8>)
 80011f2:	edd3 7a06 	vldr	s15, [r3, #24]
 80011f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011fa:	4b3b      	ldr	r3, [pc, #236]	@ (80012e8 <main+0x2f8>)
 80011fc:	edd3 6a07 	vldr	s13, [r3, #28]
 8001200:	4b39      	ldr	r3, [pc, #228]	@ (80012e8 <main+0x2f8>)
 8001202:	edd3 7a07 	vldr	s15, [r3, #28]
 8001206:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800120a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800120e:	ee17 0a90 	vmov	r0, s15
 8001212:	f7ff f9ad 	bl	8000570 <__aeabi_f2d>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	ec43 2b10 	vmov	d0, r2, r3
 800121e:	f009 f9a1 	bl	800a564 <sqrt>
 8001222:	ec53 2b10 	vmov	r2, r3, d0
 8001226:	4610      	mov	r0, r2
 8001228:	4619      	mov	r1, r3
 800122a:	f7ff fcd1 	bl	8000bd0 <__aeabi_d2f>
 800122e:	4603      	mov	r3, r0
 8001230:	60fb      	str	r3, [r7, #12]

		// Deteccin
		if (magnitudLateral > 0.01 && magnitudLateral < 0.03) {
 8001232:	68f8      	ldr	r0, [r7, #12]
 8001234:	f7ff f99c 	bl	8000570 <__aeabi_f2d>
 8001238:	a325      	add	r3, pc, #148	@ (adr r3, 80012d0 <main+0x2e0>)
 800123a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800123e:	f7ff fc7f 	bl	8000b40 <__aeabi_dcmpgt>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d01b      	beq.n	8001280 <main+0x290>
 8001248:	68f8      	ldr	r0, [r7, #12]
 800124a:	f7ff f991 	bl	8000570 <__aeabi_f2d>
 800124e:	a322      	add	r3, pc, #136	@ (adr r3, 80012d8 <main+0x2e8>)
 8001250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001254:	f7ff fc56 	bl	8000b04 <__aeabi_dcmplt>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d010      	beq.n	8001280 <main+0x290>
			snprintf((char*)tx.bytes, sizeof(tx.bytes), "Temblor leve detectado\r\n");
 800125e:	4a26      	ldr	r2, [pc, #152]	@ (80012f8 <main+0x308>)
 8001260:	2164      	movs	r1, #100	@ 0x64
 8001262:	4826      	ldr	r0, [pc, #152]	@ (80012fc <main+0x30c>)
 8001264:	f007 f81a 	bl	800829c <sniprintf>
			HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001268:	4824      	ldr	r0, [pc, #144]	@ (80012fc <main+0x30c>)
 800126a:	f7ff f815 	bl	8000298 <strlen>
 800126e:	4603      	mov	r3, r0
 8001270:	b29a      	uxth	r2, r3
 8001272:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001276:	4921      	ldr	r1, [pc, #132]	@ (80012fc <main+0x30c>)
 8001278:	4821      	ldr	r0, [pc, #132]	@ (8001300 <main+0x310>)
 800127a:	f005 fdb7 	bl	8006dec <HAL_UART_Transmit>
		if (magnitudLateral > 0.01 && magnitudLateral < 0.03) {
 800127e:	e05c      	b.n	800133a <main+0x34a>
		}

		else if (magnitudLateral >= 0.03 && magnitudLateral < 0.05) {
 8001280:	68f8      	ldr	r0, [r7, #12]
 8001282:	f7ff f975 	bl	8000570 <__aeabi_f2d>
 8001286:	a314      	add	r3, pc, #80	@ (adr r3, 80012d8 <main+0x2e8>)
 8001288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128c:	f7ff fc4e 	bl	8000b2c <__aeabi_dcmpge>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d038      	beq.n	8001308 <main+0x318>
 8001296:	68f8      	ldr	r0, [r7, #12]
 8001298:	f7ff f96a 	bl	8000570 <__aeabi_f2d>
 800129c:	a310      	add	r3, pc, #64	@ (adr r3, 80012e0 <main+0x2f0>)
 800129e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a2:	f7ff fc2f 	bl	8000b04 <__aeabi_dcmplt>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d02d      	beq.n	8001308 <main+0x318>
					snprintf((char*)tx.bytes, sizeof(tx.bytes), "Temblor fuerte detectado\r\n");
 80012ac:	4a15      	ldr	r2, [pc, #84]	@ (8001304 <main+0x314>)
 80012ae:	2164      	movs	r1, #100	@ 0x64
 80012b0:	4812      	ldr	r0, [pc, #72]	@ (80012fc <main+0x30c>)
 80012b2:	f006 fff3 	bl	800829c <sniprintf>
					HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 80012b6:	4811      	ldr	r0, [pc, #68]	@ (80012fc <main+0x30c>)
 80012b8:	f7fe ffee 	bl	8000298 <strlen>
 80012bc:	4603      	mov	r3, r0
 80012be:	b29a      	uxth	r2, r3
 80012c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012c4:	490d      	ldr	r1, [pc, #52]	@ (80012fc <main+0x30c>)
 80012c6:	480e      	ldr	r0, [pc, #56]	@ (8001300 <main+0x310>)
 80012c8:	f005 fd90 	bl	8006dec <HAL_UART_Transmit>
		else if (magnitudLateral >= 0.03 && magnitudLateral < 0.05) {
 80012cc:	e035      	b.n	800133a <main+0x34a>
 80012ce:	bf00      	nop
 80012d0:	47ae147b 	.word	0x47ae147b
 80012d4:	3f847ae1 	.word	0x3f847ae1
 80012d8:	eb851eb8 	.word	0xeb851eb8
 80012dc:	3f9eb851 	.word	0x3f9eb851
 80012e0:	9999999a 	.word	0x9999999a
 80012e4:	3fa99999 	.word	0x3fa99999
 80012e8:	200001f0 	.word	0x200001f0
 80012ec:	20000220 	.word	0x20000220
 80012f0:	200002bc 	.word	0x200002bc
 80012f4:	2000029c 	.word	0x2000029c
 80012f8:	0800a788 	.word	0x0800a788
 80012fc:	20000234 	.word	0x20000234
 8001300:	200003a4 	.word	0x200003a4
 8001304:	0800a7a4 	.word	0x0800a7a4
				}

		else if (magnitudLateral >= 0.5) {
 8001308:	edd7 7a03 	vldr	s15, [r7, #12]
 800130c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001310:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001318:	db0f      	blt.n	800133a <main+0x34a>
			snprintf((char*)tx.bytes, sizeof(tx.bytes), "Alerta\r\n");
 800131a:	4a36      	ldr	r2, [pc, #216]	@ (80013f4 <main+0x404>)
 800131c:	2164      	movs	r1, #100	@ 0x64
 800131e:	4836      	ldr	r0, [pc, #216]	@ (80013f8 <main+0x408>)
 8001320:	f006 ffbc 	bl	800829c <sniprintf>
			HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001324:	4834      	ldr	r0, [pc, #208]	@ (80013f8 <main+0x408>)
 8001326:	f7fe ffb7 	bl	8000298 <strlen>
 800132a:	4603      	mov	r3, r0
 800132c:	b29a      	uxth	r2, r3
 800132e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001332:	4931      	ldr	r1, [pc, #196]	@ (80013f8 <main+0x408>)
 8001334:	4831      	ldr	r0, [pc, #196]	@ (80013fc <main+0x40c>)
 8001336:	f005 fd59 	bl	8006dec <HAL_UART_Transmit>
		}


	  //------------CALIDAD DE AIRE--------------
	  if(AHT21_ReadData(&aht21.temperature, &aht21.humidity)){
 800133a:	4931      	ldr	r1, [pc, #196]	@ (8001400 <main+0x410>)
 800133c:	4831      	ldr	r0, [pc, #196]	@ (8001404 <main+0x414>)
 800133e:	f000 fb6f 	bl	8001a20 <AHT21_ReadData>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d003      	beq.n	8001350 <main+0x360>
	  		  ENS160_SetTempHum(&aht21.temperature, &aht21.humidity); // ENS160 --> compensacin ambiental
 8001348:	492d      	ldr	r1, [pc, #180]	@ (8001400 <main+0x410>)
 800134a:	482e      	ldr	r0, [pc, #184]	@ (8001404 <main+0x414>)
 800134c:	f000 fbee 	bl	8001b2c <ENS160_SetTempHum>
	  	  }

	  	  HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_DEVICE_STATUS, 1, &ens160.status, 1, 100);
 8001350:	2364      	movs	r3, #100	@ 0x64
 8001352:	9302      	str	r3, [sp, #8]
 8001354:	2301      	movs	r3, #1
 8001356:	9301      	str	r3, [sp, #4]
 8001358:	4b2b      	ldr	r3, [pc, #172]	@ (8001408 <main+0x418>)
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	2301      	movs	r3, #1
 800135e:	2220      	movs	r2, #32
 8001360:	21a4      	movs	r1, #164	@ 0xa4
 8001362:	482a      	ldr	r0, [pc, #168]	@ (800140c <main+0x41c>)
 8001364:	f001 ffa6 	bl	80032b4 <HAL_I2C_Mem_Read>
	  	  bool opmode_running = ens160.status & (1 << 7);
 8001368:	4b29      	ldr	r3, [pc, #164]	@ (8001410 <main+0x420>)
 800136a:	7adb      	ldrb	r3, [r3, #11]
 800136c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001370:	2b00      	cmp	r3, #0
 8001372:	bf14      	ite	ne
 8001374:	2301      	movne	r3, #1
 8001376:	2300      	moveq	r3, #0
 8001378:	72fb      	strb	r3, [r7, #11]
	  	  bool error_detected = ens160.status & (1 << 6);
 800137a:	4b25      	ldr	r3, [pc, #148]	@ (8001410 <main+0x420>)
 800137c:	7adb      	ldrb	r3, [r3, #11]
 800137e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001382:	2b00      	cmp	r3, #0
 8001384:	bf14      	ite	ne
 8001386:	2301      	movne	r3, #1
 8001388:	2300      	moveq	r3, #0
 800138a:	72bb      	strb	r3, [r7, #10]
	  	  uint8_t validity_flag = (ens160.status >> 2) & 0x03;
 800138c:	4b20      	ldr	r3, [pc, #128]	@ (8001410 <main+0x420>)
 800138e:	7adb      	ldrb	r3, [r3, #11]
 8001390:	089b      	lsrs	r3, r3, #2
 8001392:	b2db      	uxtb	r3, r3
 8001394:	f003 0303 	and.w	r3, r3, #3
 8001398:	727b      	strb	r3, [r7, #9]
	  	  bool new_data = ens160.status & (1 << 1);
 800139a:	4b1d      	ldr	r3, [pc, #116]	@ (8001410 <main+0x420>)
 800139c:	7adb      	ldrb	r3, [r3, #11]
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	bf14      	ite	ne
 80013a6:	2301      	movne	r3, #1
 80013a8:	2300      	moveq	r3, #0
 80013aa:	723b      	strb	r3, [r7, #8]

	  	  // Acepta datos si NO hay error y NO es output invlido (flag 3)
	  	  if(opmode_running && !error_detected && validity_flag != 3 && new_data){
 80013ac:	7afb      	ldrb	r3, [r7, #11]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d00f      	beq.n	80013d2 <main+0x3e2>
 80013b2:	7abb      	ldrb	r3, [r7, #10]
 80013b4:	f083 0301 	eor.w	r3, r3, #1
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d009      	beq.n	80013d2 <main+0x3e2>
 80013be:	7a7b      	ldrb	r3, [r7, #9]
 80013c0:	2b03      	cmp	r3, #3
 80013c2:	d006      	beq.n	80013d2 <main+0x3e2>
 80013c4:	7a3b      	ldrb	r3, [r7, #8]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d003      	beq.n	80013d2 <main+0x3e2>
	  		  ens160.dataReady1 = true;
 80013ca:	4b11      	ldr	r3, [pc, #68]	@ (8001410 <main+0x420>)
 80013cc:	2201      	movs	r2, #1
 80013ce:	71da      	strb	r2, [r3, #7]
 80013d0:	e002      	b.n	80013d8 <main+0x3e8>

	  		  // Opcional: indicar que los datos an no son 100% precisos
	  //		  ens160.isCalibrated = (validity_flag == 0);
	  	  } else {
	  		  ens160.dataReady1 = false;
 80013d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001410 <main+0x420>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	71da      	strb	r2, [r3, #7]
	  	  }

	  	  if(ens160.dataReady1){
 80013d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001410 <main+0x420>)
 80013da:	79db      	ldrb	r3, [r3, #7]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	f43f ae6d 	beq.w	80010bc <main+0xcc>
	  		  Read_ENS160_Data();
 80013e2:	f000 fc15 	bl	8001c10 <Read_ENS160_Data>
	  		  Send_USART(); // Enviar datos por UART
 80013e6:	f000 fc77 	bl	8001cd8 <Send_USART>
	  		  ens160.dataReady1 = false; // Opcional: limpiar bandera para esperar prxima lectura
 80013ea:	4b09      	ldr	r3, [pc, #36]	@ (8001410 <main+0x420>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	71da      	strb	r2, [r3, #7]
  {
 80013f0:	e664      	b.n	80010bc <main+0xcc>
 80013f2:	bf00      	nop
 80013f4:	0800a7c0 	.word	0x0800a7c0
 80013f8:	20000234 	.word	0x20000234
 80013fc:	200003a4 	.word	0x200003a4
 8001400:	200002b8 	.word	0x200002b8
 8001404:	200002b4 	.word	0x200002b4
 8001408:	200002a7 	.word	0x200002a7
 800140c:	200002bc 	.word	0x200002bc
 8001410:	2000029c 	.word	0x2000029c

08001414 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b09c      	sub	sp, #112	@ 0x70
 8001418:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800141a:	f107 0320 	add.w	r3, r7, #32
 800141e:	2250      	movs	r2, #80	@ 0x50
 8001420:	2100      	movs	r1, #0
 8001422:	4618      	mov	r0, r3
 8001424:	f006 ffb3 	bl	800838e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001428:	f107 0308 	add.w	r3, r7, #8
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]
 8001438:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800143a:	4b25      	ldr	r3, [pc, #148]	@ (80014d0 <SystemClock_Config+0xbc>)
 800143c:	691b      	ldr	r3, [r3, #16]
 800143e:	4a24      	ldr	r2, [pc, #144]	@ (80014d0 <SystemClock_Config+0xbc>)
 8001440:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001444:	6113      	str	r3, [r2, #16]
 8001446:	4b22      	ldr	r3, [pc, #136]	@ (80014d0 <SystemClock_Config+0xbc>)
 8001448:	691b      	ldr	r3, [r3, #16]
 800144a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800144e:	607b      	str	r3, [r7, #4]
 8001450:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001452:	bf00      	nop
 8001454:	4b1e      	ldr	r3, [pc, #120]	@ (80014d0 <SystemClock_Config+0xbc>)
 8001456:	695b      	ldr	r3, [r3, #20]
 8001458:	f003 0308 	and.w	r3, r3, #8
 800145c:	2b08      	cmp	r3, #8
 800145e:	d1f9      	bne.n	8001454 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001460:	2302      	movs	r3, #2
 8001462:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001464:	2301      	movs	r3, #1
 8001466:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001468:	2300      	movs	r3, #0
 800146a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800146c:	2340      	movs	r3, #64	@ 0x40
 800146e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001470:	2300      	movs	r3, #0
 8001472:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001474:	f107 0320 	add.w	r3, r7, #32
 8001478:	4618      	mov	r0, r3
 800147a:	f002 fc1b 	bl	8003cb4 <HAL_RCC_OscConfig>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001484:	f000 fcda 	bl	8001e3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001488:	231f      	movs	r3, #31
 800148a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800148c:	2300      	movs	r3, #0
 800148e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001490:	2300      	movs	r3, #0
 8001492:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001494:	2300      	movs	r3, #0
 8001496:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001498:	2300      	movs	r3, #0
 800149a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800149c:	2300      	movs	r3, #0
 800149e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80014a0:	f107 0308 	add.w	r3, r7, #8
 80014a4:	2103      	movs	r1, #3
 80014a6:	4618      	mov	r0, r3
 80014a8:	f003 f83c 	bl	8004524 <HAL_RCC_ClockConfig>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80014b2:	f000 fcc3 	bl	8001e3c <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_1);
 80014b6:	4b07      	ldr	r3, [pc, #28]	@ (80014d4 <SystemClock_Config+0xc0>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80014be:	4a05      	ldr	r2, [pc, #20]	@ (80014d4 <SystemClock_Config+0xc0>)
 80014c0:	f043 0310 	orr.w	r3, r3, #16
 80014c4:	6013      	str	r3, [r2, #0]
}
 80014c6:	bf00      	nop
 80014c8:	3770      	adds	r7, #112	@ 0x70
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	44020800 	.word	0x44020800
 80014d4:	40022000 	.word	0x40022000

080014d8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014dc:	4b1b      	ldr	r3, [pc, #108]	@ (800154c <MX_I2C1_Init+0x74>)
 80014de:	4a1c      	ldr	r2, [pc, #112]	@ (8001550 <MX_I2C1_Init+0x78>)
 80014e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 80014e2:	4b1a      	ldr	r3, [pc, #104]	@ (800154c <MX_I2C1_Init+0x74>)
 80014e4:	4a1b      	ldr	r2, [pc, #108]	@ (8001554 <MX_I2C1_Init+0x7c>)
 80014e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80014e8:	4b18      	ldr	r3, [pc, #96]	@ (800154c <MX_I2C1_Init+0x74>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014ee:	4b17      	ldr	r3, [pc, #92]	@ (800154c <MX_I2C1_Init+0x74>)
 80014f0:	2201      	movs	r2, #1
 80014f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014f4:	4b15      	ldr	r3, [pc, #84]	@ (800154c <MX_I2C1_Init+0x74>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80014fa:	4b14      	ldr	r3, [pc, #80]	@ (800154c <MX_I2C1_Init+0x74>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001500:	4b12      	ldr	r3, [pc, #72]	@ (800154c <MX_I2C1_Init+0x74>)
 8001502:	2200      	movs	r2, #0
 8001504:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001506:	4b11      	ldr	r3, [pc, #68]	@ (800154c <MX_I2C1_Init+0x74>)
 8001508:	2200      	movs	r2, #0
 800150a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800150c:	4b0f      	ldr	r3, [pc, #60]	@ (800154c <MX_I2C1_Init+0x74>)
 800150e:	2200      	movs	r2, #0
 8001510:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001512:	480e      	ldr	r0, [pc, #56]	@ (800154c <MX_I2C1_Init+0x74>)
 8001514:	f001 fb34 	bl	8002b80 <HAL_I2C_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800151e:	f000 fc8d 	bl	8001e3c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001522:	2100      	movs	r1, #0
 8001524:	4809      	ldr	r0, [pc, #36]	@ (800154c <MX_I2C1_Init+0x74>)
 8001526:	f002 fb2d 	bl	8003b84 <HAL_I2CEx_ConfigAnalogFilter>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001530:	f000 fc84 	bl	8001e3c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001534:	2100      	movs	r1, #0
 8001536:	4805      	ldr	r0, [pc, #20]	@ (800154c <MX_I2C1_Init+0x74>)
 8001538:	f002 fb6f 	bl	8003c1a <HAL_I2CEx_ConfigDigitalFilter>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001542:	f000 fc7b 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	200002bc 	.word	0x200002bc
 8001550:	40005400 	.word	0x40005400
 8001554:	10707dbc 	.word	0x10707dbc

08001558 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800155c:	4b22      	ldr	r3, [pc, #136]	@ (80015e8 <MX_USART2_UART_Init+0x90>)
 800155e:	4a23      	ldr	r2, [pc, #140]	@ (80015ec <MX_USART2_UART_Init+0x94>)
 8001560:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001562:	4b21      	ldr	r3, [pc, #132]	@ (80015e8 <MX_USART2_UART_Init+0x90>)
 8001564:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001568:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800156a:	4b1f      	ldr	r3, [pc, #124]	@ (80015e8 <MX_USART2_UART_Init+0x90>)
 800156c:	2200      	movs	r2, #0
 800156e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001570:	4b1d      	ldr	r3, [pc, #116]	@ (80015e8 <MX_USART2_UART_Init+0x90>)
 8001572:	2200      	movs	r2, #0
 8001574:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001576:	4b1c      	ldr	r3, [pc, #112]	@ (80015e8 <MX_USART2_UART_Init+0x90>)
 8001578:	2200      	movs	r2, #0
 800157a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800157c:	4b1a      	ldr	r3, [pc, #104]	@ (80015e8 <MX_USART2_UART_Init+0x90>)
 800157e:	220c      	movs	r2, #12
 8001580:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001582:	4b19      	ldr	r3, [pc, #100]	@ (80015e8 <MX_USART2_UART_Init+0x90>)
 8001584:	2200      	movs	r2, #0
 8001586:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001588:	4b17      	ldr	r3, [pc, #92]	@ (80015e8 <MX_USART2_UART_Init+0x90>)
 800158a:	2200      	movs	r2, #0
 800158c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800158e:	4b16      	ldr	r3, [pc, #88]	@ (80015e8 <MX_USART2_UART_Init+0x90>)
 8001590:	2200      	movs	r2, #0
 8001592:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001594:	4b14      	ldr	r3, [pc, #80]	@ (80015e8 <MX_USART2_UART_Init+0x90>)
 8001596:	2200      	movs	r2, #0
 8001598:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800159a:	4b13      	ldr	r3, [pc, #76]	@ (80015e8 <MX_USART2_UART_Init+0x90>)
 800159c:	2200      	movs	r2, #0
 800159e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015a0:	4811      	ldr	r0, [pc, #68]	@ (80015e8 <MX_USART2_UART_Init+0x90>)
 80015a2:	f005 fbd3 	bl	8006d4c <HAL_UART_Init>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80015ac:	f000 fc46 	bl	8001e3c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015b0:	2100      	movs	r1, #0
 80015b2:	480d      	ldr	r0, [pc, #52]	@ (80015e8 <MX_USART2_UART_Init+0x90>)
 80015b4:	f006 f88e 	bl	80076d4 <HAL_UARTEx_SetTxFifoThreshold>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80015be:	f000 fc3d 	bl	8001e3c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015c2:	2100      	movs	r1, #0
 80015c4:	4808      	ldr	r0, [pc, #32]	@ (80015e8 <MX_USART2_UART_Init+0x90>)
 80015c6:	f006 f8c3 	bl	8007750 <HAL_UARTEx_SetRxFifoThreshold>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80015d0:	f000 fc34 	bl	8001e3c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80015d4:	4804      	ldr	r0, [pc, #16]	@ (80015e8 <MX_USART2_UART_Init+0x90>)
 80015d6:	f006 f844 	bl	8007662 <HAL_UARTEx_DisableFifoMode>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80015e0:	f000 fc2c 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015e4:	bf00      	nop
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000310 	.word	0x20000310
 80015ec:	40004400 	.word	0x40004400

080015f0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015f4:	4b22      	ldr	r3, [pc, #136]	@ (8001680 <MX_USART3_UART_Init+0x90>)
 80015f6:	4a23      	ldr	r2, [pc, #140]	@ (8001684 <MX_USART3_UART_Init+0x94>)
 80015f8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80015fa:	4b21      	ldr	r3, [pc, #132]	@ (8001680 <MX_USART3_UART_Init+0x90>)
 80015fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001600:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001602:	4b1f      	ldr	r3, [pc, #124]	@ (8001680 <MX_USART3_UART_Init+0x90>)
 8001604:	2200      	movs	r2, #0
 8001606:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001608:	4b1d      	ldr	r3, [pc, #116]	@ (8001680 <MX_USART3_UART_Init+0x90>)
 800160a:	2200      	movs	r2, #0
 800160c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800160e:	4b1c      	ldr	r3, [pc, #112]	@ (8001680 <MX_USART3_UART_Init+0x90>)
 8001610:	2200      	movs	r2, #0
 8001612:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001614:	4b1a      	ldr	r3, [pc, #104]	@ (8001680 <MX_USART3_UART_Init+0x90>)
 8001616:	220c      	movs	r2, #12
 8001618:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800161a:	4b19      	ldr	r3, [pc, #100]	@ (8001680 <MX_USART3_UART_Init+0x90>)
 800161c:	2200      	movs	r2, #0
 800161e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001620:	4b17      	ldr	r3, [pc, #92]	@ (8001680 <MX_USART3_UART_Init+0x90>)
 8001622:	2200      	movs	r2, #0
 8001624:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001626:	4b16      	ldr	r3, [pc, #88]	@ (8001680 <MX_USART3_UART_Init+0x90>)
 8001628:	2200      	movs	r2, #0
 800162a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800162c:	4b14      	ldr	r3, [pc, #80]	@ (8001680 <MX_USART3_UART_Init+0x90>)
 800162e:	2200      	movs	r2, #0
 8001630:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001632:	4b13      	ldr	r3, [pc, #76]	@ (8001680 <MX_USART3_UART_Init+0x90>)
 8001634:	2200      	movs	r2, #0
 8001636:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001638:	4811      	ldr	r0, [pc, #68]	@ (8001680 <MX_USART3_UART_Init+0x90>)
 800163a:	f005 fb87 	bl	8006d4c <HAL_UART_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001644:	f000 fbfa 	bl	8001e3c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001648:	2100      	movs	r1, #0
 800164a:	480d      	ldr	r0, [pc, #52]	@ (8001680 <MX_USART3_UART_Init+0x90>)
 800164c:	f006 f842 	bl	80076d4 <HAL_UARTEx_SetTxFifoThreshold>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001656:	f000 fbf1 	bl	8001e3c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800165a:	2100      	movs	r1, #0
 800165c:	4808      	ldr	r0, [pc, #32]	@ (8001680 <MX_USART3_UART_Init+0x90>)
 800165e:	f006 f877 	bl	8007750 <HAL_UARTEx_SetRxFifoThreshold>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001668:	f000 fbe8 	bl	8001e3c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800166c:	4804      	ldr	r0, [pc, #16]	@ (8001680 <MX_USART3_UART_Init+0x90>)
 800166e:	f005 fff8 	bl	8007662 <HAL_UARTEx_DisableFifoMode>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001678:	f000 fbe0 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800167c:	bf00      	nop
 800167e:	bd80      	pop	{r7, pc}
 8001680:	200003a4 	.word	0x200003a4
 8001684:	40004800 	.word	0x40004800

08001688 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b088      	sub	sp, #32
 800168c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168e:	f107 030c 	add.w	r3, r7, #12
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	609a      	str	r2, [r3, #8]
 800169a:	60da      	str	r2, [r3, #12]
 800169c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800169e:	4b28      	ldr	r3, [pc, #160]	@ (8001740 <MX_GPIO_Init+0xb8>)
 80016a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016a4:	4a26      	ldr	r2, [pc, #152]	@ (8001740 <MX_GPIO_Init+0xb8>)
 80016a6:	f043 0304 	orr.w	r3, r3, #4
 80016aa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80016ae:	4b24      	ldr	r3, [pc, #144]	@ (8001740 <MX_GPIO_Init+0xb8>)
 80016b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016b4:	f003 0304 	and.w	r3, r3, #4
 80016b8:	60bb      	str	r3, [r7, #8]
 80016ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016bc:	4b20      	ldr	r3, [pc, #128]	@ (8001740 <MX_GPIO_Init+0xb8>)
 80016be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016c2:	4a1f      	ldr	r2, [pc, #124]	@ (8001740 <MX_GPIO_Init+0xb8>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80016cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001740 <MX_GPIO_Init+0xb8>)
 80016ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	607b      	str	r3, [r7, #4]
 80016d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016da:	4b19      	ldr	r3, [pc, #100]	@ (8001740 <MX_GPIO_Init+0xb8>)
 80016dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016e0:	4a17      	ldr	r2, [pc, #92]	@ (8001740 <MX_GPIO_Init+0xb8>)
 80016e2:	f043 0302 	orr.w	r3, r3, #2
 80016e6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80016ea:	4b15      	ldr	r3, [pc, #84]	@ (8001740 <MX_GPIO_Init+0xb8>)
 80016ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	603b      	str	r3, [r7, #0]
 80016f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_VERDE_GPIO_Port, LED_VERDE_Pin, GPIO_PIN_RESET);
 80016f8:	2200      	movs	r2, #0
 80016fa:	2120      	movs	r1, #32
 80016fc:	4811      	ldr	r0, [pc, #68]	@ (8001744 <MX_GPIO_Init+0xbc>)
 80016fe:	f001 fa27 	bl	8002b50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8001702:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001706:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001708:	4b0f      	ldr	r3, [pc, #60]	@ (8001748 <MX_GPIO_Init+0xc0>)
 800170a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170c:	2300      	movs	r3, #0
 800170e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8001710:	f107 030c 	add.w	r3, r7, #12
 8001714:	4619      	mov	r1, r3
 8001716:	480d      	ldr	r0, [pc, #52]	@ (800174c <MX_GPIO_Init+0xc4>)
 8001718:	f001 f8bc 	bl	8002894 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_VERDE_Pin */
  GPIO_InitStruct.Pin = LED_VERDE_Pin;
 800171c:	2320      	movs	r3, #32
 800171e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001720:	2301      	movs	r3, #1
 8001722:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001728:	2300      	movs	r3, #0
 800172a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_VERDE_GPIO_Port, &GPIO_InitStruct);
 800172c:	f107 030c 	add.w	r3, r7, #12
 8001730:	4619      	mov	r1, r3
 8001732:	4804      	ldr	r0, [pc, #16]	@ (8001744 <MX_GPIO_Init+0xbc>)
 8001734:	f001 f8ae 	bl	8002894 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001738:	bf00      	nop
 800173a:	3720      	adds	r7, #32
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	44020c00 	.word	0x44020c00
 8001744:	42020000 	.word	0x42020000
 8001748:	10110000 	.word	0x10110000
 800174c:	42020800 	.word	0x42020800

08001750 <ADXL_Init>:

/* USER CODE BEGIN 4 */

	//-------------------ACELEROMETRO----------------
	void ADXL_Init(void){
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af04      	add	r7, sp, #16
		  values.bw_rate=0x0A; //100MHZ
 8001756:	4b18      	ldr	r3, [pc, #96]	@ (80017b8 <ADXL_Init+0x68>)
 8001758:	220a      	movs	r2, #10
 800175a:	709a      	strb	r2, [r3, #2]
		  values.data_format=0x00; //Rango +2g
 800175c:	4b16      	ldr	r3, [pc, #88]	@ (80017b8 <ADXL_Init+0x68>)
 800175e:	2200      	movs	r2, #0
 8001760:	701a      	strb	r2, [r3, #0]
		  values.power_ctl=0x08; //medicion activado
 8001762:	4b15      	ldr	r3, [pc, #84]	@ (80017b8 <ADXL_Init+0x68>)
 8001764:	2208      	movs	r2, #8
 8001766:	705a      	strb	r2, [r3, #1]

		  HAL_I2C_Mem_Write(&hi2c1, ADXL345_ADDR, REG_POWER_CTL, 1, &values.power_ctl, 1, 100);
 8001768:	2364      	movs	r3, #100	@ 0x64
 800176a:	9302      	str	r3, [sp, #8]
 800176c:	2301      	movs	r3, #1
 800176e:	9301      	str	r3, [sp, #4]
 8001770:	4b12      	ldr	r3, [pc, #72]	@ (80017bc <ADXL_Init+0x6c>)
 8001772:	9300      	str	r3, [sp, #0]
 8001774:	2301      	movs	r3, #1
 8001776:	222d      	movs	r2, #45	@ 0x2d
 8001778:	21a6      	movs	r1, #166	@ 0xa6
 800177a:	4811      	ldr	r0, [pc, #68]	@ (80017c0 <ADXL_Init+0x70>)
 800177c:	f001 fc86 	bl	800308c <HAL_I2C_Mem_Write>
		  HAL_I2C_Mem_Write(&hi2c1, ADXL345_ADDR, REG_DATA_FORMAT, 1, &values.data_format, 1, 100);
 8001780:	2364      	movs	r3, #100	@ 0x64
 8001782:	9302      	str	r3, [sp, #8]
 8001784:	2301      	movs	r3, #1
 8001786:	9301      	str	r3, [sp, #4]
 8001788:	4b0b      	ldr	r3, [pc, #44]	@ (80017b8 <ADXL_Init+0x68>)
 800178a:	9300      	str	r3, [sp, #0]
 800178c:	2301      	movs	r3, #1
 800178e:	2231      	movs	r2, #49	@ 0x31
 8001790:	21a6      	movs	r1, #166	@ 0xa6
 8001792:	480b      	ldr	r0, [pc, #44]	@ (80017c0 <ADXL_Init+0x70>)
 8001794:	f001 fc7a 	bl	800308c <HAL_I2C_Mem_Write>
		  HAL_I2C_Mem_Write(&hi2c1, ADXL345_ADDR, REG_BW_RATE, 1, &values.bw_rate, 1, 100);
 8001798:	2364      	movs	r3, #100	@ 0x64
 800179a:	9302      	str	r3, [sp, #8]
 800179c:	2301      	movs	r3, #1
 800179e:	9301      	str	r3, [sp, #4]
 80017a0:	4b08      	ldr	r3, [pc, #32]	@ (80017c4 <ADXL_Init+0x74>)
 80017a2:	9300      	str	r3, [sp, #0]
 80017a4:	2301      	movs	r3, #1
 80017a6:	222c      	movs	r2, #44	@ 0x2c
 80017a8:	21a6      	movs	r1, #166	@ 0xa6
 80017aa:	4805      	ldr	r0, [pc, #20]	@ (80017c0 <ADXL_Init+0x70>)
 80017ac:	f001 fc6e 	bl	800308c <HAL_I2C_Mem_Write>
	}
 80017b0:	bf00      	nop
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000230 	.word	0x20000230
 80017bc:	20000231 	.word	0x20000231
 80017c0:	200002bc 	.word	0x200002bc
 80017c4:	20000232 	.word	0x20000232

080017c8 <Value_Conversion>:

	void Value_Conversion(void){
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
		datos.x_axis = acelerometro.rawX / 256.0;
 80017cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001848 <Value_Conversion+0x80>)
 80017ce:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7fe feba 	bl	800054c <__aeabi_i2d>
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	4b1b      	ldr	r3, [pc, #108]	@ (800184c <Value_Conversion+0x84>)
 80017de:	f7ff f849 	bl	8000874 <__aeabi_ddiv>
 80017e2:	4602      	mov	r2, r0
 80017e4:	460b      	mov	r3, r1
 80017e6:	4610      	mov	r0, r2
 80017e8:	4619      	mov	r1, r3
 80017ea:	f7ff f9f1 	bl	8000bd0 <__aeabi_d2f>
 80017ee:	4603      	mov	r3, r0
 80017f0:	4a17      	ldr	r2, [pc, #92]	@ (8001850 <Value_Conversion+0x88>)
 80017f2:	6013      	str	r3, [r2, #0]
		datos.y_axis = acelerometro.rawY / 256.0;
 80017f4:	4b14      	ldr	r3, [pc, #80]	@ (8001848 <Value_Conversion+0x80>)
 80017f6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7fe fea6 	bl	800054c <__aeabi_i2d>
 8001800:	f04f 0200 	mov.w	r2, #0
 8001804:	4b11      	ldr	r3, [pc, #68]	@ (800184c <Value_Conversion+0x84>)
 8001806:	f7ff f835 	bl	8000874 <__aeabi_ddiv>
 800180a:	4602      	mov	r2, r0
 800180c:	460b      	mov	r3, r1
 800180e:	4610      	mov	r0, r2
 8001810:	4619      	mov	r1, r3
 8001812:	f7ff f9dd 	bl	8000bd0 <__aeabi_d2f>
 8001816:	4603      	mov	r3, r0
 8001818:	4a0d      	ldr	r2, [pc, #52]	@ (8001850 <Value_Conversion+0x88>)
 800181a:	6053      	str	r3, [r2, #4]
		datos.z_axis = acelerometro.rawZ / 256.0;
 800181c:	4b0a      	ldr	r3, [pc, #40]	@ (8001848 <Value_Conversion+0x80>)
 800181e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001822:	4618      	mov	r0, r3
 8001824:	f7fe fe92 	bl	800054c <__aeabi_i2d>
 8001828:	f04f 0200 	mov.w	r2, #0
 800182c:	4b07      	ldr	r3, [pc, #28]	@ (800184c <Value_Conversion+0x84>)
 800182e:	f7ff f821 	bl	8000874 <__aeabi_ddiv>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	4610      	mov	r0, r2
 8001838:	4619      	mov	r1, r3
 800183a:	f7ff f9c9 	bl	8000bd0 <__aeabi_d2f>
 800183e:	4603      	mov	r3, r0
 8001840:	4a03      	ldr	r2, [pc, #12]	@ (8001850 <Value_Conversion+0x88>)
 8001842:	6093      	str	r3, [r2, #8]
	}
 8001844:	bf00      	nop
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20000220 	.word	0x20000220
 800184c:	40700000 	.word	0x40700000
 8001850:	200001f0 	.word	0x200001f0
 8001854:	00000000 	.word	0x00000000

08001858 <filtroSuavizado>:


	float filtroSuavizado(float nuevo, float anterior) {
 8001858:	b5b0      	push	{r4, r5, r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001862:	edc7 0a00 	vstr	s1, [r7]
		return 0.8 * anterior + 0.2 * nuevo;  // Filtro paso bajo
 8001866:	6838      	ldr	r0, [r7, #0]
 8001868:	f7fe fe82 	bl	8000570 <__aeabi_f2d>
 800186c:	a312      	add	r3, pc, #72	@ (adr r3, 80018b8 <filtroSuavizado+0x60>)
 800186e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001872:	f7fe fed5 	bl	8000620 <__aeabi_dmul>
 8001876:	4602      	mov	r2, r0
 8001878:	460b      	mov	r3, r1
 800187a:	4614      	mov	r4, r2
 800187c:	461d      	mov	r5, r3
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f7fe fe76 	bl	8000570 <__aeabi_f2d>
 8001884:	a30e      	add	r3, pc, #56	@ (adr r3, 80018c0 <filtroSuavizado+0x68>)
 8001886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800188a:	f7fe fec9 	bl	8000620 <__aeabi_dmul>
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	4620      	mov	r0, r4
 8001894:	4629      	mov	r1, r5
 8001896:	f7fe fd0d 	bl	80002b4 <__adddf3>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4610      	mov	r0, r2
 80018a0:	4619      	mov	r1, r3
 80018a2:	f7ff f995 	bl	8000bd0 <__aeabi_d2f>
 80018a6:	4603      	mov	r3, r0
 80018a8:	ee07 3a90 	vmov	s15, r3
	}
 80018ac:	eeb0 0a67 	vmov.f32	s0, s15
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bdb0      	pop	{r4, r5, r7, pc}
 80018b6:	bf00      	nop
 80018b8:	9999999a 	.word	0x9999999a
 80018bc:	3fe99999 	.word	0x3fe99999
 80018c0:	9999999a 	.word	0x9999999a
 80018c4:	3fc99999 	.word	0x3fc99999

080018c8 <ENS160_Init>:

	//-------------------CALIDAD AIRE----------------
	void ENS160_Init(void){
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af04      	add	r7, sp, #16
		HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_PART_ID, 1, &ens160.ID_MSB, 1, 100);
 80018ce:	2364      	movs	r3, #100	@ 0x64
 80018d0:	9302      	str	r3, [sp, #8]
 80018d2:	2301      	movs	r3, #1
 80018d4:	9301      	str	r3, [sp, #4]
 80018d6:	4b18      	ldr	r3, [pc, #96]	@ (8001938 <ENS160_Init+0x70>)
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	2301      	movs	r3, #1
 80018dc:	2200      	movs	r2, #0
 80018de:	21a4      	movs	r1, #164	@ 0xa4
 80018e0:	4816      	ldr	r0, [pc, #88]	@ (800193c <ENS160_Init+0x74>)
 80018e2:	f001 fce7 	bl	80032b4 <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_PART_ID + 1, 1, &ens160.ID_LSB, 1, 100);
 80018e6:	2364      	movs	r3, #100	@ 0x64
 80018e8:	9302      	str	r3, [sp, #8]
 80018ea:	2301      	movs	r3, #1
 80018ec:	9301      	str	r3, [sp, #4]
 80018ee:	4b14      	ldr	r3, [pc, #80]	@ (8001940 <ENS160_Init+0x78>)
 80018f0:	9300      	str	r3, [sp, #0]
 80018f2:	2301      	movs	r3, #1
 80018f4:	2201      	movs	r2, #1
 80018f6:	21a4      	movs	r1, #164	@ 0xa4
 80018f8:	4810      	ldr	r0, [pc, #64]	@ (800193c <ENS160_Init+0x74>)
 80018fa:	f001 fcdb 	bl	80032b4 <HAL_I2C_Mem_Read>

		ens160.ID1 = (ens160.ID_MSB << 8) | ens160.ID_LSB;
 80018fe:	4b11      	ldr	r3, [pc, #68]	@ (8001944 <ENS160_Init+0x7c>)
 8001900:	789b      	ldrb	r3, [r3, #2]
 8001902:	b21b      	sxth	r3, r3
 8001904:	021b      	lsls	r3, r3, #8
 8001906:	b21a      	sxth	r2, r3
 8001908:	4b0e      	ldr	r3, [pc, #56]	@ (8001944 <ENS160_Init+0x7c>)
 800190a:	785b      	ldrb	r3, [r3, #1]
 800190c:	b21b      	sxth	r3, r3
 800190e:	4313      	orrs	r3, r2
 8001910:	b21b      	sxth	r3, r3
 8001912:	b29a      	uxth	r2, r3
 8001914:	4b0b      	ldr	r3, [pc, #44]	@ (8001944 <ENS160_Init+0x7c>)
 8001916:	809a      	strh	r2, [r3, #4]

		if (ens160.ID1 == 0x6001){
 8001918:	4b0a      	ldr	r3, [pc, #40]	@ (8001944 <ENS160_Init+0x7c>)
 800191a:	889b      	ldrh	r3, [r3, #4]
 800191c:	f246 0201 	movw	r2, #24577	@ 0x6001
 8001920:	4293      	cmp	r3, r2
 8001922:	d103      	bne.n	800192c <ENS160_Init+0x64>
			ens160.deviceReady1 = true;
 8001924:	4b07      	ldr	r3, [pc, #28]	@ (8001944 <ENS160_Init+0x7c>)
 8001926:	2201      	movs	r2, #1
 8001928:	719a      	strb	r2, [r3, #6]
		} else {
			ens160.deviceReady1 = false;
		}
	}
 800192a:	e002      	b.n	8001932 <ENS160_Init+0x6a>
			ens160.deviceReady1 = false;
 800192c:	4b05      	ldr	r3, [pc, #20]	@ (8001944 <ENS160_Init+0x7c>)
 800192e:	2200      	movs	r2, #0
 8001930:	719a      	strb	r2, [r3, #6]
	}
 8001932:	bf00      	nop
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	2000029e 	.word	0x2000029e
 800193c:	200002bc 	.word	0x200002bc
 8001940:	2000029d 	.word	0x2000029d
 8001944:	2000029c 	.word	0x2000029c

08001948 <ENS160_ConfigReg>:

	void ENS160_ConfigReg(void){
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af04      	add	r7, sp, #16
		ens160.config_value = 0x00;		// CONFIG: interrupcin desactivada (bit 0 = 0)
 800194e:	4b18      	ldr	r3, [pc, #96]	@ (80019b0 <ENS160_ConfigReg+0x68>)
 8001950:	2200      	movs	r2, #0
 8001952:	721a      	strb	r2, [r3, #8]
		ens160.command_value = 0xCC; 	// Limpiar registros GPR antes de iniciar
 8001954:	4b16      	ldr	r3, [pc, #88]	@ (80019b0 <ENS160_ConfigReg+0x68>)
 8001956:	22cc      	movs	r2, #204	@ 0xcc
 8001958:	725a      	strb	r2, [r3, #9]
		ens160.opmode_value = 0x02;  	// 0x02 = Active gas sensing operating mode
 800195a:	4b15      	ldr	r3, [pc, #84]	@ (80019b0 <ENS160_ConfigReg+0x68>)
 800195c:	2202      	movs	r2, #2
 800195e:	729a      	strb	r2, [r3, #10]

		HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_CONFIG, 1, &ens160.config_value, 1, 100);
 8001960:	2364      	movs	r3, #100	@ 0x64
 8001962:	9302      	str	r3, [sp, #8]
 8001964:	2301      	movs	r3, #1
 8001966:	9301      	str	r3, [sp, #4]
 8001968:	4b12      	ldr	r3, [pc, #72]	@ (80019b4 <ENS160_ConfigReg+0x6c>)
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	2301      	movs	r3, #1
 800196e:	2211      	movs	r2, #17
 8001970:	21a4      	movs	r1, #164	@ 0xa4
 8001972:	4811      	ldr	r0, [pc, #68]	@ (80019b8 <ENS160_ConfigReg+0x70>)
 8001974:	f001 fb8a 	bl	800308c <HAL_I2C_Mem_Write>
		HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_COMMAND, 1, &ens160.command_value, 1, 100);
 8001978:	2364      	movs	r3, #100	@ 0x64
 800197a:	9302      	str	r3, [sp, #8]
 800197c:	2301      	movs	r3, #1
 800197e:	9301      	str	r3, [sp, #4]
 8001980:	4b0e      	ldr	r3, [pc, #56]	@ (80019bc <ENS160_ConfigReg+0x74>)
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	2301      	movs	r3, #1
 8001986:	2212      	movs	r2, #18
 8001988:	21a4      	movs	r1, #164	@ 0xa4
 800198a:	480b      	ldr	r0, [pc, #44]	@ (80019b8 <ENS160_ConfigReg+0x70>)
 800198c:	f001 fb7e 	bl	800308c <HAL_I2C_Mem_Write>
		HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_OPMODE, 1, &ens160.opmode_value, 1, 100);
 8001990:	2364      	movs	r3, #100	@ 0x64
 8001992:	9302      	str	r3, [sp, #8]
 8001994:	2301      	movs	r3, #1
 8001996:	9301      	str	r3, [sp, #4]
 8001998:	4b09      	ldr	r3, [pc, #36]	@ (80019c0 <ENS160_ConfigReg+0x78>)
 800199a:	9300      	str	r3, [sp, #0]
 800199c:	2301      	movs	r3, #1
 800199e:	2210      	movs	r2, #16
 80019a0:	21a4      	movs	r1, #164	@ 0xa4
 80019a2:	4805      	ldr	r0, [pc, #20]	@ (80019b8 <ENS160_ConfigReg+0x70>)
 80019a4:	f001 fb72 	bl	800308c <HAL_I2C_Mem_Write>
	}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	2000029c 	.word	0x2000029c
 80019b4:	200002a4 	.word	0x200002a4
 80019b8:	200002bc 	.word	0x200002bc
 80019bc:	200002a5 	.word	0x200002a5
 80019c0:	200002a6 	.word	0x200002a6

080019c4 <AHT21_Init>:

	void AHT21_Init(void) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af02      	add	r7, sp, #8
		HAL_Delay(100);  // Esperar 100 ms tras encendido
 80019ca:	2064      	movs	r0, #100	@ 0x64
 80019cc:	f000 fdda 	bl	8002584 <HAL_Delay>
		uint8_t command = 0x71; // Comando para leer status word
 80019d0:	2371      	movs	r3, #113	@ 0x71
 80019d2:	71fb      	strb	r3, [r7, #7]

		HAL_I2C_Master_Transmit(&hi2c1, AHT21_ADDR, &command, 1, 100);
 80019d4:	1dfa      	adds	r2, r7, #7
 80019d6:	2364      	movs	r3, #100	@ 0x64
 80019d8:	9300      	str	r3, [sp, #0]
 80019da:	2301      	movs	r3, #1
 80019dc:	2170      	movs	r1, #112	@ 0x70
 80019de:	480d      	ldr	r0, [pc, #52]	@ (8001a14 <AHT21_Init+0x50>)
 80019e0:	f001 f96a 	bl	8002cb8 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c1, AHT21_ADDR, &aht21.status, 1, 100);
 80019e4:	2364      	movs	r3, #100	@ 0x64
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	2301      	movs	r3, #1
 80019ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001a18 <AHT21_Init+0x54>)
 80019ec:	2170      	movs	r1, #112	@ 0x70
 80019ee:	4809      	ldr	r0, [pc, #36]	@ (8001a14 <AHT21_Init+0x50>)
 80019f0:	f001 fa56 	bl	8002ea0 <HAL_I2C_Master_Receive>

		if (aht21.status == 0x18) {
 80019f4:	4b09      	ldr	r3, [pc, #36]	@ (8001a1c <AHT21_Init+0x58>)
 80019f6:	785b      	ldrb	r3, [r3, #1]
 80019f8:	2b18      	cmp	r3, #24
 80019fa:	d103      	bne.n	8001a04 <AHT21_Init+0x40>
			aht21.deviceReady1 = true;
 80019fc:	4b07      	ldr	r3, [pc, #28]	@ (8001a1c <AHT21_Init+0x58>)
 80019fe:	2201      	movs	r2, #1
 8001a00:	709a      	strb	r2, [r3, #2]
		} else {
			aht21.deviceReady1 = false; // no calibrado o mal inicializado
		}
	}
 8001a02:	e002      	b.n	8001a0a <AHT21_Init+0x46>
			aht21.deviceReady1 = false; // no calibrado o mal inicializado
 8001a04:	4b05      	ldr	r3, [pc, #20]	@ (8001a1c <AHT21_Init+0x58>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	709a      	strb	r2, [r3, #2]
	}
 8001a0a:	bf00      	nop
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	200002bc 	.word	0x200002bc
 8001a18:	200002b1 	.word	0x200002b1
 8001a1c:	200002b0 	.word	0x200002b0

08001a20 <AHT21_ReadData>:

	bool AHT21_ReadData(float *temperature, float *humidity) {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b08a      	sub	sp, #40	@ 0x28
 8001a24:	af02      	add	r7, sp, #8
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
		uint8_t command_trigger[3] = {0xAC, 0x33, 0x00};
 8001a2a:	4a3a      	ldr	r2, [pc, #232]	@ (8001b14 <AHT21_ReadData+0xf4>)
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	6812      	ldr	r2, [r2, #0]
 8001a32:	4611      	mov	r1, r2
 8001a34:	8019      	strh	r1, [r3, #0]
 8001a36:	3302      	adds	r3, #2
 8001a38:	0c12      	lsrs	r2, r2, #16
 8001a3a:	701a      	strb	r2, [r3, #0]
		uint8_t command_status = 0x71;
 8001a3c:	2371      	movs	r3, #113	@ 0x71
 8001a3e:	74fb      	strb	r3, [r7, #19]
		uint8_t status;
		uint8_t data[6];


		// Iniciar medicin
		HAL_I2C_Master_Transmit(&hi2c1, AHT21_ADDR, command_trigger, 3, 100);
 8001a40:	f107 0214 	add.w	r2, r7, #20
 8001a44:	2364      	movs	r3, #100	@ 0x64
 8001a46:	9300      	str	r3, [sp, #0]
 8001a48:	2303      	movs	r3, #3
 8001a4a:	2170      	movs	r1, #112	@ 0x70
 8001a4c:	4832      	ldr	r0, [pc, #200]	@ (8001b18 <AHT21_ReadData+0xf8>)
 8001a4e:	f001 f933 	bl	8002cb8 <HAL_I2C_Master_Transmit>

		HAL_Delay(80);  // Esperar que termine la medicin (~80 ms)
 8001a52:	2050      	movs	r0, #80	@ 0x50
 8001a54:	f000 fd96 	bl	8002584 <HAL_Delay>

		// Leer estado (0x71)
		HAL_I2C_Master_Transmit(&hi2c1, AHT21_ADDR, &command_status, 1, 100);
 8001a58:	f107 0213 	add.w	r2, r7, #19
 8001a5c:	2364      	movs	r3, #100	@ 0x64
 8001a5e:	9300      	str	r3, [sp, #0]
 8001a60:	2301      	movs	r3, #1
 8001a62:	2170      	movs	r1, #112	@ 0x70
 8001a64:	482c      	ldr	r0, [pc, #176]	@ (8001b18 <AHT21_ReadData+0xf8>)
 8001a66:	f001 f927 	bl	8002cb8 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c1, AHT21_ADDR, &status, 1, 100);
 8001a6a:	f107 0212 	add.w	r2, r7, #18
 8001a6e:	2364      	movs	r3, #100	@ 0x64
 8001a70:	9300      	str	r3, [sp, #0]
 8001a72:	2301      	movs	r3, #1
 8001a74:	2170      	movs	r1, #112	@ 0x70
 8001a76:	4828      	ldr	r0, [pc, #160]	@ (8001b18 <AHT21_ReadData+0xf8>)
 8001a78:	f001 fa12 	bl	8002ea0 <HAL_I2C_Master_Receive>

		if (status & 0x80) return false;  // sigue ocupado
 8001a7c:	7cbb      	ldrb	r3, [r7, #18]
 8001a7e:	b25b      	sxtb	r3, r3
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	da01      	bge.n	8001a88 <AHT21_ReadData+0x68>
 8001a84:	2300      	movs	r3, #0
 8001a86:	e041      	b.n	8001b0c <AHT21_ReadData+0xec>

		// Leer 6 bytes de datos
		HAL_I2C_Master_Receive(&hi2c1, AHT21_ADDR, data, 6, 100);
 8001a88:	f107 020c 	add.w	r2, r7, #12
 8001a8c:	2364      	movs	r3, #100	@ 0x64
 8001a8e:	9300      	str	r3, [sp, #0]
 8001a90:	2306      	movs	r3, #6
 8001a92:	2170      	movs	r1, #112	@ 0x70
 8001a94:	4820      	ldr	r0, [pc, #128]	@ (8001b18 <AHT21_ReadData+0xf8>)
 8001a96:	f001 fa03 	bl	8002ea0 <HAL_I2C_Master_Receive>

		// Convertir los datos
		uint32_t raw_humidity = ((uint32_t)data[1] << 12) | ((uint32_t)data[2] << 4) | (data[3] >> 4);
 8001a9a:	7b7b      	ldrb	r3, [r7, #13]
 8001a9c:	031a      	lsls	r2, r3, #12
 8001a9e:	7bbb      	ldrb	r3, [r7, #14]
 8001aa0:	011b      	lsls	r3, r3, #4
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	7bfa      	ldrb	r2, [r7, #15]
 8001aa6:	0912      	lsrs	r2, r2, #4
 8001aa8:	b2d2      	uxtb	r2, r2
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	61fb      	str	r3, [r7, #28]
		uint32_t raw_temp     = (((uint32_t)data[3] & 0x0F) << 16) | ((uint32_t)data[4] << 8) | data[5];
 8001aae:	7bfb      	ldrb	r3, [r7, #15]
 8001ab0:	041b      	lsls	r3, r3, #16
 8001ab2:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 8001ab6:	7c3b      	ldrb	r3, [r7, #16]
 8001ab8:	021b      	lsls	r3, r3, #8
 8001aba:	4313      	orrs	r3, r2
 8001abc:	7c7a      	ldrb	r2, [r7, #17]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	61bb      	str	r3, [r7, #24]

		*humidity = ((float)raw_humidity / 1048576.0f) * 100.0f; // 2^20 = 1048576
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	ee07 3a90 	vmov	s15, r3
 8001ac8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001acc:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001b1c <AHT21_ReadData+0xfc>
 8001ad0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ad4:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001b20 <AHT21_ReadData+0x100>
 8001ad8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	edc3 7a00 	vstr	s15, [r3]
		*temperature = ((float)raw_temp / 1048576.0f) * 200.0f - 50.0f;
 8001ae2:	69bb      	ldr	r3, [r7, #24]
 8001ae4:	ee07 3a90 	vmov	s15, r3
 8001ae8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001aec:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001b1c <AHT21_ReadData+0xfc>
 8001af0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001af4:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001b24 <AHT21_ReadData+0x104>
 8001af8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001afc:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001b28 <AHT21_ReadData+0x108>
 8001b00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	edc3 7a00 	vstr	s15, [r3]

		return true;
 8001b0a:	2301      	movs	r3, #1
	}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3720      	adds	r7, #32
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	0800a7cc 	.word	0x0800a7cc
 8001b18:	200002bc 	.word	0x200002bc
 8001b1c:	49800000 	.word	0x49800000
 8001b20:	42c80000 	.word	0x42c80000
 8001b24:	43480000 	.word	0x43480000
 8001b28:	42480000 	.word	0x42480000

08001b2c <ENS160_SetTempHum>:

	void ENS160_SetTempHum(float *temperature, float *humidity){
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b088      	sub	sp, #32
 8001b30:	af04      	add	r7, sp, #16
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
		uint16_t temp_kelvin = (uint16_t)((*temperature + 273.15f) * 64); //  DATA_T storage format
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	edd3 7a00 	vldr	s15, [r3]
 8001b3c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001c00 <ENS160_SetTempHum+0xd4>
 8001b40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b44:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001c04 <ENS160_SetTempHum+0xd8>
 8001b48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b50:	ee17 3a90 	vmov	r3, s15
 8001b54:	81fb      	strh	r3, [r7, #14]
		uint16_t rh_scaled   = (uint16_t)(*humidity * 512); // DATA_RH storage format
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	edd3 7a00 	vldr	s15, [r3]
 8001b5c:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001c08 <ENS160_SetTempHum+0xdc>
 8001b60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b68:	ee17 3a90 	vmov	r3, s15
 8001b6c:	81bb      	strh	r3, [r7, #12]

		uint8_t temp_lsb = temp_kelvin & 0xFF;
 8001b6e:	89fb      	ldrh	r3, [r7, #14]
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	72fb      	strb	r3, [r7, #11]
		uint8_t temp_msb = temp_kelvin >> 8;
 8001b74:	89fb      	ldrh	r3, [r7, #14]
 8001b76:	0a1b      	lsrs	r3, r3, #8
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	72bb      	strb	r3, [r7, #10]
		uint8_t rh_lsb   = rh_scaled & 0xFF;
 8001b7e:	89bb      	ldrh	r3, [r7, #12]
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	727b      	strb	r3, [r7, #9]
		uint8_t rh_msb   = rh_scaled >> 8;
 8001b84:	89bb      	ldrh	r3, [r7, #12]
 8001b86:	0a1b      	lsrs	r3, r3, #8
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	723b      	strb	r3, [r7, #8]

		// Enviar al ENS160
		HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_TEMP_IN, 1, &temp_lsb, 1, 100);
 8001b8e:	2364      	movs	r3, #100	@ 0x64
 8001b90:	9302      	str	r3, [sp, #8]
 8001b92:	2301      	movs	r3, #1
 8001b94:	9301      	str	r3, [sp, #4]
 8001b96:	f107 030b 	add.w	r3, r7, #11
 8001b9a:	9300      	str	r3, [sp, #0]
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	2213      	movs	r2, #19
 8001ba0:	21a4      	movs	r1, #164	@ 0xa4
 8001ba2:	481a      	ldr	r0, [pc, #104]	@ (8001c0c <ENS160_SetTempHum+0xe0>)
 8001ba4:	f001 fa72 	bl	800308c <HAL_I2C_Mem_Write>
		HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_TEMP_IN + 1, 1, &temp_msb, 1, 100);
 8001ba8:	2364      	movs	r3, #100	@ 0x64
 8001baa:	9302      	str	r3, [sp, #8]
 8001bac:	2301      	movs	r3, #1
 8001bae:	9301      	str	r3, [sp, #4]
 8001bb0:	f107 030a 	add.w	r3, r7, #10
 8001bb4:	9300      	str	r3, [sp, #0]
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	2214      	movs	r2, #20
 8001bba:	21a4      	movs	r1, #164	@ 0xa4
 8001bbc:	4813      	ldr	r0, [pc, #76]	@ (8001c0c <ENS160_SetTempHum+0xe0>)
 8001bbe:	f001 fa65 	bl	800308c <HAL_I2C_Mem_Write>

		HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_RH_IN, 1, &rh_lsb, 1, 100);
 8001bc2:	2364      	movs	r3, #100	@ 0x64
 8001bc4:	9302      	str	r3, [sp, #8]
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	9301      	str	r3, [sp, #4]
 8001bca:	f107 0309 	add.w	r3, r7, #9
 8001bce:	9300      	str	r3, [sp, #0]
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	2215      	movs	r2, #21
 8001bd4:	21a4      	movs	r1, #164	@ 0xa4
 8001bd6:	480d      	ldr	r0, [pc, #52]	@ (8001c0c <ENS160_SetTempHum+0xe0>)
 8001bd8:	f001 fa58 	bl	800308c <HAL_I2C_Mem_Write>
		HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_RH_IN + 1, 1, &rh_msb, 1, 100);
 8001bdc:	2364      	movs	r3, #100	@ 0x64
 8001bde:	9302      	str	r3, [sp, #8]
 8001be0:	2301      	movs	r3, #1
 8001be2:	9301      	str	r3, [sp, #4]
 8001be4:	f107 0308 	add.w	r3, r7, #8
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	2301      	movs	r3, #1
 8001bec:	2216      	movs	r2, #22
 8001bee:	21a4      	movs	r1, #164	@ 0xa4
 8001bf0:	4806      	ldr	r0, [pc, #24]	@ (8001c0c <ENS160_SetTempHum+0xe0>)
 8001bf2:	f001 fa4b 	bl	800308c <HAL_I2C_Mem_Write>
	}
 8001bf6:	bf00      	nop
 8001bf8:	3710      	adds	r7, #16
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	43889333 	.word	0x43889333
 8001c04:	42800000 	.word	0x42800000
 8001c08:	44000000 	.word	0x44000000
 8001c0c:	200002bc 	.word	0x200002bc

08001c10 <Read_ENS160_Data>:

	void Read_ENS160_Data(void){
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af04      	add	r7, sp, #16
		uint8_t data_tvoc_msb;
		uint8_t data_eco2_lsb;
		uint8_t data_eco2_msb;

		// Leer AQI
		HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_DATA_AQI, 1, &data_aqi_temp, 1, 100);
 8001c16:	2364      	movs	r3, #100	@ 0x64
 8001c18:	9302      	str	r3, [sp, #8]
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	9301      	str	r3, [sp, #4]
 8001c1e:	1dfb      	adds	r3, r7, #7
 8001c20:	9300      	str	r3, [sp, #0]
 8001c22:	2301      	movs	r3, #1
 8001c24:	2221      	movs	r2, #33	@ 0x21
 8001c26:	21a4      	movs	r1, #164	@ 0xa4
 8001c28:	4829      	ldr	r0, [pc, #164]	@ (8001cd0 <Read_ENS160_Data+0xc0>)
 8001c2a:	f001 fb43 	bl	80032b4 <HAL_I2C_Mem_Read>

		// Leer TVOC (2 bytes)
		HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_DATA_TVOC, 1, &data_tvoc_lsb, 1, 100);
 8001c2e:	2364      	movs	r3, #100	@ 0x64
 8001c30:	9302      	str	r3, [sp, #8]
 8001c32:	2301      	movs	r3, #1
 8001c34:	9301      	str	r3, [sp, #4]
 8001c36:	1dbb      	adds	r3, r7, #6
 8001c38:	9300      	str	r3, [sp, #0]
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	2222      	movs	r2, #34	@ 0x22
 8001c3e:	21a4      	movs	r1, #164	@ 0xa4
 8001c40:	4823      	ldr	r0, [pc, #140]	@ (8001cd0 <Read_ENS160_Data+0xc0>)
 8001c42:	f001 fb37 	bl	80032b4 <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_DATA_TVOC + 1, 1, &data_tvoc_msb, 1, 100);
 8001c46:	2364      	movs	r3, #100	@ 0x64
 8001c48:	9302      	str	r3, [sp, #8]
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	9301      	str	r3, [sp, #4]
 8001c4e:	1d7b      	adds	r3, r7, #5
 8001c50:	9300      	str	r3, [sp, #0]
 8001c52:	2301      	movs	r3, #1
 8001c54:	2223      	movs	r2, #35	@ 0x23
 8001c56:	21a4      	movs	r1, #164	@ 0xa4
 8001c58:	481d      	ldr	r0, [pc, #116]	@ (8001cd0 <Read_ENS160_Data+0xc0>)
 8001c5a:	f001 fb2b 	bl	80032b4 <HAL_I2C_Mem_Read>

		// Leer eCO2 (2 bytes)
		HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_DATA_ECO2, 1, &data_eco2_lsb, 1, 100);
 8001c5e:	2364      	movs	r3, #100	@ 0x64
 8001c60:	9302      	str	r3, [sp, #8]
 8001c62:	2301      	movs	r3, #1
 8001c64:	9301      	str	r3, [sp, #4]
 8001c66:	1d3b      	adds	r3, r7, #4
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	2224      	movs	r2, #36	@ 0x24
 8001c6e:	21a4      	movs	r1, #164	@ 0xa4
 8001c70:	4817      	ldr	r0, [pc, #92]	@ (8001cd0 <Read_ENS160_Data+0xc0>)
 8001c72:	f001 fb1f 	bl	80032b4 <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_DATA_ECO2 + 1, 1, &data_eco2_msb, 1, 100);
 8001c76:	2364      	movs	r3, #100	@ 0x64
 8001c78:	9302      	str	r3, [sp, #8]
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	9301      	str	r3, [sp, #4]
 8001c7e:	1cfb      	adds	r3, r7, #3
 8001c80:	9300      	str	r3, [sp, #0]
 8001c82:	2301      	movs	r3, #1
 8001c84:	2225      	movs	r2, #37	@ 0x25
 8001c86:	21a4      	movs	r1, #164	@ 0xa4
 8001c88:	4811      	ldr	r0, [pc, #68]	@ (8001cd0 <Read_ENS160_Data+0xc0>)
 8001c8a:	f001 fb13 	bl	80032b4 <HAL_I2C_Mem_Read>

		// Guardar los datos en la estructura
		ens160.aqi  = data_aqi_temp & 0x07;  // bits 02 son el AQI (15)
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	f003 0307 	and.w	r3, r3, #7
 8001c94:	b2da      	uxtb	r2, r3
 8001c96:	4b0f      	ldr	r3, [pc, #60]	@ (8001cd4 <Read_ENS160_Data+0xc4>)
 8001c98:	731a      	strb	r2, [r3, #12]
		ens160.tvoc = ((uint16_t)data_tvoc_msb << 8) | data_tvoc_lsb; // TVOC (ppb)
 8001c9a:	797b      	ldrb	r3, [r7, #5]
 8001c9c:	b21b      	sxth	r3, r3
 8001c9e:	021b      	lsls	r3, r3, #8
 8001ca0:	b21a      	sxth	r2, r3
 8001ca2:	79bb      	ldrb	r3, [r7, #6]
 8001ca4:	b21b      	sxth	r3, r3
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	b21b      	sxth	r3, r3
 8001caa:	b29a      	uxth	r2, r3
 8001cac:	4b09      	ldr	r3, [pc, #36]	@ (8001cd4 <Read_ENS160_Data+0xc4>)
 8001cae:	81da      	strh	r2, [r3, #14]
		ens160.eco2 = ((uint16_t)data_eco2_msb << 8) | data_eco2_lsb; // eCO2 (ppm)
 8001cb0:	78fb      	ldrb	r3, [r7, #3]
 8001cb2:	b21b      	sxth	r3, r3
 8001cb4:	021b      	lsls	r3, r3, #8
 8001cb6:	b21a      	sxth	r2, r3
 8001cb8:	793b      	ldrb	r3, [r7, #4]
 8001cba:	b21b      	sxth	r3, r3
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	b21b      	sxth	r3, r3
 8001cc0:	b29a      	uxth	r2, r3
 8001cc2:	4b04      	ldr	r3, [pc, #16]	@ (8001cd4 <Read_ENS160_Data+0xc4>)
 8001cc4:	821a      	strh	r2, [r3, #16]
	}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	200002bc 	.word	0x200002bc
 8001cd4:	2000029c 	.word	0x2000029c

08001cd8 <Send_USART>:


	void Send_USART() { //para acelerometro y calidad de aire
 8001cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cdc:	b091      	sub	sp, #68	@ 0x44
 8001cde:	af0e      	add	r7, sp, #56	@ 0x38
	        (char*)tx.bytes,
	        sizeof(tx.bytes),
	        "X: %.2f  Y: %.2f  Z: %.2f\r\n"
	        "Temp: %.2f C, Hum: %.2f %%\r\n"
	        "AQI: %d, TVOC: %d ppb, eCO2: %d ppm\r\n",
	        datos.x_axis,
 8001ce0:	4b4f      	ldr	r3, [pc, #316]	@ (8001e20 <Send_USART+0x148>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
	    tx.longitud = (uint16_t)snprintf(
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7fe fc43 	bl	8000570 <__aeabi_f2d>
 8001cea:	4604      	mov	r4, r0
 8001cec:	460d      	mov	r5, r1
	        datos.y_axis,
 8001cee:	4b4c      	ldr	r3, [pc, #304]	@ (8001e20 <Send_USART+0x148>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
	    tx.longitud = (uint16_t)snprintf(
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7fe fc3c 	bl	8000570 <__aeabi_f2d>
 8001cf8:	4680      	mov	r8, r0
 8001cfa:	4689      	mov	r9, r1
	        datos.z_axis,
 8001cfc:	4b48      	ldr	r3, [pc, #288]	@ (8001e20 <Send_USART+0x148>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
	    tx.longitud = (uint16_t)snprintf(
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7fe fc35 	bl	8000570 <__aeabi_f2d>
 8001d06:	4682      	mov	sl, r0
 8001d08:	468b      	mov	fp, r1
	        aht21.temperature,
 8001d0a:	4b46      	ldr	r3, [pc, #280]	@ (8001e24 <Send_USART+0x14c>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
	    tx.longitud = (uint16_t)snprintf(
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7fe fc2e 	bl	8000570 <__aeabi_f2d>
 8001d14:	e9c7 0100 	strd	r0, r1, [r7]
	        aht21.humidity,
 8001d18:	4b42      	ldr	r3, [pc, #264]	@ (8001e24 <Send_USART+0x14c>)
 8001d1a:	689b      	ldr	r3, [r3, #8]
	    tx.longitud = (uint16_t)snprintf(
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7fe fc27 	bl	8000570 <__aeabi_f2d>
 8001d22:	4602      	mov	r2, r0
 8001d24:	460b      	mov	r3, r1
	        ens160.aqi,
 8001d26:	4940      	ldr	r1, [pc, #256]	@ (8001e28 <Send_USART+0x150>)
 8001d28:	7b09      	ldrb	r1, [r1, #12]
	    tx.longitud = (uint16_t)snprintf(
 8001d2a:	4608      	mov	r0, r1
	        ens160.tvoc,
 8001d2c:	493e      	ldr	r1, [pc, #248]	@ (8001e28 <Send_USART+0x150>)
 8001d2e:	89c9      	ldrh	r1, [r1, #14]
	    tx.longitud = (uint16_t)snprintf(
 8001d30:	460e      	mov	r6, r1
	        ens160.eco2
 8001d32:	493d      	ldr	r1, [pc, #244]	@ (8001e28 <Send_USART+0x150>)
 8001d34:	8a09      	ldrh	r1, [r1, #16]
	    tx.longitud = (uint16_t)snprintf(
 8001d36:	910c      	str	r1, [sp, #48]	@ 0x30
 8001d38:	960b      	str	r6, [sp, #44]	@ 0x2c
 8001d3a:	900a      	str	r0, [sp, #40]	@ 0x28
 8001d3c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001d40:	ed97 7b00 	vldr	d7, [r7]
 8001d44:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001d48:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001d4c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001d50:	e9cd 4500 	strd	r4, r5, [sp]
 8001d54:	4a35      	ldr	r2, [pc, #212]	@ (8001e2c <Send_USART+0x154>)
 8001d56:	2164      	movs	r1, #100	@ 0x64
 8001d58:	4835      	ldr	r0, [pc, #212]	@ (8001e30 <Send_USART+0x158>)
 8001d5a:	f006 fa9f 	bl	800829c <sniprintf>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	b29a      	uxth	r2, r3
 8001d62:	4b33      	ldr	r3, [pc, #204]	@ (8001e30 <Send_USART+0x158>)
 8001d64:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
	    );

	    HAL_UART_Transmit(&huart3, tx.bytes, tx.longitud, 1000);
 8001d68:	4b31      	ldr	r3, [pc, #196]	@ (8001e30 <Send_USART+0x158>)
 8001d6a:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8001d6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d72:	492f      	ldr	r1, [pc, #188]	@ (8001e30 <Send_USART+0x158>)
 8001d74:	482f      	ldr	r0, [pc, #188]	@ (8001e34 <Send_USART+0x15c>)
 8001d76:	f005 f839 	bl	8006dec <HAL_UART_Transmit>
			(char*)tx.bytes,
			sizeof(tx.bytes),
			"X: %.2f  Y: %.2f  Z: %.2f\r\n"
			"Temp: %.2f C, Hum: %.2f %%\r\n"
			"AQI: %d, TVOC: %d ppb, eCO2: %d ppm\r\n",
			datos.x_axis,
 8001d7a:	4b29      	ldr	r3, [pc, #164]	@ (8001e20 <Send_USART+0x148>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
	    tx.longitud = (uint16_t)snprintf(
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7fe fbf6 	bl	8000570 <__aeabi_f2d>
 8001d84:	4604      	mov	r4, r0
 8001d86:	460d      	mov	r5, r1
			datos.y_axis,
 8001d88:	4b25      	ldr	r3, [pc, #148]	@ (8001e20 <Send_USART+0x148>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
	    tx.longitud = (uint16_t)snprintf(
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7fe fbef 	bl	8000570 <__aeabi_f2d>
 8001d92:	4680      	mov	r8, r0
 8001d94:	4689      	mov	r9, r1
			datos.z_axis,
 8001d96:	4b22      	ldr	r3, [pc, #136]	@ (8001e20 <Send_USART+0x148>)
 8001d98:	689b      	ldr	r3, [r3, #8]
	    tx.longitud = (uint16_t)snprintf(
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7fe fbe8 	bl	8000570 <__aeabi_f2d>
 8001da0:	4682      	mov	sl, r0
 8001da2:	468b      	mov	fp, r1
			aht21.temperature,
 8001da4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e24 <Send_USART+0x14c>)
 8001da6:	685b      	ldr	r3, [r3, #4]
	    tx.longitud = (uint16_t)snprintf(
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7fe fbe1 	bl	8000570 <__aeabi_f2d>
 8001dae:	e9c7 0100 	strd	r0, r1, [r7]
			aht21.humidity,
 8001db2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e24 <Send_USART+0x14c>)
 8001db4:	689b      	ldr	r3, [r3, #8]
	    tx.longitud = (uint16_t)snprintf(
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7fe fbda 	bl	8000570 <__aeabi_f2d>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	460b      	mov	r3, r1
			ens160.aqi,
 8001dc0:	4919      	ldr	r1, [pc, #100]	@ (8001e28 <Send_USART+0x150>)
 8001dc2:	7b09      	ldrb	r1, [r1, #12]
	    tx.longitud = (uint16_t)snprintf(
 8001dc4:	4608      	mov	r0, r1
			ens160.tvoc,
 8001dc6:	4918      	ldr	r1, [pc, #96]	@ (8001e28 <Send_USART+0x150>)
 8001dc8:	89c9      	ldrh	r1, [r1, #14]
	    tx.longitud = (uint16_t)snprintf(
 8001dca:	460e      	mov	r6, r1
			ens160.eco2
 8001dcc:	4916      	ldr	r1, [pc, #88]	@ (8001e28 <Send_USART+0x150>)
 8001dce:	8a09      	ldrh	r1, [r1, #16]
	    tx.longitud = (uint16_t)snprintf(
 8001dd0:	910c      	str	r1, [sp, #48]	@ 0x30
 8001dd2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8001dd4:	900a      	str	r0, [sp, #40]	@ 0x28
 8001dd6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001dda:	ed97 7b00 	vldr	d7, [r7]
 8001dde:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001de2:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001de6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001dea:	e9cd 4500 	strd	r4, r5, [sp]
 8001dee:	4a0f      	ldr	r2, [pc, #60]	@ (8001e2c <Send_USART+0x154>)
 8001df0:	2164      	movs	r1, #100	@ 0x64
 8001df2:	480f      	ldr	r0, [pc, #60]	@ (8001e30 <Send_USART+0x158>)
 8001df4:	f006 fa52 	bl	800829c <sniprintf>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e30 <Send_USART+0x158>)
 8001dfe:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
		);

		HAL_UART_Transmit(&huart2, tx.bytes, tx.longitud, 1000);
 8001e02:	4b0b      	ldr	r3, [pc, #44]	@ (8001e30 <Send_USART+0x158>)
 8001e04:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8001e08:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e0c:	4908      	ldr	r1, [pc, #32]	@ (8001e30 <Send_USART+0x158>)
 8001e0e:	480a      	ldr	r0, [pc, #40]	@ (8001e38 <Send_USART+0x160>)
 8001e10:	f004 ffec 	bl	8006dec <HAL_UART_Transmit>
	}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e1e:	bf00      	nop
 8001e20:	200001f0 	.word	0x200001f0
 8001e24:	200002b0 	.word	0x200002b0
 8001e28:	2000029c 	.word	0x2000029c
 8001e2c:	0800a7d0 	.word	0x0800a7d0
 8001e30:	20000234 	.word	0x20000234
 8001e34:	200003a4 	.word	0x200003a4
 8001e38:	20000310 	.word	0x20000310

08001e3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e40:	b672      	cpsid	i
}
 8001e42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e44:	bf00      	nop
 8001e46:	e7fd      	b.n	8001e44 <Error_Handler+0x8>

08001e48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e4c:	bf00      	nop
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
	...

08001e58 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b0ae      	sub	sp, #184	@ 0xb8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e60:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
 8001e6a:	609a      	str	r2, [r3, #8]
 8001e6c:	60da      	str	r2, [r3, #12]
 8001e6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e70:	f107 0318 	add.w	r3, r7, #24
 8001e74:	2288      	movs	r2, #136	@ 0x88
 8001e76:	2100      	movs	r1, #0
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f006 fa88 	bl	800838e <memset>
  if(hi2c->Instance==I2C1)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a39      	ldr	r2, [pc, #228]	@ (8001f68 <HAL_I2C_MspInit+0x110>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d16a      	bne.n	8001f5e <HAL_I2C_MspInit+0x106>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001e88:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e8c:	f04f 0300 	mov.w	r3, #0
 8001e90:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001e94:	2300      	movs	r3, #0
 8001e96:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e98:	f107 0318 	add.w	r3, r7, #24
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f002 fe83 	bl	8004ba8 <HAL_RCCEx_PeriphCLKConfig>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8001ea8:	f7ff ffc8 	bl	8001e3c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eac:	4b2f      	ldr	r3, [pc, #188]	@ (8001f6c <HAL_I2C_MspInit+0x114>)
 8001eae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001eb2:	4a2e      	ldr	r2, [pc, #184]	@ (8001f6c <HAL_I2C_MspInit+0x114>)
 8001eb4:	f043 0302 	orr.w	r3, r3, #2
 8001eb8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ebc:	4b2b      	ldr	r3, [pc, #172]	@ (8001f6c <HAL_I2C_MspInit+0x114>)
 8001ebe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	617b      	str	r3, [r7, #20]
 8001ec8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eca:	4b28      	ldr	r3, [pc, #160]	@ (8001f6c <HAL_I2C_MspInit+0x114>)
 8001ecc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ed0:	4a26      	ldr	r2, [pc, #152]	@ (8001f6c <HAL_I2C_MspInit+0x114>)
 8001ed2:	f043 0304 	orr.w	r3, r3, #4
 8001ed6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001eda:	4b24      	ldr	r3, [pc, #144]	@ (8001f6c <HAL_I2C_MspInit+0x114>)
 8001edc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ee0:	f003 0304 	and.w	r3, r3, #4
 8001ee4:	613b      	str	r3, [r7, #16]
 8001ee6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB10     ------> I2C1_SDA
    PC8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ee8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001eec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ef0:	2312      	movs	r3, #18
 8001ef2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efc:	2300      	movs	r3, #0
 8001efe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_I2C1;
 8001f02:	230b      	movs	r3, #11
 8001f04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f08:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4818      	ldr	r0, [pc, #96]	@ (8001f70 <HAL_I2C_MspInit+0x118>)
 8001f10:	f000 fcc0 	bl	8002894 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001f14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f1c:	2312      	movs	r3, #18
 8001f1e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f22:	2300      	movs	r3, #0
 8001f24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f2e:	2304      	movs	r3, #4
 8001f30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f34:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001f38:	4619      	mov	r1, r3
 8001f3a:	480e      	ldr	r0, [pc, #56]	@ (8001f74 <HAL_I2C_MspInit+0x11c>)
 8001f3c:	f000 fcaa 	bl	8002894 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f40:	4b0a      	ldr	r3, [pc, #40]	@ (8001f6c <HAL_I2C_MspInit+0x114>)
 8001f42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f46:	4a09      	ldr	r2, [pc, #36]	@ (8001f6c <HAL_I2C_MspInit+0x114>)
 8001f48:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f4c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001f50:	4b06      	ldr	r3, [pc, #24]	@ (8001f6c <HAL_I2C_MspInit+0x114>)
 8001f52:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f5e:	bf00      	nop
 8001f60:	37b8      	adds	r7, #184	@ 0xb8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40005400 	.word	0x40005400
 8001f6c:	44020c00 	.word	0x44020c00
 8001f70:	42020400 	.word	0x42020400
 8001f74:	42020800 	.word	0x42020800

08001f78 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b0ae      	sub	sp, #184	@ 0xb8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f80:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f90:	f107 0318 	add.w	r3, r7, #24
 8001f94:	2288      	movs	r2, #136	@ 0x88
 8001f96:	2100      	movs	r1, #0
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f006 f9f8 	bl	800838e <memset>
  if(huart->Instance==USART2)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a4b      	ldr	r2, [pc, #300]	@ (80020d0 <HAL_UART_MspInit+0x158>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d145      	bne.n	8002034 <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001fa8:	f04f 0202 	mov.w	r2, #2
 8001fac:	f04f 0300 	mov.w	r3, #0
 8001fb0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fb8:	f107 0318 	add.w	r3, r7, #24
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f002 fdf3 	bl	8004ba8 <HAL_RCCEx_PeriphCLKConfig>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8001fc8:	f7ff ff38 	bl	8001e3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fcc:	4b41      	ldr	r3, [pc, #260]	@ (80020d4 <HAL_UART_MspInit+0x15c>)
 8001fce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001fd2:	4a40      	ldr	r2, [pc, #256]	@ (80020d4 <HAL_UART_MspInit+0x15c>)
 8001fd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fd8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001fdc:	4b3d      	ldr	r3, [pc, #244]	@ (80020d4 <HAL_UART_MspInit+0x15c>)
 8001fde:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fe6:	617b      	str	r3, [r7, #20]
 8001fe8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fea:	4b3a      	ldr	r3, [pc, #232]	@ (80020d4 <HAL_UART_MspInit+0x15c>)
 8001fec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ff0:	4a38      	ldr	r2, [pc, #224]	@ (80020d4 <HAL_UART_MspInit+0x15c>)
 8001ff2:	f043 0302 	orr.w	r3, r3, #2
 8001ff6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ffa:	4b36      	ldr	r3, [pc, #216]	@ (80020d4 <HAL_UART_MspInit+0x15c>)
 8001ffc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002000:	f003 0302 	and.w	r3, r3, #2
 8002004:	613b      	str	r3, [r7, #16]
 8002006:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PB0     ------> USART2_TX
    PB1     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002008:	2303      	movs	r3, #3
 800200a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200e:	2302      	movs	r3, #2
 8002010:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002014:	2300      	movs	r3, #0
 8002016:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201a:	2300      	movs	r3, #0
 800201c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF9_USART2;
 8002020:	2309      	movs	r3, #9
 8002022:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002026:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800202a:	4619      	mov	r1, r3
 800202c:	482a      	ldr	r0, [pc, #168]	@ (80020d8 <HAL_UART_MspInit+0x160>)
 800202e:	f000 fc31 	bl	8002894 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002032:	e049      	b.n	80020c8 <HAL_UART_MspInit+0x150>
  else if(huart->Instance==USART3)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a28      	ldr	r2, [pc, #160]	@ (80020dc <HAL_UART_MspInit+0x164>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d144      	bne.n	80020c8 <HAL_UART_MspInit+0x150>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800203e:	f04f 0204 	mov.w	r2, #4
 8002042:	f04f 0300 	mov.w	r3, #0
 8002046:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800204a:	2300      	movs	r3, #0
 800204c:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800204e:	f107 0318 	add.w	r3, r7, #24
 8002052:	4618      	mov	r0, r3
 8002054:	f002 fda8 	bl	8004ba8 <HAL_RCCEx_PeriphCLKConfig>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <HAL_UART_MspInit+0xea>
      Error_Handler();
 800205e:	f7ff feed 	bl	8001e3c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002062:	4b1c      	ldr	r3, [pc, #112]	@ (80020d4 <HAL_UART_MspInit+0x15c>)
 8002064:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002068:	4a1a      	ldr	r2, [pc, #104]	@ (80020d4 <HAL_UART_MspInit+0x15c>)
 800206a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800206e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002072:	4b18      	ldr	r3, [pc, #96]	@ (80020d4 <HAL_UART_MspInit+0x15c>)
 8002074:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002078:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800207c:	60fb      	str	r3, [r7, #12]
 800207e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002080:	4b14      	ldr	r3, [pc, #80]	@ (80020d4 <HAL_UART_MspInit+0x15c>)
 8002082:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002086:	4a13      	ldr	r2, [pc, #76]	@ (80020d4 <HAL_UART_MspInit+0x15c>)
 8002088:	f043 0301 	orr.w	r3, r3, #1
 800208c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002090:	4b10      	ldr	r3, [pc, #64]	@ (80020d4 <HAL_UART_MspInit+0x15c>)
 8002092:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	60bb      	str	r3, [r7, #8]
 800209c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 800209e:	2318      	movs	r3, #24
 80020a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a4:	2302      	movs	r3, #2
 80020a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020aa:	2300      	movs	r3, #0
 80020ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b0:	2300      	movs	r3, #0
 80020b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF13_USART3;
 80020b6:	230d      	movs	r3, #13
 80020b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020bc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80020c0:	4619      	mov	r1, r3
 80020c2:	4807      	ldr	r0, [pc, #28]	@ (80020e0 <HAL_UART_MspInit+0x168>)
 80020c4:	f000 fbe6 	bl	8002894 <HAL_GPIO_Init>
}
 80020c8:	bf00      	nop
 80020ca:	37b8      	adds	r7, #184	@ 0xb8
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40004400 	.word	0x40004400
 80020d4:	44020c00 	.word	0x44020c00
 80020d8:	42020400 	.word	0x42020400
 80020dc:	40004800 	.word	0x40004800
 80020e0:	42020000 	.word	0x42020000

080020e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020e8:	bf00      	nop
 80020ea:	e7fd      	b.n	80020e8 <NMI_Handler+0x4>

080020ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020f0:	bf00      	nop
 80020f2:	e7fd      	b.n	80020f0 <HardFault_Handler+0x4>

080020f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f8:	bf00      	nop
 80020fa:	e7fd      	b.n	80020f8 <MemManage_Handler+0x4>

080020fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002100:	bf00      	nop
 8002102:	e7fd      	b.n	8002100 <BusFault_Handler+0x4>

08002104 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002108:	bf00      	nop
 800210a:	e7fd      	b.n	8002108 <UsageFault_Handler+0x4>

0800210c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002110:	bf00      	nop
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr

0800211a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800211e:	bf00      	nop
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800212c:	bf00      	nop
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800213a:	f000 fa03 	bl	8002544 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}

08002142 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002142:	b480      	push	{r7}
 8002144:	af00      	add	r7, sp, #0
  return 1;
 8002146:	2301      	movs	r3, #1
}
 8002148:	4618      	mov	r0, r3
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr

08002152 <_kill>:

int _kill(int pid, int sig)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	b082      	sub	sp, #8
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
 800215a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800215c:	f006 f96a 	bl	8008434 <__errno>
 8002160:	4603      	mov	r3, r0
 8002162:	2216      	movs	r2, #22
 8002164:	601a      	str	r2, [r3, #0]
  return -1;
 8002166:	f04f 33ff 	mov.w	r3, #4294967295
}
 800216a:	4618      	mov	r0, r3
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <_exit>:

void _exit (int status)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	b082      	sub	sp, #8
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800217a:	f04f 31ff 	mov.w	r1, #4294967295
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f7ff ffe7 	bl	8002152 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002184:	bf00      	nop
 8002186:	e7fd      	b.n	8002184 <_exit+0x12>

08002188 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002194:	2300      	movs	r3, #0
 8002196:	617b      	str	r3, [r7, #20]
 8002198:	e00a      	b.n	80021b0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800219a:	f3af 8000 	nop.w
 800219e:	4601      	mov	r1, r0
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	1c5a      	adds	r2, r3, #1
 80021a4:	60ba      	str	r2, [r7, #8]
 80021a6:	b2ca      	uxtb	r2, r1
 80021a8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	3301      	adds	r3, #1
 80021ae:	617b      	str	r3, [r7, #20]
 80021b0:	697a      	ldr	r2, [r7, #20]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	dbf0      	blt.n	800219a <_read+0x12>
  }

  return len;
 80021b8:	687b      	ldr	r3, [r7, #4]
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3718      	adds	r7, #24
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b086      	sub	sp, #24
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	60f8      	str	r0, [r7, #12]
 80021ca:	60b9      	str	r1, [r7, #8]
 80021cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ce:	2300      	movs	r3, #0
 80021d0:	617b      	str	r3, [r7, #20]
 80021d2:	e009      	b.n	80021e8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	1c5a      	adds	r2, r3, #1
 80021d8:	60ba      	str	r2, [r7, #8]
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	4618      	mov	r0, r3
 80021de:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	3301      	adds	r3, #1
 80021e6:	617b      	str	r3, [r7, #20]
 80021e8:	697a      	ldr	r2, [r7, #20]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	dbf1      	blt.n	80021d4 <_write+0x12>
  }
  return len;
 80021f0:	687b      	ldr	r3, [r7, #4]
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3718      	adds	r7, #24
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <_close>:

int _close(int file)
{
 80021fa:	b480      	push	{r7}
 80021fc:	b083      	sub	sp, #12
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002202:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002206:	4618      	mov	r0, r3
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
 800221a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002222:	605a      	str	r2, [r3, #4]
  return 0;
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr

08002232 <_isatty>:

int _isatty(int file)
{
 8002232:	b480      	push	{r7}
 8002234:	b083      	sub	sp, #12
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800223a:	2301      	movs	r3, #1
}
 800223c:	4618      	mov	r0, r3
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	3714      	adds	r7, #20
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
	...

08002264 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800226c:	4a14      	ldr	r2, [pc, #80]	@ (80022c0 <_sbrk+0x5c>)
 800226e:	4b15      	ldr	r3, [pc, #84]	@ (80022c4 <_sbrk+0x60>)
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002278:	4b13      	ldr	r3, [pc, #76]	@ (80022c8 <_sbrk+0x64>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d102      	bne.n	8002286 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002280:	4b11      	ldr	r3, [pc, #68]	@ (80022c8 <_sbrk+0x64>)
 8002282:	4a12      	ldr	r2, [pc, #72]	@ (80022cc <_sbrk+0x68>)
 8002284:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002286:	4b10      	ldr	r3, [pc, #64]	@ (80022c8 <_sbrk+0x64>)
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4413      	add	r3, r2
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	429a      	cmp	r2, r3
 8002292:	d207      	bcs.n	80022a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002294:	f006 f8ce 	bl	8008434 <__errno>
 8002298:	4603      	mov	r3, r0
 800229a:	220c      	movs	r2, #12
 800229c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800229e:	f04f 33ff 	mov.w	r3, #4294967295
 80022a2:	e009      	b.n	80022b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022a4:	4b08      	ldr	r3, [pc, #32]	@ (80022c8 <_sbrk+0x64>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022aa:	4b07      	ldr	r3, [pc, #28]	@ (80022c8 <_sbrk+0x64>)
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4413      	add	r3, r2
 80022b2:	4a05      	ldr	r2, [pc, #20]	@ (80022c8 <_sbrk+0x64>)
 80022b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022b6:	68fb      	ldr	r3, [r7, #12]
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3718      	adds	r7, #24
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	20008000 	.word	0x20008000
 80022c4:	00000400 	.word	0x00000400
 80022c8:	20000438 	.word	0x20000438
 80022cc:	20000590 	.word	0x20000590

080022d0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80022d6:	4b30      	ldr	r3, [pc, #192]	@ (8002398 <SystemInit+0xc8>)
 80022d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022dc:	4a2e      	ldr	r2, [pc, #184]	@ (8002398 <SystemInit+0xc8>)
 80022de:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022e2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80022e6:	4b2d      	ldr	r3, [pc, #180]	@ (800239c <SystemInit+0xcc>)
 80022e8:	2201      	movs	r2, #1
 80022ea:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80022ec:	4b2b      	ldr	r3, [pc, #172]	@ (800239c <SystemInit+0xcc>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80022f2:	4b2a      	ldr	r3, [pc, #168]	@ (800239c <SystemInit+0xcc>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80022f8:	4b28      	ldr	r3, [pc, #160]	@ (800239c <SystemInit+0xcc>)
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	4927      	ldr	r1, [pc, #156]	@ (800239c <SystemInit+0xcc>)
 80022fe:	4b28      	ldr	r3, [pc, #160]	@ (80023a0 <SystemInit+0xd0>)
 8002300:	4013      	ands	r3, r2
 8002302:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8002304:	4b25      	ldr	r3, [pc, #148]	@ (800239c <SystemInit+0xcc>)
 8002306:	2200      	movs	r2, #0
 8002308:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 800230a:	4b24      	ldr	r3, [pc, #144]	@ (800239c <SystemInit+0xcc>)
 800230c:	2200      	movs	r2, #0
 800230e:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8002310:	4b22      	ldr	r3, [pc, #136]	@ (800239c <SystemInit+0xcc>)
 8002312:	4a24      	ldr	r2, [pc, #144]	@ (80023a4 <SystemInit+0xd4>)
 8002314:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8002316:	4b21      	ldr	r3, [pc, #132]	@ (800239c <SystemInit+0xcc>)
 8002318:	2200      	movs	r2, #0
 800231a:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800231c:	4b1f      	ldr	r3, [pc, #124]	@ (800239c <SystemInit+0xcc>)
 800231e:	4a21      	ldr	r2, [pc, #132]	@ (80023a4 <SystemInit+0xd4>)
 8002320:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8002322:	4b1e      	ldr	r3, [pc, #120]	@ (800239c <SystemInit+0xcc>)
 8002324:	2200      	movs	r2, #0
 8002326:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8002328:	4b1c      	ldr	r3, [pc, #112]	@ (800239c <SystemInit+0xcc>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a1b      	ldr	r2, [pc, #108]	@ (800239c <SystemInit+0xcc>)
 800232e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002332:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002334:	4b19      	ldr	r3, [pc, #100]	@ (800239c <SystemInit+0xcc>)
 8002336:	2200      	movs	r2, #0
 8002338:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800233a:	4b17      	ldr	r3, [pc, #92]	@ (8002398 <SystemInit+0xc8>)
 800233c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002340:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8002342:	4b19      	ldr	r3, [pc, #100]	@ (80023a8 <SystemInit+0xd8>)
 8002344:	699b      	ldr	r3, [r3, #24]
 8002346:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 800234a:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8002352:	d003      	beq.n	800235c <SystemInit+0x8c>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800235a:	d117      	bne.n	800238c <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 800235c:	4b12      	ldr	r3, [pc, #72]	@ (80023a8 <SystemInit+0xd8>)
 800235e:	69db      	ldr	r3, [r3, #28]
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	2b00      	cmp	r3, #0
 8002366:	d005      	beq.n	8002374 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8002368:	4b0f      	ldr	r3, [pc, #60]	@ (80023a8 <SystemInit+0xd8>)
 800236a:	4a10      	ldr	r2, [pc, #64]	@ (80023ac <SystemInit+0xdc>)
 800236c:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 800236e:	4b0e      	ldr	r3, [pc, #56]	@ (80023a8 <SystemInit+0xd8>)
 8002370:	4a0f      	ldr	r2, [pc, #60]	@ (80023b0 <SystemInit+0xe0>)
 8002372:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8002374:	4b0c      	ldr	r3, [pc, #48]	@ (80023a8 <SystemInit+0xd8>)
 8002376:	69db      	ldr	r3, [r3, #28]
 8002378:	4a0b      	ldr	r2, [pc, #44]	@ (80023a8 <SystemInit+0xd8>)
 800237a:	f043 0302 	orr.w	r3, r3, #2
 800237e:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8002380:	4b09      	ldr	r3, [pc, #36]	@ (80023a8 <SystemInit+0xd8>)
 8002382:	69db      	ldr	r3, [r3, #28]
 8002384:	4a08      	ldr	r2, [pc, #32]	@ (80023a8 <SystemInit+0xd8>)
 8002386:	f043 0301 	orr.w	r3, r3, #1
 800238a:	61d3      	str	r3, [r2, #28]
  }
}
 800238c:	bf00      	nop
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	e000ed00 	.word	0xe000ed00
 800239c:	44020c00 	.word	0x44020c00
 80023a0:	fae2eae3 	.word	0xfae2eae3
 80023a4:	01010280 	.word	0x01010280
 80023a8:	40022000 	.word	0x40022000
 80023ac:	08192a3b 	.word	0x08192a3b
 80023b0:	4c5d6e7f 	.word	0x4c5d6e7f

080023b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80023b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023ec <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80023b8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80023ba:	e003      	b.n	80023c4 <LoopCopyDataInit>

080023bc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80023bc:	4b0c      	ldr	r3, [pc, #48]	@ (80023f0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80023be:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80023c0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80023c2:	3104      	adds	r1, #4

080023c4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80023c4:	480b      	ldr	r0, [pc, #44]	@ (80023f4 <LoopForever+0xa>)
	ldr	r3, =_edata
 80023c6:	4b0c      	ldr	r3, [pc, #48]	@ (80023f8 <LoopForever+0xe>)
	adds	r2, r0, r1
 80023c8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80023ca:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80023cc:	d3f6      	bcc.n	80023bc <CopyDataInit>
	ldr	r2, =_sbss
 80023ce:	4a0b      	ldr	r2, [pc, #44]	@ (80023fc <LoopForever+0x12>)
	b	LoopFillZerobss
 80023d0:	e002      	b.n	80023d8 <LoopFillZerobss>

080023d2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80023d2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80023d4:	f842 3b04 	str.w	r3, [r2], #4

080023d8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80023d8:	4b09      	ldr	r3, [pc, #36]	@ (8002400 <LoopForever+0x16>)
	cmp	r2, r3
 80023da:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80023dc:	d3f9      	bcc.n	80023d2 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023de:	f7ff ff77 	bl	80022d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023e2:	f006 f82d 	bl	8008440 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023e6:	f7fe fe03 	bl	8000ff0 <main>

080023ea <LoopForever>:

LoopForever:
    b LoopForever
 80023ea:	e7fe      	b.n	80023ea <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80023ec:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 80023f0:	0800ac08 	.word	0x0800ac08
	ldr	r0, =_sdata
 80023f4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80023f8:	200001d4 	.word	0x200001d4
	ldr	r2, =_sbss
 80023fc:	200001d4 	.word	0x200001d4
	ldr	r3, = _ebss
 8002400:	2000058c 	.word	0x2000058c

08002404 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002404:	e7fe      	b.n	8002404 <ADC1_IRQHandler>
	...

08002408 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800240c:	2003      	movs	r0, #3
 800240e:	f000 f96c 	bl	80026ea <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002412:	f002 fa3f 	bl	8004894 <HAL_RCC_GetSysClockFreq>
 8002416:	4602      	mov	r2, r0
 8002418:	4b0c      	ldr	r3, [pc, #48]	@ (800244c <HAL_Init+0x44>)
 800241a:	6a1b      	ldr	r3, [r3, #32]
 800241c:	f003 030f 	and.w	r3, r3, #15
 8002420:	490b      	ldr	r1, [pc, #44]	@ (8002450 <HAL_Init+0x48>)
 8002422:	5ccb      	ldrb	r3, [r1, r3]
 8002424:	fa22 f303 	lsr.w	r3, r2, r3
 8002428:	4a0a      	ldr	r2, [pc, #40]	@ (8002454 <HAL_Init+0x4c>)
 800242a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800242c:	2004      	movs	r0, #4
 800242e:	f000 f9a3 	bl	8002778 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002432:	200f      	movs	r0, #15
 8002434:	f000 f810 	bl	8002458 <HAL_InitTick>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e002      	b.n	8002448 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002442:	f7ff fd01 	bl	8001e48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002446:	2300      	movs	r3, #0
}
 8002448:	4618      	mov	r0, r3
 800244a:	bd80      	pop	{r7, pc}
 800244c:	44020c00 	.word	0x44020c00
 8002450:	0800a830 	.word	0x0800a830
 8002454:	20000000 	.word	0x20000000

08002458 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002460:	2300      	movs	r3, #0
 8002462:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002464:	4b33      	ldr	r3, [pc, #204]	@ (8002534 <HAL_InitTick+0xdc>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d101      	bne.n	8002470 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e05c      	b.n	800252a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002470:	4b31      	ldr	r3, [pc, #196]	@ (8002538 <HAL_InitTick+0xe0>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0304 	and.w	r3, r3, #4
 8002478:	2b04      	cmp	r3, #4
 800247a:	d10c      	bne.n	8002496 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 800247c:	4b2f      	ldr	r3, [pc, #188]	@ (800253c <HAL_InitTick+0xe4>)
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	4b2c      	ldr	r3, [pc, #176]	@ (8002534 <HAL_InitTick+0xdc>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	4619      	mov	r1, r3
 8002486:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800248a:	fbb3 f3f1 	udiv	r3, r3, r1
 800248e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002492:	60fb      	str	r3, [r7, #12]
 8002494:	e037      	b.n	8002506 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8002496:	f000 f9c7 	bl	8002828 <HAL_SYSTICK_GetCLKSourceConfig>
 800249a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d023      	beq.n	80024ea <HAL_InitTick+0x92>
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d82d      	bhi.n	8002504 <HAL_InitTick+0xac>
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d003      	beq.n	80024b6 <HAL_InitTick+0x5e>
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d00d      	beq.n	80024d0 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80024b4:	e026      	b.n	8002504 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80024b6:	4b21      	ldr	r3, [pc, #132]	@ (800253c <HAL_InitTick+0xe4>)
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	4b1e      	ldr	r3, [pc, #120]	@ (8002534 <HAL_InitTick+0xdc>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	4619      	mov	r1, r3
 80024c0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80024c4:	fbb3 f3f1 	udiv	r3, r3, r1
 80024c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024cc:	60fb      	str	r3, [r7, #12]
        break;
 80024ce:	e01a      	b.n	8002506 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80024d0:	4b18      	ldr	r3, [pc, #96]	@ (8002534 <HAL_InitTick+0xdc>)
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	461a      	mov	r2, r3
 80024d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024da:	fbb3 f3f2 	udiv	r3, r3, r2
 80024de:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80024e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e6:	60fb      	str	r3, [r7, #12]
        break;
 80024e8:	e00d      	b.n	8002506 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80024ea:	4b12      	ldr	r3, [pc, #72]	@ (8002534 <HAL_InitTick+0xdc>)
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	461a      	mov	r2, r3
 80024f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80024f8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80024fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002500:	60fb      	str	r3, [r7, #12]
        break;
 8002502:	e000      	b.n	8002506 <HAL_InitTick+0xae>
        break;
 8002504:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f000 f914 	bl	8002734 <HAL_SYSTICK_Config>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e009      	b.n	800252a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002516:	2200      	movs	r2, #0
 8002518:	6879      	ldr	r1, [r7, #4]
 800251a:	f04f 30ff 	mov.w	r0, #4294967295
 800251e:	f000 f8ef 	bl	8002700 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8002522:	4a07      	ldr	r2, [pc, #28]	@ (8002540 <HAL_InitTick+0xe8>)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000008 	.word	0x20000008
 8002538:	e000e010 	.word	0xe000e010
 800253c:	20000000 	.word	0x20000000
 8002540:	20000004 	.word	0x20000004

08002544 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002548:	4b06      	ldr	r3, [pc, #24]	@ (8002564 <HAL_IncTick+0x20>)
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	461a      	mov	r2, r3
 800254e:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <HAL_IncTick+0x24>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4413      	add	r3, r2
 8002554:	4a04      	ldr	r2, [pc, #16]	@ (8002568 <HAL_IncTick+0x24>)
 8002556:	6013      	str	r3, [r2, #0]
}
 8002558:	bf00      	nop
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	20000008 	.word	0x20000008
 8002568:	2000043c 	.word	0x2000043c

0800256c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  return uwTick;
 8002570:	4b03      	ldr	r3, [pc, #12]	@ (8002580 <HAL_GetTick+0x14>)
 8002572:	681b      	ldr	r3, [r3, #0]
}
 8002574:	4618      	mov	r0, r3
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	2000043c 	.word	0x2000043c

08002584 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800258c:	f7ff ffee 	bl	800256c <HAL_GetTick>
 8002590:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800259c:	d005      	beq.n	80025aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800259e:	4b0a      	ldr	r3, [pc, #40]	@ (80025c8 <HAL_Delay+0x44>)
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	461a      	mov	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	4413      	add	r3, r2
 80025a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025aa:	bf00      	nop
 80025ac:	f7ff ffde 	bl	800256c <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	68fa      	ldr	r2, [r7, #12]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d8f7      	bhi.n	80025ac <HAL_Delay+0x28>
  {
  }
}
 80025bc:	bf00      	nop
 80025be:	bf00      	nop
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000008 	.word	0x20000008

080025cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f003 0307 	and.w	r3, r3, #7
 80025da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002610 <__NVIC_SetPriorityGrouping+0x44>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025e2:	68ba      	ldr	r2, [r7, #8]
 80025e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025e8:	4013      	ands	r3, r2
 80025ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025fe:	4a04      	ldr	r2, [pc, #16]	@ (8002610 <__NVIC_SetPriorityGrouping+0x44>)
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	60d3      	str	r3, [r2, #12]
}
 8002604:	bf00      	nop
 8002606:	3714      	adds	r7, #20
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr
 8002610:	e000ed00 	.word	0xe000ed00

08002614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002618:	4b04      	ldr	r3, [pc, #16]	@ (800262c <__NVIC_GetPriorityGrouping+0x18>)
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	0a1b      	lsrs	r3, r3, #8
 800261e:	f003 0307 	and.w	r3, r3, #7
}
 8002622:	4618      	mov	r0, r3
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	e000ed00 	.word	0xe000ed00

08002630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	6039      	str	r1, [r7, #0]
 800263a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800263c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002640:	2b00      	cmp	r3, #0
 8002642:	db0a      	blt.n	800265a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	b2da      	uxtb	r2, r3
 8002648:	490c      	ldr	r1, [pc, #48]	@ (800267c <__NVIC_SetPriority+0x4c>)
 800264a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800264e:	0112      	lsls	r2, r2, #4
 8002650:	b2d2      	uxtb	r2, r2
 8002652:	440b      	add	r3, r1
 8002654:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002658:	e00a      	b.n	8002670 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	b2da      	uxtb	r2, r3
 800265e:	4908      	ldr	r1, [pc, #32]	@ (8002680 <__NVIC_SetPriority+0x50>)
 8002660:	88fb      	ldrh	r3, [r7, #6]
 8002662:	f003 030f 	and.w	r3, r3, #15
 8002666:	3b04      	subs	r3, #4
 8002668:	0112      	lsls	r2, r2, #4
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	440b      	add	r3, r1
 800266e:	761a      	strb	r2, [r3, #24]
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr
 800267c:	e000e100 	.word	0xe000e100
 8002680:	e000ed00 	.word	0xe000ed00

08002684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002684:	b480      	push	{r7}
 8002686:	b089      	sub	sp, #36	@ 0x24
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f003 0307 	and.w	r3, r3, #7
 8002696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	f1c3 0307 	rsb	r3, r3, #7
 800269e:	2b04      	cmp	r3, #4
 80026a0:	bf28      	it	cs
 80026a2:	2304      	movcs	r3, #4
 80026a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	3304      	adds	r3, #4
 80026aa:	2b06      	cmp	r3, #6
 80026ac:	d902      	bls.n	80026b4 <NVIC_EncodePriority+0x30>
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	3b03      	subs	r3, #3
 80026b2:	e000      	b.n	80026b6 <NVIC_EncodePriority+0x32>
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b8:	f04f 32ff 	mov.w	r2, #4294967295
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	43da      	mvns	r2, r3
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	401a      	ands	r2, r3
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026cc:	f04f 31ff 	mov.w	r1, #4294967295
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	fa01 f303 	lsl.w	r3, r1, r3
 80026d6:	43d9      	mvns	r1, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026dc:	4313      	orrs	r3, r2
         );
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3724      	adds	r7, #36	@ 0x24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr

080026ea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b082      	sub	sp, #8
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f7ff ff6a 	bl	80025cc <__NVIC_SetPriorityGrouping>
}
 80026f8:	bf00      	nop
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}

08002700 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	4603      	mov	r3, r0
 8002708:	60b9      	str	r1, [r7, #8]
 800270a:	607a      	str	r2, [r7, #4]
 800270c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800270e:	f7ff ff81 	bl	8002614 <__NVIC_GetPriorityGrouping>
 8002712:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	68b9      	ldr	r1, [r7, #8]
 8002718:	6978      	ldr	r0, [r7, #20]
 800271a:	f7ff ffb3 	bl	8002684 <NVIC_EncodePriority>
 800271e:	4602      	mov	r2, r0
 8002720:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002724:	4611      	mov	r1, r2
 8002726:	4618      	mov	r0, r3
 8002728:	f7ff ff82 	bl	8002630 <__NVIC_SetPriority>
}
 800272c:	bf00      	nop
 800272e:	3718      	adds	r7, #24
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}

08002734 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3b01      	subs	r3, #1
 8002740:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002744:	d301      	bcc.n	800274a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8002746:	2301      	movs	r3, #1
 8002748:	e00d      	b.n	8002766 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800274a:	4a0a      	ldr	r2, [pc, #40]	@ (8002774 <HAL_SYSTICK_Config+0x40>)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	3b01      	subs	r3, #1
 8002750:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8002752:	4b08      	ldr	r3, [pc, #32]	@ (8002774 <HAL_SYSTICK_Config+0x40>)
 8002754:	2200      	movs	r2, #0
 8002756:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8002758:	4b06      	ldr	r3, [pc, #24]	@ (8002774 <HAL_SYSTICK_Config+0x40>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a05      	ldr	r2, [pc, #20]	@ (8002774 <HAL_SYSTICK_Config+0x40>)
 800275e:	f043 0303 	orr.w	r3, r3, #3
 8002762:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	e000e010 	.word	0xe000e010

08002778 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2b04      	cmp	r3, #4
 8002784:	d844      	bhi.n	8002810 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8002786:	a201      	add	r2, pc, #4	@ (adr r2, 800278c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800278c:	080027af 	.word	0x080027af
 8002790:	080027cd 	.word	0x080027cd
 8002794:	080027ef 	.word	0x080027ef
 8002798:	08002811 	.word	0x08002811
 800279c:	080027a1 	.word	0x080027a1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80027a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a1e      	ldr	r2, [pc, #120]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027a6:	f043 0304 	orr.w	r3, r3, #4
 80027aa:	6013      	str	r3, [r2, #0]
      break;
 80027ac:	e031      	b.n	8002812 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80027ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a1b      	ldr	r2, [pc, #108]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027b4:	f023 0304 	bic.w	r3, r3, #4
 80027b8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80027ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002824 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027bc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80027c0:	4a18      	ldr	r2, [pc, #96]	@ (8002824 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027c2:	f023 030c 	bic.w	r3, r3, #12
 80027c6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80027ca:	e022      	b.n	8002812 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80027cc:	4b14      	ldr	r3, [pc, #80]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a13      	ldr	r2, [pc, #76]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027d2:	f023 0304 	bic.w	r3, r3, #4
 80027d6:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80027d8:	4b12      	ldr	r3, [pc, #72]	@ (8002824 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80027de:	f023 030c 	bic.w	r3, r3, #12
 80027e2:	4a10      	ldr	r2, [pc, #64]	@ (8002824 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027e4:	f043 0304 	orr.w	r3, r3, #4
 80027e8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80027ec:	e011      	b.n	8002812 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80027ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a0b      	ldr	r2, [pc, #44]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027f4:	f023 0304 	bic.w	r3, r3, #4
 80027f8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 80027fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002824 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027fc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002800:	f023 030c 	bic.w	r3, r3, #12
 8002804:	4a07      	ldr	r2, [pc, #28]	@ (8002824 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002806:	f043 0308 	orr.w	r3, r3, #8
 800280a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800280e:	e000      	b.n	8002812 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8002810:	bf00      	nop
  }
}
 8002812:	bf00      	nop
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	e000e010 	.word	0xe000e010
 8002824:	44020c00 	.word	0x44020c00

08002828 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800282e:	4b17      	ldr	r3, [pc, #92]	@ (800288c <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0304 	and.w	r3, r3, #4
 8002836:	2b00      	cmp	r3, #0
 8002838:	d002      	beq.n	8002840 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800283a:	2304      	movs	r3, #4
 800283c:	607b      	str	r3, [r7, #4]
 800283e:	e01e      	b.n	800287e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8002840:	4b13      	ldr	r3, [pc, #76]	@ (8002890 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8002842:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002846:	f003 030c 	and.w	r3, r3, #12
 800284a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	2b08      	cmp	r3, #8
 8002850:	d00f      	beq.n	8002872 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	2b08      	cmp	r3, #8
 8002856:	d80f      	bhi.n	8002878 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d003      	beq.n	8002866 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	2b04      	cmp	r3, #4
 8002862:	d003      	beq.n	800286c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002864:	e008      	b.n	8002878 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002866:	2300      	movs	r3, #0
 8002868:	607b      	str	r3, [r7, #4]
        break;
 800286a:	e008      	b.n	800287e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800286c:	2301      	movs	r3, #1
 800286e:	607b      	str	r3, [r7, #4]
        break;
 8002870:	e005      	b.n	800287e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8002872:	2302      	movs	r3, #2
 8002874:	607b      	str	r3, [r7, #4]
        break;
 8002876:	e002      	b.n	800287e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002878:	2300      	movs	r3, #0
 800287a:	607b      	str	r3, [r7, #4]
        break;
 800287c:	bf00      	nop
    }
  }
  return systick_source;
 800287e:	687b      	ldr	r3, [r7, #4]
}
 8002880:	4618      	mov	r0, r3
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr
 800288c:	e000e010 	.word	0xe000e010
 8002890:	44020c00 	.word	0x44020c00

08002894 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002894:	b480      	push	{r7}
 8002896:	b087      	sub	sp, #28
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800289e:	2300      	movs	r3, #0
 80028a0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80028a2:	e142      	b.n	8002b2a <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	2101      	movs	r1, #1
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	fa01 f303 	lsl.w	r3, r1, r3
 80028b0:	4013      	ands	r3, r2
 80028b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	f000 8134 	beq.w	8002b24 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d003      	beq.n	80028cc <HAL_GPIO_Init+0x38>
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	2b12      	cmp	r3, #18
 80028ca:	d125      	bne.n	8002918 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	08da      	lsrs	r2, r3, #3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3208      	adds	r2, #8
 80028d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028d8:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	f003 0307 	and.w	r3, r3, #7
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	220f      	movs	r2, #15
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	43db      	mvns	r3, r3
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	4013      	ands	r3, r2
 80028ee:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	691b      	ldr	r3, [r3, #16]
 80028f4:	f003 020f 	and.w	r2, r3, #15
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	fa02 f303 	lsl.w	r3, r2, r3
 8002904:	697a      	ldr	r2, [r7, #20]
 8002906:	4313      	orrs	r3, r2
 8002908:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	08da      	lsrs	r2, r3, #3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	3208      	adds	r2, #8
 8002912:	6979      	ldr	r1, [r7, #20]
 8002914:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	2203      	movs	r2, #3
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	43db      	mvns	r3, r3
 800292a:	697a      	ldr	r2, [r7, #20]
 800292c:	4013      	ands	r3, r2
 800292e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f003 0203 	and.w	r2, r3, #3
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	697a      	ldr	r2, [r7, #20]
 8002942:	4313      	orrs	r3, r2
 8002944:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	697a      	ldr	r2, [r7, #20]
 800294a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	2b01      	cmp	r3, #1
 8002952:	d00b      	beq.n	800296c <HAL_GPIO_Init+0xd8>
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	2b02      	cmp	r3, #2
 800295a:	d007      	beq.n	800296c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002960:	2b11      	cmp	r3, #17
 8002962:	d003      	beq.n	800296c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	2b12      	cmp	r3, #18
 800296a:	d130      	bne.n	80029ce <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	005b      	lsls	r3, r3, #1
 8002976:	2203      	movs	r2, #3
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	43db      	mvns	r3, r3
 800297e:	697a      	ldr	r2, [r7, #20]
 8002980:	4013      	ands	r3, r2
 8002982:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	68da      	ldr	r2, [r3, #12]
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	005b      	lsls	r3, r3, #1
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	697a      	ldr	r2, [r7, #20]
 8002992:	4313      	orrs	r3, r2
 8002994:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	697a      	ldr	r2, [r7, #20]
 800299a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029a2:	2201      	movs	r2, #1
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	fa02 f303 	lsl.w	r3, r2, r3
 80029aa:	43db      	mvns	r3, r3
 80029ac:	697a      	ldr	r2, [r7, #20]
 80029ae:	4013      	ands	r3, r2
 80029b0:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	091b      	lsrs	r3, r3, #4
 80029b8:	f003 0201 	and.w	r2, r3, #1
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	fa02 f303 	lsl.w	r3, r2, r3
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	697a      	ldr	r2, [r7, #20]
 80029cc:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f003 0303 	and.w	r3, r3, #3
 80029d6:	2b03      	cmp	r3, #3
 80029d8:	d109      	bne.n	80029ee <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80029e2:	2b03      	cmp	r3, #3
 80029e4:	d11b      	bne.n	8002a1e <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d017      	beq.n	8002a1e <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	2203      	movs	r2, #3
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	43db      	mvns	r3, r3
 8002a00:	697a      	ldr	r2, [r7, #20]
 8002a02:	4013      	ands	r3, r2
 8002a04:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	689a      	ldr	r2, [r3, #8]
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	005b      	lsls	r3, r3, #1
 8002a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a12:	697a      	ldr	r2, [r7, #20]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	697a      	ldr	r2, [r7, #20]
 8002a1c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d07c      	beq.n	8002b24 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002a2a:	4a47      	ldr	r2, [pc, #284]	@ (8002b48 <HAL_GPIO_Init+0x2b4>)
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	089b      	lsrs	r3, r3, #2
 8002a30:	3318      	adds	r3, #24
 8002a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a36:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	f003 0303 	and.w	r3, r3, #3
 8002a3e:	00db      	lsls	r3, r3, #3
 8002a40:	220f      	movs	r2, #15
 8002a42:	fa02 f303 	lsl.w	r3, r2, r3
 8002a46:	43db      	mvns	r3, r3
 8002a48:	697a      	ldr	r2, [r7, #20]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	0a9a      	lsrs	r2, r3, #10
 8002a52:	4b3e      	ldr	r3, [pc, #248]	@ (8002b4c <HAL_GPIO_Init+0x2b8>)
 8002a54:	4013      	ands	r3, r2
 8002a56:	693a      	ldr	r2, [r7, #16]
 8002a58:	f002 0203 	and.w	r2, r2, #3
 8002a5c:	00d2      	lsls	r2, r2, #3
 8002a5e:	4093      	lsls	r3, r2
 8002a60:	697a      	ldr	r2, [r7, #20]
 8002a62:	4313      	orrs	r3, r2
 8002a64:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002a66:	4938      	ldr	r1, [pc, #224]	@ (8002b48 <HAL_GPIO_Init+0x2b4>)
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	089b      	lsrs	r3, r3, #2
 8002a6c:	3318      	adds	r3, #24
 8002a6e:	697a      	ldr	r2, [r7, #20]
 8002a70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002a74:	4b34      	ldr	r3, [pc, #208]	@ (8002b48 <HAL_GPIO_Init+0x2b4>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	43db      	mvns	r3, r3
 8002a7e:	697a      	ldr	r2, [r7, #20]
 8002a80:	4013      	ands	r3, r2
 8002a82:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d003      	beq.n	8002a98 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8002a90:	697a      	ldr	r2, [r7, #20]
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002a98:	4a2b      	ldr	r2, [pc, #172]	@ (8002b48 <HAL_GPIO_Init+0x2b4>)
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002a9e:	4b2a      	ldr	r3, [pc, #168]	@ (8002b48 <HAL_GPIO_Init+0x2b4>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	43db      	mvns	r3, r3
 8002aa8:	697a      	ldr	r2, [r7, #20]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d003      	beq.n	8002ac2 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8002aba:	697a      	ldr	r2, [r7, #20]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002ac2:	4a21      	ldr	r2, [pc, #132]	@ (8002b48 <HAL_GPIO_Init+0x2b4>)
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002ac8:	4b1f      	ldr	r3, [pc, #124]	@ (8002b48 <HAL_GPIO_Init+0x2b4>)
 8002aca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ace:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	697a      	ldr	r2, [r7, #20]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d003      	beq.n	8002aee <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002aee:	4a16      	ldr	r2, [pc, #88]	@ (8002b48 <HAL_GPIO_Init+0x2b4>)
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002af6:	4b14      	ldr	r3, [pc, #80]	@ (8002b48 <HAL_GPIO_Init+0x2b4>)
 8002af8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002afc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	43db      	mvns	r3, r3
 8002b02:	697a      	ldr	r2, [r7, #20]
 8002b04:	4013      	ands	r3, r2
 8002b06:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d003      	beq.n	8002b1c <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8002b14:	697a      	ldr	r2, [r7, #20]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8002b48 <HAL_GPIO_Init+0x2b4>)
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	3301      	adds	r3, #1
 8002b28:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	fa22 f303 	lsr.w	r3, r2, r3
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	f47f aeb5 	bne.w	80028a4 <HAL_GPIO_Init+0x10>
  }
}
 8002b3a:	bf00      	nop
 8002b3c:	bf00      	nop
 8002b3e:	371c      	adds	r7, #28
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr
 8002b48:	44022000 	.word	0x44022000
 8002b4c:	002f7f7f 	.word	0x002f7f7f

08002b50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	460b      	mov	r3, r1
 8002b5a:	807b      	strh	r3, [r7, #2]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b60:	787b      	ldrb	r3, [r7, #1]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d003      	beq.n	8002b6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b66:	887a      	ldrh	r2, [r7, #2]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b6c:	e002      	b.n	8002b74 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b6e:	887a      	ldrh	r2, [r7, #2]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d101      	bne.n	8002b92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e08d      	b.n	8002cae <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d106      	bne.n	8002bac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f7ff f956 	bl	8001e58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2224      	movs	r2, #36	@ 0x24
 8002bb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f022 0201 	bic.w	r2, r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685a      	ldr	r2, [r3, #4]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002bd0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	689a      	ldr	r2, [r3, #8]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002be0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d107      	bne.n	8002bfa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	689a      	ldr	r2, [r3, #8]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002bf6:	609a      	str	r2, [r3, #8]
 8002bf8:	e006      	b.n	8002c08 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	689a      	ldr	r2, [r3, #8]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002c06:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d108      	bne.n	8002c22 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	685a      	ldr	r2, [r3, #4]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c1e:	605a      	str	r2, [r3, #4]
 8002c20:	e007      	b.n	8002c32 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c30:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6812      	ldr	r2, [r2, #0]
 8002c3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c44:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68da      	ldr	r2, [r3, #12]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c54:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	691a      	ldr	r2, [r3, #16]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	695b      	ldr	r3, [r3, #20]
 8002c5e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	699b      	ldr	r3, [r3, #24]
 8002c66:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	69d9      	ldr	r1, [r3, #28]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a1a      	ldr	r2, [r3, #32]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f042 0201 	orr.w	r2, r2, #1
 8002c8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2220      	movs	r2, #32
 8002c9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
	...

08002cb8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b088      	sub	sp, #32
 8002cbc:	af02      	add	r7, sp, #8
 8002cbe:	60f8      	str	r0, [r7, #12]
 8002cc0:	607a      	str	r2, [r7, #4]
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	460b      	mov	r3, r1
 8002cc6:	817b      	strh	r3, [r7, #10]
 8002cc8:	4613      	mov	r3, r2
 8002cca:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	2b20      	cmp	r3, #32
 8002cd6:	f040 80da 	bne.w	8002e8e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d101      	bne.n	8002ce8 <HAL_I2C_Master_Transmit+0x30>
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	e0d3      	b.n	8002e90 <HAL_I2C_Master_Transmit+0x1d8>
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002cf0:	f7ff fc3c 	bl	800256c <HAL_GetTick>
 8002cf4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	2319      	movs	r3, #25
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d02:	68f8      	ldr	r0, [r7, #12]
 8002d04:	f000 fcbc 	bl	8003680 <I2C_WaitOnFlagUntilTimeout>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e0be      	b.n	8002e90 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2221      	movs	r2, #33	@ 0x21
 8002d16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2210      	movs	r2, #16
 8002d1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2200      	movs	r2, #0
 8002d26:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	687a      	ldr	r2, [r7, #4]
 8002d2c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	893a      	ldrh	r2, [r7, #8]
 8002d32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2200      	movs	r2, #0
 8002d38:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	2bff      	cmp	r3, #255	@ 0xff
 8002d42:	d90e      	bls.n	8002d62 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	22ff      	movs	r2, #255	@ 0xff
 8002d48:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d4e:	b2da      	uxtb	r2, r3
 8002d50:	8979      	ldrh	r1, [r7, #10]
 8002d52:	4b51      	ldr	r3, [pc, #324]	@ (8002e98 <HAL_I2C_Master_Transmit+0x1e0>)
 8002d54:	9300      	str	r3, [sp, #0]
 8002d56:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d5a:	68f8      	ldr	r0, [r7, #12]
 8002d5c:	f000 fee0 	bl	8003b20 <I2C_TransferConfig>
 8002d60:	e06c      	b.n	8002e3c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d70:	b2da      	uxtb	r2, r3
 8002d72:	8979      	ldrh	r1, [r7, #10]
 8002d74:	4b48      	ldr	r3, [pc, #288]	@ (8002e98 <HAL_I2C_Master_Transmit+0x1e0>)
 8002d76:	9300      	str	r3, [sp, #0]
 8002d78:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d7c:	68f8      	ldr	r0, [r7, #12]
 8002d7e:	f000 fecf 	bl	8003b20 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002d82:	e05b      	b.n	8002e3c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d84:	697a      	ldr	r2, [r7, #20]
 8002d86:	6a39      	ldr	r1, [r7, #32]
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f000 fcd2 	bl	8003732 <I2C_WaitOnTXISFlagUntilTimeout>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e07b      	b.n	8002e90 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d9c:	781a      	ldrb	r2, [r3, #0]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da8:	1c5a      	adds	r2, r3, #1
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	3b01      	subs	r3, #1
 8002db6:	b29a      	uxth	r2, r3
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	b29a      	uxth	r2, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d034      	beq.n	8002e3c <HAL_I2C_Master_Transmit+0x184>
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d130      	bne.n	8002e3c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	9300      	str	r3, [sp, #0]
 8002dde:	6a3b      	ldr	r3, [r7, #32]
 8002de0:	2200      	movs	r2, #0
 8002de2:	2180      	movs	r1, #128	@ 0x80
 8002de4:	68f8      	ldr	r0, [r7, #12]
 8002de6:	f000 fc4b 	bl	8003680 <I2C_WaitOnFlagUntilTimeout>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d001      	beq.n	8002df4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e04d      	b.n	8002e90 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	2bff      	cmp	r3, #255	@ 0xff
 8002dfc:	d90e      	bls.n	8002e1c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	22ff      	movs	r2, #255	@ 0xff
 8002e02:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e08:	b2da      	uxtb	r2, r3
 8002e0a:	8979      	ldrh	r1, [r7, #10]
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	9300      	str	r3, [sp, #0]
 8002e10:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e14:	68f8      	ldr	r0, [r7, #12]
 8002e16:	f000 fe83 	bl	8003b20 <I2C_TransferConfig>
 8002e1a:	e00f      	b.n	8002e3c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e20:	b29a      	uxth	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e2a:	b2da      	uxtb	r2, r3
 8002e2c:	8979      	ldrh	r1, [r7, #10]
 8002e2e:	2300      	movs	r3, #0
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e36:	68f8      	ldr	r0, [r7, #12]
 8002e38:	f000 fe72 	bl	8003b20 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d19e      	bne.n	8002d84 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e46:	697a      	ldr	r2, [r7, #20]
 8002e48:	6a39      	ldr	r1, [r7, #32]
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	f000 fcb8 	bl	80037c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e01a      	b.n	8002e90 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	2220      	movs	r2, #32
 8002e60:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6859      	ldr	r1, [r3, #4]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e9c <HAL_I2C_Master_Transmit+0x1e4>)
 8002e6e:	400b      	ands	r3, r1
 8002e70:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2220      	movs	r2, #32
 8002e76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	e000      	b.n	8002e90 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002e8e:	2302      	movs	r3, #2
  }
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3718      	adds	r7, #24
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	80002000 	.word	0x80002000
 8002e9c:	fe00e800 	.word	0xfe00e800

08002ea0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b088      	sub	sp, #32
 8002ea4:	af02      	add	r7, sp, #8
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	607a      	str	r2, [r7, #4]
 8002eaa:	461a      	mov	r2, r3
 8002eac:	460b      	mov	r3, r1
 8002eae:	817b      	strh	r3, [r7, #10]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	2b20      	cmp	r3, #32
 8002ebe:	f040 80db 	bne.w	8003078 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d101      	bne.n	8002ed0 <HAL_I2C_Master_Receive+0x30>
 8002ecc:	2302      	movs	r3, #2
 8002ece:	e0d4      	b.n	800307a <HAL_I2C_Master_Receive+0x1da>
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002ed8:	f7ff fb48 	bl	800256c <HAL_GetTick>
 8002edc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	9300      	str	r3, [sp, #0]
 8002ee2:	2319      	movs	r3, #25
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	f000 fbc8 	bl	8003680 <I2C_WaitOnFlagUntilTimeout>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e0bf      	b.n	800307a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2222      	movs	r2, #34	@ 0x22
 8002efe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2210      	movs	r2, #16
 8002f06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	893a      	ldrh	r2, [r7, #8]
 8002f1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	2bff      	cmp	r3, #255	@ 0xff
 8002f2a:	d90e      	bls.n	8002f4a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	22ff      	movs	r2, #255	@ 0xff
 8002f30:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f36:	b2da      	uxtb	r2, r3
 8002f38:	8979      	ldrh	r1, [r7, #10]
 8002f3a:	4b52      	ldr	r3, [pc, #328]	@ (8003084 <HAL_I2C_Master_Receive+0x1e4>)
 8002f3c:	9300      	str	r3, [sp, #0]
 8002f3e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f42:	68f8      	ldr	r0, [r7, #12]
 8002f44:	f000 fdec 	bl	8003b20 <I2C_TransferConfig>
 8002f48:	e06d      	b.n	8003026 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f58:	b2da      	uxtb	r2, r3
 8002f5a:	8979      	ldrh	r1, [r7, #10]
 8002f5c:	4b49      	ldr	r3, [pc, #292]	@ (8003084 <HAL_I2C_Master_Receive+0x1e4>)
 8002f5e:	9300      	str	r3, [sp, #0]
 8002f60:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f64:	68f8      	ldr	r0, [r7, #12]
 8002f66:	f000 fddb 	bl	8003b20 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002f6a:	e05c      	b.n	8003026 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	6a39      	ldr	r1, [r7, #32]
 8002f70:	68f8      	ldr	r0, [r7, #12]
 8002f72:	f000 fc69 	bl	8003848 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d001      	beq.n	8002f80 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e07c      	b.n	800307a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f8a:	b2d2      	uxtb	r2, r2
 8002f8c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f92:	1c5a      	adds	r2, r3, #1
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f9c:	3b01      	subs	r3, #1
 8002f9e:	b29a      	uxth	r2, r3
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	3b01      	subs	r3, #1
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d034      	beq.n	8003026 <HAL_I2C_Master_Receive+0x186>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d130      	bne.n	8003026 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	9300      	str	r3, [sp, #0]
 8002fc8:	6a3b      	ldr	r3, [r7, #32]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	2180      	movs	r1, #128	@ 0x80
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f000 fb56 	bl	8003680 <I2C_WaitOnFlagUntilTimeout>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e04d      	b.n	800307a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	2bff      	cmp	r3, #255	@ 0xff
 8002fe6:	d90e      	bls.n	8003006 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	22ff      	movs	r2, #255	@ 0xff
 8002fec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ff2:	b2da      	uxtb	r2, r3
 8002ff4:	8979      	ldrh	r1, [r7, #10]
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	9300      	str	r3, [sp, #0]
 8002ffa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	f000 fd8e 	bl	8003b20 <I2C_TransferConfig>
 8003004:	e00f      	b.n	8003026 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800300a:	b29a      	uxth	r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003014:	b2da      	uxtb	r2, r3
 8003016:	8979      	ldrh	r1, [r7, #10]
 8003018:	2300      	movs	r3, #0
 800301a:	9300      	str	r3, [sp, #0]
 800301c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003020:	68f8      	ldr	r0, [r7, #12]
 8003022:	f000 fd7d 	bl	8003b20 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800302a:	b29b      	uxth	r3, r3
 800302c:	2b00      	cmp	r3, #0
 800302e:	d19d      	bne.n	8002f6c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003030:	697a      	ldr	r2, [r7, #20]
 8003032:	6a39      	ldr	r1, [r7, #32]
 8003034:	68f8      	ldr	r0, [r7, #12]
 8003036:	f000 fbc3 	bl	80037c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e01a      	b.n	800307a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2220      	movs	r2, #32
 800304a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6859      	ldr	r1, [r3, #4]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	4b0c      	ldr	r3, [pc, #48]	@ (8003088 <HAL_I2C_Master_Receive+0x1e8>)
 8003058:	400b      	ands	r3, r1
 800305a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2220      	movs	r2, #32
 8003060:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2200      	movs	r2, #0
 8003068:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003074:	2300      	movs	r3, #0
 8003076:	e000      	b.n	800307a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003078:	2302      	movs	r3, #2
  }
}
 800307a:	4618      	mov	r0, r3
 800307c:	3718      	adds	r7, #24
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	80002400 	.word	0x80002400
 8003088:	fe00e800 	.word	0xfe00e800

0800308c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b088      	sub	sp, #32
 8003090:	af02      	add	r7, sp, #8
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	4608      	mov	r0, r1
 8003096:	4611      	mov	r1, r2
 8003098:	461a      	mov	r2, r3
 800309a:	4603      	mov	r3, r0
 800309c:	817b      	strh	r3, [r7, #10]
 800309e:	460b      	mov	r3, r1
 80030a0:	813b      	strh	r3, [r7, #8]
 80030a2:	4613      	mov	r3, r2
 80030a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	2b20      	cmp	r3, #32
 80030b0:	f040 80f9 	bne.w	80032a6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80030b4:	6a3b      	ldr	r3, [r7, #32]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d002      	beq.n	80030c0 <HAL_I2C_Mem_Write+0x34>
 80030ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d105      	bne.n	80030cc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030c6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e0ed      	b.n	80032a8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d101      	bne.n	80030da <HAL_I2C_Mem_Write+0x4e>
 80030d6:	2302      	movs	r3, #2
 80030d8:	e0e6      	b.n	80032a8 <HAL_I2C_Mem_Write+0x21c>
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2201      	movs	r2, #1
 80030de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80030e2:	f7ff fa43 	bl	800256c <HAL_GetTick>
 80030e6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	2319      	movs	r3, #25
 80030ee:	2201      	movs	r2, #1
 80030f0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80030f4:	68f8      	ldr	r0, [r7, #12]
 80030f6:	f000 fac3 	bl	8003680 <I2C_WaitOnFlagUntilTimeout>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e0d1      	b.n	80032a8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2221      	movs	r2, #33	@ 0x21
 8003108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2240      	movs	r2, #64	@ 0x40
 8003110:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2200      	movs	r2, #0
 8003118:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6a3a      	ldr	r2, [r7, #32]
 800311e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003124:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2200      	movs	r2, #0
 800312a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800312c:	88f8      	ldrh	r0, [r7, #6]
 800312e:	893a      	ldrh	r2, [r7, #8]
 8003130:	8979      	ldrh	r1, [r7, #10]
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	9301      	str	r3, [sp, #4]
 8003136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003138:	9300      	str	r3, [sp, #0]
 800313a:	4603      	mov	r3, r0
 800313c:	68f8      	ldr	r0, [r7, #12]
 800313e:	f000 f9d3 	bl	80034e8 <I2C_RequestMemoryWrite>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d005      	beq.n	8003154 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e0a9      	b.n	80032a8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003158:	b29b      	uxth	r3, r3
 800315a:	2bff      	cmp	r3, #255	@ 0xff
 800315c:	d90e      	bls.n	800317c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	22ff      	movs	r2, #255	@ 0xff
 8003162:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003168:	b2da      	uxtb	r2, r3
 800316a:	8979      	ldrh	r1, [r7, #10]
 800316c:	2300      	movs	r3, #0
 800316e:	9300      	str	r3, [sp, #0]
 8003170:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003174:	68f8      	ldr	r0, [r7, #12]
 8003176:	f000 fcd3 	bl	8003b20 <I2C_TransferConfig>
 800317a:	e00f      	b.n	800319c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003180:	b29a      	uxth	r2, r3
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800318a:	b2da      	uxtb	r2, r3
 800318c:	8979      	ldrh	r1, [r7, #10]
 800318e:	2300      	movs	r3, #0
 8003190:	9300      	str	r3, [sp, #0]
 8003192:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003196:	68f8      	ldr	r0, [r7, #12]
 8003198:	f000 fcc2 	bl	8003b20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800319c:	697a      	ldr	r2, [r7, #20]
 800319e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031a0:	68f8      	ldr	r0, [r7, #12]
 80031a2:	f000 fac6 	bl	8003732 <I2C_WaitOnTXISFlagUntilTimeout>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d001      	beq.n	80031b0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e07b      	b.n	80032a8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b4:	781a      	ldrb	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c0:	1c5a      	adds	r2, r3, #1
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	3b01      	subs	r3, #1
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d8:	3b01      	subs	r3, #1
 80031da:	b29a      	uxth	r2, r3
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d034      	beq.n	8003254 <HAL_I2C_Mem_Write+0x1c8>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d130      	bne.n	8003254 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	9300      	str	r3, [sp, #0]
 80031f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031f8:	2200      	movs	r2, #0
 80031fa:	2180      	movs	r1, #128	@ 0x80
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f000 fa3f 	bl	8003680 <I2C_WaitOnFlagUntilTimeout>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d001      	beq.n	800320c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e04d      	b.n	80032a8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003210:	b29b      	uxth	r3, r3
 8003212:	2bff      	cmp	r3, #255	@ 0xff
 8003214:	d90e      	bls.n	8003234 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	22ff      	movs	r2, #255	@ 0xff
 800321a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003220:	b2da      	uxtb	r2, r3
 8003222:	8979      	ldrh	r1, [r7, #10]
 8003224:	2300      	movs	r3, #0
 8003226:	9300      	str	r3, [sp, #0]
 8003228:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800322c:	68f8      	ldr	r0, [r7, #12]
 800322e:	f000 fc77 	bl	8003b20 <I2C_TransferConfig>
 8003232:	e00f      	b.n	8003254 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003238:	b29a      	uxth	r2, r3
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003242:	b2da      	uxtb	r2, r3
 8003244:	8979      	ldrh	r1, [r7, #10]
 8003246:	2300      	movs	r3, #0
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f000 fc66 	bl	8003b20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003258:	b29b      	uxth	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d19e      	bne.n	800319c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f000 faac 	bl	80037c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e01a      	b.n	80032a8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2220      	movs	r2, #32
 8003278:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	6859      	ldr	r1, [r3, #4]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	4b0a      	ldr	r3, [pc, #40]	@ (80032b0 <HAL_I2C_Mem_Write+0x224>)
 8003286:	400b      	ands	r3, r1
 8003288:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2220      	movs	r2, #32
 800328e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80032a2:	2300      	movs	r3, #0
 80032a4:	e000      	b.n	80032a8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80032a6:	2302      	movs	r3, #2
  }
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3718      	adds	r7, #24
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	fe00e800 	.word	0xfe00e800

080032b4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b088      	sub	sp, #32
 80032b8:	af02      	add	r7, sp, #8
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	4608      	mov	r0, r1
 80032be:	4611      	mov	r1, r2
 80032c0:	461a      	mov	r2, r3
 80032c2:	4603      	mov	r3, r0
 80032c4:	817b      	strh	r3, [r7, #10]
 80032c6:	460b      	mov	r3, r1
 80032c8:	813b      	strh	r3, [r7, #8]
 80032ca:	4613      	mov	r3, r2
 80032cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b20      	cmp	r3, #32
 80032d8:	f040 80fd 	bne.w	80034d6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80032dc:	6a3b      	ldr	r3, [r7, #32]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d002      	beq.n	80032e8 <HAL_I2C_Mem_Read+0x34>
 80032e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d105      	bne.n	80032f4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032ee:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e0f1      	b.n	80034d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d101      	bne.n	8003302 <HAL_I2C_Mem_Read+0x4e>
 80032fe:	2302      	movs	r3, #2
 8003300:	e0ea      	b.n	80034d8 <HAL_I2C_Mem_Read+0x224>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2201      	movs	r2, #1
 8003306:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800330a:	f7ff f92f 	bl	800256c <HAL_GetTick>
 800330e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	9300      	str	r3, [sp, #0]
 8003314:	2319      	movs	r3, #25
 8003316:	2201      	movs	r2, #1
 8003318:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800331c:	68f8      	ldr	r0, [r7, #12]
 800331e:	f000 f9af 	bl	8003680 <I2C_WaitOnFlagUntilTimeout>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d001      	beq.n	800332c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e0d5      	b.n	80034d8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2222      	movs	r2, #34	@ 0x22
 8003330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2240      	movs	r2, #64	@ 0x40
 8003338:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6a3a      	ldr	r2, [r7, #32]
 8003346:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800334c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2200      	movs	r2, #0
 8003352:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003354:	88f8      	ldrh	r0, [r7, #6]
 8003356:	893a      	ldrh	r2, [r7, #8]
 8003358:	8979      	ldrh	r1, [r7, #10]
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	9301      	str	r3, [sp, #4]
 800335e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003360:	9300      	str	r3, [sp, #0]
 8003362:	4603      	mov	r3, r0
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	f000 f913 	bl	8003590 <I2C_RequestMemoryRead>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d005      	beq.n	800337c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e0ad      	b.n	80034d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003380:	b29b      	uxth	r3, r3
 8003382:	2bff      	cmp	r3, #255	@ 0xff
 8003384:	d90e      	bls.n	80033a4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	22ff      	movs	r2, #255	@ 0xff
 800338a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003390:	b2da      	uxtb	r2, r3
 8003392:	8979      	ldrh	r1, [r7, #10]
 8003394:	4b52      	ldr	r3, [pc, #328]	@ (80034e0 <HAL_I2C_Mem_Read+0x22c>)
 8003396:	9300      	str	r3, [sp, #0]
 8003398:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800339c:	68f8      	ldr	r0, [r7, #12]
 800339e:	f000 fbbf 	bl	8003b20 <I2C_TransferConfig>
 80033a2:	e00f      	b.n	80033c4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a8:	b29a      	uxth	r2, r3
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033b2:	b2da      	uxtb	r2, r3
 80033b4:	8979      	ldrh	r1, [r7, #10]
 80033b6:	4b4a      	ldr	r3, [pc, #296]	@ (80034e0 <HAL_I2C_Mem_Read+0x22c>)
 80033b8:	9300      	str	r3, [sp, #0]
 80033ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f000 fbae 	bl	8003b20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	9300      	str	r3, [sp, #0]
 80033c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ca:	2200      	movs	r2, #0
 80033cc:	2104      	movs	r1, #4
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f000 f956 	bl	8003680 <I2C_WaitOnFlagUntilTimeout>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d001      	beq.n	80033de <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e07c      	b.n	80034d8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e8:	b2d2      	uxtb	r2, r2
 80033ea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f0:	1c5a      	adds	r2, r3, #1
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033fa:	3b01      	subs	r3, #1
 80033fc:	b29a      	uxth	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003406:	b29b      	uxth	r3, r3
 8003408:	3b01      	subs	r3, #1
 800340a:	b29a      	uxth	r2, r3
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003414:	b29b      	uxth	r3, r3
 8003416:	2b00      	cmp	r3, #0
 8003418:	d034      	beq.n	8003484 <HAL_I2C_Mem_Read+0x1d0>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800341e:	2b00      	cmp	r3, #0
 8003420:	d130      	bne.n	8003484 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	9300      	str	r3, [sp, #0]
 8003426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003428:	2200      	movs	r2, #0
 800342a:	2180      	movs	r1, #128	@ 0x80
 800342c:	68f8      	ldr	r0, [r7, #12]
 800342e:	f000 f927 	bl	8003680 <I2C_WaitOnFlagUntilTimeout>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d001      	beq.n	800343c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e04d      	b.n	80034d8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003440:	b29b      	uxth	r3, r3
 8003442:	2bff      	cmp	r3, #255	@ 0xff
 8003444:	d90e      	bls.n	8003464 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	22ff      	movs	r2, #255	@ 0xff
 800344a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003450:	b2da      	uxtb	r2, r3
 8003452:	8979      	ldrh	r1, [r7, #10]
 8003454:	2300      	movs	r3, #0
 8003456:	9300      	str	r3, [sp, #0]
 8003458:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800345c:	68f8      	ldr	r0, [r7, #12]
 800345e:	f000 fb5f 	bl	8003b20 <I2C_TransferConfig>
 8003462:	e00f      	b.n	8003484 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003468:	b29a      	uxth	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003472:	b2da      	uxtb	r2, r3
 8003474:	8979      	ldrh	r1, [r7, #10]
 8003476:	2300      	movs	r3, #0
 8003478:	9300      	str	r3, [sp, #0]
 800347a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800347e:	68f8      	ldr	r0, [r7, #12]
 8003480:	f000 fb4e 	bl	8003b20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003488:	b29b      	uxth	r3, r3
 800348a:	2b00      	cmp	r3, #0
 800348c:	d19a      	bne.n	80033c4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800348e:	697a      	ldr	r2, [r7, #20]
 8003490:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003492:	68f8      	ldr	r0, [r7, #12]
 8003494:	f000 f994 	bl	80037c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d001      	beq.n	80034a2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e01a      	b.n	80034d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2220      	movs	r2, #32
 80034a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	6859      	ldr	r1, [r3, #4]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	4b0b      	ldr	r3, [pc, #44]	@ (80034e4 <HAL_I2C_Mem_Read+0x230>)
 80034b6:	400b      	ands	r3, r1
 80034b8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2220      	movs	r2, #32
 80034be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034d2:	2300      	movs	r3, #0
 80034d4:	e000      	b.n	80034d8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80034d6:	2302      	movs	r3, #2
  }
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3718      	adds	r7, #24
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	80002400 	.word	0x80002400
 80034e4:	fe00e800 	.word	0xfe00e800

080034e8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af02      	add	r7, sp, #8
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	4608      	mov	r0, r1
 80034f2:	4611      	mov	r1, r2
 80034f4:	461a      	mov	r2, r3
 80034f6:	4603      	mov	r3, r0
 80034f8:	817b      	strh	r3, [r7, #10]
 80034fa:	460b      	mov	r3, r1
 80034fc:	813b      	strh	r3, [r7, #8]
 80034fe:	4613      	mov	r3, r2
 8003500:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003502:	88fb      	ldrh	r3, [r7, #6]
 8003504:	b2da      	uxtb	r2, r3
 8003506:	8979      	ldrh	r1, [r7, #10]
 8003508:	4b20      	ldr	r3, [pc, #128]	@ (800358c <I2C_RequestMemoryWrite+0xa4>)
 800350a:	9300      	str	r3, [sp, #0]
 800350c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003510:	68f8      	ldr	r0, [r7, #12]
 8003512:	f000 fb05 	bl	8003b20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003516:	69fa      	ldr	r2, [r7, #28]
 8003518:	69b9      	ldr	r1, [r7, #24]
 800351a:	68f8      	ldr	r0, [r7, #12]
 800351c:	f000 f909 	bl	8003732 <I2C_WaitOnTXISFlagUntilTimeout>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e02c      	b.n	8003584 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800352a:	88fb      	ldrh	r3, [r7, #6]
 800352c:	2b01      	cmp	r3, #1
 800352e:	d105      	bne.n	800353c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003530:	893b      	ldrh	r3, [r7, #8]
 8003532:	b2da      	uxtb	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	629a      	str	r2, [r3, #40]	@ 0x28
 800353a:	e015      	b.n	8003568 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800353c:	893b      	ldrh	r3, [r7, #8]
 800353e:	0a1b      	lsrs	r3, r3, #8
 8003540:	b29b      	uxth	r3, r3
 8003542:	b2da      	uxtb	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800354a:	69fa      	ldr	r2, [r7, #28]
 800354c:	69b9      	ldr	r1, [r7, #24]
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f000 f8ef 	bl	8003732 <I2C_WaitOnTXISFlagUntilTimeout>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e012      	b.n	8003584 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800355e:	893b      	ldrh	r3, [r7, #8]
 8003560:	b2da      	uxtb	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	9300      	str	r3, [sp, #0]
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	2200      	movs	r2, #0
 8003570:	2180      	movs	r1, #128	@ 0x80
 8003572:	68f8      	ldr	r0, [r7, #12]
 8003574:	f000 f884 	bl	8003680 <I2C_WaitOnFlagUntilTimeout>
 8003578:	4603      	mov	r3, r0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d001      	beq.n	8003582 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e000      	b.n	8003584 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003582:	2300      	movs	r3, #0
}
 8003584:	4618      	mov	r0, r3
 8003586:	3710      	adds	r7, #16
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	80002000 	.word	0x80002000

08003590 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af02      	add	r7, sp, #8
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	4608      	mov	r0, r1
 800359a:	4611      	mov	r1, r2
 800359c:	461a      	mov	r2, r3
 800359e:	4603      	mov	r3, r0
 80035a0:	817b      	strh	r3, [r7, #10]
 80035a2:	460b      	mov	r3, r1
 80035a4:	813b      	strh	r3, [r7, #8]
 80035a6:	4613      	mov	r3, r2
 80035a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80035aa:	88fb      	ldrh	r3, [r7, #6]
 80035ac:	b2da      	uxtb	r2, r3
 80035ae:	8979      	ldrh	r1, [r7, #10]
 80035b0:	4b20      	ldr	r3, [pc, #128]	@ (8003634 <I2C_RequestMemoryRead+0xa4>)
 80035b2:	9300      	str	r3, [sp, #0]
 80035b4:	2300      	movs	r3, #0
 80035b6:	68f8      	ldr	r0, [r7, #12]
 80035b8:	f000 fab2 	bl	8003b20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035bc:	69fa      	ldr	r2, [r7, #28]
 80035be:	69b9      	ldr	r1, [r7, #24]
 80035c0:	68f8      	ldr	r0, [r7, #12]
 80035c2:	f000 f8b6 	bl	8003732 <I2C_WaitOnTXISFlagUntilTimeout>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d001      	beq.n	80035d0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e02c      	b.n	800362a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035d0:	88fb      	ldrh	r3, [r7, #6]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d105      	bne.n	80035e2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035d6:	893b      	ldrh	r3, [r7, #8]
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	629a      	str	r2, [r3, #40]	@ 0x28
 80035e0:	e015      	b.n	800360e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80035e2:	893b      	ldrh	r3, [r7, #8]
 80035e4:	0a1b      	lsrs	r3, r3, #8
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	b2da      	uxtb	r2, r3
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035f0:	69fa      	ldr	r2, [r7, #28]
 80035f2:	69b9      	ldr	r1, [r7, #24]
 80035f4:	68f8      	ldr	r0, [r7, #12]
 80035f6:	f000 f89c 	bl	8003732 <I2C_WaitOnTXISFlagUntilTimeout>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d001      	beq.n	8003604 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e012      	b.n	800362a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003604:	893b      	ldrh	r3, [r7, #8]
 8003606:	b2da      	uxtb	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	9300      	str	r3, [sp, #0]
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	2200      	movs	r2, #0
 8003616:	2140      	movs	r1, #64	@ 0x40
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f000 f831 	bl	8003680 <I2C_WaitOnFlagUntilTimeout>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d001      	beq.n	8003628 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e000      	b.n	800362a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	3710      	adds	r7, #16
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	80002000 	.word	0x80002000

08003638 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	699b      	ldr	r3, [r3, #24]
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	2b02      	cmp	r3, #2
 800364c:	d103      	bne.n	8003656 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2200      	movs	r2, #0
 8003654:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	699b      	ldr	r3, [r3, #24]
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b01      	cmp	r3, #1
 8003662:	d007      	beq.n	8003674 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	699a      	ldr	r2, [r3, #24]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f042 0201 	orr.w	r2, r2, #1
 8003672:	619a      	str	r2, [r3, #24]
  }
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	603b      	str	r3, [r7, #0]
 800368c:	4613      	mov	r3, r2
 800368e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003690:	e03b      	b.n	800370a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003692:	69ba      	ldr	r2, [r7, #24]
 8003694:	6839      	ldr	r1, [r7, #0]
 8003696:	68f8      	ldr	r0, [r7, #12]
 8003698:	f000 f962 	bl	8003960 <I2C_IsErrorOccurred>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e041      	b.n	800372a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ac:	d02d      	beq.n	800370a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ae:	f7fe ff5d 	bl	800256c <HAL_GetTick>
 80036b2:	4602      	mov	r2, r0
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	1ad3      	subs	r3, r2, r3
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d302      	bcc.n	80036c4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d122      	bne.n	800370a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	699a      	ldr	r2, [r3, #24]
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	4013      	ands	r3, r2
 80036ce:	68ba      	ldr	r2, [r7, #8]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	bf0c      	ite	eq
 80036d4:	2301      	moveq	r3, #1
 80036d6:	2300      	movne	r3, #0
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	461a      	mov	r2, r3
 80036dc:	79fb      	ldrb	r3, [r7, #7]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d113      	bne.n	800370a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036e6:	f043 0220 	orr.w	r2, r3, #32
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2220      	movs	r2, #32
 80036f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e00f      	b.n	800372a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	699a      	ldr	r2, [r3, #24]
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	4013      	ands	r3, r2
 8003714:	68ba      	ldr	r2, [r7, #8]
 8003716:	429a      	cmp	r2, r3
 8003718:	bf0c      	ite	eq
 800371a:	2301      	moveq	r3, #1
 800371c:	2300      	movne	r3, #0
 800371e:	b2db      	uxtb	r3, r3
 8003720:	461a      	mov	r2, r3
 8003722:	79fb      	ldrb	r3, [r7, #7]
 8003724:	429a      	cmp	r2, r3
 8003726:	d0b4      	beq.n	8003692 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3710      	adds	r7, #16
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}

08003732 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003732:	b580      	push	{r7, lr}
 8003734:	b084      	sub	sp, #16
 8003736:	af00      	add	r7, sp, #0
 8003738:	60f8      	str	r0, [r7, #12]
 800373a:	60b9      	str	r1, [r7, #8]
 800373c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800373e:	e033      	b.n	80037a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	68b9      	ldr	r1, [r7, #8]
 8003744:	68f8      	ldr	r0, [r7, #12]
 8003746:	f000 f90b 	bl	8003960 <I2C_IsErrorOccurred>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d001      	beq.n	8003754 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e031      	b.n	80037b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800375a:	d025      	beq.n	80037a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800375c:	f7fe ff06 	bl	800256c <HAL_GetTick>
 8003760:	4602      	mov	r2, r0
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	68ba      	ldr	r2, [r7, #8]
 8003768:	429a      	cmp	r2, r3
 800376a:	d302      	bcc.n	8003772 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d11a      	bne.n	80037a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	699b      	ldr	r3, [r3, #24]
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b02      	cmp	r3, #2
 800377e:	d013      	beq.n	80037a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003784:	f043 0220 	orr.w	r2, r3, #32
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2220      	movs	r2, #32
 8003790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e007      	b.n	80037b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	f003 0302 	and.w	r3, r3, #2
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d1c4      	bne.n	8003740 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3710      	adds	r7, #16
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037cc:	e02f      	b.n	800382e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	68b9      	ldr	r1, [r7, #8]
 80037d2:	68f8      	ldr	r0, [r7, #12]
 80037d4:	f000 f8c4 	bl	8003960 <I2C_IsErrorOccurred>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d001      	beq.n	80037e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e02d      	b.n	800383e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037e2:	f7fe fec3 	bl	800256c <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	68ba      	ldr	r2, [r7, #8]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d302      	bcc.n	80037f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d11a      	bne.n	800382e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	699b      	ldr	r3, [r3, #24]
 80037fe:	f003 0320 	and.w	r3, r3, #32
 8003802:	2b20      	cmp	r3, #32
 8003804:	d013      	beq.n	800382e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800380a:	f043 0220 	orr.w	r2, r3, #32
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2220      	movs	r2, #32
 8003816:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e007      	b.n	800383e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	699b      	ldr	r3, [r3, #24]
 8003834:	f003 0320 	and.w	r3, r3, #32
 8003838:	2b20      	cmp	r3, #32
 800383a:	d1c8      	bne.n	80037ce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800383c:	2300      	movs	r3, #0
}
 800383e:	4618      	mov	r0, r3
 8003840:	3710      	adds	r7, #16
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
	...

08003848 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b086      	sub	sp, #24
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003854:	2300      	movs	r3, #0
 8003856:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003858:	e071      	b.n	800393e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	68b9      	ldr	r1, [r7, #8]
 800385e:	68f8      	ldr	r0, [r7, #12]
 8003860:	f000 f87e 	bl	8003960 <I2C_IsErrorOccurred>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d001      	beq.n	800386e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	699b      	ldr	r3, [r3, #24]
 8003874:	f003 0320 	and.w	r3, r3, #32
 8003878:	2b20      	cmp	r3, #32
 800387a:	d13b      	bne.n	80038f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800387c:	7dfb      	ldrb	r3, [r7, #23]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d138      	bne.n	80038f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	f003 0304 	and.w	r3, r3, #4
 800388c:	2b04      	cmp	r3, #4
 800388e:	d105      	bne.n	800389c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003894:	2b00      	cmp	r3, #0
 8003896:	d001      	beq.n	800389c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003898:	2300      	movs	r3, #0
 800389a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	f003 0310 	and.w	r3, r3, #16
 80038a6:	2b10      	cmp	r3, #16
 80038a8:	d121      	bne.n	80038ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	2210      	movs	r2, #16
 80038b0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2204      	movs	r2, #4
 80038b6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2220      	movs	r2, #32
 80038be:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	6859      	ldr	r1, [r3, #4]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	4b24      	ldr	r3, [pc, #144]	@ (800395c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80038cc:	400b      	ands	r3, r1
 80038ce:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2220      	movs	r2, #32
 80038d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	75fb      	strb	r3, [r7, #23]
 80038ec:	e002      	b.n	80038f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2200      	movs	r2, #0
 80038f2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80038f4:	f7fe fe3a 	bl	800256c <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	68ba      	ldr	r2, [r7, #8]
 8003900:	429a      	cmp	r2, r3
 8003902:	d302      	bcc.n	800390a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d119      	bne.n	800393e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800390a:	7dfb      	ldrb	r3, [r7, #23]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d116      	bne.n	800393e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	699b      	ldr	r3, [r3, #24]
 8003916:	f003 0304 	and.w	r3, r3, #4
 800391a:	2b04      	cmp	r3, #4
 800391c:	d00f      	beq.n	800393e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003922:	f043 0220 	orr.w	r2, r3, #32
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2220      	movs	r2, #32
 800392e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2200      	movs	r2, #0
 8003936:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	699b      	ldr	r3, [r3, #24]
 8003944:	f003 0304 	and.w	r3, r3, #4
 8003948:	2b04      	cmp	r3, #4
 800394a:	d002      	beq.n	8003952 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800394c:	7dfb      	ldrb	r3, [r7, #23]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d083      	beq.n	800385a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8003952:	7dfb      	ldrb	r3, [r7, #23]
}
 8003954:	4618      	mov	r0, r3
 8003956:	3718      	adds	r7, #24
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	fe00e800 	.word	0xfe00e800

08003960 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b08a      	sub	sp, #40	@ 0x28
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800396c:	2300      	movs	r3, #0
 800396e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800397a:	2300      	movs	r3, #0
 800397c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	f003 0310 	and.w	r3, r3, #16
 8003988:	2b00      	cmp	r3, #0
 800398a:	d068      	beq.n	8003a5e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2210      	movs	r2, #16
 8003992:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003994:	e049      	b.n	8003a2a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800399c:	d045      	beq.n	8003a2a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800399e:	f7fe fde5 	bl	800256c <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	68ba      	ldr	r2, [r7, #8]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d302      	bcc.n	80039b4 <I2C_IsErrorOccurred+0x54>
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d13a      	bne.n	8003a2a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039be:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80039c6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	699b      	ldr	r3, [r3, #24]
 80039ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80039d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039d6:	d121      	bne.n	8003a1c <I2C_IsErrorOccurred+0xbc>
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039de:	d01d      	beq.n	8003a1c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80039e0:	7cfb      	ldrb	r3, [r7, #19]
 80039e2:	2b20      	cmp	r3, #32
 80039e4:	d01a      	beq.n	8003a1c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	685a      	ldr	r2, [r3, #4]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039f4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80039f6:	f7fe fdb9 	bl	800256c <HAL_GetTick>
 80039fa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039fc:	e00e      	b.n	8003a1c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80039fe:	f7fe fdb5 	bl	800256c <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	2b19      	cmp	r3, #25
 8003a0a:	d907      	bls.n	8003a1c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003a0c:	6a3b      	ldr	r3, [r7, #32]
 8003a0e:	f043 0320 	orr.w	r3, r3, #32
 8003a12:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003a1a:	e006      	b.n	8003a2a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	f003 0320 	and.w	r3, r3, #32
 8003a26:	2b20      	cmp	r3, #32
 8003a28:	d1e9      	bne.n	80039fe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	699b      	ldr	r3, [r3, #24]
 8003a30:	f003 0320 	and.w	r3, r3, #32
 8003a34:	2b20      	cmp	r3, #32
 8003a36:	d003      	beq.n	8003a40 <I2C_IsErrorOccurred+0xe0>
 8003a38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d0aa      	beq.n	8003996 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003a40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d103      	bne.n	8003a50 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2220      	movs	r2, #32
 8003a4e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003a50:	6a3b      	ldr	r3, [r7, #32]
 8003a52:	f043 0304 	orr.w	r3, r3, #4
 8003a56:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	699b      	ldr	r3, [r3, #24]
 8003a64:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d00b      	beq.n	8003a88 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003a70:	6a3b      	ldr	r3, [r7, #32]
 8003a72:	f043 0301 	orr.w	r3, r3, #1
 8003a76:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a80:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d00b      	beq.n	8003aaa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003a92:	6a3b      	ldr	r3, [r7, #32]
 8003a94:	f043 0308 	orr.w	r3, r3, #8
 8003a98:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003aa2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d00b      	beq.n	8003acc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003ab4:	6a3b      	ldr	r3, [r7, #32]
 8003ab6:	f043 0302 	orr.w	r3, r3, #2
 8003aba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ac4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003acc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d01c      	beq.n	8003b0e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003ad4:	68f8      	ldr	r0, [r7, #12]
 8003ad6:	f7ff fdaf 	bl	8003638 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	6859      	ldr	r1, [r3, #4]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	4b0d      	ldr	r3, [pc, #52]	@ (8003b1c <I2C_IsErrorOccurred+0x1bc>)
 8003ae6:	400b      	ands	r3, r1
 8003ae8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003aee:	6a3b      	ldr	r3, [r7, #32]
 8003af0:	431a      	orrs	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2220      	movs	r2, #32
 8003afa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003b0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3728      	adds	r7, #40	@ 0x28
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	fe00e800 	.word	0xfe00e800

08003b20 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b087      	sub	sp, #28
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	607b      	str	r3, [r7, #4]
 8003b2a:	460b      	mov	r3, r1
 8003b2c:	817b      	strh	r3, [r7, #10]
 8003b2e:	4613      	mov	r3, r2
 8003b30:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b32:	897b      	ldrh	r3, [r7, #10]
 8003b34:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003b38:	7a7b      	ldrb	r3, [r7, #9]
 8003b3a:	041b      	lsls	r3, r3, #16
 8003b3c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b40:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b46:	6a3b      	ldr	r3, [r7, #32]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b4e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	685a      	ldr	r2, [r3, #4]
 8003b56:	6a3b      	ldr	r3, [r7, #32]
 8003b58:	0d5b      	lsrs	r3, r3, #21
 8003b5a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003b5e:	4b08      	ldr	r3, [pc, #32]	@ (8003b80 <I2C_TransferConfig+0x60>)
 8003b60:	430b      	orrs	r3, r1
 8003b62:	43db      	mvns	r3, r3
 8003b64:	ea02 0103 	and.w	r1, r2, r3
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	697a      	ldr	r2, [r7, #20]
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003b72:	bf00      	nop
 8003b74:	371c      	adds	r7, #28
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	03ff63ff 	.word	0x03ff63ff

08003b84 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b083      	sub	sp, #12
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b20      	cmp	r3, #32
 8003b98:	d138      	bne.n	8003c0c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d101      	bne.n	8003ba8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	e032      	b.n	8003c0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2224      	movs	r2, #36	@ 0x24
 8003bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 0201 	bic.w	r2, r2, #1
 8003bc6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003bd6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6819      	ldr	r1, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	430a      	orrs	r2, r1
 8003be6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f042 0201 	orr.w	r2, r2, #1
 8003bf6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2220      	movs	r2, #32
 8003bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	e000      	b.n	8003c0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c0c:	2302      	movs	r3, #2
  }
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr

08003c1a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003c1a:	b480      	push	{r7}
 8003c1c:	b085      	sub	sp, #20
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	6078      	str	r0, [r7, #4]
 8003c22:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	2b20      	cmp	r3, #32
 8003c2e:	d139      	bne.n	8003ca4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d101      	bne.n	8003c3e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003c3a:	2302      	movs	r3, #2
 8003c3c:	e033      	b.n	8003ca6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2201      	movs	r2, #1
 8003c42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2224      	movs	r2, #36	@ 0x24
 8003c4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f022 0201 	bic.w	r2, r2, #1
 8003c5c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003c6c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	021b      	lsls	r3, r3, #8
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f042 0201 	orr.w	r2, r2, #1
 8003c8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2220      	movs	r2, #32
 8003c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	e000      	b.n	8003ca6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003ca4:	2302      	movs	r3, #2
  }
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3714      	adds	r7, #20
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
	...

08003cb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b088      	sub	sp, #32
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d102      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	f000 bc28 	b.w	8004518 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cc8:	4b94      	ldr	r3, [pc, #592]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003cca:	69db      	ldr	r3, [r3, #28]
 8003ccc:	f003 0318 	and.w	r3, r3, #24
 8003cd0:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8003cd2:	4b92      	ldr	r3, [pc, #584]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cd6:	f003 0303 	and.w	r3, r3, #3
 8003cda:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0310 	and.w	r3, r3, #16
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d05b      	beq.n	8003da0 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	2b08      	cmp	r3, #8
 8003cec:	d005      	beq.n	8003cfa <HAL_RCC_OscConfig+0x46>
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	2b18      	cmp	r3, #24
 8003cf2:	d114      	bne.n	8003d1e <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d111      	bne.n	8003d1e <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	69db      	ldr	r3, [r3, #28]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d102      	bne.n	8003d08 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	f000 bc08 	b.w	8004518 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003d08:	4b84      	ldr	r3, [pc, #528]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003d0a:	699b      	ldr	r3, [r3, #24]
 8003d0c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a1b      	ldr	r3, [r3, #32]
 8003d14:	041b      	lsls	r3, r3, #16
 8003d16:	4981      	ldr	r1, [pc, #516]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003d1c:	e040      	b.n	8003da0 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d023      	beq.n	8003d6e <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003d26:	4b7d      	ldr	r3, [pc, #500]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a7c      	ldr	r2, [pc, #496]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003d2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d32:	f7fe fc1b 	bl	800256c <HAL_GetTick>
 8003d36:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003d38:	e008      	b.n	8003d4c <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003d3a:	f7fe fc17 	bl	800256c <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d901      	bls.n	8003d4c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e3e5      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003d4c:	4b73      	ldr	r3, [pc, #460]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d0f0      	beq.n	8003d3a <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003d58:	4b70      	ldr	r3, [pc, #448]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6a1b      	ldr	r3, [r3, #32]
 8003d64:	041b      	lsls	r3, r3, #16
 8003d66:	496d      	ldr	r1, [pc, #436]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	618b      	str	r3, [r1, #24]
 8003d6c:	e018      	b.n	8003da0 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003d6e:	4b6b      	ldr	r3, [pc, #428]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a6a      	ldr	r2, [pc, #424]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003d74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d7a:	f7fe fbf7 	bl	800256c <HAL_GetTick>
 8003d7e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003d80:	e008      	b.n	8003d94 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003d82:	f7fe fbf3 	bl	800256c <HAL_GetTick>
 8003d86:	4602      	mov	r2, r0
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d901      	bls.n	8003d94 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e3c1      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003d94:	4b61      	ldr	r3, [pc, #388]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d1f0      	bne.n	8003d82 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f000 80a0 	beq.w	8003eee <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	2b10      	cmp	r3, #16
 8003db2:	d005      	beq.n	8003dc0 <HAL_RCC_OscConfig+0x10c>
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	2b18      	cmp	r3, #24
 8003db8:	d109      	bne.n	8003dce <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	2b03      	cmp	r3, #3
 8003dbe:	d106      	bne.n	8003dce <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f040 8092 	bne.w	8003eee <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e3a4      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dd6:	d106      	bne.n	8003de6 <HAL_RCC_OscConfig+0x132>
 8003dd8:	4b50      	ldr	r3, [pc, #320]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a4f      	ldr	r2, [pc, #316]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003dde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003de2:	6013      	str	r3, [r2, #0]
 8003de4:	e058      	b.n	8003e98 <HAL_RCC_OscConfig+0x1e4>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d112      	bne.n	8003e14 <HAL_RCC_OscConfig+0x160>
 8003dee:	4b4b      	ldr	r3, [pc, #300]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a4a      	ldr	r2, [pc, #296]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003df4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003df8:	6013      	str	r3, [r2, #0]
 8003dfa:	4b48      	ldr	r3, [pc, #288]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a47      	ldr	r2, [pc, #284]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e00:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003e04:	6013      	str	r3, [r2, #0]
 8003e06:	4b45      	ldr	r3, [pc, #276]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a44      	ldr	r2, [pc, #272]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e0c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e10:	6013      	str	r3, [r2, #0]
 8003e12:	e041      	b.n	8003e98 <HAL_RCC_OscConfig+0x1e4>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e1c:	d112      	bne.n	8003e44 <HAL_RCC_OscConfig+0x190>
 8003e1e:	4b3f      	ldr	r3, [pc, #252]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a3e      	ldr	r2, [pc, #248]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e28:	6013      	str	r3, [r2, #0]
 8003e2a:	4b3c      	ldr	r3, [pc, #240]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a3b      	ldr	r2, [pc, #236]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e30:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003e34:	6013      	str	r3, [r2, #0]
 8003e36:	4b39      	ldr	r3, [pc, #228]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a38      	ldr	r2, [pc, #224]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e40:	6013      	str	r3, [r2, #0]
 8003e42:	e029      	b.n	8003e98 <HAL_RCC_OscConfig+0x1e4>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003e4c:	d112      	bne.n	8003e74 <HAL_RCC_OscConfig+0x1c0>
 8003e4e:	4b33      	ldr	r3, [pc, #204]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a32      	ldr	r2, [pc, #200]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	4b30      	ldr	r3, [pc, #192]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a2f      	ldr	r2, [pc, #188]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e60:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e64:	6013      	str	r3, [r2, #0]
 8003e66:	4b2d      	ldr	r3, [pc, #180]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a2c      	ldr	r2, [pc, #176]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e70:	6013      	str	r3, [r2, #0]
 8003e72:	e011      	b.n	8003e98 <HAL_RCC_OscConfig+0x1e4>
 8003e74:	4b29      	ldr	r3, [pc, #164]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a28      	ldr	r2, [pc, #160]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e7e:	6013      	str	r3, [r2, #0]
 8003e80:	4b26      	ldr	r3, [pc, #152]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a25      	ldr	r2, [pc, #148]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e8a:	6013      	str	r3, [r2, #0]
 8003e8c:	4b23      	ldr	r3, [pc, #140]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a22      	ldr	r2, [pc, #136]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003e92:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003e96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d013      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea0:	f7fe fb64 	bl	800256c <HAL_GetTick>
 8003ea4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003ea8:	f7fe fb60 	bl	800256c <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b64      	cmp	r3, #100	@ 0x64
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e32e      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003eba:	4b18      	ldr	r3, [pc, #96]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0f0      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x1f4>
 8003ec6:	e012      	b.n	8003eee <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec8:	f7fe fb50 	bl	800256c <HAL_GetTick>
 8003ecc:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003ed0:	f7fe fb4c 	bl	800256c <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b64      	cmp	r3, #100	@ 0x64
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e31a      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8003f1c <HAL_RCC_OscConfig+0x268>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d1f0      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f000 809a 	beq.w	8004030 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d005      	beq.n	8003f0e <HAL_RCC_OscConfig+0x25a>
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	2b18      	cmp	r3, #24
 8003f06:	d149      	bne.n	8003f9c <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d146      	bne.n	8003f9c <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d104      	bne.n	8003f20 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e2fe      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
 8003f1a:	bf00      	nop
 8003f1c:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d11c      	bne.n	8003f60 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8003f26:	4b9a      	ldr	r3, [pc, #616]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0218 	and.w	r2, r3, #24
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d014      	beq.n	8003f60 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003f36:	4b96      	ldr	r3, [pc, #600]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f023 0218 	bic.w	r2, r3, #24
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	691b      	ldr	r3, [r3, #16]
 8003f42:	4993      	ldr	r1, [pc, #588]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8003f48:	f000 fdd0 	bl	8004aec <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003f4c:	4b91      	ldr	r3, [pc, #580]	@ (8004194 <HAL_RCC_OscConfig+0x4e0>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7fe fa81 	bl	8002458 <HAL_InitTick>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d001      	beq.n	8003f60 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e2db      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f60:	f7fe fb04 	bl	800256c <HAL_GetTick>
 8003f64:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003f68:	f7fe fb00 	bl	800256c <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e2ce      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f7a:	4b85      	ldr	r3, [pc, #532]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d0f0      	beq.n	8003f68 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003f86:	4b82      	ldr	r3, [pc, #520]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	041b      	lsls	r3, r3, #16
 8003f94:	497e      	ldr	r1, [pc, #504]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003f9a:	e049      	b.n	8004030 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d02c      	beq.n	8003ffe <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003fa4:	4b7a      	ldr	r3, [pc, #488]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f023 0218 	bic.w	r2, r3, #24
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	691b      	ldr	r3, [r3, #16]
 8003fb0:	4977      	ldr	r1, [pc, #476]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8003fb6:	4b76      	ldr	r3, [pc, #472]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a75      	ldr	r2, [pc, #468]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8003fbc:	f043 0301 	orr.w	r3, r3, #1
 8003fc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc2:	f7fe fad3 	bl	800256c <HAL_GetTick>
 8003fc6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fc8:	e008      	b.n	8003fdc <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003fca:	f7fe facf 	bl	800256c <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d901      	bls.n	8003fdc <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e29d      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fdc:	4b6c      	ldr	r3, [pc, #432]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0302 	and.w	r3, r3, #2
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d0f0      	beq.n	8003fca <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003fe8:	4b69      	ldr	r3, [pc, #420]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8003fea:	691b      	ldr	r3, [r3, #16]
 8003fec:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	695b      	ldr	r3, [r3, #20]
 8003ff4:	041b      	lsls	r3, r3, #16
 8003ff6:	4966      	ldr	r1, [pc, #408]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	610b      	str	r3, [r1, #16]
 8003ffc:	e018      	b.n	8004030 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ffe:	4b64      	ldr	r3, [pc, #400]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a63      	ldr	r2, [pc, #396]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004004:	f023 0301 	bic.w	r3, r3, #1
 8004008:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800400a:	f7fe faaf 	bl	800256c <HAL_GetTick>
 800400e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004010:	e008      	b.n	8004024 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8004012:	f7fe faab 	bl	800256c <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	2b02      	cmp	r3, #2
 800401e:	d901      	bls.n	8004024 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e279      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004024:	4b5a      	ldr	r3, [pc, #360]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0302 	and.w	r3, r3, #2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d1f0      	bne.n	8004012 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0308 	and.w	r3, r3, #8
 8004038:	2b00      	cmp	r3, #0
 800403a:	d03c      	beq.n	80040b6 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	699b      	ldr	r3, [r3, #24]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d01c      	beq.n	800407e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004044:	4b52      	ldr	r3, [pc, #328]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004046:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800404a:	4a51      	ldr	r2, [pc, #324]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 800404c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004050:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004054:	f7fe fa8a 	bl	800256c <HAL_GetTick>
 8004058:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800405a:	e008      	b.n	800406e <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800405c:	f7fe fa86 	bl	800256c <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	2b02      	cmp	r3, #2
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e254      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800406e:	4b48      	ldr	r3, [pc, #288]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004070:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004074:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d0ef      	beq.n	800405c <HAL_RCC_OscConfig+0x3a8>
 800407c:	e01b      	b.n	80040b6 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800407e:	4b44      	ldr	r3, [pc, #272]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004080:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004084:	4a42      	ldr	r2, [pc, #264]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004086:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800408a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800408e:	f7fe fa6d 	bl	800256c <HAL_GetTick>
 8004092:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004094:	e008      	b.n	80040a8 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8004096:	f7fe fa69 	bl	800256c <HAL_GetTick>
 800409a:	4602      	mov	r2, r0
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	1ad3      	subs	r3, r2, r3
 80040a0:	2b02      	cmp	r3, #2
 80040a2:	d901      	bls.n	80040a8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80040a4:	2303      	movs	r3, #3
 80040a6:	e237      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80040a8:	4b39      	ldr	r3, [pc, #228]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 80040aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d1ef      	bne.n	8004096 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0304 	and.w	r3, r3, #4
 80040be:	2b00      	cmp	r3, #0
 80040c0:	f000 80d2 	beq.w	8004268 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80040c4:	4b34      	ldr	r3, [pc, #208]	@ (8004198 <HAL_RCC_OscConfig+0x4e4>)
 80040c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c8:	f003 0301 	and.w	r3, r3, #1
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d118      	bne.n	8004102 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80040d0:	4b31      	ldr	r3, [pc, #196]	@ (8004198 <HAL_RCC_OscConfig+0x4e4>)
 80040d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d4:	4a30      	ldr	r2, [pc, #192]	@ (8004198 <HAL_RCC_OscConfig+0x4e4>)
 80040d6:	f043 0301 	orr.w	r3, r3, #1
 80040da:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040dc:	f7fe fa46 	bl	800256c <HAL_GetTick>
 80040e0:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80040e2:	e008      	b.n	80040f6 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040e4:	f7fe fa42 	bl	800256c <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e210      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80040f6:	4b28      	ldr	r3, [pc, #160]	@ (8004198 <HAL_RCC_OscConfig+0x4e4>)
 80040f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d0f0      	beq.n	80040e4 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	2b01      	cmp	r3, #1
 8004108:	d108      	bne.n	800411c <HAL_RCC_OscConfig+0x468>
 800410a:	4b21      	ldr	r3, [pc, #132]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 800410c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004110:	4a1f      	ldr	r2, [pc, #124]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004112:	f043 0301 	orr.w	r3, r3, #1
 8004116:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800411a:	e074      	b.n	8004206 <HAL_RCC_OscConfig+0x552>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d118      	bne.n	8004156 <HAL_RCC_OscConfig+0x4a2>
 8004124:	4b1a      	ldr	r3, [pc, #104]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004126:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800412a:	4a19      	ldr	r2, [pc, #100]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 800412c:	f023 0301 	bic.w	r3, r3, #1
 8004130:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004134:	4b16      	ldr	r3, [pc, #88]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004136:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800413a:	4a15      	ldr	r2, [pc, #84]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 800413c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004140:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004144:	4b12      	ldr	r3, [pc, #72]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004146:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800414a:	4a11      	ldr	r2, [pc, #68]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 800414c:	f023 0304 	bic.w	r3, r3, #4
 8004150:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004154:	e057      	b.n	8004206 <HAL_RCC_OscConfig+0x552>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	2b05      	cmp	r3, #5
 800415c:	d11e      	bne.n	800419c <HAL_RCC_OscConfig+0x4e8>
 800415e:	4b0c      	ldr	r3, [pc, #48]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004160:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004164:	4a0a      	ldr	r2, [pc, #40]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004166:	f043 0304 	orr.w	r3, r3, #4
 800416a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800416e:	4b08      	ldr	r3, [pc, #32]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004170:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004174:	4a06      	ldr	r2, [pc, #24]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004176:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800417a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800417e:	4b04      	ldr	r3, [pc, #16]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004180:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004184:	4a02      	ldr	r2, [pc, #8]	@ (8004190 <HAL_RCC_OscConfig+0x4dc>)
 8004186:	f043 0301 	orr.w	r3, r3, #1
 800418a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800418e:	e03a      	b.n	8004206 <HAL_RCC_OscConfig+0x552>
 8004190:	44020c00 	.word	0x44020c00
 8004194:	20000004 	.word	0x20000004
 8004198:	44020800 	.word	0x44020800
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	2b85      	cmp	r3, #133	@ 0x85
 80041a2:	d118      	bne.n	80041d6 <HAL_RCC_OscConfig+0x522>
 80041a4:	4ba2      	ldr	r3, [pc, #648]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80041a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041aa:	4aa1      	ldr	r2, [pc, #644]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80041ac:	f043 0304 	orr.w	r3, r3, #4
 80041b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80041b4:	4b9e      	ldr	r3, [pc, #632]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80041b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041ba:	4a9d      	ldr	r2, [pc, #628]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80041bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041c0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80041c4:	4b9a      	ldr	r3, [pc, #616]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80041c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041ca:	4a99      	ldr	r2, [pc, #612]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80041cc:	f043 0301 	orr.w	r3, r3, #1
 80041d0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80041d4:	e017      	b.n	8004206 <HAL_RCC_OscConfig+0x552>
 80041d6:	4b96      	ldr	r3, [pc, #600]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80041d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041dc:	4a94      	ldr	r2, [pc, #592]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80041de:	f023 0301 	bic.w	r3, r3, #1
 80041e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80041e6:	4b92      	ldr	r3, [pc, #584]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80041e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041ec:	4a90      	ldr	r2, [pc, #576]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80041ee:	f023 0304 	bic.w	r3, r3, #4
 80041f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80041f6:	4b8e      	ldr	r3, [pc, #568]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80041f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041fc:	4a8c      	ldr	r2, [pc, #560]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80041fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004202:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d016      	beq.n	800423c <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800420e:	f7fe f9ad 	bl	800256c <HAL_GetTick>
 8004212:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004214:	e00a      	b.n	800422c <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004216:	f7fe f9a9 	bl	800256c <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004224:	4293      	cmp	r3, r2
 8004226:	d901      	bls.n	800422c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	e175      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800422c:	4b80      	ldr	r3, [pc, #512]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 800422e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	2b00      	cmp	r3, #0
 8004238:	d0ed      	beq.n	8004216 <HAL_RCC_OscConfig+0x562>
 800423a:	e015      	b.n	8004268 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800423c:	f7fe f996 	bl	800256c <HAL_GetTick>
 8004240:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004242:	e00a      	b.n	800425a <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004244:	f7fe f992 	bl	800256c <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004252:	4293      	cmp	r3, r2
 8004254:	d901      	bls.n	800425a <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e15e      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800425a:	4b75      	ldr	r3, [pc, #468]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 800425c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004260:	f003 0302 	and.w	r3, r3, #2
 8004264:	2b00      	cmp	r3, #0
 8004266:	d1ed      	bne.n	8004244 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 0320 	and.w	r3, r3, #32
 8004270:	2b00      	cmp	r3, #0
 8004272:	d036      	beq.n	80042e2 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004278:	2b00      	cmp	r3, #0
 800427a:	d019      	beq.n	80042b0 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800427c:	4b6c      	ldr	r3, [pc, #432]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a6b      	ldr	r2, [pc, #428]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 8004282:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004286:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004288:	f7fe f970 	bl	800256c <HAL_GetTick>
 800428c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800428e:	e008      	b.n	80042a2 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004290:	f7fe f96c 	bl	800256c <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	2b02      	cmp	r3, #2
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e13a      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80042a2:	4b63      	ldr	r3, [pc, #396]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d0f0      	beq.n	8004290 <HAL_RCC_OscConfig+0x5dc>
 80042ae:	e018      	b.n	80042e2 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80042b0:	4b5f      	ldr	r3, [pc, #380]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a5e      	ldr	r2, [pc, #376]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80042b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042bc:	f7fe f956 	bl	800256c <HAL_GetTick>
 80042c0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80042c2:	e008      	b.n	80042d6 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80042c4:	f7fe f952 	bl	800256c <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e120      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80042d6:	4b56      	ldr	r3, [pc, #344]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d1f0      	bne.n	80042c4 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	f000 8115 	beq.w	8004516 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	2b18      	cmp	r3, #24
 80042f0:	f000 80af 	beq.w	8004452 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	f040 8086 	bne.w	800440a <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80042fe:	4b4c      	ldr	r3, [pc, #304]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a4b      	ldr	r2, [pc, #300]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 8004304:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004308:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800430a:	f7fe f92f 	bl	800256c <HAL_GetTick>
 800430e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004310:	e008      	b.n	8004324 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004312:	f7fe f92b 	bl	800256c <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	2b02      	cmp	r3, #2
 800431e:	d901      	bls.n	8004324 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8004320:	2303      	movs	r3, #3
 8004322:	e0f9      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004324:	4b42      	ldr	r3, [pc, #264]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1f0      	bne.n	8004312 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8004330:	4b3f      	ldr	r3, [pc, #252]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 8004332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004334:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004338:	f023 0303 	bic.w	r3, r3, #3
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004344:	0212      	lsls	r2, r2, #8
 8004346:	430a      	orrs	r2, r1
 8004348:	4939      	ldr	r1, [pc, #228]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 800434a:	4313      	orrs	r3, r2
 800434c:	628b      	str	r3, [r1, #40]	@ 0x28
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004352:	3b01      	subs	r3, #1
 8004354:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800435c:	3b01      	subs	r3, #1
 800435e:	025b      	lsls	r3, r3, #9
 8004360:	b29b      	uxth	r3, r3
 8004362:	431a      	orrs	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004368:	3b01      	subs	r3, #1
 800436a:	041b      	lsls	r3, r3, #16
 800436c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004370:	431a      	orrs	r2, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004376:	3b01      	subs	r3, #1
 8004378:	061b      	lsls	r3, r3, #24
 800437a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800437e:	492c      	ldr	r1, [pc, #176]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 8004380:	4313      	orrs	r3, r2
 8004382:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8004384:	4b2a      	ldr	r3, [pc, #168]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 8004386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004388:	4a29      	ldr	r2, [pc, #164]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 800438a:	f023 0310 	bic.w	r3, r3, #16
 800438e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004394:	4a26      	ldr	r2, [pc, #152]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 8004396:	00db      	lsls	r3, r3, #3
 8004398:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800439a:	4b25      	ldr	r3, [pc, #148]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 800439c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800439e:	4a24      	ldr	r2, [pc, #144]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80043a0:	f043 0310 	orr.w	r3, r3, #16
 80043a4:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 80043a6:	4b22      	ldr	r3, [pc, #136]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80043a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043aa:	f023 020c 	bic.w	r2, r3, #12
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b2:	491f      	ldr	r1, [pc, #124]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80043b4:	4313      	orrs	r3, r2
 80043b6:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80043b8:	4b1d      	ldr	r3, [pc, #116]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80043ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043bc:	f023 0220 	bic.w	r2, r3, #32
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043c4:	491a      	ldr	r1, [pc, #104]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80043c6:	4313      	orrs	r3, r2
 80043c8:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80043ca:	4b19      	ldr	r3, [pc, #100]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80043cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ce:	4a18      	ldr	r2, [pc, #96]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80043d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043d4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 80043d6:	4b16      	ldr	r3, [pc, #88]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a15      	ldr	r2, [pc, #84]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80043dc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e2:	f7fe f8c3 	bl	800256c <HAL_GetTick>
 80043e6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80043e8:	e008      	b.n	80043fc <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80043ea:	f7fe f8bf 	bl	800256c <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d901      	bls.n	80043fc <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e08d      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80043fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d0f0      	beq.n	80043ea <HAL_RCC_OscConfig+0x736>
 8004408:	e085      	b.n	8004516 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800440a:	4b09      	ldr	r3, [pc, #36]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a08      	ldr	r2, [pc, #32]	@ (8004430 <HAL_RCC_OscConfig+0x77c>)
 8004410:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004414:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004416:	f7fe f8a9 	bl	800256c <HAL_GetTick>
 800441a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800441c:	e00a      	b.n	8004434 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800441e:	f7fe f8a5 	bl	800256c <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	2b02      	cmp	r3, #2
 800442a:	d903      	bls.n	8004434 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e073      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
 8004430:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004434:	4b3a      	ldr	r3, [pc, #232]	@ (8004520 <HAL_RCC_OscConfig+0x86c>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1ee      	bne.n	800441e <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8004440:	4b37      	ldr	r3, [pc, #220]	@ (8004520 <HAL_RCC_OscConfig+0x86c>)
 8004442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004444:	4a36      	ldr	r2, [pc, #216]	@ (8004520 <HAL_RCC_OscConfig+0x86c>)
 8004446:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800444a:	f023 0303 	bic.w	r3, r3, #3
 800444e:	6293      	str	r3, [r2, #40]	@ 0x28
 8004450:	e061      	b.n	8004516 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8004452:	4b33      	ldr	r3, [pc, #204]	@ (8004520 <HAL_RCC_OscConfig+0x86c>)
 8004454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004456:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004458:	4b31      	ldr	r3, [pc, #196]	@ (8004520 <HAL_RCC_OscConfig+0x86c>)
 800445a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800445c:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004462:	2b01      	cmp	r3, #1
 8004464:	d031      	beq.n	80044ca <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	f003 0203 	and.w	r2, r3, #3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004470:	429a      	cmp	r2, r3
 8004472:	d12a      	bne.n	80044ca <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	0a1b      	lsrs	r3, r3, #8
 8004478:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8004480:	429a      	cmp	r2, r3
 8004482:	d122      	bne.n	80044ca <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800448e:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8004490:	429a      	cmp	r2, r3
 8004492:	d11a      	bne.n	80044ca <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	0a5b      	lsrs	r3, r3, #9
 8004498:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044a0:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d111      	bne.n	80044ca <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	0c1b      	lsrs	r3, r3, #16
 80044aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044b2:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d108      	bne.n	80044ca <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	0e1b      	lsrs	r3, r3, #24
 80044bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c4:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d001      	beq.n	80044ce <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e024      	b.n	8004518 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80044ce:	4b14      	ldr	r3, [pc, #80]	@ (8004520 <HAL_RCC_OscConfig+0x86c>)
 80044d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d2:	08db      	lsrs	r3, r3, #3
 80044d4:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80044dc:	429a      	cmp	r2, r3
 80044de:	d01a      	beq.n	8004516 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80044e0:	4b0f      	ldr	r3, [pc, #60]	@ (8004520 <HAL_RCC_OscConfig+0x86c>)
 80044e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e4:	4a0e      	ldr	r2, [pc, #56]	@ (8004520 <HAL_RCC_OscConfig+0x86c>)
 80044e6:	f023 0310 	bic.w	r3, r3, #16
 80044ea:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ec:	f7fe f83e 	bl	800256c <HAL_GetTick>
 80044f0:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80044f2:	bf00      	nop
 80044f4:	f7fe f83a 	bl	800256c <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d0f9      	beq.n	80044f4 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004504:	4a06      	ldr	r2, [pc, #24]	@ (8004520 <HAL_RCC_OscConfig+0x86c>)
 8004506:	00db      	lsls	r3, r3, #3
 8004508:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800450a:	4b05      	ldr	r3, [pc, #20]	@ (8004520 <HAL_RCC_OscConfig+0x86c>)
 800450c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800450e:	4a04      	ldr	r2, [pc, #16]	@ (8004520 <HAL_RCC_OscConfig+0x86c>)
 8004510:	f043 0310 	orr.w	r3, r3, #16
 8004514:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8004516:	2300      	movs	r3, #0
}
 8004518:	4618      	mov	r0, r3
 800451a:	3720      	adds	r7, #32
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}
 8004520:	44020c00 	.word	0x44020c00

08004524 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d101      	bne.n	8004538 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e19e      	b.n	8004876 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004538:	4b83      	ldr	r3, [pc, #524]	@ (8004748 <HAL_RCC_ClockConfig+0x224>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 030f 	and.w	r3, r3, #15
 8004540:	683a      	ldr	r2, [r7, #0]
 8004542:	429a      	cmp	r2, r3
 8004544:	d910      	bls.n	8004568 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004546:	4b80      	ldr	r3, [pc, #512]	@ (8004748 <HAL_RCC_ClockConfig+0x224>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f023 020f 	bic.w	r2, r3, #15
 800454e:	497e      	ldr	r1, [pc, #504]	@ (8004748 <HAL_RCC_ClockConfig+0x224>)
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	4313      	orrs	r3, r2
 8004554:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004556:	4b7c      	ldr	r3, [pc, #496]	@ (8004748 <HAL_RCC_ClockConfig+0x224>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 030f 	and.w	r3, r3, #15
 800455e:	683a      	ldr	r2, [r7, #0]
 8004560:	429a      	cmp	r2, r3
 8004562:	d001      	beq.n	8004568 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e186      	b.n	8004876 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0310 	and.w	r3, r3, #16
 8004570:	2b00      	cmp	r3, #0
 8004572:	d012      	beq.n	800459a <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	695a      	ldr	r2, [r3, #20]
 8004578:	4b74      	ldr	r3, [pc, #464]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 800457a:	6a1b      	ldr	r3, [r3, #32]
 800457c:	0a1b      	lsrs	r3, r3, #8
 800457e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004582:	429a      	cmp	r2, r3
 8004584:	d909      	bls.n	800459a <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004586:	4b71      	ldr	r3, [pc, #452]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 8004588:	6a1b      	ldr	r3, [r3, #32]
 800458a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	695b      	ldr	r3, [r3, #20]
 8004592:	021b      	lsls	r3, r3, #8
 8004594:	496d      	ldr	r1, [pc, #436]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 8004596:	4313      	orrs	r3, r2
 8004598:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0308 	and.w	r3, r3, #8
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d012      	beq.n	80045cc <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	691a      	ldr	r2, [r3, #16]
 80045aa:	4b68      	ldr	r3, [pc, #416]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	091b      	lsrs	r3, r3, #4
 80045b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d909      	bls.n	80045cc <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80045b8:	4b64      	ldr	r3, [pc, #400]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 80045ba:	6a1b      	ldr	r3, [r3, #32]
 80045bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	011b      	lsls	r3, r3, #4
 80045c6:	4961      	ldr	r1, [pc, #388]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0304 	and.w	r3, r3, #4
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d010      	beq.n	80045fa <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	68da      	ldr	r2, [r3, #12]
 80045dc:	4b5b      	ldr	r3, [pc, #364]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 80045de:	6a1b      	ldr	r3, [r3, #32]
 80045e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d908      	bls.n	80045fa <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80045e8:	4b58      	ldr	r3, [pc, #352]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 80045ea:	6a1b      	ldr	r3, [r3, #32]
 80045ec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	4955      	ldr	r1, [pc, #340]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0302 	and.w	r3, r3, #2
 8004602:	2b00      	cmp	r3, #0
 8004604:	d010      	beq.n	8004628 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	689a      	ldr	r2, [r3, #8]
 800460a:	4b50      	ldr	r3, [pc, #320]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 800460c:	6a1b      	ldr	r3, [r3, #32]
 800460e:	f003 030f 	and.w	r3, r3, #15
 8004612:	429a      	cmp	r2, r3
 8004614:	d908      	bls.n	8004628 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8004616:	4b4d      	ldr	r3, [pc, #308]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 8004618:	6a1b      	ldr	r3, [r3, #32]
 800461a:	f023 020f 	bic.w	r2, r3, #15
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	494a      	ldr	r1, [pc, #296]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 8004624:	4313      	orrs	r3, r2
 8004626:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	2b00      	cmp	r3, #0
 8004632:	f000 8093 	beq.w	800475c <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	2b03      	cmp	r3, #3
 800463c:	d107      	bne.n	800464e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800463e:	4b43      	ldr	r3, [pc, #268]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d121      	bne.n	800468e <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e113      	b.n	8004876 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	2b02      	cmp	r3, #2
 8004654:	d107      	bne.n	8004666 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004656:	4b3d      	ldr	r3, [pc, #244]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d115      	bne.n	800468e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e107      	b.n	8004876 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	2b01      	cmp	r3, #1
 800466c:	d107      	bne.n	800467e <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800466e:	4b37      	ldr	r3, [pc, #220]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004676:	2b00      	cmp	r3, #0
 8004678:	d109      	bne.n	800468e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e0fb      	b.n	8004876 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800467e:	4b33      	ldr	r3, [pc, #204]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0302 	and.w	r3, r3, #2
 8004686:	2b00      	cmp	r3, #0
 8004688:	d101      	bne.n	800468e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e0f3      	b.n	8004876 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800468e:	4b2f      	ldr	r3, [pc, #188]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 8004690:	69db      	ldr	r3, [r3, #28]
 8004692:	f023 0203 	bic.w	r2, r3, #3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	492c      	ldr	r1, [pc, #176]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 800469c:	4313      	orrs	r3, r2
 800469e:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046a0:	f7fd ff64 	bl	800256c <HAL_GetTick>
 80046a4:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	2b03      	cmp	r3, #3
 80046ac:	d112      	bne.n	80046d4 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046ae:	e00a      	b.n	80046c6 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80046b0:	f7fd ff5c 	bl	800256c <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046be:	4293      	cmp	r3, r2
 80046c0:	d901      	bls.n	80046c6 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	e0d7      	b.n	8004876 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046c6:	4b21      	ldr	r3, [pc, #132]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 80046c8:	69db      	ldr	r3, [r3, #28]
 80046ca:	f003 0318 	and.w	r3, r3, #24
 80046ce:	2b18      	cmp	r3, #24
 80046d0:	d1ee      	bne.n	80046b0 <HAL_RCC_ClockConfig+0x18c>
 80046d2:	e043      	b.n	800475c <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d112      	bne.n	8004702 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80046dc:	e00a      	b.n	80046f4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80046de:	f7fd ff45 	bl	800256c <HAL_GetTick>
 80046e2:	4602      	mov	r2, r0
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d901      	bls.n	80046f4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80046f0:	2303      	movs	r3, #3
 80046f2:	e0c0      	b.n	8004876 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80046f4:	4b15      	ldr	r3, [pc, #84]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 80046f6:	69db      	ldr	r3, [r3, #28]
 80046f8:	f003 0318 	and.w	r3, r3, #24
 80046fc:	2b10      	cmp	r3, #16
 80046fe:	d1ee      	bne.n	80046de <HAL_RCC_ClockConfig+0x1ba>
 8004700:	e02c      	b.n	800475c <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	2b01      	cmp	r3, #1
 8004708:	d122      	bne.n	8004750 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800470a:	e00a      	b.n	8004722 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800470c:	f7fd ff2e 	bl	800256c <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800471a:	4293      	cmp	r3, r2
 800471c:	d901      	bls.n	8004722 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e0a9      	b.n	8004876 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8004722:	4b0a      	ldr	r3, [pc, #40]	@ (800474c <HAL_RCC_ClockConfig+0x228>)
 8004724:	69db      	ldr	r3, [r3, #28]
 8004726:	f003 0318 	and.w	r3, r3, #24
 800472a:	2b08      	cmp	r3, #8
 800472c:	d1ee      	bne.n	800470c <HAL_RCC_ClockConfig+0x1e8>
 800472e:	e015      	b.n	800475c <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004730:	f7fd ff1c 	bl	800256c <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800473e:	4293      	cmp	r3, r2
 8004740:	d906      	bls.n	8004750 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e097      	b.n	8004876 <HAL_RCC_ClockConfig+0x352>
 8004746:	bf00      	nop
 8004748:	40022000 	.word	0x40022000
 800474c:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004750:	4b4b      	ldr	r3, [pc, #300]	@ (8004880 <HAL_RCC_ClockConfig+0x35c>)
 8004752:	69db      	ldr	r3, [r3, #28]
 8004754:	f003 0318 	and.w	r3, r3, #24
 8004758:	2b00      	cmp	r3, #0
 800475a:	d1e9      	bne.n	8004730 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0302 	and.w	r3, r3, #2
 8004764:	2b00      	cmp	r3, #0
 8004766:	d010      	beq.n	800478a <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	689a      	ldr	r2, [r3, #8]
 800476c:	4b44      	ldr	r3, [pc, #272]	@ (8004880 <HAL_RCC_ClockConfig+0x35c>)
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	f003 030f 	and.w	r3, r3, #15
 8004774:	429a      	cmp	r2, r3
 8004776:	d208      	bcs.n	800478a <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8004778:	4b41      	ldr	r3, [pc, #260]	@ (8004880 <HAL_RCC_ClockConfig+0x35c>)
 800477a:	6a1b      	ldr	r3, [r3, #32]
 800477c:	f023 020f 	bic.w	r2, r3, #15
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	493e      	ldr	r1, [pc, #248]	@ (8004880 <HAL_RCC_ClockConfig+0x35c>)
 8004786:	4313      	orrs	r3, r2
 8004788:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800478a:	4b3e      	ldr	r3, [pc, #248]	@ (8004884 <HAL_RCC_ClockConfig+0x360>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 030f 	and.w	r3, r3, #15
 8004792:	683a      	ldr	r2, [r7, #0]
 8004794:	429a      	cmp	r2, r3
 8004796:	d210      	bcs.n	80047ba <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004798:	4b3a      	ldr	r3, [pc, #232]	@ (8004884 <HAL_RCC_ClockConfig+0x360>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f023 020f 	bic.w	r2, r3, #15
 80047a0:	4938      	ldr	r1, [pc, #224]	@ (8004884 <HAL_RCC_ClockConfig+0x360>)
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047a8:	4b36      	ldr	r3, [pc, #216]	@ (8004884 <HAL_RCC_ClockConfig+0x360>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 030f 	and.w	r3, r3, #15
 80047b0:	683a      	ldr	r2, [r7, #0]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d001      	beq.n	80047ba <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e05d      	b.n	8004876 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0304 	and.w	r3, r3, #4
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d010      	beq.n	80047e8 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	68da      	ldr	r2, [r3, #12]
 80047ca:	4b2d      	ldr	r3, [pc, #180]	@ (8004880 <HAL_RCC_ClockConfig+0x35c>)
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d208      	bcs.n	80047e8 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80047d6:	4b2a      	ldr	r3, [pc, #168]	@ (8004880 <HAL_RCC_ClockConfig+0x35c>)
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	4927      	ldr	r1, [pc, #156]	@ (8004880 <HAL_RCC_ClockConfig+0x35c>)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0308 	and.w	r3, r3, #8
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d012      	beq.n	800481a <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	691a      	ldr	r2, [r3, #16]
 80047f8:	4b21      	ldr	r3, [pc, #132]	@ (8004880 <HAL_RCC_ClockConfig+0x35c>)
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	091b      	lsrs	r3, r3, #4
 80047fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004802:	429a      	cmp	r2, r3
 8004804:	d209      	bcs.n	800481a <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8004806:	4b1e      	ldr	r3, [pc, #120]	@ (8004880 <HAL_RCC_ClockConfig+0x35c>)
 8004808:	6a1b      	ldr	r3, [r3, #32]
 800480a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	011b      	lsls	r3, r3, #4
 8004814:	491a      	ldr	r1, [pc, #104]	@ (8004880 <HAL_RCC_ClockConfig+0x35c>)
 8004816:	4313      	orrs	r3, r2
 8004818:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0310 	and.w	r3, r3, #16
 8004822:	2b00      	cmp	r3, #0
 8004824:	d012      	beq.n	800484c <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	695a      	ldr	r2, [r3, #20]
 800482a:	4b15      	ldr	r3, [pc, #84]	@ (8004880 <HAL_RCC_ClockConfig+0x35c>)
 800482c:	6a1b      	ldr	r3, [r3, #32]
 800482e:	0a1b      	lsrs	r3, r3, #8
 8004830:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004834:	429a      	cmp	r2, r3
 8004836:	d209      	bcs.n	800484c <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004838:	4b11      	ldr	r3, [pc, #68]	@ (8004880 <HAL_RCC_ClockConfig+0x35c>)
 800483a:	6a1b      	ldr	r3, [r3, #32]
 800483c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	695b      	ldr	r3, [r3, #20]
 8004844:	021b      	lsls	r3, r3, #8
 8004846:	490e      	ldr	r1, [pc, #56]	@ (8004880 <HAL_RCC_ClockConfig+0x35c>)
 8004848:	4313      	orrs	r3, r2
 800484a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800484c:	f000 f822 	bl	8004894 <HAL_RCC_GetSysClockFreq>
 8004850:	4602      	mov	r2, r0
 8004852:	4b0b      	ldr	r3, [pc, #44]	@ (8004880 <HAL_RCC_ClockConfig+0x35c>)
 8004854:	6a1b      	ldr	r3, [r3, #32]
 8004856:	f003 030f 	and.w	r3, r3, #15
 800485a:	490b      	ldr	r1, [pc, #44]	@ (8004888 <HAL_RCC_ClockConfig+0x364>)
 800485c:	5ccb      	ldrb	r3, [r1, r3]
 800485e:	fa22 f303 	lsr.w	r3, r2, r3
 8004862:	4a0a      	ldr	r2, [pc, #40]	@ (800488c <HAL_RCC_ClockConfig+0x368>)
 8004864:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004866:	4b0a      	ldr	r3, [pc, #40]	@ (8004890 <HAL_RCC_ClockConfig+0x36c>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4618      	mov	r0, r3
 800486c:	f7fd fdf4 	bl	8002458 <HAL_InitTick>
 8004870:	4603      	mov	r3, r0
 8004872:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8004874:	7afb      	ldrb	r3, [r7, #11]
}
 8004876:	4618      	mov	r0, r3
 8004878:	3710      	adds	r7, #16
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	44020c00 	.word	0x44020c00
 8004884:	40022000 	.word	0x40022000
 8004888:	0800a830 	.word	0x0800a830
 800488c:	20000000 	.word	0x20000000
 8004890:	20000004 	.word	0x20000004

08004894 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004894:	b480      	push	{r7}
 8004896:	b089      	sub	sp, #36	@ 0x24
 8004898:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800489a:	4b8c      	ldr	r3, [pc, #560]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 800489c:	69db      	ldr	r3, [r3, #28]
 800489e:	f003 0318 	and.w	r3, r3, #24
 80048a2:	2b08      	cmp	r3, #8
 80048a4:	d102      	bne.n	80048ac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80048a6:	4b8a      	ldr	r3, [pc, #552]	@ (8004ad0 <HAL_RCC_GetSysClockFreq+0x23c>)
 80048a8:	61fb      	str	r3, [r7, #28]
 80048aa:	e107      	b.n	8004abc <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80048ac:	4b87      	ldr	r3, [pc, #540]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 80048ae:	69db      	ldr	r3, [r3, #28]
 80048b0:	f003 0318 	and.w	r3, r3, #24
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d112      	bne.n	80048de <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80048b8:	4b84      	ldr	r3, [pc, #528]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0320 	and.w	r3, r3, #32
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d009      	beq.n	80048d8 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80048c4:	4b81      	ldr	r3, [pc, #516]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	08db      	lsrs	r3, r3, #3
 80048ca:	f003 0303 	and.w	r3, r3, #3
 80048ce:	4a81      	ldr	r2, [pc, #516]	@ (8004ad4 <HAL_RCC_GetSysClockFreq+0x240>)
 80048d0:	fa22 f303 	lsr.w	r3, r2, r3
 80048d4:	61fb      	str	r3, [r7, #28]
 80048d6:	e0f1      	b.n	8004abc <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80048d8:	4b7e      	ldr	r3, [pc, #504]	@ (8004ad4 <HAL_RCC_GetSysClockFreq+0x240>)
 80048da:	61fb      	str	r3, [r7, #28]
 80048dc:	e0ee      	b.n	8004abc <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80048de:	4b7b      	ldr	r3, [pc, #492]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 80048e0:	69db      	ldr	r3, [r3, #28]
 80048e2:	f003 0318 	and.w	r3, r3, #24
 80048e6:	2b10      	cmp	r3, #16
 80048e8:	d102      	bne.n	80048f0 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80048ea:	4b7b      	ldr	r3, [pc, #492]	@ (8004ad8 <HAL_RCC_GetSysClockFreq+0x244>)
 80048ec:	61fb      	str	r3, [r7, #28]
 80048ee:	e0e5      	b.n	8004abc <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048f0:	4b76      	ldr	r3, [pc, #472]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 80048f2:	69db      	ldr	r3, [r3, #28]
 80048f4:	f003 0318 	and.w	r3, r3, #24
 80048f8:	2b18      	cmp	r3, #24
 80048fa:	f040 80dd 	bne.w	8004ab8 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80048fe:	4b73      	ldr	r3, [pc, #460]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 8004900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004902:	f003 0303 	and.w	r3, r3, #3
 8004906:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004908:	4b70      	ldr	r3, [pc, #448]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 800490a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490c:	0a1b      	lsrs	r3, r3, #8
 800490e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004912:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004914:	4b6d      	ldr	r3, [pc, #436]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 8004916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004918:	091b      	lsrs	r3, r3, #4
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004920:	4b6a      	ldr	r3, [pc, #424]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 8004922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8004924:	08db      	lsrs	r3, r3, #3
 8004926:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	fb02 f303 	mul.w	r3, r2, r3
 8004930:	ee07 3a90 	vmov	s15, r3
 8004934:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004938:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	2b00      	cmp	r3, #0
 8004940:	f000 80b7 	beq.w	8004ab2 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	2b01      	cmp	r3, #1
 8004948:	d003      	beq.n	8004952 <HAL_RCC_GetSysClockFreq+0xbe>
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2b03      	cmp	r3, #3
 800494e:	d056      	beq.n	80049fe <HAL_RCC_GetSysClockFreq+0x16a>
 8004950:	e077      	b.n	8004a42 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004952:	4b5e      	ldr	r3, [pc, #376]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0320 	and.w	r3, r3, #32
 800495a:	2b00      	cmp	r3, #0
 800495c:	d02d      	beq.n	80049ba <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800495e:	4b5b      	ldr	r3, [pc, #364]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	08db      	lsrs	r3, r3, #3
 8004964:	f003 0303 	and.w	r3, r3, #3
 8004968:	4a5a      	ldr	r2, [pc, #360]	@ (8004ad4 <HAL_RCC_GetSysClockFreq+0x240>)
 800496a:	fa22 f303 	lsr.w	r3, r2, r3
 800496e:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	ee07 3a90 	vmov	s15, r3
 8004976:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	ee07 3a90 	vmov	s15, r3
 8004980:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004984:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004988:	4b50      	ldr	r3, [pc, #320]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 800498a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800498c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004990:	ee07 3a90 	vmov	s15, r3
 8004994:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004998:	ed97 6a02 	vldr	s12, [r7, #8]
 800499c:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8004adc <HAL_RCC_GetSysClockFreq+0x248>
 80049a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80049a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049b4:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80049b8:	e065      	b.n	8004a86 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	ee07 3a90 	vmov	s15, r3
 80049c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049c4:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8004ae0 <HAL_RCC_GetSysClockFreq+0x24c>
 80049c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049cc:	4b3f      	ldr	r3, [pc, #252]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 80049ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049d4:	ee07 3a90 	vmov	s15, r3
 80049d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80049dc:	ed97 6a02 	vldr	s12, [r7, #8]
 80049e0:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004adc <HAL_RCC_GetSysClockFreq+0x248>
 80049e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80049ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049f8:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80049fc:	e043      	b.n	8004a86 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	ee07 3a90 	vmov	s15, r3
 8004a04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a08:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8004ae4 <HAL_RCC_GetSysClockFreq+0x250>
 8004a0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a10:	4b2e      	ldr	r3, [pc, #184]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 8004a12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a18:	ee07 3a90 	vmov	s15, r3
 8004a1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a20:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a24:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8004adc <HAL_RCC_GetSysClockFreq+0x248>
 8004a28:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a34:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a3c:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8004a40:	e021      	b.n	8004a86 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	ee07 3a90 	vmov	s15, r3
 8004a48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a4c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004ae8 <HAL_RCC_GetSysClockFreq+0x254>
 8004a50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a54:	4b1d      	ldr	r3, [pc, #116]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 8004a56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a5c:	ee07 3a90 	vmov	s15, r3
 8004a60:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a64:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a68:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8004adc <HAL_RCC_GetSysClockFreq+0x248>
 8004a6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a70:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a78:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a80:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004a84:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8004a86:	4b11      	ldr	r3, [pc, #68]	@ (8004acc <HAL_RCC_GetSysClockFreq+0x238>)
 8004a88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a8a:	0a5b      	lsrs	r3, r3, #9
 8004a8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a90:	3301      	adds	r3, #1
 8004a92:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	ee07 3a90 	vmov	s15, r3
 8004a9a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004a9e:	edd7 6a06 	vldr	s13, [r7, #24]
 8004aa2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004aa6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aaa:	ee17 3a90 	vmov	r3, s15
 8004aae:	61fb      	str	r3, [r7, #28]
 8004ab0:	e004      	b.n	8004abc <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	61fb      	str	r3, [r7, #28]
 8004ab6:	e001      	b.n	8004abc <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8004ab8:	4b06      	ldr	r3, [pc, #24]	@ (8004ad4 <HAL_RCC_GetSysClockFreq+0x240>)
 8004aba:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8004abc:	69fb      	ldr	r3, [r7, #28]
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3724      	adds	r7, #36	@ 0x24
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	44020c00 	.word	0x44020c00
 8004ad0:	003d0900 	.word	0x003d0900
 8004ad4:	03d09000 	.word	0x03d09000
 8004ad8:	016e3600 	.word	0x016e3600
 8004adc:	46000000 	.word	0x46000000
 8004ae0:	4c742400 	.word	0x4c742400
 8004ae4:	4bb71b00 	.word	0x4bb71b00
 8004ae8:	4a742400 	.word	0x4a742400

08004aec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004af0:	f7ff fed0 	bl	8004894 <HAL_RCC_GetSysClockFreq>
 8004af4:	4602      	mov	r2, r0
 8004af6:	4b08      	ldr	r3, [pc, #32]	@ (8004b18 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004af8:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004afa:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004afe:	4907      	ldr	r1, [pc, #28]	@ (8004b1c <HAL_RCC_GetHCLKFreq+0x30>)
 8004b00:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004b02:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004b06:	fa22 f303 	lsr.w	r3, r2, r3
 8004b0a:	4a05      	ldr	r2, [pc, #20]	@ (8004b20 <HAL_RCC_GetHCLKFreq+0x34>)
 8004b0c:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8004b0e:	4b04      	ldr	r3, [pc, #16]	@ (8004b20 <HAL_RCC_GetHCLKFreq+0x34>)
 8004b10:	681b      	ldr	r3, [r3, #0]
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	bd80      	pop	{r7, pc}
 8004b16:	bf00      	nop
 8004b18:	44020c00 	.word	0x44020c00
 8004b1c:	0800a830 	.word	0x0800a830
 8004b20:	20000000 	.word	0x20000000

08004b24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8004b28:	f7ff ffe0 	bl	8004aec <HAL_RCC_GetHCLKFreq>
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	4b06      	ldr	r3, [pc, #24]	@ (8004b48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	091b      	lsrs	r3, r3, #4
 8004b34:	f003 0307 	and.w	r3, r3, #7
 8004b38:	4904      	ldr	r1, [pc, #16]	@ (8004b4c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004b3a:	5ccb      	ldrb	r3, [r1, r3]
 8004b3c:	f003 031f 	and.w	r3, r3, #31
 8004b40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	44020c00 	.word	0x44020c00
 8004b4c:	0800a840 	.word	0x0800a840

08004b50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8004b54:	f7ff ffca 	bl	8004aec <HAL_RCC_GetHCLKFreq>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	4b06      	ldr	r3, [pc, #24]	@ (8004b74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	0a1b      	lsrs	r3, r3, #8
 8004b60:	f003 0307 	and.w	r3, r3, #7
 8004b64:	4904      	ldr	r1, [pc, #16]	@ (8004b78 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004b66:	5ccb      	ldrb	r3, [r1, r3]
 8004b68:	f003 031f 	and.w	r3, r3, #31
 8004b6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	44020c00 	.word	0x44020c00
 8004b78:	0800a840 	.word	0x0800a840

08004b7c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8004b80:	f7ff ffb4 	bl	8004aec <HAL_RCC_GetHCLKFreq>
 8004b84:	4602      	mov	r2, r0
 8004b86:	4b06      	ldr	r3, [pc, #24]	@ (8004ba0 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	0b1b      	lsrs	r3, r3, #12
 8004b8c:	f003 0307 	and.w	r3, r3, #7
 8004b90:	4904      	ldr	r1, [pc, #16]	@ (8004ba4 <HAL_RCC_GetPCLK3Freq+0x28>)
 8004b92:	5ccb      	ldrb	r3, [r1, r3]
 8004b94:	f003 031f 	and.w	r3, r3, #31
 8004b98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	bd80      	pop	{r7, pc}
 8004ba0:	44020c00 	.word	0x44020c00
 8004ba4:	0800a840 	.word	0x0800a840

08004ba8 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004ba8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bac:	b0aa      	sub	sp, #168	@ 0xa8
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004bba:	2300      	movs	r3, #0
 8004bbc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004bc0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc8:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8004bcc:	2500      	movs	r5, #0
 8004bce:	ea54 0305 	orrs.w	r3, r4, r5
 8004bd2:	d00b      	beq.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8004bd4:	4bb8      	ldr	r3, [pc, #736]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004bd6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bda:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8004bde:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be4:	4ab4      	ldr	r2, [pc, #720]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004be6:	430b      	orrs	r3, r1
 8004be8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004bec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf4:	f002 0801 	and.w	r8, r2, #1
 8004bf8:	f04f 0900 	mov.w	r9, #0
 8004bfc:	ea58 0309 	orrs.w	r3, r8, r9
 8004c00:	d038      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8004c02:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c08:	2b05      	cmp	r3, #5
 8004c0a:	d819      	bhi.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004c0c:	a201      	add	r2, pc, #4	@ (adr r2, 8004c14 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8004c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c12:	bf00      	nop
 8004c14:	08004c49 	.word	0x08004c49
 8004c18:	08004c2d 	.word	0x08004c2d
 8004c1c:	08004c41 	.word	0x08004c41
 8004c20:	08004c49 	.word	0x08004c49
 8004c24:	08004c49 	.word	0x08004c49
 8004c28:	08004c49 	.word	0x08004c49
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c30:	3308      	adds	r3, #8
 8004c32:	4618      	mov	r0, r3
 8004c34:	f001 fff2 	bl	8006c1c <RCCEx_PLL2_Config>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 8004c3e:	e004      	b.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004c46:	e000      	b.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8004c48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c4a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10c      	bne.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004c52:	4b99      	ldr	r3, [pc, #612]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004c54:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004c58:	f023 0107 	bic.w	r1, r3, #7
 8004c5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c62:	4a95      	ldr	r2, [pc, #596]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004c64:	430b      	orrs	r3, r1
 8004c66:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004c6a:	e003      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c6c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004c70:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c74:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7c:	f002 0a02 	and.w	sl, r2, #2
 8004c80:	f04f 0b00 	mov.w	fp, #0
 8004c84:	ea5a 030b 	orrs.w	r3, sl, fp
 8004c88:	d03c      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8004c8a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c90:	2b28      	cmp	r3, #40	@ 0x28
 8004c92:	d01b      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x124>
 8004c94:	2b28      	cmp	r3, #40	@ 0x28
 8004c96:	d815      	bhi.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8004c98:	2b20      	cmp	r3, #32
 8004c9a:	d019      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8004c9c:	2b20      	cmp	r3, #32
 8004c9e:	d811      	bhi.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8004ca0:	2b18      	cmp	r3, #24
 8004ca2:	d017      	beq.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8004ca4:	2b18      	cmp	r3, #24
 8004ca6:	d80d      	bhi.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d015      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8004cac:	2b08      	cmp	r3, #8
 8004cae:	d109      	bne.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004cb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004cb4:	3308      	adds	r3, #8
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f001 ffb0 	bl	8006c1c <RCCEx_PLL2_Config>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 8004cc2:	e00a      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004cca:	e006      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8004ccc:	bf00      	nop
 8004cce:	e004      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8004cd0:	bf00      	nop
 8004cd2:	e002      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8004cd4:	bf00      	nop
 8004cd6:	e000      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8004cd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cda:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d10c      	bne.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8004ce2:	4b75      	ldr	r3, [pc, #468]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004ce4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004ce8:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004cec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cf2:	4a71      	ldr	r2, [pc, #452]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004cf4:	430b      	orrs	r3, r1
 8004cf6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004cfa:	e003      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cfc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004d00:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d0c:	f002 0304 	and.w	r3, r2, #4
 8004d10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004d14:	2300      	movs	r3, #0
 8004d16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004d1a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004d1e:	460b      	mov	r3, r1
 8004d20:	4313      	orrs	r3, r2
 8004d22:	d040      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8004d24:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d2a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004d2e:	d01e      	beq.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8004d30:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004d34:	d817      	bhi.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8004d36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d3a:	d01a      	beq.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8004d3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d40:	d811      	bhi.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8004d42:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d44:	d017      	beq.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8004d46:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d48:	d80d      	bhi.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d015      	beq.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8004d4e:	2b40      	cmp	r3, #64	@ 0x40
 8004d50:	d109      	bne.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d52:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d56:	3308      	adds	r3, #8
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f001 ff5f 	bl	8006c1c <RCCEx_PLL2_Config>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8004d64:	e00a      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004d6c:	e006      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8004d6e:	bf00      	nop
 8004d70:	e004      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8004d72:	bf00      	nop
 8004d74:	e002      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8004d76:	bf00      	nop
 8004d78:	e000      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8004d7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d7c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d10c      	bne.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004d84:	4b4c      	ldr	r3, [pc, #304]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004d86:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004d8a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004d8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d94:	4a48      	ldr	r2, [pc, #288]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004d96:	430b      	orrs	r3, r1
 8004d98:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004d9c:	e003      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d9e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004da2:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004da6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dae:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004db2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004db6:	2300      	movs	r3, #0
 8004db8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004dbc:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	d043      	beq.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8004dc6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dcc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004dd0:	d021      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004dd2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004dd6:	d81a      	bhi.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x266>
 8004dd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ddc:	d01d      	beq.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x272>
 8004dde:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004de2:	d814      	bhi.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x266>
 8004de4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004de8:	d019      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x276>
 8004dea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004dee:	d80e      	bhi.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x266>
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d016      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8004df4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004df8:	d109      	bne.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004dfa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004dfe:	3308      	adds	r3, #8
 8004e00:	4618      	mov	r0, r3
 8004e02:	f001 ff0b 	bl	8006c1c <RCCEx_PLL2_Config>
 8004e06:	4603      	mov	r3, r0
 8004e08:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004e0c:	e00a      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004e14:	e006      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8004e16:	bf00      	nop
 8004e18:	e004      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8004e1a:	bf00      	nop
 8004e1c:	e002      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8004e1e:	bf00      	nop
 8004e20:	e000      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8004e22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e24:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d10c      	bne.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004e2c:	4b22      	ldr	r3, [pc, #136]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004e2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e32:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004e36:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e3c:	4a1e      	ldr	r2, [pc, #120]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004e3e:	430b      	orrs	r3, r1
 8004e40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004e44:	e003      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e46:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004e4a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e4e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e56:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004e5a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004e60:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004e64:	460b      	mov	r3, r1
 8004e66:	4313      	orrs	r3, r2
 8004e68:	d03e      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8004e6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e70:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e74:	d01b      	beq.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x306>
 8004e76:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e7a:	d814      	bhi.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8004e7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e80:	d017      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8004e82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e86:	d80e      	bhi.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d017      	beq.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x314>
 8004e8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e90:	d109      	bne.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004e92:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e96:	3308      	adds	r3, #8
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f001 febf 	bl	8006c1c <RCCEx_PLL2_Config>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8004ea4:	e00b      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004eac:	e007      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8004eae:	bf00      	nop
 8004eb0:	e005      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8004eb2:	bf00      	nop
 8004eb4:	e003      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x316>
 8004eb6:	bf00      	nop
 8004eb8:	44020c00 	.word	0x44020c00
        break;
 8004ebc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ebe:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d10c      	bne.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004ec6:	4ba5      	ldr	r3, [pc, #660]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004ec8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004ecc:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004ed0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ed6:	4aa1      	ldr	r2, [pc, #644]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004ed8:	430b      	orrs	r3, r1
 8004eda:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004ede:	e003      	b.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ee0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004ee4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ee8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004ef4:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	677b      	str	r3, [r7, #116]	@ 0x74
 8004efa:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004efe:	460b      	mov	r3, r1
 8004f00:	4313      	orrs	r3, r2
 8004f02:	d03b      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8004f04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f0a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004f0e:	d01b      	beq.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8004f10:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004f14:	d814      	bhi.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8004f16:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f1a:	d017      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8004f1c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f20:	d80e      	bhi.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d014      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8004f26:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f2a:	d109      	bne.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004f2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f30:	3308      	adds	r3, #8
 8004f32:	4618      	mov	r0, r3
 8004f34:	f001 fe72 	bl	8006c1c <RCCEx_PLL2_Config>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8004f3e:	e008      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004f46:	e004      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8004f48:	bf00      	nop
 8004f4a:	e002      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8004f4c:	bf00      	nop
 8004f4e:	e000      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8004f50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f52:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d10c      	bne.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8004f5a:	4b80      	ldr	r3, [pc, #512]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004f5c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f60:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8004f64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f6a:	4a7c      	ldr	r2, [pc, #496]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004f6c:	430b      	orrs	r3, r1
 8004f6e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004f72:	e003      	b.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f74:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004f78:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8004f7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f84:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004f88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004f8e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004f92:	460b      	mov	r3, r1
 8004f94:	4313      	orrs	r3, r2
 8004f96:	d033      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8004f98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004fa2:	d015      	beq.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8004fa4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004fa8:	d80e      	bhi.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d012      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8004fae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004fb2:	d109      	bne.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004fb4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fb8:	3308      	adds	r3, #8
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f001 fe2e 	bl	8006c1c <RCCEx_PLL2_Config>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8004fc6:	e006      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004fce:	e002      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8004fd0:	bf00      	nop
 8004fd2:	e000      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8004fd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fd6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d10c      	bne.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8004fde:	4b5f      	ldr	r3, [pc, #380]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004fe0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004fe4:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8004fe8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fee:	4a5b      	ldr	r2, [pc, #364]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004ff0:	430b      	orrs	r3, r1
 8004ff2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004ff6:	e003      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ff8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004ffc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8005000:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005008:	2100      	movs	r1, #0
 800500a:	6639      	str	r1, [r7, #96]	@ 0x60
 800500c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005010:	667b      	str	r3, [r7, #100]	@ 0x64
 8005012:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005016:	460b      	mov	r3, r1
 8005018:	4313      	orrs	r3, r2
 800501a:	d033      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 800501c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005020:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005022:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005026:	d015      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8005028:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800502c:	d80e      	bhi.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800502e:	2b00      	cmp	r3, #0
 8005030:	d012      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8005032:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005036:	d109      	bne.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005038:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800503c:	3308      	adds	r3, #8
 800503e:	4618      	mov	r0, r3
 8005040:	f001 fdec 	bl	8006c1c <RCCEx_PLL2_Config>
 8005044:	4603      	mov	r3, r0
 8005046:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 800504a:	e006      	b.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005052:	e002      	b.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8005054:	bf00      	nop
 8005056:	e000      	b.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8005058:	bf00      	nop
    }
    if (ret == HAL_OK)
 800505a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800505e:	2b00      	cmp	r3, #0
 8005060:	d10c      	bne.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8005062:	4b3e      	ldr	r3, [pc, #248]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005064:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005068:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800506c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005070:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005072:	4a3a      	ldr	r2, [pc, #232]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005074:	430b      	orrs	r3, r1
 8005076:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800507a:	e003      	b.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800507c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005080:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005084:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800508c:	2100      	movs	r1, #0
 800508e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005090:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005094:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005096:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800509a:	460b      	mov	r3, r1
 800509c:	4313      	orrs	r3, r2
 800509e:	d00e      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80050a0:	4b2e      	ldr	r3, [pc, #184]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80050a2:	69db      	ldr	r3, [r3, #28]
 80050a4:	4a2d      	ldr	r2, [pc, #180]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80050a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80050aa:	61d3      	str	r3, [r2, #28]
 80050ac:	4b2b      	ldr	r3, [pc, #172]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80050ae:	69d9      	ldr	r1, [r3, #28]
 80050b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050b8:	4a28      	ldr	r2, [pc, #160]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80050ba:	430b      	orrs	r3, r1
 80050bc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80050be:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80050ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80050cc:	2300      	movs	r3, #0
 80050ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80050d0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80050d4:	460b      	mov	r3, r1
 80050d6:	4313      	orrs	r3, r2
 80050d8:	d046      	beq.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80050da:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050e0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80050e4:	d021      	beq.n	800512a <HAL_RCCEx_PeriphCLKConfig+0x582>
 80050e6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80050ea:	d81a      	bhi.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80050ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050f0:	d01d      	beq.n	800512e <HAL_RCCEx_PeriphCLKConfig+0x586>
 80050f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050f6:	d814      	bhi.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80050f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050fc:	d019      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 80050fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005102:	d80e      	bhi.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8005104:	2b00      	cmp	r3, #0
 8005106:	d016      	beq.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 8005108:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800510c:	d109      	bne.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800510e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005112:	3308      	adds	r3, #8
 8005114:	4618      	mov	r0, r3
 8005116:	f001 fd81 	bl	8006c1c <RCCEx_PLL2_Config>
 800511a:	4603      	mov	r3, r0
 800511c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8005120:	e00a      	b.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005128:	e006      	b.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 800512a:	bf00      	nop
 800512c:	e004      	b.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 800512e:	bf00      	nop
 8005130:	e002      	b.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8005132:	bf00      	nop
 8005134:	e000      	b.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8005136:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005138:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800513c:	2b00      	cmp	r3, #0
 800513e:	d10f      	bne.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8005140:	4b06      	ldr	r3, [pc, #24]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005142:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005146:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800514a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800514e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005150:	4a02      	ldr	r2, [pc, #8]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005152:	430b      	orrs	r3, r1
 8005154:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005158:	e006      	b.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800515a:	bf00      	nop
 800515c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005160:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005164:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005168:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800516c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005170:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005174:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005176:	2300      	movs	r3, #0
 8005178:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800517a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800517e:	460b      	mov	r3, r1
 8005180:	4313      	orrs	r3, r2
 8005182:	d043      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8005184:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800518a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800518e:	d021      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8005190:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005194:	d81a      	bhi.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x624>
 8005196:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800519a:	d01d      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x630>
 800519c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051a0:	d814      	bhi.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x624>
 80051a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80051a6:	d019      	beq.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x634>
 80051a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80051ac:	d80e      	bhi.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x624>
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d016      	beq.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x638>
 80051b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051b6:	d109      	bne.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80051b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80051bc:	3308      	adds	r3, #8
 80051be:	4618      	mov	r0, r3
 80051c0:	f001 fd2c 	bl	8006c1c <RCCEx_PLL2_Config>
 80051c4:	4603      	mov	r3, r0
 80051c6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80051ca:	e00a      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80051d2:	e006      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80051d4:	bf00      	nop
 80051d6:	e004      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80051d8:	bf00      	nop
 80051da:	e002      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80051dc:	bf00      	nop
 80051de:	e000      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80051e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051e2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d10c      	bne.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80051ea:	4bb6      	ldr	r3, [pc, #728]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80051ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80051f0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80051f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80051f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051fa:	4ab2      	ldr	r2, [pc, #712]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80051fc:	430b      	orrs	r3, r1
 80051fe:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005202:	e003      	b.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005204:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005208:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800520c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005214:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005218:	643b      	str	r3, [r7, #64]	@ 0x40
 800521a:	2300      	movs	r3, #0
 800521c:	647b      	str	r3, [r7, #68]	@ 0x44
 800521e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005222:	460b      	mov	r3, r1
 8005224:	4313      	orrs	r3, r2
 8005226:	d030      	beq.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8005228:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800522c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800522e:	2b05      	cmp	r3, #5
 8005230:	d80f      	bhi.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8005232:	2b03      	cmp	r3, #3
 8005234:	d211      	bcs.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8005236:	2b01      	cmp	r3, #1
 8005238:	d911      	bls.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 800523a:	2b02      	cmp	r3, #2
 800523c:	d109      	bne.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800523e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005242:	3308      	adds	r3, #8
 8005244:	4618      	mov	r0, r3
 8005246:	f001 fce9 	bl	8006c1c <RCCEx_PLL2_Config>
 800524a:	4603      	mov	r3, r0
 800524c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005250:	e006      	b.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005258:	e002      	b.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 800525a:	bf00      	nop
 800525c:	e000      	b.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 800525e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005260:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005264:	2b00      	cmp	r3, #0
 8005266:	d10c      	bne.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005268:	4b96      	ldr	r3, [pc, #600]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800526a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800526e:	f023 0107 	bic.w	r1, r3, #7
 8005272:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005276:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005278:	4a92      	ldr	r2, [pc, #584]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800527a:	430b      	orrs	r3, r1
 800527c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005280:	e003      	b.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005282:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005286:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800528a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800528e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005292:	2100      	movs	r1, #0
 8005294:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005296:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800529a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800529c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80052a0:	460b      	mov	r3, r1
 80052a2:	4313      	orrs	r3, r2
 80052a4:	d022      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 80052a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80052aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d005      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x714>
 80052b0:	2b08      	cmp	r3, #8
 80052b2:	d005      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80052ba:	e002      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 80052bc:	bf00      	nop
 80052be:	e000      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 80052c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052c2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d10c      	bne.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 80052ca:	4b7e      	ldr	r3, [pc, #504]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80052cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052d0:	f023 0108 	bic.w	r1, r3, #8
 80052d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80052d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052da:	4a7a      	ldr	r2, [pc, #488]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80052dc:	430b      	orrs	r3, r1
 80052de:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80052e2:	e003      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052e4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80052e8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80052ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80052f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80052f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80052fa:	2300      	movs	r3, #0
 80052fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80052fe:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005302:	460b      	mov	r3, r1
 8005304:	4313      	orrs	r3, r2
 8005306:	f000 80b0 	beq.w	800546a <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800530a:	4b6f      	ldr	r3, [pc, #444]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 800530c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530e:	4a6e      	ldr	r2, [pc, #440]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8005310:	f043 0301 	orr.w	r3, r3, #1
 8005314:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005316:	f7fd f929 	bl	800256c <HAL_GetTick>
 800531a:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800531e:	e00b      	b.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005320:	f7fd f924 	bl	800256c <HAL_GetTick>
 8005324:	4602      	mov	r2, r0
 8005326:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	2b02      	cmp	r3, #2
 800532e:	d903      	bls.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005336:	e005      	b.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005338:	4b63      	ldr	r3, [pc, #396]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 800533a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800533c:	f003 0301 	and.w	r3, r3, #1
 8005340:	2b00      	cmp	r3, #0
 8005342:	d0ed      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8005344:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005348:	2b00      	cmp	r3, #0
 800534a:	f040 808a 	bne.w	8005462 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800534e:	4b5d      	ldr	r3, [pc, #372]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005350:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005354:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005358:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800535c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005360:	2b00      	cmp	r3, #0
 8005362:	d022      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x802>
 8005364:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005368:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800536a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800536e:	429a      	cmp	r2, r3
 8005370:	d01b      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005372:	4b54      	ldr	r3, [pc, #336]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005374:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005378:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800537c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005380:	4b50      	ldr	r3, [pc, #320]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005382:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005386:	4a4f      	ldr	r2, [pc, #316]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005388:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800538c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005390:	4b4c      	ldr	r3, [pc, #304]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005392:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005396:	4a4b      	ldr	r2, [pc, #300]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005398:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800539c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80053a0:	4a48      	ldr	r2, [pc, #288]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80053a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80053a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80053aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80053ae:	f003 0301 	and.w	r3, r3, #1
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d019      	beq.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053b6:	f7fd f8d9 	bl	800256c <HAL_GetTick>
 80053ba:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053be:	e00d      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053c0:	f7fd f8d4 	bl	800256c <HAL_GetTick>
 80053c4:	4602      	mov	r2, r0
 80053c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80053ca:	1ad3      	subs	r3, r2, r3
 80053cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d903      	bls.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 80053d4:	2303      	movs	r3, #3
 80053d6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 80053da:	e006      	b.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053dc:	4b39      	ldr	r3, [pc, #228]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80053de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053e2:	f003 0302 	and.w	r3, r3, #2
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d0ea      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 80053ea:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d132      	bne.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80053f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80053f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005400:	d10f      	bne.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8005402:	4b30      	ldr	r3, [pc, #192]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005404:	69db      	ldr	r3, [r3, #28]
 8005406:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800540a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800540e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005410:	091b      	lsrs	r3, r3, #4
 8005412:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005416:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800541a:	4a2a      	ldr	r2, [pc, #168]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800541c:	430b      	orrs	r3, r1
 800541e:	61d3      	str	r3, [r2, #28]
 8005420:	e005      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x886>
 8005422:	4b28      	ldr	r3, [pc, #160]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005424:	69db      	ldr	r3, [r3, #28]
 8005426:	4a27      	ldr	r2, [pc, #156]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005428:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800542c:	61d3      	str	r3, [r2, #28]
 800542e:	4b25      	ldr	r3, [pc, #148]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005430:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005434:	4a23      	ldr	r2, [pc, #140]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005436:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800543a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800543e:	4b21      	ldr	r3, [pc, #132]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005440:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8005444:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005448:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800544a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800544e:	4a1d      	ldr	r2, [pc, #116]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005450:	430b      	orrs	r3, r1
 8005452:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005456:	e008      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005458:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800545c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8005460:	e003      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005462:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005466:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800546a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800546e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005472:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005476:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005478:	2300      	movs	r3, #0
 800547a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800547c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005480:	460b      	mov	r3, r1
 8005482:	4313      	orrs	r3, r2
 8005484:	d038      	beq.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005486:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800548a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800548c:	2b30      	cmp	r3, #48	@ 0x30
 800548e:	d014      	beq.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x912>
 8005490:	2b30      	cmp	r3, #48	@ 0x30
 8005492:	d80e      	bhi.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8005494:	2b20      	cmp	r3, #32
 8005496:	d012      	beq.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x916>
 8005498:	2b20      	cmp	r3, #32
 800549a:	d80a      	bhi.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 800549c:	2b00      	cmp	r3, #0
 800549e:	d015      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x924>
 80054a0:	2b10      	cmp	r3, #16
 80054a2:	d106      	bne.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054a4:	4b07      	ldr	r3, [pc, #28]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80054a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a8:	4a06      	ldr	r2, [pc, #24]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80054aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054ae:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 80054b0:	e00d      	b.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80054b8:	e009      	b.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 80054ba:	bf00      	nop
 80054bc:	e007      	b.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 80054be:	bf00      	nop
 80054c0:	e005      	b.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x926>
 80054c2:	bf00      	nop
 80054c4:	44020c00 	.word	0x44020c00
 80054c8:	44020800 	.word	0x44020800
        break;
 80054cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054ce:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d10c      	bne.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80054d6:	4bb5      	ldr	r3, [pc, #724]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80054d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054dc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80054e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054e6:	49b1      	ldr	r1, [pc, #708]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80054e8:	4313      	orrs	r3, r2
 80054ea:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80054ee:	e003      	b.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054f0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80054f4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80054f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005500:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005504:	623b      	str	r3, [r7, #32]
 8005506:	2300      	movs	r3, #0
 8005508:	627b      	str	r3, [r7, #36]	@ 0x24
 800550a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800550e:	460b      	mov	r3, r1
 8005510:	4313      	orrs	r3, r2
 8005512:	d03c      	beq.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8005514:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005518:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800551a:	2b04      	cmp	r3, #4
 800551c:	d81d      	bhi.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 800551e:	a201      	add	r2, pc, #4	@ (adr r2, 8005524 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8005520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005524:	08005539 	.word	0x08005539
 8005528:	08005547 	.word	0x08005547
 800552c:	0800555b 	.word	0x0800555b
 8005530:	08005563 	.word	0x08005563
 8005534:	08005563 	.word	0x08005563
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005538:	4b9c      	ldr	r3, [pc, #624]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800553a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800553c:	4a9b      	ldr	r2, [pc, #620]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800553e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005542:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005544:	e00e      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005546:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800554a:	3308      	adds	r3, #8
 800554c:	4618      	mov	r0, r3
 800554e:	f001 fb65 	bl	8006c1c <RCCEx_PLL2_Config>
 8005552:	4603      	mov	r3, r0
 8005554:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005558:	e004      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005560:	e000      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8005562:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005564:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005568:	2b00      	cmp	r3, #0
 800556a:	d10c      	bne.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800556c:	4b8f      	ldr	r3, [pc, #572]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800556e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005572:	f023 0207 	bic.w	r2, r3, #7
 8005576:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800557a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800557c:	498b      	ldr	r1, [pc, #556]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800557e:	4313      	orrs	r3, r2
 8005580:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005584:	e003      	b.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005586:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800558a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800558e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005596:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800559a:	61bb      	str	r3, [r7, #24]
 800559c:	2300      	movs	r3, #0
 800559e:	61fb      	str	r3, [r7, #28]
 80055a0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80055a4:	460b      	mov	r3, r1
 80055a6:	4313      	orrs	r3, r2
 80055a8:	d03c      	beq.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 80055aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80055ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055b0:	2b20      	cmp	r3, #32
 80055b2:	d01f      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 80055b4:	2b20      	cmp	r3, #32
 80055b6:	d819      	bhi.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xa44>
 80055b8:	2b18      	cmp	r3, #24
 80055ba:	d01d      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 80055bc:	2b18      	cmp	r3, #24
 80055be:	d815      	bhi.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xa44>
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d002      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0xa22>
 80055c4:	2b08      	cmp	r3, #8
 80055c6:	d007      	beq.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80055c8:	e010      	b.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055ca:	4b78      	ldr	r3, [pc, #480]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80055cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ce:	4a77      	ldr	r2, [pc, #476]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80055d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055d4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80055d6:	e010      	b.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80055d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80055dc:	3308      	adds	r3, #8
 80055de:	4618      	mov	r0, r3
 80055e0:	f001 fb1c 	bl	8006c1c <RCCEx_PLL2_Config>
 80055e4:	4603      	mov	r3, r0
 80055e6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80055ea:	e006      	b.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80055f2:	e002      	b.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80055f4:	bf00      	nop
 80055f6:	e000      	b.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80055f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055fa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d10c      	bne.n	800561c <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005602:	4b6a      	ldr	r3, [pc, #424]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005604:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005608:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800560c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005610:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005612:	4966      	ldr	r1, [pc, #408]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005614:	4313      	orrs	r3, r2
 8005616:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800561a:	e003      	b.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800561c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005620:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005624:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800562c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005630:	613b      	str	r3, [r7, #16]
 8005632:	2300      	movs	r3, #0
 8005634:	617b      	str	r3, [r7, #20]
 8005636:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800563a:	460b      	mov	r3, r1
 800563c:	4313      	orrs	r3, r2
 800563e:	d03e      	beq.n	80056be <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8005640:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005644:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005646:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800564a:	d020      	beq.n	800568e <HAL_RCCEx_PeriphCLKConfig+0xae6>
 800564c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005650:	d819      	bhi.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8005652:	2bc0      	cmp	r3, #192	@ 0xc0
 8005654:	d01d      	beq.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8005656:	2bc0      	cmp	r3, #192	@ 0xc0
 8005658:	d815      	bhi.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0xade>
 800565a:	2b00      	cmp	r3, #0
 800565c:	d002      	beq.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 800565e:	2b40      	cmp	r3, #64	@ 0x40
 8005660:	d007      	beq.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8005662:	e010      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005664:	4b51      	ldr	r3, [pc, #324]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005668:	4a50      	ldr	r2, [pc, #320]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800566a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800566e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005670:	e010      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005672:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005676:	3308      	adds	r3, #8
 8005678:	4618      	mov	r0, r3
 800567a:	f001 facf 	bl	8006c1c <RCCEx_PLL2_Config>
 800567e:	4603      	mov	r3, r0
 8005680:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005684:	e006      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800568c:	e002      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 800568e:	bf00      	nop
 8005690:	e000      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8005692:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005694:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005698:	2b00      	cmp	r3, #0
 800569a:	d10c      	bne.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800569c:	4b43      	ldr	r3, [pc, #268]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800569e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056a2:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 80056a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80056aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056ac:	493f      	ldr	r1, [pc, #252]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80056ae:	4313      	orrs	r3, r2
 80056b0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80056b4:	e003      	b.n	80056be <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056b6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80056ba:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80056be:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80056c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c6:	2100      	movs	r1, #0
 80056c8:	60b9      	str	r1, [r7, #8]
 80056ca:	f003 0304 	and.w	r3, r3, #4
 80056ce:	60fb      	str	r3, [r7, #12]
 80056d0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80056d4:	460b      	mov	r3, r1
 80056d6:	4313      	orrs	r3, r2
 80056d8:	d038      	beq.n	800574c <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80056da:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80056de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056e4:	d00e      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 80056e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056ea:	d815      	bhi.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d017      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 80056f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056f4:	d110      	bne.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056f6:	4b2d      	ldr	r3, [pc, #180]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80056f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056fa:	4a2c      	ldr	r2, [pc, #176]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80056fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005700:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8005702:	e00e      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005704:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005708:	3308      	adds	r3, #8
 800570a:	4618      	mov	r0, r3
 800570c:	f001 fa86 	bl	8006c1c <RCCEx_PLL2_Config>
 8005710:	4603      	mov	r3, r0
 8005712:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8005716:	e004      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800571e:	e000      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8005720:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005722:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005726:	2b00      	cmp	r3, #0
 8005728:	d10c      	bne.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800572a:	4b20      	ldr	r3, [pc, #128]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800572c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005730:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005734:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005738:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800573a:	491c      	ldr	r1, [pc, #112]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800573c:	4313      	orrs	r3, r2
 800573e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8005742:	e003      	b.n	800574c <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005744:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005748:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800574c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005754:	2100      	movs	r1, #0
 8005756:	6039      	str	r1, [r7, #0]
 8005758:	f003 0310 	and.w	r3, r3, #16
 800575c:	607b      	str	r3, [r7, #4]
 800575e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005762:	460b      	mov	r3, r1
 8005764:	4313      	orrs	r3, r2
 8005766:	d039      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8005768:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800576c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800576e:	2b30      	cmp	r3, #48	@ 0x30
 8005770:	d01e      	beq.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8005772:	2b30      	cmp	r3, #48	@ 0x30
 8005774:	d815      	bhi.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8005776:	2b10      	cmp	r3, #16
 8005778:	d002      	beq.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 800577a:	2b20      	cmp	r3, #32
 800577c:	d007      	beq.n	800578e <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 800577e:	e010      	b.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005780:	4b0a      	ldr	r3, [pc, #40]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005784:	4a09      	ldr	r2, [pc, #36]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005786:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800578a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 800578c:	e011      	b.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800578e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005792:	3308      	adds	r3, #8
 8005794:	4618      	mov	r0, r3
 8005796:	f001 fa41 	bl	8006c1c <RCCEx_PLL2_Config>
 800579a:	4603      	mov	r3, r0
 800579c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 80057a0:	e007      	b.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80057a8:	e003      	b.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 80057aa:	bf00      	nop
 80057ac:	44020c00 	.word	0x44020c00
        break;
 80057b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057b2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d10c      	bne.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80057ba:	4b0c      	ldr	r3, [pc, #48]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80057bc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80057c0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80057c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80057c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80057ca:	4908      	ldr	r1, [pc, #32]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80057d2:	e003      	b.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057d4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80057d8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 80057dc:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	37a8      	adds	r7, #168	@ 0xa8
 80057e4:	46bd      	mov	sp, r7
 80057e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057ea:	bf00      	nop
 80057ec:	44020c00 	.word	0x44020c00

080057f0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b08b      	sub	sp, #44	@ 0x2c
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80057f8:	4bae      	ldr	r3, [pc, #696]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80057fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005800:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005802:	4bac      	ldr	r3, [pc, #688]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005806:	f003 0303 	and.w	r3, r3, #3
 800580a:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800580c:	4ba9      	ldr	r3, [pc, #676]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800580e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005810:	0a1b      	lsrs	r3, r3, #8
 8005812:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005816:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005818:	4ba6      	ldr	r3, [pc, #664]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800581a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800581c:	091b      	lsrs	r3, r3, #4
 800581e:	f003 0301 	and.w	r3, r3, #1
 8005822:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005824:	4ba3      	ldr	r3, [pc, #652]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005828:	08db      	lsrs	r3, r3, #3
 800582a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800582e:	697a      	ldr	r2, [r7, #20]
 8005830:	fb02 f303 	mul.w	r3, r2, r3
 8005834:	ee07 3a90 	vmov	s15, r3
 8005838:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800583c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8005840:	69bb      	ldr	r3, [r7, #24]
 8005842:	2b00      	cmp	r3, #0
 8005844:	f000 8126 	beq.w	8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8005848:	69fb      	ldr	r3, [r7, #28]
 800584a:	2b03      	cmp	r3, #3
 800584c:	d053      	beq.n	80058f6 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	2b03      	cmp	r3, #3
 8005852:	d86f      	bhi.n	8005934 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	2b01      	cmp	r3, #1
 8005858:	d003      	beq.n	8005862 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800585a:	69fb      	ldr	r3, [r7, #28]
 800585c:	2b02      	cmp	r3, #2
 800585e:	d02b      	beq.n	80058b8 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8005860:	e068      	b.n	8005934 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005862:	4b94      	ldr	r3, [pc, #592]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	08db      	lsrs	r3, r3, #3
 8005868:	f003 0303 	and.w	r3, r3, #3
 800586c:	4a92      	ldr	r2, [pc, #584]	@ (8005ab8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800586e:	fa22 f303 	lsr.w	r3, r2, r3
 8005872:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	ee07 3a90 	vmov	s15, r3
 800587a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	ee07 3a90 	vmov	s15, r3
 8005884:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005888:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800588c:	6a3b      	ldr	r3, [r7, #32]
 800588e:	ee07 3a90 	vmov	s15, r3
 8005892:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005896:	ed97 6a04 	vldr	s12, [r7, #16]
 800589a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8005abc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800589e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058b2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80058b6:	e068      	b.n	800598a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80058b8:	69bb      	ldr	r3, [r7, #24]
 80058ba:	ee07 3a90 	vmov	s15, r3
 80058be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058c2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8005ac0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80058c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058ca:	6a3b      	ldr	r3, [r7, #32]
 80058cc:	ee07 3a90 	vmov	s15, r3
 80058d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058d4:	ed97 6a04 	vldr	s12, [r7, #16]
 80058d8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005abc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80058dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058f0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80058f4:	e049      	b.n	800598a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80058f6:	69bb      	ldr	r3, [r7, #24]
 80058f8:	ee07 3a90 	vmov	s15, r3
 80058fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005900:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8005ac4 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8005904:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005908:	6a3b      	ldr	r3, [r7, #32]
 800590a:	ee07 3a90 	vmov	s15, r3
 800590e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005912:	ed97 6a04 	vldr	s12, [r7, #16]
 8005916:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8005abc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800591a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800591e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005922:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005926:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800592a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800592e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005932:	e02a      	b.n	800598a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005934:	4b5f      	ldr	r3, [pc, #380]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	08db      	lsrs	r3, r3, #3
 800593a:	f003 0303 	and.w	r3, r3, #3
 800593e:	4a5e      	ldr	r2, [pc, #376]	@ (8005ab8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005940:	fa22 f303 	lsr.w	r3, r2, r3
 8005944:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	ee07 3a90 	vmov	s15, r3
 800594c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005950:	69bb      	ldr	r3, [r7, #24]
 8005952:	ee07 3a90 	vmov	s15, r3
 8005956:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800595a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800595e:	6a3b      	ldr	r3, [r7, #32]
 8005960:	ee07 3a90 	vmov	s15, r3
 8005964:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005968:	ed97 6a04 	vldr	s12, [r7, #16]
 800596c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8005abc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005970:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005974:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005978:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800597c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005980:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005984:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005988:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800598a:	4b4a      	ldr	r3, [pc, #296]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005992:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005996:	d121      	bne.n	80059dc <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005998:	4b46      	ldr	r3, [pc, #280]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800599a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800599c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d017      	beq.n	80059d4 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80059a4:	4b43      	ldr	r3, [pc, #268]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80059a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059a8:	0a5b      	lsrs	r3, r3, #9
 80059aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059ae:	ee07 3a90 	vmov	s15, r3
 80059b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80059b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80059ba:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80059be:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80059c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059ca:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	601a      	str	r2, [r3, #0]
 80059d2:	e006      	b.n	80059e2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	601a      	str	r2, [r3, #0]
 80059da:	e002      	b.n	80059e2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80059e2:	4b34      	ldr	r3, [pc, #208]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059ee:	d121      	bne.n	8005a34 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80059f0:	4b30      	ldr	r3, [pc, #192]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80059f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d017      	beq.n	8005a2c <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80059fc:	4b2d      	ldr	r3, [pc, #180]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80059fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a00:	0c1b      	lsrs	r3, r3, #16
 8005a02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a06:	ee07 3a90 	vmov	s15, r3
 8005a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8005a0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005a12:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005a16:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005a1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a22:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	605a      	str	r2, [r3, #4]
 8005a2a:	e006      	b.n	8005a3a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	605a      	str	r2, [r3, #4]
 8005a32:	e002      	b.n	8005a3a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005a3a:	4b1e      	ldr	r3, [pc, #120]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005a46:	d121      	bne.n	8005a8c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005a48:	4b1a      	ldr	r3, [pc, #104]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d017      	beq.n	8005a84 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005a54:	4b17      	ldr	r3, [pc, #92]	@ (8005ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005a56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a58:	0e1b      	lsrs	r3, r3, #24
 8005a5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a5e:	ee07 3a90 	vmov	s15, r3
 8005a62:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8005a66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005a6a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005a6e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005a72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a7a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005a82:	e010      	b.n	8005aa6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	609a      	str	r2, [r3, #8]
}
 8005a8a:	e00c      	b.n	8005aa6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	609a      	str	r2, [r3, #8]
}
 8005a92:	e008      	b.n	8005aa6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	609a      	str	r2, [r3, #8]
}
 8005aa6:	bf00      	nop
 8005aa8:	372c      	adds	r7, #44	@ 0x2c
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	44020c00 	.word	0x44020c00
 8005ab8:	03d09000 	.word	0x03d09000
 8005abc:	46000000 	.word	0x46000000
 8005ac0:	4a742400 	.word	0x4a742400
 8005ac4:	4bb71b00 	.word	0x4bb71b00

08005ac8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b08b      	sub	sp, #44	@ 0x2c
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8005ad0:	4bae      	ldr	r3, [pc, #696]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005ad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ad4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ad8:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8005ada:	4bac      	ldr	r3, [pc, #688]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ade:	f003 0303 	and.w	r3, r3, #3
 8005ae2:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8005ae4:	4ba9      	ldr	r3, [pc, #676]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae8:	0a1b      	lsrs	r3, r3, #8
 8005aea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005aee:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8005af0:	4ba6      	ldr	r3, [pc, #664]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af4:	091b      	lsrs	r3, r3, #4
 8005af6:	f003 0301 	and.w	r3, r3, #1
 8005afa:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8005afc:	4ba3      	ldr	r3, [pc, #652]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b00:	08db      	lsrs	r3, r3, #3
 8005b02:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005b06:	697a      	ldr	r2, [r7, #20]
 8005b08:	fb02 f303 	mul.w	r3, r2, r3
 8005b0c:	ee07 3a90 	vmov	s15, r3
 8005b10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b14:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8005b18:	69bb      	ldr	r3, [r7, #24]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	f000 8126 	beq.w	8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8005b20:	69fb      	ldr	r3, [r7, #28]
 8005b22:	2b03      	cmp	r3, #3
 8005b24:	d053      	beq.n	8005bce <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	2b03      	cmp	r3, #3
 8005b2a:	d86f      	bhi.n	8005c0c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8005b2c:	69fb      	ldr	r3, [r7, #28]
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d003      	beq.n	8005b3a <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	2b02      	cmp	r3, #2
 8005b36:	d02b      	beq.n	8005b90 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8005b38:	e068      	b.n	8005c0c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005b3a:	4b94      	ldr	r3, [pc, #592]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	08db      	lsrs	r3, r3, #3
 8005b40:	f003 0303 	and.w	r3, r3, #3
 8005b44:	4a92      	ldr	r2, [pc, #584]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8005b46:	fa22 f303 	lsr.w	r3, r2, r3
 8005b4a:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	ee07 3a90 	vmov	s15, r3
 8005b52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	ee07 3a90 	vmov	s15, r3
 8005b5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b64:	6a3b      	ldr	r3, [r7, #32]
 8005b66:	ee07 3a90 	vmov	s15, r3
 8005b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b6e:	ed97 6a04 	vldr	s12, [r7, #16]
 8005b72:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8005d94 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005b76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b8a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005b8e:	e068      	b.n	8005c62 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	ee07 3a90 	vmov	s15, r3
 8005b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b9a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8005d98 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8005b9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ba2:	6a3b      	ldr	r3, [r7, #32]
 8005ba4:	ee07 3a90 	vmov	s15, r3
 8005ba8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bac:	ed97 6a04 	vldr	s12, [r7, #16]
 8005bb0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005d94 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005bb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bbc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bc8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005bcc:	e049      	b.n	8005c62 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005bce:	69bb      	ldr	r3, [r7, #24]
 8005bd0:	ee07 3a90 	vmov	s15, r3
 8005bd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bd8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8005d9c <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8005bdc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005be0:	6a3b      	ldr	r3, [r7, #32]
 8005be2:	ee07 3a90 	vmov	s15, r3
 8005be6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bea:	ed97 6a04 	vldr	s12, [r7, #16]
 8005bee:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8005d94 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005bf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bfa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c06:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005c0a:	e02a      	b.n	8005c62 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005c0c:	4b5f      	ldr	r3, [pc, #380]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	08db      	lsrs	r3, r3, #3
 8005c12:	f003 0303 	and.w	r3, r3, #3
 8005c16:	4a5e      	ldr	r2, [pc, #376]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8005c18:	fa22 f303 	lsr.w	r3, r2, r3
 8005c1c:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	ee07 3a90 	vmov	s15, r3
 8005c24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c28:	69bb      	ldr	r3, [r7, #24]
 8005c2a:	ee07 3a90 	vmov	s15, r3
 8005c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c36:	6a3b      	ldr	r3, [r7, #32]
 8005c38:	ee07 3a90 	vmov	s15, r3
 8005c3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c40:	ed97 6a04 	vldr	s12, [r7, #16]
 8005c44:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8005d94 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005c48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c50:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c54:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c5c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005c60:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005c62:	4b4a      	ldr	r3, [pc, #296]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c6e:	d121      	bne.n	8005cb4 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8005c70:	4b46      	ldr	r3, [pc, #280]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d017      	beq.n	8005cac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005c7c:	4b43      	ldr	r3, [pc, #268]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005c7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c80:	0a5b      	lsrs	r3, r3, #9
 8005c82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c86:	ee07 3a90 	vmov	s15, r3
 8005c8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8005c8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c92:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005c96:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005c9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ca2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	601a      	str	r2, [r3, #0]
 8005caa:	e006      	b.n	8005cba <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	601a      	str	r2, [r3, #0]
 8005cb2:	e002      	b.n	8005cba <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005cba:	4b34      	ldr	r3, [pc, #208]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cc6:	d121      	bne.n	8005d0c <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8005cc8:	4b30      	ldr	r3, [pc, #192]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ccc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d017      	beq.n	8005d04 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005cd4:	4b2d      	ldr	r3, [pc, #180]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005cd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cd8:	0c1b      	lsrs	r3, r3, #16
 8005cda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cde:	ee07 3a90 	vmov	s15, r3
 8005ce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8005ce6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005cea:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005cee:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005cf2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005cfa:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	605a      	str	r2, [r3, #4]
 8005d02:	e006      	b.n	8005d12 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2200      	movs	r2, #0
 8005d08:	605a      	str	r2, [r3, #4]
 8005d0a:	e002      	b.n	8005d12 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005d12:	4b1e      	ldr	r3, [pc, #120]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d1e:	d121      	bne.n	8005d64 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8005d20:	4b1a      	ldr	r3, [pc, #104]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d017      	beq.n	8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005d2c:	4b17      	ldr	r3, [pc, #92]	@ (8005d8c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005d2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d30:	0e1b      	lsrs	r3, r3, #24
 8005d32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d36:	ee07 3a90 	vmov	s15, r3
 8005d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8005d3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d42:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005d46:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005d4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d52:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005d5a:	e010      	b.n	8005d7e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	609a      	str	r2, [r3, #8]
}
 8005d62:	e00c      	b.n	8005d7e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	609a      	str	r2, [r3, #8]
}
 8005d6a:	e008      	b.n	8005d7e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	609a      	str	r2, [r3, #8]
}
 8005d7e:	bf00      	nop
 8005d80:	372c      	adds	r7, #44	@ 0x2c
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr
 8005d8a:	bf00      	nop
 8005d8c:	44020c00 	.word	0x44020c00
 8005d90:	03d09000 	.word	0x03d09000
 8005d94:	46000000 	.word	0x46000000
 8005d98:	4a742400 	.word	0x4a742400
 8005d9c:	4bb71b00 	.word	0x4bb71b00

08005da0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b08c      	sub	sp, #48	@ 0x30
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8005daa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005dae:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8005db2:	430b      	orrs	r3, r1
 8005db4:	d14b      	bne.n	8005e4e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005db6:	4bc4      	ldr	r3, [pc, #784]	@ (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005db8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005dbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dc0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8005dc2:	4bc1      	ldr	r3, [pc, #772]	@ (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005dc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005dc8:	f003 0302 	and.w	r3, r3, #2
 8005dcc:	2b02      	cmp	r3, #2
 8005dce:	d108      	bne.n	8005de2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8005dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dd6:	d104      	bne.n	8005de2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8005dd8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005dde:	f000 bf14 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8005de2:	4bb9      	ldr	r3, [pc, #740]	@ (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005de4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005de8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005dec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005df0:	d108      	bne.n	8005e04 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8005df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005df4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005df8:	d104      	bne.n	8005e04 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8005dfa:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e00:	f000 bf03 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8005e04:	4bb0      	ldr	r3, [pc, #704]	@ (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e10:	d119      	bne.n	8005e46 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8005e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e18:	d115      	bne.n	8005e46 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8005e1a:	4bab      	ldr	r3, [pc, #684]	@ (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005e1c:	69db      	ldr	r3, [r3, #28]
 8005e1e:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8005e22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e26:	d30a      	bcc.n	8005e3e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8005e28:	4ba7      	ldr	r3, [pc, #668]	@ (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005e2a:	69db      	ldr	r3, [r3, #28]
 8005e2c:	0a1b      	lsrs	r3, r3, #8
 8005e2e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e32:	4aa6      	ldr	r2, [pc, #664]	@ (80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8005e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8005e3a:	f000 bee6 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8005e42:	f000 bee2 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8005e46:	2300      	movs	r3, #0
 8005e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e4a:	f000 bede 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8005e4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e52:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 8005e56:	ea52 0301 	orrs.w	r3, r2, r1
 8005e5a:	f000 838e 	beq.w	800657a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8005e5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e62:	2a01      	cmp	r2, #1
 8005e64:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8005e68:	f080 86cc 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005e6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e70:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8005e74:	ea52 0301 	orrs.w	r3, r2, r1
 8005e78:	f000 82aa 	beq.w	80063d0 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8005e7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e80:	2a01      	cmp	r2, #1
 8005e82:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 8005e86:	f080 86bd 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005e8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e8e:	f1a3 0110 	sub.w	r1, r3, #16
 8005e92:	ea52 0301 	orrs.w	r3, r2, r1
 8005e96:	f000 8681 	beq.w	8006b9c <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 8005e9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e9e:	2a01      	cmp	r2, #1
 8005ea0:	f173 0310 	sbcs.w	r3, r3, #16
 8005ea4:	f080 86ae 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005ea8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005eac:	1f19      	subs	r1, r3, #4
 8005eae:	ea52 0301 	orrs.w	r3, r2, r1
 8005eb2:	f000 84b1 	beq.w	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8005eb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005eba:	2a01      	cmp	r2, #1
 8005ebc:	f173 0304 	sbcs.w	r3, r3, #4
 8005ec0:	f080 86a0 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005ec4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ec8:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8005ecc:	430b      	orrs	r3, r1
 8005ece:	f000 85aa 	beq.w	8006a26 <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 8005ed2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ed6:	497e      	ldr	r1, [pc, #504]	@ (80060d0 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8005ed8:	428a      	cmp	r2, r1
 8005eda:	f173 0300 	sbcs.w	r3, r3, #0
 8005ede:	f080 8691 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005ee2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ee6:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8005eea:	430b      	orrs	r3, r1
 8005eec:	f000 8532 	beq.w	8006954 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8005ef0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ef4:	4977      	ldr	r1, [pc, #476]	@ (80060d4 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8005ef6:	428a      	cmp	r2, r1
 8005ef8:	f173 0300 	sbcs.w	r3, r3, #0
 8005efc:	f080 8682 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005f00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f04:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8005f08:	430b      	orrs	r3, r1
 8005f0a:	f000 84bc 	beq.w	8006886 <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 8005f0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f12:	4971      	ldr	r1, [pc, #452]	@ (80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8005f14:	428a      	cmp	r2, r1
 8005f16:	f173 0300 	sbcs.w	r3, r3, #0
 8005f1a:	f080 8673 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005f1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f22:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8005f26:	430b      	orrs	r3, r1
 8005f28:	f000 85f2 	beq.w	8006b10 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 8005f2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f30:	496a      	ldr	r1, [pc, #424]	@ (80060dc <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8005f32:	428a      	cmp	r2, r1
 8005f34:	f173 0300 	sbcs.w	r3, r3, #0
 8005f38:	f080 8664 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005f3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f40:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8005f44:	430b      	orrs	r3, r1
 8005f46:	f000 81e5 	beq.w	8006314 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8005f4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f4e:	4964      	ldr	r1, [pc, #400]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8005f50:	428a      	cmp	r2, r1
 8005f52:	f173 0300 	sbcs.w	r3, r3, #0
 8005f56:	f080 8655 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005f5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f5e:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8005f62:	430b      	orrs	r3, r1
 8005f64:	f000 83cc 	beq.w	8006700 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8005f68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f6c:	495d      	ldr	r1, [pc, #372]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 8005f6e:	428a      	cmp	r2, r1
 8005f70:	f173 0300 	sbcs.w	r3, r3, #0
 8005f74:	f080 8646 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005f78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f7c:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8005f80:	430b      	orrs	r3, r1
 8005f82:	f000 8331 	beq.w	80065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8005f86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f8a:	4957      	ldr	r1, [pc, #348]	@ (80060e8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8005f8c:	428a      	cmp	r2, r1
 8005f8e:	f173 0300 	sbcs.w	r3, r3, #0
 8005f92:	f080 8637 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005f96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f9a:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8005f9e:	430b      	orrs	r3, r1
 8005fa0:	f000 82bb 	beq.w	800651a <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8005fa4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fa8:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8005fac:	f173 0300 	sbcs.w	r3, r3, #0
 8005fb0:	f080 8628 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005fb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fb8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8005fbc:	430b      	orrs	r3, r1
 8005fbe:	f000 826d 	beq.w	800649c <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8005fc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fc6:	f244 0101 	movw	r1, #16385	@ 0x4001
 8005fca:	428a      	cmp	r2, r1
 8005fcc:	f173 0300 	sbcs.w	r3, r3, #0
 8005fd0:	f080 8618 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005fd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fd8:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8005fdc:	430b      	orrs	r3, r1
 8005fde:	f000 821e 	beq.w	800641e <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8005fe2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fe6:	f242 0101 	movw	r1, #8193	@ 0x2001
 8005fea:	428a      	cmp	r2, r1
 8005fec:	f173 0300 	sbcs.w	r3, r3, #0
 8005ff0:	f080 8608 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005ff4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ff8:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8005ffc:	430b      	orrs	r3, r1
 8005ffe:	f000 8137 	beq.w	8006270 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8006002:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006006:	f241 0101 	movw	r1, #4097	@ 0x1001
 800600a:	428a      	cmp	r2, r1
 800600c:	f173 0300 	sbcs.w	r3, r3, #0
 8006010:	f080 85f8 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006014:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006018:	1f11      	subs	r1, r2, #4
 800601a:	430b      	orrs	r3, r1
 800601c:	f000 80d2 	beq.w	80061c4 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8006020:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006024:	2a05      	cmp	r2, #5
 8006026:	f173 0300 	sbcs.w	r3, r3, #0
 800602a:	f080 85eb 	bcs.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800602e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006032:	1e51      	subs	r1, r2, #1
 8006034:	430b      	orrs	r3, r1
 8006036:	d006      	beq.n	8006046 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8006038:	e9d7 2300 	ldrd	r2, r3, [r7]
 800603c:	1e91      	subs	r1, r2, #2
 800603e:	430b      	orrs	r3, r1
 8006040:	d06c      	beq.n	800611c <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8006042:	f000 bddf 	b.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006046:	4b20      	ldr	r3, [pc, #128]	@ (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8006048:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800604c:	f003 0307 	and.w	r3, r3, #7
 8006050:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006054:	2b00      	cmp	r3, #0
 8006056:	d104      	bne.n	8006062 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8006058:	f7fe fd7a 	bl	8004b50 <HAL_RCC_GetPCLK2Freq>
 800605c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800605e:	f000 bdd4 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8006062:	4b19      	ldr	r3, [pc, #100]	@ (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800606a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800606e:	d10a      	bne.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8006070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006072:	2b01      	cmp	r3, #1
 8006074:	d107      	bne.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006076:	f107 030c 	add.w	r3, r7, #12
 800607a:	4618      	mov	r0, r3
 800607c:	f7ff fd24 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006084:	e048      	b.n	8006118 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8006086:	4b10      	ldr	r3, [pc, #64]	@ (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f003 0302 	and.w	r3, r3, #2
 800608e:	2b02      	cmp	r3, #2
 8006090:	d10c      	bne.n	80060ac <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8006092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006094:	2b03      	cmp	r3, #3
 8006096:	d109      	bne.n	80060ac <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006098:	4b0b      	ldr	r3, [pc, #44]	@ (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	08db      	lsrs	r3, r3, #3
 800609e:	f003 0303 	and.w	r3, r3, #3
 80060a2:	4a12      	ldr	r2, [pc, #72]	@ (80060ec <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80060a4:	fa22 f303 	lsr.w	r3, r2, r3
 80060a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060aa:	e035      	b.n	8006118 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 80060ac:	4b06      	ldr	r3, [pc, #24]	@ (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060b8:	d11c      	bne.n	80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 80060ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060bc:	2b04      	cmp	r3, #4
 80060be:	d119      	bne.n	80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 80060c0:	4b0b      	ldr	r3, [pc, #44]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 80060c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060c4:	e028      	b.n	8006118 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 80060c6:	bf00      	nop
 80060c8:	44020c00 	.word	0x44020c00
 80060cc:	016e3600 	.word	0x016e3600
 80060d0:	20000001 	.word	0x20000001
 80060d4:	10000001 	.word	0x10000001
 80060d8:	08000001 	.word	0x08000001
 80060dc:	04000001 	.word	0x04000001
 80060e0:	00200001 	.word	0x00200001
 80060e4:	00040001 	.word	0x00040001
 80060e8:	00020001 	.word	0x00020001
 80060ec:	03d09000 	.word	0x03d09000
 80060f0:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80060f4:	4b9f      	ldr	r3, [pc, #636]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80060f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060fa:	f003 0302 	and.w	r3, r3, #2
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d106      	bne.n	8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8006102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006104:	2b05      	cmp	r3, #5
 8006106:	d103      	bne.n	8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 8006108:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800610c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800610e:	e003      	b.n	8006118 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 8006110:	2300      	movs	r3, #0
 8006112:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006114:	f000 bd79 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006118:	f000 bd77 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800611c:	4b95      	ldr	r3, [pc, #596]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800611e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006122:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006126:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800612a:	2b00      	cmp	r3, #0
 800612c:	d104      	bne.n	8006138 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800612e:	f7fe fcf9 	bl	8004b24 <HAL_RCC_GetPCLK1Freq>
 8006132:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006134:	f000 bd69 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8006138:	4b8e      	ldr	r3, [pc, #568]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006140:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006144:	d10a      	bne.n	800615c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8006146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006148:	2b08      	cmp	r3, #8
 800614a:	d107      	bne.n	800615c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800614c:	f107 030c 	add.w	r3, r7, #12
 8006150:	4618      	mov	r0, r3
 8006152:	f7ff fcb9 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800615a:	e031      	b.n	80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800615c:	4b85      	ldr	r3, [pc, #532]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f003 0302 	and.w	r3, r3, #2
 8006164:	2b02      	cmp	r3, #2
 8006166:	d10c      	bne.n	8006182 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8006168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800616a:	2b18      	cmp	r3, #24
 800616c:	d109      	bne.n	8006182 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800616e:	4b81      	ldr	r3, [pc, #516]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	08db      	lsrs	r3, r3, #3
 8006174:	f003 0303 	and.w	r3, r3, #3
 8006178:	4a7f      	ldr	r2, [pc, #508]	@ (8006378 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 800617a:	fa22 f303 	lsr.w	r3, r2, r3
 800617e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006180:	e01e      	b.n	80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8006182:	4b7c      	ldr	r3, [pc, #496]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800618a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800618e:	d105      	bne.n	800619c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8006190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006192:	2b20      	cmp	r3, #32
 8006194:	d102      	bne.n	800619c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8006196:	4b79      	ldr	r3, [pc, #484]	@ (800637c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8006198:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800619a:	e011      	b.n	80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800619c:	4b75      	ldr	r3, [pc, #468]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800619e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80061a2:	f003 0302 	and.w	r3, r3, #2
 80061a6:	2b02      	cmp	r3, #2
 80061a8:	d106      	bne.n	80061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 80061aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061ac:	2b28      	cmp	r3, #40	@ 0x28
 80061ae:	d103      	bne.n	80061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 80061b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061b6:	e003      	b.n	80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 80061b8:	2300      	movs	r3, #0
 80061ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80061bc:	f000 bd25 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80061c0:	f000 bd23 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80061c4:	4b6b      	ldr	r3, [pc, #428]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80061c6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80061ca:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80061ce:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80061d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d104      	bne.n	80061e0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80061d6:	f7fe fca5 	bl	8004b24 <HAL_RCC_GetPCLK1Freq>
 80061da:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 80061dc:	f000 bd15 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 80061e0:	4b64      	ldr	r3, [pc, #400]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061ec:	d10a      	bne.n	8006204 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 80061ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f0:	2b40      	cmp	r3, #64	@ 0x40
 80061f2:	d107      	bne.n	8006204 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80061f4:	f107 030c 	add.w	r3, r7, #12
 80061f8:	4618      	mov	r0, r3
 80061fa:	f7ff fc65 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006202:	e033      	b.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8006204:	4b5b      	ldr	r3, [pc, #364]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 0302 	and.w	r3, r3, #2
 800620c:	2b02      	cmp	r3, #2
 800620e:	d10c      	bne.n	800622a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8006210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006212:	2bc0      	cmp	r3, #192	@ 0xc0
 8006214:	d109      	bne.n	800622a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006216:	4b57      	ldr	r3, [pc, #348]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	08db      	lsrs	r3, r3, #3
 800621c:	f003 0303 	and.w	r3, r3, #3
 8006220:	4a55      	ldr	r2, [pc, #340]	@ (8006378 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8006222:	fa22 f303 	lsr.w	r3, r2, r3
 8006226:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006228:	e020      	b.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800622a:	4b52      	ldr	r3, [pc, #328]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006232:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006236:	d106      	bne.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8006238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800623a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800623e:	d102      	bne.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8006240:	4b4e      	ldr	r3, [pc, #312]	@ (800637c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8006242:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006244:	e012      	b.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8006246:	4b4b      	ldr	r3, [pc, #300]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006248:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800624c:	f003 0302 	and.w	r3, r3, #2
 8006250:	2b02      	cmp	r3, #2
 8006252:	d107      	bne.n	8006264 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8006254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006256:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800625a:	d103      	bne.n	8006264 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 800625c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006260:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006262:	e003      	b.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8006264:	2300      	movs	r3, #0
 8006266:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006268:	f000 bccf 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800626c:	f000 bccd 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006270:	4b40      	ldr	r3, [pc, #256]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006272:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006276:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800627a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800627c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800627e:	2b00      	cmp	r3, #0
 8006280:	d104      	bne.n	800628c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8006282:	f7fe fc7b 	bl	8004b7c <HAL_RCC_GetPCLK3Freq>
 8006286:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006288:	f000 bcbf 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800628c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800628e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006292:	d108      	bne.n	80062a6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006294:	f107 030c 	add.w	r3, r7, #12
 8006298:	4618      	mov	r0, r3
 800629a:	f7ff fc15 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80062a2:	f000 bcb2 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80062a6:	4b33      	ldr	r3, [pc, #204]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f003 0302 	and.w	r3, r3, #2
 80062ae:	2b02      	cmp	r3, #2
 80062b0:	d10d      	bne.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 80062b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80062b8:	d109      	bne.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80062ba:	4b2e      	ldr	r3, [pc, #184]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	08db      	lsrs	r3, r3, #3
 80062c0:	f003 0303 	and.w	r3, r3, #3
 80062c4:	4a2c      	ldr	r2, [pc, #176]	@ (8006378 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 80062c6:	fa22 f303 	lsr.w	r3, r2, r3
 80062ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062cc:	e020      	b.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 80062ce:	4b29      	ldr	r3, [pc, #164]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062da:	d106      	bne.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 80062dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80062e2:	d102      	bne.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 80062e4:	4b25      	ldr	r3, [pc, #148]	@ (800637c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 80062e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062e8:	e012      	b.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80062ea:	4b22      	ldr	r3, [pc, #136]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80062ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80062f0:	f003 0302 	and.w	r3, r3, #2
 80062f4:	2b02      	cmp	r3, #2
 80062f6:	d107      	bne.n	8006308 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 80062f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062fa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80062fe:	d103      	bne.n	8006308 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 8006300:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006304:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006306:	e003      	b.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 8006308:	2300      	movs	r3, #0
 800630a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800630c:	f000 bc7d 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006310:	f000 bc7b 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8006314:	4b17      	ldr	r3, [pc, #92]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006316:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800631a:	f003 0307 	and.w	r3, r3, #7
 800631e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006322:	2b00      	cmp	r3, #0
 8006324:	d104      	bne.n	8006330 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8006326:	f7fe fbe1 	bl	8004aec <HAL_RCC_GetHCLKFreq>
 800632a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 800632c:	f000 bc6d 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8006330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006332:	2b01      	cmp	r3, #1
 8006334:	d104      	bne.n	8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8006336:	f7fe faad 	bl	8004894 <HAL_RCC_GetSysClockFreq>
 800633a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 800633c:	f000 bc65 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8006340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006342:	2b02      	cmp	r3, #2
 8006344:	d108      	bne.n	8006358 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006346:	f107 030c 	add.w	r3, r7, #12
 800634a:	4618      	mov	r0, r3
 800634c:	f7ff fbbc 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006354:	f000 bc59 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8006358:	4b06      	ldr	r3, [pc, #24]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006360:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006364:	d10e      	bne.n	8006384 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8006366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006368:	2b03      	cmp	r3, #3
 800636a:	d10b      	bne.n	8006384 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 800636c:	4b04      	ldr	r3, [pc, #16]	@ (8006380 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800636e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006370:	e02c      	b.n	80063cc <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8006372:	bf00      	nop
 8006374:	44020c00 	.word	0x44020c00
 8006378:	03d09000 	.word	0x03d09000
 800637c:	003d0900 	.word	0x003d0900
 8006380:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8006384:	4b95      	ldr	r3, [pc, #596]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 0302 	and.w	r3, r3, #2
 800638c:	2b02      	cmp	r3, #2
 800638e:	d10c      	bne.n	80063aa <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8006390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006392:	2b04      	cmp	r3, #4
 8006394:	d109      	bne.n	80063aa <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006396:	4b91      	ldr	r3, [pc, #580]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	08db      	lsrs	r3, r3, #3
 800639c:	f003 0303 	and.w	r3, r3, #3
 80063a0:	4a8f      	ldr	r2, [pc, #572]	@ (80065e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80063a2:	fa22 f303 	lsr.w	r3, r2, r3
 80063a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063a8:	e010      	b.n	80063cc <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 80063aa:	4b8c      	ldr	r3, [pc, #560]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80063b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063b6:	d105      	bne.n	80063c4 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 80063b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ba:	2b05      	cmp	r3, #5
 80063bc:	d102      	bne.n	80063c4 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 80063be:	4b89      	ldr	r3, [pc, #548]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80063c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063c2:	e003      	b.n	80063cc <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 80063c4:	2300      	movs	r3, #0
 80063c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80063c8:	f000 bc1f 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80063cc:	f000 bc1d 	b.w	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 80063d0:	4b82      	ldr	r3, [pc, #520]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80063d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80063d6:	f003 0308 	and.w	r3, r3, #8
 80063da:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 80063dc:	4b7f      	ldr	r3, [pc, #508]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80063de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80063e2:	f003 0302 	and.w	r3, r3, #2
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d106      	bne.n	80063f8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80063ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d103      	bne.n	80063f8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 80063f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063f6:	e011      	b.n	800641c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 80063f8:	4b78      	ldr	r3, [pc, #480]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80063fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80063fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006402:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006406:	d106      	bne.n	8006416 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 8006408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800640a:	2b08      	cmp	r3, #8
 800640c:	d103      	bne.n	8006416 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 800640e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006412:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006414:	e002      	b.n	800641c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8006416:	2300      	movs	r3, #0
 8006418:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 800641a:	e3f6      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800641c:	e3f5      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800641e:	4b6f      	ldr	r3, [pc, #444]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006420:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006424:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006428:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800642a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800642c:	2b00      	cmp	r3, #0
 800642e:	d103      	bne.n	8006438 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006430:	f7fe fb78 	bl	8004b24 <HAL_RCC_GetPCLK1Freq>
 8006434:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006436:	e3e8      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8006438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800643a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800643e:	d107      	bne.n	8006450 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006440:	f107 030c 	add.w	r3, r7, #12
 8006444:	4618      	mov	r0, r3
 8006446:	f7ff fb3f 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800644e:	e3dc      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8006450:	4b62      	ldr	r3, [pc, #392]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f003 0302 	and.w	r3, r3, #2
 8006458:	2b02      	cmp	r3, #2
 800645a:	d10d      	bne.n	8006478 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 800645c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800645e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006462:	d109      	bne.n	8006478 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006464:	4b5d      	ldr	r3, [pc, #372]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	08db      	lsrs	r3, r3, #3
 800646a:	f003 0303 	and.w	r3, r3, #3
 800646e:	4a5c      	ldr	r2, [pc, #368]	@ (80065e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006470:	fa22 f303 	lsr.w	r3, r2, r3
 8006474:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006476:	e010      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8006478:	4b58      	ldr	r3, [pc, #352]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006480:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006484:	d106      	bne.n	8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8006486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006488:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800648c:	d102      	bne.n	8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 800648e:	4b55      	ldr	r3, [pc, #340]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8006490:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006492:	e002      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8006494:	2300      	movs	r3, #0
 8006496:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006498:	e3b7      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800649a:	e3b6      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800649c:	4b4f      	ldr	r3, [pc, #316]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800649e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80064a2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80064a6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80064a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d103      	bne.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80064ae:	f7fe fb39 	bl	8004b24 <HAL_RCC_GetPCLK1Freq>
 80064b2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80064b4:	e3a9      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 80064b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80064bc:	d107      	bne.n	80064ce <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064be:	f107 030c 	add.w	r3, r7, #12
 80064c2:	4618      	mov	r0, r3
 80064c4:	f7ff fb00 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80064cc:	e39d      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80064ce:	4b43      	ldr	r3, [pc, #268]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b02      	cmp	r3, #2
 80064d8:	d10d      	bne.n	80064f6 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 80064da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064dc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80064e0:	d109      	bne.n	80064f6 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80064e2:	4b3e      	ldr	r3, [pc, #248]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	08db      	lsrs	r3, r3, #3
 80064e8:	f003 0303 	and.w	r3, r3, #3
 80064ec:	4a3c      	ldr	r2, [pc, #240]	@ (80065e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80064ee:	fa22 f303 	lsr.w	r3, r2, r3
 80064f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064f4:	e010      	b.n	8006518 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 80064f6:	4b39      	ldr	r3, [pc, #228]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006502:	d106      	bne.n	8006512 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8006504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006506:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800650a:	d102      	bne.n	8006512 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 800650c:	4b35      	ldr	r3, [pc, #212]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800650e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006510:	e002      	b.n	8006518 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 8006512:	2300      	movs	r3, #0
 8006514:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006516:	e378      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006518:	e377      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800651a:	4b30      	ldr	r3, [pc, #192]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800651c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006520:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8006524:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8006526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006528:	2b00      	cmp	r3, #0
 800652a:	d103      	bne.n	8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800652c:	f7fe fafa 	bl	8004b24 <HAL_RCC_GetPCLK1Freq>
 8006530:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006532:	e36a      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8006534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006536:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800653a:	d107      	bne.n	800654c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800653c:	f107 030c 	add.w	r3, r7, #12
 8006540:	4618      	mov	r0, r3
 8006542:	f7ff fac1 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800654a:	e35e      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800654c:	4b23      	ldr	r3, [pc, #140]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 0302 	and.w	r3, r3, #2
 8006554:	2b02      	cmp	r3, #2
 8006556:	d10d      	bne.n	8006574 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8006558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800655a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800655e:	d109      	bne.n	8006574 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006560:	4b1e      	ldr	r3, [pc, #120]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	08db      	lsrs	r3, r3, #3
 8006566:	f003 0303 	and.w	r3, r3, #3
 800656a:	4a1d      	ldr	r2, [pc, #116]	@ (80065e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800656c:	fa22 f303 	lsr.w	r3, r2, r3
 8006570:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006572:	e34a      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8006574:	2300      	movs	r3, #0
 8006576:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006578:	e347      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 800657a:	4b18      	ldr	r3, [pc, #96]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800657c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006580:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006584:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8006586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006588:	2b00      	cmp	r3, #0
 800658a:	d103      	bne.n	8006594 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800658c:	f7fe faf6 	bl	8004b7c <HAL_RCC_GetPCLK3Freq>
 8006590:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006592:	e33a      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8006594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006596:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800659a:	d107      	bne.n	80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800659c:	f107 030c 	add.w	r3, r7, #12
 80065a0:	4618      	mov	r0, r3
 80065a2:	f7ff fa91 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80065aa:	e32e      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 80065ac:	4b0b      	ldr	r3, [pc, #44]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f003 0302 	and.w	r3, r3, #2
 80065b4:	2b02      	cmp	r3, #2
 80065b6:	d10d      	bne.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 80065b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065be:	d109      	bne.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80065c0:	4b06      	ldr	r3, [pc, #24]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	08db      	lsrs	r3, r3, #3
 80065c6:	f003 0303 	and.w	r3, r3, #3
 80065ca:	4a05      	ldr	r2, [pc, #20]	@ (80065e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80065cc:	fa22 f303 	lsr.w	r3, r2, r3
 80065d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80065d2:	e31a      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 80065d4:	2300      	movs	r3, #0
 80065d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80065d8:	e317      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80065da:	bf00      	nop
 80065dc:	44020c00 	.word	0x44020c00
 80065e0:	03d09000 	.word	0x03d09000
 80065e4:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80065e8:	4b9b      	ldr	r3, [pc, #620]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80065ea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80065ee:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80065f2:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 80065f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80065fa:	d044      	beq.n	8006686 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80065fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065fe:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006602:	d879      	bhi.n	80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8006604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006606:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800660a:	d02d      	beq.n	8006668 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800660c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800660e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006612:	d871      	bhi.n	80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8006614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006616:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800661a:	d017      	beq.n	800664c <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 800661c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800661e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006622:	d869      	bhi.n	80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8006624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006626:	2b00      	cmp	r3, #0
 8006628:	d004      	beq.n	8006634 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 800662a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800662c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006630:	d004      	beq.n	800663c <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 8006632:	e061      	b.n	80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8006634:	f7fe faa2 	bl	8004b7c <HAL_RCC_GetPCLK3Freq>
 8006638:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 800663a:	e060      	b.n	80066fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800663c:	f107 030c 	add.w	r3, r7, #12
 8006640:	4618      	mov	r0, r3
 8006642:	f7ff fa41 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800664a:	e058      	b.n	80066fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800664c:	4b82      	ldr	r3, [pc, #520]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800664e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006652:	f003 0302 	and.w	r3, r3, #2
 8006656:	2b02      	cmp	r3, #2
 8006658:	d103      	bne.n	8006662 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 800665a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800665e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8006660:	e04d      	b.n	80066fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8006662:	2300      	movs	r3, #0
 8006664:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006666:	e04a      	b.n	80066fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006668:	4b7b      	ldr	r3, [pc, #492]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800666a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800666e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006672:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006676:	d103      	bne.n	8006680 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8006678:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800667c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 800667e:	e03e      	b.n	80066fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8006680:	2300      	movs	r3, #0
 8006682:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006684:	e03b      	b.n	80066fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006686:	4b74      	ldr	r3, [pc, #464]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006688:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800668c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006690:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006692:	4b71      	ldr	r3, [pc, #452]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f003 0302 	and.w	r3, r3, #2
 800669a:	2b02      	cmp	r3, #2
 800669c:	d10c      	bne.n	80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 800669e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d109      	bne.n	80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80066a4:	4b6c      	ldr	r3, [pc, #432]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	08db      	lsrs	r3, r3, #3
 80066aa:	f003 0303 	and.w	r3, r3, #3
 80066ae:	4a6b      	ldr	r2, [pc, #428]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 80066b0:	fa22 f303 	lsr.w	r3, r2, r3
 80066b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066b6:	e01e      	b.n	80066f6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80066b8:	4b67      	ldr	r3, [pc, #412]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066c4:	d106      	bne.n	80066d4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 80066c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066cc:	d102      	bne.n	80066d4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80066ce:	4b64      	ldr	r3, [pc, #400]	@ (8006860 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80066d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066d2:	e010      	b.n	80066f6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80066d4:	4b60      	ldr	r3, [pc, #384]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066e0:	d106      	bne.n	80066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 80066e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066e8:	d102      	bne.n	80066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80066ea:	4b5e      	ldr	r3, [pc, #376]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80066ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066ee:	e002      	b.n	80066f6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80066f0:	2300      	movs	r3, #0
 80066f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80066f4:	e003      	b.n	80066fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 80066f6:	e002      	b.n	80066fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 80066f8:	2300      	movs	r3, #0
 80066fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80066fc:	bf00      	nop
          }
        }
        break;
 80066fe:	e284      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006700:	4b55      	ldr	r3, [pc, #340]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006702:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006706:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800670a:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 800670c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800670e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006712:	d044      	beq.n	800679e <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8006714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006716:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800671a:	d879      	bhi.n	8006810 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 800671c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800671e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006722:	d02d      	beq.n	8006780 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8006724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006726:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800672a:	d871      	bhi.n	8006810 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 800672c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800672e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006732:	d017      	beq.n	8006764 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8006734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006736:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800673a:	d869      	bhi.n	8006810 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 800673c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800673e:	2b00      	cmp	r3, #0
 8006740:	d004      	beq.n	800674c <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 8006742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006744:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006748:	d004      	beq.n	8006754 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 800674a:	e061      	b.n	8006810 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800674c:	f7fe f9ea 	bl	8004b24 <HAL_RCC_GetPCLK1Freq>
 8006750:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8006752:	e060      	b.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006754:	f107 030c 	add.w	r3, r7, #12
 8006758:	4618      	mov	r0, r3
 800675a:	f7ff f9b5 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006762:	e058      	b.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006764:	4b3c      	ldr	r3, [pc, #240]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006766:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800676a:	f003 0302 	and.w	r3, r3, #2
 800676e:	2b02      	cmp	r3, #2
 8006770:	d103      	bne.n	800677a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 8006772:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006776:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8006778:	e04d      	b.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 800677a:	2300      	movs	r3, #0
 800677c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800677e:	e04a      	b.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006780:	4b35      	ldr	r3, [pc, #212]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006782:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006786:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800678a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800678e:	d103      	bne.n	8006798 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 8006790:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006794:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8006796:	e03e      	b.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8006798:	2300      	movs	r3, #0
 800679a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800679c:	e03b      	b.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800679e:	4b2e      	ldr	r3, [pc, #184]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80067a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80067a4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80067a8:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80067aa:	4b2b      	ldr	r3, [pc, #172]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 0302 	and.w	r3, r3, #2
 80067b2:	2b02      	cmp	r3, #2
 80067b4:	d10c      	bne.n	80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 80067b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d109      	bne.n	80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80067bc:	4b26      	ldr	r3, [pc, #152]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	08db      	lsrs	r3, r3, #3
 80067c2:	f003 0303 	and.w	r3, r3, #3
 80067c6:	4a25      	ldr	r2, [pc, #148]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 80067c8:	fa22 f303 	lsr.w	r3, r2, r3
 80067cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067ce:	e01e      	b.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80067d0:	4b21      	ldr	r3, [pc, #132]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80067d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067dc:	d106      	bne.n	80067ec <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 80067de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067e4:	d102      	bne.n	80067ec <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80067e6:	4b1e      	ldr	r3, [pc, #120]	@ (8006860 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80067e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067ea:	e010      	b.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80067ec:	4b1a      	ldr	r3, [pc, #104]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80067f8:	d106      	bne.n	8006808 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 80067fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006800:	d102      	bne.n	8006808 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006802:	4b18      	ldr	r3, [pc, #96]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8006804:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006806:	e002      	b.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006808:	2300      	movs	r3, #0
 800680a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 800680c:	e003      	b.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 800680e:	e002      	b.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 8006810:	2300      	movs	r3, #0
 8006812:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006814:	bf00      	nop
          }
        }
        break;
 8006816:	e1f8      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006818:	4b0f      	ldr	r3, [pc, #60]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800681a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800681e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006822:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8006824:	4b0c      	ldr	r3, [pc, #48]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800682c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006830:	d105      	bne.n	800683e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8006832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006834:	2b00      	cmp	r3, #0
 8006836:	d102      	bne.n	800683e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8006838:	4b0a      	ldr	r3, [pc, #40]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 800683a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800683c:	e1e5      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800683e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006840:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006844:	d110      	bne.n	8006868 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006846:	f107 0318 	add.w	r3, r7, #24
 800684a:	4618      	mov	r0, r3
 800684c:	f7fe ffd0 	bl	80057f0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006850:	69fb      	ldr	r3, [r7, #28]
 8006852:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006854:	e1d9      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006856:	bf00      	nop
 8006858:	44020c00 	.word	0x44020c00
 800685c:	03d09000 	.word	0x03d09000
 8006860:	003d0900 	.word	0x003d0900
 8006864:	016e3600 	.word	0x016e3600
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8006868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800686a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800686e:	d107      	bne.n	8006880 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006870:	f107 030c 	add.w	r3, r7, #12
 8006874:	4618      	mov	r0, r3
 8006876:	f7ff f927 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800687e:	e1c4      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8006880:	2300      	movs	r3, #0
 8006882:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006884:	e1c1      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8006886:	4b9d      	ldr	r3, [pc, #628]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006888:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800688c:	f003 0307 	and.w	r3, r3, #7
 8006890:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8006892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006894:	2b04      	cmp	r3, #4
 8006896:	d859      	bhi.n	800694c <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8006898:	a201      	add	r2, pc, #4	@ (adr r2, 80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800689a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800689e:	bf00      	nop
 80068a0:	080068b5 	.word	0x080068b5
 80068a4:	080068c5 	.word	0x080068c5
 80068a8:	0800694d 	.word	0x0800694d
 80068ac:	080068d5 	.word	0x080068d5
 80068b0:	080068db 	.word	0x080068db
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80068b4:	f107 0318 	add.w	r3, r7, #24
 80068b8:	4618      	mov	r0, r3
 80068ba:	f7fe ff99 	bl	80057f0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80068be:	69fb      	ldr	r3, [r7, #28]
 80068c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80068c2:	e046      	b.n	8006952 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068c4:	f107 030c 	add.w	r3, r7, #12
 80068c8:	4618      	mov	r0, r3
 80068ca:	f7ff f8fd 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80068d2:	e03e      	b.n	8006952 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80068d4:	4b8a      	ldr	r3, [pc, #552]	@ (8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80068d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80068d8:	e03b      	b.n	8006952 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80068da:	4b88      	ldr	r3, [pc, #544]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80068dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80068e0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80068e4:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80068e6:	4b85      	ldr	r3, [pc, #532]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f003 0302 	and.w	r3, r3, #2
 80068ee:	2b02      	cmp	r3, #2
 80068f0:	d10c      	bne.n	800690c <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 80068f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d109      	bne.n	800690c <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80068f8:	4b80      	ldr	r3, [pc, #512]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	08db      	lsrs	r3, r3, #3
 80068fe:	f003 0303 	and.w	r3, r3, #3
 8006902:	4a80      	ldr	r2, [pc, #512]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8006904:	fa22 f303 	lsr.w	r3, r2, r3
 8006908:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800690a:	e01e      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800690c:	4b7b      	ldr	r3, [pc, #492]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006914:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006918:	d106      	bne.n	8006928 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 800691a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800691c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006920:	d102      	bne.n	8006928 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006922:	4b79      	ldr	r3, [pc, #484]	@ (8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8006924:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006926:	e010      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006928:	4b74      	ldr	r3, [pc, #464]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006930:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006934:	d106      	bne.n	8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8006936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006938:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800693c:	d102      	bne.n	8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800693e:	4b73      	ldr	r3, [pc, #460]	@ (8006b0c <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8006940:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006942:	e002      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006944:	2300      	movs	r3, #0
 8006946:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006948:	e003      	b.n	8006952 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 800694a:	e002      	b.n	8006952 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 800694c:	2300      	movs	r3, #0
 800694e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006950:	bf00      	nop
          }
        }
        break;
 8006952:	e15a      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8006954:	4b69      	ldr	r3, [pc, #420]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006956:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800695a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800695e:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8006960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006962:	2b20      	cmp	r3, #32
 8006964:	d022      	beq.n	80069ac <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8006966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006968:	2b20      	cmp	r3, #32
 800696a:	d858      	bhi.n	8006a1e <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 800696c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800696e:	2b18      	cmp	r3, #24
 8006970:	d019      	beq.n	80069a6 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 8006972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006974:	2b18      	cmp	r3, #24
 8006976:	d852      	bhi.n	8006a1e <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8006978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800697a:	2b00      	cmp	r3, #0
 800697c:	d003      	beq.n	8006986 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 800697e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006980:	2b08      	cmp	r3, #8
 8006982:	d008      	beq.n	8006996 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8006984:	e04b      	b.n	8006a1e <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006986:	f107 0318 	add.w	r3, r7, #24
 800698a:	4618      	mov	r0, r3
 800698c:	f7fe ff30 	bl	80057f0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006994:	e046      	b.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006996:	f107 030c 	add.w	r3, r7, #12
 800699a:	4618      	mov	r0, r3
 800699c:	f7ff f894 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80069a4:	e03e      	b.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80069a6:	4b56      	ldr	r3, [pc, #344]	@ (8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80069a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80069aa:	e03b      	b.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80069ac:	4b53      	ldr	r3, [pc, #332]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80069ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80069b2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80069b6:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80069b8:	4b50      	ldr	r3, [pc, #320]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 0302 	and.w	r3, r3, #2
 80069c0:	2b02      	cmp	r3, #2
 80069c2:	d10c      	bne.n	80069de <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 80069c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d109      	bne.n	80069de <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80069ca:	4b4c      	ldr	r3, [pc, #304]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	08db      	lsrs	r3, r3, #3
 80069d0:	f003 0303 	and.w	r3, r3, #3
 80069d4:	4a4b      	ldr	r2, [pc, #300]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80069d6:	fa22 f303 	lsr.w	r3, r2, r3
 80069da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069dc:	e01e      	b.n	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80069de:	4b47      	ldr	r3, [pc, #284]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80069e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069ea:	d106      	bne.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 80069ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069f2:	d102      	bne.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80069f4:	4b44      	ldr	r3, [pc, #272]	@ (8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80069f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069f8:	e010      	b.n	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80069fa:	4b40      	ldr	r3, [pc, #256]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a06:	d106      	bne.n	8006a16 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 8006a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a0a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a0e:	d102      	bne.n	8006a16 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006a10:	4b3e      	ldr	r3, [pc, #248]	@ (8006b0c <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8006a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a14:	e002      	b.n	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006a16:	2300      	movs	r3, #0
 8006a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006a1a:	e003      	b.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8006a1c:	e002      	b.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 8006a1e:	2300      	movs	r3, #0
 8006a20:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006a22:	bf00      	nop
          }
        }
        break;
 8006a24:	e0f1      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8006a26:	4b35      	ldr	r3, [pc, #212]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006a28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a2c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006a30:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8006a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a38:	d023      	beq.n	8006a82 <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8006a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a40:	d858      	bhi.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8006a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a44:	2bc0      	cmp	r3, #192	@ 0xc0
 8006a46:	d019      	beq.n	8006a7c <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8006a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a4a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006a4c:	d852      	bhi.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8006a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d003      	beq.n	8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 8006a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a56:	2b40      	cmp	r3, #64	@ 0x40
 8006a58:	d008      	beq.n	8006a6c <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 8006a5a:	e04b      	b.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a5c:	f107 0318 	add.w	r3, r7, #24
 8006a60:	4618      	mov	r0, r3
 8006a62:	f7fe fec5 	bl	80057f0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006a66:	69fb      	ldr	r3, [r7, #28]
 8006a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006a6a:	e046      	b.n	8006afa <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a6c:	f107 030c 	add.w	r3, r7, #12
 8006a70:	4618      	mov	r0, r3
 8006a72:	f7ff f829 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006a7a:	e03e      	b.n	8006afa <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006a7c:	4b20      	ldr	r3, [pc, #128]	@ (8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8006a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006a80:	e03b      	b.n	8006afa <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006a82:	4b1e      	ldr	r3, [pc, #120]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006a84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a88:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006a8c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 0302 	and.w	r3, r3, #2
 8006a96:	2b02      	cmp	r3, #2
 8006a98:	d10c      	bne.n	8006ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8006a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d109      	bne.n	8006ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006aa0:	4b16      	ldr	r3, [pc, #88]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	08db      	lsrs	r3, r3, #3
 8006aa6:	f003 0303 	and.w	r3, r3, #3
 8006aaa:	4a16      	ldr	r2, [pc, #88]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8006aac:	fa22 f303 	lsr.w	r3, r2, r3
 8006ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ab2:	e01e      	b.n	8006af2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ab4:	4b11      	ldr	r3, [pc, #68]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006abc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ac0:	d106      	bne.n	8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 8006ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ac8:	d102      	bne.n	8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006aca:	4b0f      	ldr	r3, [pc, #60]	@ (8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8006acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ace:	e010      	b.n	8006af2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ad8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006adc:	d106      	bne.n	8006aec <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 8006ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ae4:	d102      	bne.n	8006aec <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006ae6:	4b09      	ldr	r3, [pc, #36]	@ (8006b0c <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8006ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006aea:	e002      	b.n	8006af2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006aec:	2300      	movs	r3, #0
 8006aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006af0:	e003      	b.n	8006afa <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8006af2:	e002      	b.n	8006afa <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 8006af4:	2300      	movs	r3, #0
 8006af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006af8:	bf00      	nop
          }
        }
        break;
 8006afa:	e086      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006afc:	44020c00 	.word	0x44020c00
 8006b00:	00bb8000 	.word	0x00bb8000
 8006b04:	03d09000 	.word	0x03d09000
 8006b08:	003d0900 	.word	0x003d0900
 8006b0c:	016e3600 	.word	0x016e3600
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8006b10:	4b40      	ldr	r3, [pc, #256]	@ (8006c14 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006b12:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006b16:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006b1a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8006b1c:	4b3d      	ldr	r3, [pc, #244]	@ (8006c14 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006b24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b28:	d105      	bne.n	8006b36 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 8006b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d102      	bne.n	8006b36 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 8006b30:	4b39      	ldr	r3, [pc, #228]	@ (8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8006b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b34:	e031      	b.n	8006b9a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8006b36:	4b37      	ldr	r3, [pc, #220]	@ (8006c14 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b3e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b42:	d10a      	bne.n	8006b5a <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8006b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b46:	2b10      	cmp	r3, #16
 8006b48:	d107      	bne.n	8006b5a <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006b4a:	f107 0318 	add.w	r3, r7, #24
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f7fe fe4e 	bl	80057f0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006b54:	69fb      	ldr	r3, [r7, #28]
 8006b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b58:	e01f      	b.n	8006b9a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8006b5a:	4b2e      	ldr	r3, [pc, #184]	@ (8006c14 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006b5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b60:	f003 0302 	and.w	r3, r3, #2
 8006b64:	2b02      	cmp	r3, #2
 8006b66:	d106      	bne.n	8006b76 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8006b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b6a:	2b20      	cmp	r3, #32
 8006b6c:	d103      	bne.n	8006b76 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 8006b6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b74:	e011      	b.n	8006b9a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8006b76:	4b27      	ldr	r3, [pc, #156]	@ (8006c14 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006b78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b84:	d106      	bne.n	8006b94 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 8006b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b88:	2b30      	cmp	r3, #48	@ 0x30
 8006b8a:	d103      	bne.n	8006b94 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8006b8c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b92:	e002      	b.n	8006b9a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8006b94:	2300      	movs	r3, #0
 8006b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8006b98:	e037      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006b9a:	e036      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8006b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8006c14 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006b9e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006ba2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006ba6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8006ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006baa:	2b10      	cmp	r3, #16
 8006bac:	d107      	bne.n	8006bbe <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006bae:	f107 0318 	add.w	r3, r7, #24
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	f7fe fe1c 	bl	80057f0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8006bbc:	e025      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 8006bbe:	4b15      	ldr	r3, [pc, #84]	@ (8006c14 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006bc6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006bca:	d10a      	bne.n	8006be2 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8006bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bce:	2b20      	cmp	r3, #32
 8006bd0:	d107      	bne.n	8006be2 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006bd2:	f107 030c 	add.w	r3, r7, #12
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f7fe ff76 	bl	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006be0:	e00f      	b.n	8006c02 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8006be2:	4b0c      	ldr	r3, [pc, #48]	@ (8006c14 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006bea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bee:	d105      	bne.n	8006bfc <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 8006bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bf2:	2b30      	cmp	r3, #48	@ 0x30
 8006bf4:	d102      	bne.n	8006bfc <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 8006bf6:	4b08      	ldr	r3, [pc, #32]	@ (8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8006bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bfa:	e002      	b.n	8006c02 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 8006c00:	e003      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006c02:	e002      	b.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 8006c04:	2300      	movs	r3, #0
 8006c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006c08:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8006c0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	3730      	adds	r7, #48	@ 0x30
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}
 8006c14:	44020c00 	.word	0x44020c00
 8006c18:	02dc6c00 	.word	0x02dc6c00

08006c1c <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b084      	sub	sp, #16
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8006c24:	4b48      	ldr	r3, [pc, #288]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a47      	ldr	r2, [pc, #284]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006c2a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006c2e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006c30:	f7fb fc9c 	bl	800256c <HAL_GetTick>
 8006c34:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006c36:	e008      	b.n	8006c4a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006c38:	f7fb fc98 	bl	800256c <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	2b02      	cmp	r3, #2
 8006c44:	d901      	bls.n	8006c4a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8006c46:	2303      	movs	r3, #3
 8006c48:	e07a      	b.n	8006d40 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006c4a:	4b3f      	ldr	r3, [pc, #252]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d1f0      	bne.n	8006c38 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8006c56:	4b3c      	ldr	r3, [pc, #240]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c5a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006c5e:	f023 0303 	bic.w	r3, r3, #3
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	6811      	ldr	r1, [r2, #0]
 8006c66:	687a      	ldr	r2, [r7, #4]
 8006c68:	6852      	ldr	r2, [r2, #4]
 8006c6a:	0212      	lsls	r2, r2, #8
 8006c6c:	430a      	orrs	r2, r1
 8006c6e:	4936      	ldr	r1, [pc, #216]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006c70:	4313      	orrs	r3, r2
 8006c72:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	3b01      	subs	r3, #1
 8006c7a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	68db      	ldr	r3, [r3, #12]
 8006c82:	3b01      	subs	r3, #1
 8006c84:	025b      	lsls	r3, r3, #9
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	431a      	orrs	r2, r3
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	691b      	ldr	r3, [r3, #16]
 8006c8e:	3b01      	subs	r3, #1
 8006c90:	041b      	lsls	r3, r3, #16
 8006c92:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006c96:	431a      	orrs	r2, r3
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	695b      	ldr	r3, [r3, #20]
 8006c9c:	3b01      	subs	r3, #1
 8006c9e:	061b      	lsls	r3, r3, #24
 8006ca0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006ca4:	4928      	ldr	r1, [pc, #160]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8006caa:	4b27      	ldr	r3, [pc, #156]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cae:	f023 020c 	bic.w	r2, r3, #12
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	699b      	ldr	r3, [r3, #24]
 8006cb6:	4924      	ldr	r1, [pc, #144]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8006cbc:	4b22      	ldr	r3, [pc, #136]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc0:	f023 0220 	bic.w	r2, r3, #32
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	69db      	ldr	r3, [r3, #28]
 8006cc8:	491f      	ldr	r1, [pc, #124]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8006cce:	4b1e      	ldr	r3, [pc, #120]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006cd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cd6:	491c      	ldr	r1, [pc, #112]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8006cdc:	4b1a      	ldr	r3, [pc, #104]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ce0:	4a19      	ldr	r2, [pc, #100]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006ce2:	f023 0310 	bic.w	r3, r3, #16
 8006ce6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8006ce8:	4b17      	ldr	r3, [pc, #92]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006cf0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	6a12      	ldr	r2, [r2, #32]
 8006cf8:	00d2      	lsls	r2, r2, #3
 8006cfa:	4913      	ldr	r1, [pc, #76]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8006d00:	4b11      	ldr	r3, [pc, #68]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d04:	4a10      	ldr	r2, [pc, #64]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006d06:	f043 0310 	orr.w	r3, r3, #16
 8006d0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8006d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a0d      	ldr	r2, [pc, #52]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006d12:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006d16:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006d18:	f7fb fc28 	bl	800256c <HAL_GetTick>
 8006d1c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006d1e:	e008      	b.n	8006d32 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006d20:	f7fb fc24 	bl	800256c <HAL_GetTick>
 8006d24:	4602      	mov	r2, r0
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	1ad3      	subs	r3, r2, r3
 8006d2a:	2b02      	cmp	r3, #2
 8006d2c:	d901      	bls.n	8006d32 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8006d2e:	2303      	movs	r3, #3
 8006d30:	e006      	b.n	8006d40 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006d32:	4b05      	ldr	r3, [pc, #20]	@ (8006d48 <RCCEx_PLL2_Config+0x12c>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d0f0      	beq.n	8006d20 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8006d3e:	2300      	movs	r3, #0

}
 8006d40:	4618      	mov	r0, r3
 8006d42:	3710      	adds	r7, #16
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}
 8006d48:	44020c00 	.word	0x44020c00

08006d4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b082      	sub	sp, #8
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d101      	bne.n	8006d5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e042      	b.n	8006de4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d106      	bne.n	8006d76 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f7fb f901 	bl	8001f78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2224      	movs	r2, #36	@ 0x24
 8006d7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f022 0201 	bic.w	r2, r2, #1
 8006d8c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d002      	beq.n	8006d9c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 fa44 	bl	8007224 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	f000 f8c3 	bl	8006f28 <UART_SetConfig>
 8006da2:	4603      	mov	r3, r0
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d101      	bne.n	8006dac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	e01b      	b.n	8006de4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	685a      	ldr	r2, [r3, #4]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006dba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	689a      	ldr	r2, [r3, #8]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006dca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f042 0201 	orr.w	r2, r2, #1
 8006dda:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f000 fac3 	bl	8007368 <UART_CheckIdleState>
 8006de2:	4603      	mov	r3, r0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3708      	adds	r7, #8
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b08a      	sub	sp, #40	@ 0x28
 8006df0:	af02      	add	r7, sp, #8
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	603b      	str	r3, [r7, #0]
 8006df8:	4613      	mov	r3, r2
 8006dfa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e02:	2b20      	cmp	r3, #32
 8006e04:	f040 808b 	bne.w	8006f1e <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d002      	beq.n	8006e14 <HAL_UART_Transmit+0x28>
 8006e0e:	88fb      	ldrh	r3, [r7, #6]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d101      	bne.n	8006e18 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	e083      	b.n	8006f20 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e22:	2b80      	cmp	r3, #128	@ 0x80
 8006e24:	d107      	bne.n	8006e36 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	689a      	ldr	r2, [r3, #8]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e34:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2221      	movs	r2, #33	@ 0x21
 8006e42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e46:	f7fb fb91 	bl	800256c <HAL_GetTick>
 8006e4a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	88fa      	ldrh	r2, [r7, #6]
 8006e50:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	88fa      	ldrh	r2, [r7, #6]
 8006e58:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e64:	d108      	bne.n	8006e78 <HAL_UART_Transmit+0x8c>
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	691b      	ldr	r3, [r3, #16]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d104      	bne.n	8006e78 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	61bb      	str	r3, [r7, #24]
 8006e76:	e003      	b.n	8006e80 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006e80:	e030      	b.n	8006ee4 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	9300      	str	r3, [sp, #0]
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	2180      	movs	r1, #128	@ 0x80
 8006e8c:	68f8      	ldr	r0, [r7, #12]
 8006e8e:	f000 fb15 	bl	80074bc <UART_WaitOnFlagUntilTimeout>
 8006e92:	4603      	mov	r3, r0
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d005      	beq.n	8006ea4 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2220      	movs	r2, #32
 8006e9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	e03d      	b.n	8006f20 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8006ea4:	69fb      	ldr	r3, [r7, #28]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d10b      	bne.n	8006ec2 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006eaa:	69bb      	ldr	r3, [r7, #24]
 8006eac:	881b      	ldrh	r3, [r3, #0]
 8006eae:	461a      	mov	r2, r3
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006eb8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	3302      	adds	r3, #2
 8006ebe:	61bb      	str	r3, [r7, #24]
 8006ec0:	e007      	b.n	8006ed2 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ec2:	69fb      	ldr	r3, [r7, #28]
 8006ec4:	781a      	ldrb	r2, [r3, #0]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	3301      	adds	r3, #1
 8006ed0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	3b01      	subs	r3, #1
 8006edc:	b29a      	uxth	r2, r3
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d1c8      	bne.n	8006e82 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	9300      	str	r3, [sp, #0]
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	2140      	movs	r1, #64	@ 0x40
 8006efa:	68f8      	ldr	r0, [r7, #12]
 8006efc:	f000 fade 	bl	80074bc <UART_WaitOnFlagUntilTimeout>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d005      	beq.n	8006f12 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2220      	movs	r2, #32
 8006f0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006f0e:	2303      	movs	r3, #3
 8006f10:	e006      	b.n	8006f20 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2220      	movs	r2, #32
 8006f16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	e000      	b.n	8006f20 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8006f1e:	2302      	movs	r3, #2
  }
}
 8006f20:	4618      	mov	r0, r3
 8006f22:	3720      	adds	r7, #32
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bd80      	pop	{r7, pc}

08006f28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f2c:	b094      	sub	sp, #80	@ 0x50
 8006f2e:	af00      	add	r7, sp, #0
 8006f30:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006f32:	2300      	movs	r3, #0
 8006f34:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f3a:	689a      	ldr	r2, [r3, #8]
 8006f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f3e:	691b      	ldr	r3, [r3, #16]
 8006f40:	431a      	orrs	r2, r3
 8006f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f44:	695b      	ldr	r3, [r3, #20]
 8006f46:	431a      	orrs	r2, r3
 8006f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f4a:	69db      	ldr	r3, [r3, #28]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	498a      	ldr	r1, [pc, #552]	@ (8007180 <UART_SetConfig+0x258>)
 8006f58:	4019      	ands	r1, r3
 8006f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f5c:	681a      	ldr	r2, [r3, #0]
 8006f5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f60:	430b      	orrs	r3, r1
 8006f62:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f70:	68d9      	ldr	r1, [r3, #12]
 8006f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	ea40 0301 	orr.w	r3, r0, r1
 8006f7a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f7e:	699b      	ldr	r3, [r3, #24]
 8006f80:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	4b7f      	ldr	r3, [pc, #508]	@ (8007184 <UART_SetConfig+0x25c>)
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d004      	beq.n	8006f96 <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f8e:	6a1a      	ldr	r2, [r3, #32]
 8006f90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f92:	4313      	orrs	r3, r2
 8006f94:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8006fa0:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8006fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006faa:	430b      	orrs	r3, r1
 8006fac:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb4:	f023 000f 	bic.w	r0, r3, #15
 8006fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fba:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	ea40 0301 	orr.w	r3, r0, r1
 8006fc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fc8:	681a      	ldr	r2, [r3, #0]
 8006fca:	4b6f      	ldr	r3, [pc, #444]	@ (8007188 <UART_SetConfig+0x260>)
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d102      	bne.n	8006fd6 <UART_SetConfig+0xae>
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fd4:	e01a      	b.n	800700c <UART_SetConfig+0xe4>
 8006fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	4b6c      	ldr	r3, [pc, #432]	@ (800718c <UART_SetConfig+0x264>)
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	d102      	bne.n	8006fe6 <UART_SetConfig+0xbe>
 8006fe0:	2302      	movs	r3, #2
 8006fe2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fe4:	e012      	b.n	800700c <UART_SetConfig+0xe4>
 8006fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fe8:	681a      	ldr	r2, [r3, #0]
 8006fea:	4b69      	ldr	r3, [pc, #420]	@ (8007190 <UART_SetConfig+0x268>)
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d102      	bne.n	8006ff6 <UART_SetConfig+0xce>
 8006ff0:	2304      	movs	r3, #4
 8006ff2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ff4:	e00a      	b.n	800700c <UART_SetConfig+0xe4>
 8006ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	4b62      	ldr	r3, [pc, #392]	@ (8007184 <UART_SetConfig+0x25c>)
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d103      	bne.n	8007008 <UART_SetConfig+0xe0>
 8007000:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007004:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007006:	e001      	b.n	800700c <UART_SetConfig+0xe4>
 8007008:	2300      	movs	r3, #0
 800700a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800700c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	4b5c      	ldr	r3, [pc, #368]	@ (8007184 <UART_SetConfig+0x25c>)
 8007012:	429a      	cmp	r2, r3
 8007014:	d171      	bne.n	80070fa <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007016:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007018:	2200      	movs	r2, #0
 800701a:	623b      	str	r3, [r7, #32]
 800701c:	627a      	str	r2, [r7, #36]	@ 0x24
 800701e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007022:	f7fe febd 	bl	8005da0 <HAL_RCCEx_GetPeriphCLKFreq>
 8007026:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8007028:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800702a:	2b00      	cmp	r3, #0
 800702c:	f000 80e2 	beq.w	80071f4 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007034:	4a57      	ldr	r2, [pc, #348]	@ (8007194 <UART_SetConfig+0x26c>)
 8007036:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800703a:	461a      	mov	r2, r3
 800703c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800703e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007042:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007046:	685a      	ldr	r2, [r3, #4]
 8007048:	4613      	mov	r3, r2
 800704a:	005b      	lsls	r3, r3, #1
 800704c:	4413      	add	r3, r2
 800704e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007050:	429a      	cmp	r2, r3
 8007052:	d305      	bcc.n	8007060 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800705a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800705c:	429a      	cmp	r2, r3
 800705e:	d903      	bls.n	8007068 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007066:	e0c5      	b.n	80071f4 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007068:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800706a:	2200      	movs	r2, #0
 800706c:	61bb      	str	r3, [r7, #24]
 800706e:	61fa      	str	r2, [r7, #28]
 8007070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007074:	4a47      	ldr	r2, [pc, #284]	@ (8007194 <UART_SetConfig+0x26c>)
 8007076:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800707a:	b29b      	uxth	r3, r3
 800707c:	2200      	movs	r2, #0
 800707e:	613b      	str	r3, [r7, #16]
 8007080:	617a      	str	r2, [r7, #20]
 8007082:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007086:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800708a:	f7f9 fdf1 	bl	8000c70 <__aeabi_uldivmod>
 800708e:	4602      	mov	r2, r0
 8007090:	460b      	mov	r3, r1
 8007092:	4610      	mov	r0, r2
 8007094:	4619      	mov	r1, r3
 8007096:	f04f 0200 	mov.w	r2, #0
 800709a:	f04f 0300 	mov.w	r3, #0
 800709e:	020b      	lsls	r3, r1, #8
 80070a0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80070a4:	0202      	lsls	r2, r0, #8
 80070a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80070a8:	6849      	ldr	r1, [r1, #4]
 80070aa:	0849      	lsrs	r1, r1, #1
 80070ac:	2000      	movs	r0, #0
 80070ae:	460c      	mov	r4, r1
 80070b0:	4605      	mov	r5, r0
 80070b2:	eb12 0804 	adds.w	r8, r2, r4
 80070b6:	eb43 0905 	adc.w	r9, r3, r5
 80070ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	2200      	movs	r2, #0
 80070c0:	60bb      	str	r3, [r7, #8]
 80070c2:	60fa      	str	r2, [r7, #12]
 80070c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80070c8:	4640      	mov	r0, r8
 80070ca:	4649      	mov	r1, r9
 80070cc:	f7f9 fdd0 	bl	8000c70 <__aeabi_uldivmod>
 80070d0:	4602      	mov	r2, r0
 80070d2:	460b      	mov	r3, r1
 80070d4:	4613      	mov	r3, r2
 80070d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80070d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070de:	d308      	bcc.n	80070f2 <UART_SetConfig+0x1ca>
 80070e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070e6:	d204      	bcs.n	80070f2 <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 80070e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80070ee:	60da      	str	r2, [r3, #12]
 80070f0:	e080      	b.n	80071f4 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80070f8:	e07c      	b.n	80071f4 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070fc:	69db      	ldr	r3, [r3, #28]
 80070fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007102:	d149      	bne.n	8007198 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007104:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007106:	2200      	movs	r2, #0
 8007108:	603b      	str	r3, [r7, #0]
 800710a:	607a      	str	r2, [r7, #4]
 800710c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007110:	f7fe fe46 	bl	8005da0 <HAL_RCCEx_GetPeriphCLKFreq>
 8007114:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007116:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007118:	2b00      	cmp	r3, #0
 800711a:	d06b      	beq.n	80071f4 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800711c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800711e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007120:	4a1c      	ldr	r2, [pc, #112]	@ (8007194 <UART_SetConfig+0x26c>)
 8007122:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007126:	461a      	mov	r2, r3
 8007128:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800712a:	fbb3 f3f2 	udiv	r3, r3, r2
 800712e:	005a      	lsls	r2, r3, #1
 8007130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	085b      	lsrs	r3, r3, #1
 8007136:	441a      	add	r2, r3
 8007138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007140:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007142:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007144:	2b0f      	cmp	r3, #15
 8007146:	d916      	bls.n	8007176 <UART_SetConfig+0x24e>
 8007148:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800714a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800714e:	d212      	bcs.n	8007176 <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007150:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007152:	b29b      	uxth	r3, r3
 8007154:	f023 030f 	bic.w	r3, r3, #15
 8007158:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800715a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800715c:	085b      	lsrs	r3, r3, #1
 800715e:	b29b      	uxth	r3, r3
 8007160:	f003 0307 	and.w	r3, r3, #7
 8007164:	b29a      	uxth	r2, r3
 8007166:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007168:	4313      	orrs	r3, r2
 800716a:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800716c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8007172:	60da      	str	r2, [r3, #12]
 8007174:	e03e      	b.n	80071f4 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800717c:	e03a      	b.n	80071f4 <UART_SetConfig+0x2cc>
 800717e:	bf00      	nop
 8007180:	cfff69f3 	.word	0xcfff69f3
 8007184:	44002400 	.word	0x44002400
 8007188:	40013800 	.word	0x40013800
 800718c:	40004400 	.word	0x40004400
 8007190:	40004800 	.word	0x40004800
 8007194:	0800a848 	.word	0x0800a848
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007198:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800719a:	2200      	movs	r2, #0
 800719c:	469a      	mov	sl, r3
 800719e:	4693      	mov	fp, r2
 80071a0:	4650      	mov	r0, sl
 80071a2:	4659      	mov	r1, fp
 80071a4:	f7fe fdfc 	bl	8005da0 <HAL_RCCEx_GetPeriphCLKFreq>
 80071a8:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80071aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d021      	beq.n	80071f4 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071b4:	4a1a      	ldr	r2, [pc, #104]	@ (8007220 <UART_SetConfig+0x2f8>)
 80071b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80071ba:	461a      	mov	r2, r3
 80071bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071be:	fbb3 f2f2 	udiv	r2, r3, r2
 80071c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	085b      	lsrs	r3, r3, #1
 80071c8:	441a      	add	r2, r3
 80071ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80071d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071d6:	2b0f      	cmp	r3, #15
 80071d8:	d909      	bls.n	80071ee <UART_SetConfig+0x2c6>
 80071da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071e0:	d205      	bcs.n	80071ee <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80071e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071e4:	b29a      	uxth	r2, r3
 80071e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	60da      	str	r2, [r3, #12]
 80071ec:	e002      	b.n	80071f4 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80071f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071f6:	2201      	movs	r2, #1
 80071f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80071fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071fe:	2201      	movs	r2, #1
 8007200:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007206:	2200      	movs	r2, #0
 8007208:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800720a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800720c:	2200      	movs	r2, #0
 800720e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007210:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8007214:	4618      	mov	r0, r3
 8007216:	3750      	adds	r7, #80	@ 0x50
 8007218:	46bd      	mov	sp, r7
 800721a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800721e:	bf00      	nop
 8007220:	0800a848 	.word	0x0800a848

08007224 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007224:	b480      	push	{r7}
 8007226:	b083      	sub	sp, #12
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007230:	f003 0308 	and.w	r3, r3, #8
 8007234:	2b00      	cmp	r3, #0
 8007236:	d00a      	beq.n	800724e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	430a      	orrs	r2, r1
 800724c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007252:	f003 0301 	and.w	r3, r3, #1
 8007256:	2b00      	cmp	r3, #0
 8007258:	d00a      	beq.n	8007270 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	430a      	orrs	r2, r1
 800726e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007274:	f003 0302 	and.w	r3, r3, #2
 8007278:	2b00      	cmp	r3, #0
 800727a:	d00a      	beq.n	8007292 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	430a      	orrs	r2, r1
 8007290:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007296:	f003 0304 	and.w	r3, r3, #4
 800729a:	2b00      	cmp	r3, #0
 800729c:	d00a      	beq.n	80072b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	430a      	orrs	r2, r1
 80072b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072b8:	f003 0310 	and.w	r3, r3, #16
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d00a      	beq.n	80072d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	430a      	orrs	r2, r1
 80072d4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072da:	f003 0320 	and.w	r3, r3, #32
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d00a      	beq.n	80072f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	430a      	orrs	r2, r1
 80072f6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007300:	2b00      	cmp	r3, #0
 8007302:	d01a      	beq.n	800733a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	430a      	orrs	r2, r1
 8007318:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800731e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007322:	d10a      	bne.n	800733a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	685b      	ldr	r3, [r3, #4]
 800732a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	430a      	orrs	r2, r1
 8007338:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800733e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007342:	2b00      	cmp	r3, #0
 8007344:	d00a      	beq.n	800735c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	430a      	orrs	r2, r1
 800735a:	605a      	str	r2, [r3, #4]
  }
}
 800735c:	bf00      	nop
 800735e:	370c      	adds	r7, #12
 8007360:	46bd      	mov	sp, r7
 8007362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007366:	4770      	bx	lr

08007368 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b098      	sub	sp, #96	@ 0x60
 800736c:	af02      	add	r7, sp, #8
 800736e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007378:	f7fb f8f8 	bl	800256c <HAL_GetTick>
 800737c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f003 0308 	and.w	r3, r3, #8
 8007388:	2b08      	cmp	r3, #8
 800738a:	d12f      	bne.n	80073ec <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800738c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007390:	9300      	str	r3, [sp, #0]
 8007392:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007394:	2200      	movs	r2, #0
 8007396:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 f88e 	bl	80074bc <UART_WaitOnFlagUntilTimeout>
 80073a0:	4603      	mov	r3, r0
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d022      	beq.n	80073ec <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ae:	e853 3f00 	ldrex	r3, [r3]
 80073b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80073b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	461a      	mov	r2, r3
 80073c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80073c6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073cc:	e841 2300 	strex	r3, r2, [r1]
 80073d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d1e6      	bne.n	80073a6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2220      	movs	r2, #32
 80073dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073e8:	2303      	movs	r3, #3
 80073ea:	e063      	b.n	80074b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f003 0304 	and.w	r3, r3, #4
 80073f6:	2b04      	cmp	r3, #4
 80073f8:	d149      	bne.n	800748e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073fa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80073fe:	9300      	str	r3, [sp, #0]
 8007400:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007402:	2200      	movs	r2, #0
 8007404:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f000 f857 	bl	80074bc <UART_WaitOnFlagUntilTimeout>
 800740e:	4603      	mov	r3, r0
 8007410:	2b00      	cmp	r3, #0
 8007412:	d03c      	beq.n	800748e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800741a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741c:	e853 3f00 	ldrex	r3, [r3]
 8007420:	623b      	str	r3, [r7, #32]
   return(result);
 8007422:	6a3b      	ldr	r3, [r7, #32]
 8007424:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007428:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	461a      	mov	r2, r3
 8007430:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007432:	633b      	str	r3, [r7, #48]	@ 0x30
 8007434:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007436:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007438:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800743a:	e841 2300 	strex	r3, r2, [r1]
 800743e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007442:	2b00      	cmp	r3, #0
 8007444:	d1e6      	bne.n	8007414 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	3308      	adds	r3, #8
 800744c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	e853 3f00 	ldrex	r3, [r3]
 8007454:	60fb      	str	r3, [r7, #12]
   return(result);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	f023 0301 	bic.w	r3, r3, #1
 800745c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	3308      	adds	r3, #8
 8007464:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007466:	61fa      	str	r2, [r7, #28]
 8007468:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800746a:	69b9      	ldr	r1, [r7, #24]
 800746c:	69fa      	ldr	r2, [r7, #28]
 800746e:	e841 2300 	strex	r3, r2, [r1]
 8007472:	617b      	str	r3, [r7, #20]
   return(result);
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d1e5      	bne.n	8007446 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2220      	movs	r2, #32
 800747e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800748a:	2303      	movs	r3, #3
 800748c:	e012      	b.n	80074b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2220      	movs	r2, #32
 8007492:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2220      	movs	r2, #32
 800749a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80074b2:	2300      	movs	r3, #0
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3758      	adds	r7, #88	@ 0x58
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b084      	sub	sp, #16
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	603b      	str	r3, [r7, #0]
 80074c8:	4613      	mov	r3, r2
 80074ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074cc:	e04f      	b.n	800756e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074ce:	69bb      	ldr	r3, [r7, #24]
 80074d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074d4:	d04b      	beq.n	800756e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074d6:	f7fb f849 	bl	800256c <HAL_GetTick>
 80074da:	4602      	mov	r2, r0
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	1ad3      	subs	r3, r2, r3
 80074e0:	69ba      	ldr	r2, [r7, #24]
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d302      	bcc.n	80074ec <UART_WaitOnFlagUntilTimeout+0x30>
 80074e6:	69bb      	ldr	r3, [r7, #24]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d101      	bne.n	80074f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80074ec:	2303      	movs	r3, #3
 80074ee:	e04e      	b.n	800758e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f003 0304 	and.w	r3, r3, #4
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d037      	beq.n	800756e <UART_WaitOnFlagUntilTimeout+0xb2>
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	2b80      	cmp	r3, #128	@ 0x80
 8007502:	d034      	beq.n	800756e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	2b40      	cmp	r3, #64	@ 0x40
 8007508:	d031      	beq.n	800756e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	69db      	ldr	r3, [r3, #28]
 8007510:	f003 0308 	and.w	r3, r3, #8
 8007514:	2b08      	cmp	r3, #8
 8007516:	d110      	bne.n	800753a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	2208      	movs	r2, #8
 800751e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007520:	68f8      	ldr	r0, [r7, #12]
 8007522:	f000 f838 	bl	8007596 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2208      	movs	r2, #8
 800752a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	2200      	movs	r2, #0
 8007532:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	e029      	b.n	800758e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	69db      	ldr	r3, [r3, #28]
 8007540:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007544:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007548:	d111      	bne.n	800756e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007552:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007554:	68f8      	ldr	r0, [r7, #12]
 8007556:	f000 f81e 	bl	8007596 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2220      	movs	r2, #32
 800755e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2200      	movs	r2, #0
 8007566:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800756a:	2303      	movs	r3, #3
 800756c:	e00f      	b.n	800758e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	69da      	ldr	r2, [r3, #28]
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	4013      	ands	r3, r2
 8007578:	68ba      	ldr	r2, [r7, #8]
 800757a:	429a      	cmp	r2, r3
 800757c:	bf0c      	ite	eq
 800757e:	2301      	moveq	r3, #1
 8007580:	2300      	movne	r3, #0
 8007582:	b2db      	uxtb	r3, r3
 8007584:	461a      	mov	r2, r3
 8007586:	79fb      	ldrb	r3, [r7, #7]
 8007588:	429a      	cmp	r2, r3
 800758a:	d0a0      	beq.n	80074ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800758c:	2300      	movs	r3, #0
}
 800758e:	4618      	mov	r0, r3
 8007590:	3710      	adds	r7, #16
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}

08007596 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007596:	b480      	push	{r7}
 8007598:	b095      	sub	sp, #84	@ 0x54
 800759a:	af00      	add	r7, sp, #0
 800759c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075a6:	e853 3f00 	ldrex	r3, [r3]
 80075aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80075ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	461a      	mov	r2, r3
 80075ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80075be:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80075c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80075c4:	e841 2300 	strex	r3, r2, [r1]
 80075c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80075ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d1e6      	bne.n	800759e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	3308      	adds	r3, #8
 80075d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d8:	6a3b      	ldr	r3, [r7, #32]
 80075da:	e853 3f00 	ldrex	r3, [r3]
 80075de:	61fb      	str	r3, [r7, #28]
   return(result);
 80075e0:	69fb      	ldr	r3, [r7, #28]
 80075e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80075e6:	f023 0301 	bic.w	r3, r3, #1
 80075ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	3308      	adds	r3, #8
 80075f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80075f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80075fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075fc:	e841 2300 	strex	r3, r2, [r1]
 8007600:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007604:	2b00      	cmp	r3, #0
 8007606:	d1e3      	bne.n	80075d0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800760c:	2b01      	cmp	r3, #1
 800760e:	d118      	bne.n	8007642 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	e853 3f00 	ldrex	r3, [r3]
 800761c:	60bb      	str	r3, [r7, #8]
   return(result);
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	f023 0310 	bic.w	r3, r3, #16
 8007624:	647b      	str	r3, [r7, #68]	@ 0x44
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	461a      	mov	r2, r3
 800762c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800762e:	61bb      	str	r3, [r7, #24]
 8007630:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007632:	6979      	ldr	r1, [r7, #20]
 8007634:	69ba      	ldr	r2, [r7, #24]
 8007636:	e841 2300 	strex	r3, r2, [r1]
 800763a:	613b      	str	r3, [r7, #16]
   return(result);
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d1e6      	bne.n	8007610 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2220      	movs	r2, #32
 8007646:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2200      	movs	r2, #0
 800764e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2200      	movs	r2, #0
 8007654:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007656:	bf00      	nop
 8007658:	3754      	adds	r7, #84	@ 0x54
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr

08007662 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007662:	b480      	push	{r7}
 8007664:	b085      	sub	sp, #20
 8007666:	af00      	add	r7, sp, #0
 8007668:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007670:	2b01      	cmp	r3, #1
 8007672:	d101      	bne.n	8007678 <HAL_UARTEx_DisableFifoMode+0x16>
 8007674:	2302      	movs	r3, #2
 8007676:	e027      	b.n	80076c8 <HAL_UARTEx_DisableFifoMode+0x66>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2201      	movs	r2, #1
 800767c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2224      	movs	r2, #36	@ 0x24
 8007684:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f022 0201 	bic.w	r2, r2, #1
 800769e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80076a6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	68fa      	ldr	r2, [r7, #12]
 80076b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2220      	movs	r2, #32
 80076ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2200      	movs	r2, #0
 80076c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076c6:	2300      	movs	r3, #0
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	3714      	adds	r7, #20
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr

080076d4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
 80076dc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	d101      	bne.n	80076ec <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80076e8:	2302      	movs	r3, #2
 80076ea:	e02d      	b.n	8007748 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2224      	movs	r2, #36	@ 0x24
 80076f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	681a      	ldr	r2, [r3, #0]
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f022 0201 	bic.w	r2, r2, #1
 8007712:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	683a      	ldr	r2, [r7, #0]
 8007724:	430a      	orrs	r2, r1
 8007726:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007728:	6878      	ldr	r0, [r7, #4]
 800772a:	f000 f84f 	bl	80077cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	68fa      	ldr	r2, [r7, #12]
 8007734:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2220      	movs	r2, #32
 800773a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2200      	movs	r2, #0
 8007742:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007746:	2300      	movs	r3, #0
}
 8007748:	4618      	mov	r0, r3
 800774a:	3710      	adds	r7, #16
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}

08007750 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b084      	sub	sp, #16
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007760:	2b01      	cmp	r3, #1
 8007762:	d101      	bne.n	8007768 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007764:	2302      	movs	r3, #2
 8007766:	e02d      	b.n	80077c4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2224      	movs	r2, #36	@ 0x24
 8007774:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	681a      	ldr	r2, [r3, #0]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f022 0201 	bic.w	r2, r2, #1
 800778e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	689b      	ldr	r3, [r3, #8]
 8007796:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	683a      	ldr	r2, [r7, #0]
 80077a0:	430a      	orrs	r2, r1
 80077a2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f000 f811 	bl	80077cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	68fa      	ldr	r2, [r7, #12]
 80077b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2220      	movs	r2, #32
 80077b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2200      	movs	r2, #0
 80077be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80077c2:	2300      	movs	r3, #0
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	3710      	adds	r7, #16
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd80      	pop	{r7, pc}

080077cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b085      	sub	sp, #20
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d108      	bne.n	80077ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2201      	movs	r2, #1
 80077e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2201      	movs	r2, #1
 80077e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80077ec:	e031      	b.n	8007852 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80077ee:	2308      	movs	r3, #8
 80077f0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80077f2:	2308      	movs	r3, #8
 80077f4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	689b      	ldr	r3, [r3, #8]
 80077fc:	0e5b      	lsrs	r3, r3, #25
 80077fe:	b2db      	uxtb	r3, r3
 8007800:	f003 0307 	and.w	r3, r3, #7
 8007804:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	0f5b      	lsrs	r3, r3, #29
 800780e:	b2db      	uxtb	r3, r3
 8007810:	f003 0307 	and.w	r3, r3, #7
 8007814:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007816:	7bbb      	ldrb	r3, [r7, #14]
 8007818:	7b3a      	ldrb	r2, [r7, #12]
 800781a:	4911      	ldr	r1, [pc, #68]	@ (8007860 <UARTEx_SetNbDataToProcess+0x94>)
 800781c:	5c8a      	ldrb	r2, [r1, r2]
 800781e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007822:	7b3a      	ldrb	r2, [r7, #12]
 8007824:	490f      	ldr	r1, [pc, #60]	@ (8007864 <UARTEx_SetNbDataToProcess+0x98>)
 8007826:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007828:	fb93 f3f2 	sdiv	r3, r3, r2
 800782c:	b29a      	uxth	r2, r3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007834:	7bfb      	ldrb	r3, [r7, #15]
 8007836:	7b7a      	ldrb	r2, [r7, #13]
 8007838:	4909      	ldr	r1, [pc, #36]	@ (8007860 <UARTEx_SetNbDataToProcess+0x94>)
 800783a:	5c8a      	ldrb	r2, [r1, r2]
 800783c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007840:	7b7a      	ldrb	r2, [r7, #13]
 8007842:	4908      	ldr	r1, [pc, #32]	@ (8007864 <UARTEx_SetNbDataToProcess+0x98>)
 8007844:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007846:	fb93 f3f2 	sdiv	r3, r3, r2
 800784a:	b29a      	uxth	r2, r3
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007852:	bf00      	nop
 8007854:	3714      	adds	r7, #20
 8007856:	46bd      	mov	sp, r7
 8007858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785c:	4770      	bx	lr
 800785e:	bf00      	nop
 8007860:	0800a860 	.word	0x0800a860
 8007864:	0800a868 	.word	0x0800a868

08007868 <__cvt>:
 8007868:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800786c:	ec57 6b10 	vmov	r6, r7, d0
 8007870:	2f00      	cmp	r7, #0
 8007872:	460c      	mov	r4, r1
 8007874:	4619      	mov	r1, r3
 8007876:	463b      	mov	r3, r7
 8007878:	bfb4      	ite	lt
 800787a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800787e:	2300      	movge	r3, #0
 8007880:	4691      	mov	r9, r2
 8007882:	bfbf      	itttt	lt
 8007884:	4632      	movlt	r2, r6
 8007886:	461f      	movlt	r7, r3
 8007888:	232d      	movlt	r3, #45	@ 0x2d
 800788a:	4616      	movlt	r6, r2
 800788c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007890:	700b      	strb	r3, [r1, #0]
 8007892:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007894:	f023 0820 	bic.w	r8, r3, #32
 8007898:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800789c:	d005      	beq.n	80078aa <__cvt+0x42>
 800789e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80078a2:	d100      	bne.n	80078a6 <__cvt+0x3e>
 80078a4:	3401      	adds	r4, #1
 80078a6:	2102      	movs	r1, #2
 80078a8:	e000      	b.n	80078ac <__cvt+0x44>
 80078aa:	2103      	movs	r1, #3
 80078ac:	ab03      	add	r3, sp, #12
 80078ae:	4622      	mov	r2, r4
 80078b0:	9301      	str	r3, [sp, #4]
 80078b2:	ab02      	add	r3, sp, #8
 80078b4:	ec47 6b10 	vmov	d0, r6, r7
 80078b8:	9300      	str	r3, [sp, #0]
 80078ba:	4653      	mov	r3, sl
 80078bc:	f000 fe84 	bl	80085c8 <_dtoa_r>
 80078c0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80078c4:	4605      	mov	r5, r0
 80078c6:	d119      	bne.n	80078fc <__cvt+0x94>
 80078c8:	f019 0f01 	tst.w	r9, #1
 80078cc:	d00e      	beq.n	80078ec <__cvt+0x84>
 80078ce:	eb00 0904 	add.w	r9, r0, r4
 80078d2:	2200      	movs	r2, #0
 80078d4:	2300      	movs	r3, #0
 80078d6:	4630      	mov	r0, r6
 80078d8:	4639      	mov	r1, r7
 80078da:	f7f9 f909 	bl	8000af0 <__aeabi_dcmpeq>
 80078de:	b108      	cbz	r0, 80078e4 <__cvt+0x7c>
 80078e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80078e4:	2230      	movs	r2, #48	@ 0x30
 80078e6:	9b03      	ldr	r3, [sp, #12]
 80078e8:	454b      	cmp	r3, r9
 80078ea:	d31e      	bcc.n	800792a <__cvt+0xc2>
 80078ec:	9b03      	ldr	r3, [sp, #12]
 80078ee:	4628      	mov	r0, r5
 80078f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80078f2:	1b5b      	subs	r3, r3, r5
 80078f4:	6013      	str	r3, [r2, #0]
 80078f6:	b004      	add	sp, #16
 80078f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007900:	eb00 0904 	add.w	r9, r0, r4
 8007904:	d1e5      	bne.n	80078d2 <__cvt+0x6a>
 8007906:	7803      	ldrb	r3, [r0, #0]
 8007908:	2b30      	cmp	r3, #48	@ 0x30
 800790a:	d10a      	bne.n	8007922 <__cvt+0xba>
 800790c:	2200      	movs	r2, #0
 800790e:	2300      	movs	r3, #0
 8007910:	4630      	mov	r0, r6
 8007912:	4639      	mov	r1, r7
 8007914:	f7f9 f8ec 	bl	8000af0 <__aeabi_dcmpeq>
 8007918:	b918      	cbnz	r0, 8007922 <__cvt+0xba>
 800791a:	f1c4 0401 	rsb	r4, r4, #1
 800791e:	f8ca 4000 	str.w	r4, [sl]
 8007922:	f8da 3000 	ldr.w	r3, [sl]
 8007926:	4499      	add	r9, r3
 8007928:	e7d3      	b.n	80078d2 <__cvt+0x6a>
 800792a:	1c59      	adds	r1, r3, #1
 800792c:	9103      	str	r1, [sp, #12]
 800792e:	701a      	strb	r2, [r3, #0]
 8007930:	e7d9      	b.n	80078e6 <__cvt+0x7e>

08007932 <__exponent>:
 8007932:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007934:	2900      	cmp	r1, #0
 8007936:	7002      	strb	r2, [r0, #0]
 8007938:	bfba      	itte	lt
 800793a:	4249      	neglt	r1, r1
 800793c:	232d      	movlt	r3, #45	@ 0x2d
 800793e:	232b      	movge	r3, #43	@ 0x2b
 8007940:	2909      	cmp	r1, #9
 8007942:	7043      	strb	r3, [r0, #1]
 8007944:	dd28      	ble.n	8007998 <__exponent+0x66>
 8007946:	f10d 0307 	add.w	r3, sp, #7
 800794a:	270a      	movs	r7, #10
 800794c:	461d      	mov	r5, r3
 800794e:	461a      	mov	r2, r3
 8007950:	3b01      	subs	r3, #1
 8007952:	fbb1 f6f7 	udiv	r6, r1, r7
 8007956:	fb07 1416 	mls	r4, r7, r6, r1
 800795a:	3430      	adds	r4, #48	@ 0x30
 800795c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007960:	460c      	mov	r4, r1
 8007962:	4631      	mov	r1, r6
 8007964:	2c63      	cmp	r4, #99	@ 0x63
 8007966:	dcf2      	bgt.n	800794e <__exponent+0x1c>
 8007968:	3130      	adds	r1, #48	@ 0x30
 800796a:	1e94      	subs	r4, r2, #2
 800796c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007970:	1c41      	adds	r1, r0, #1
 8007972:	4623      	mov	r3, r4
 8007974:	42ab      	cmp	r3, r5
 8007976:	d30a      	bcc.n	800798e <__exponent+0x5c>
 8007978:	f10d 0309 	add.w	r3, sp, #9
 800797c:	1a9b      	subs	r3, r3, r2
 800797e:	42ac      	cmp	r4, r5
 8007980:	bf88      	it	hi
 8007982:	2300      	movhi	r3, #0
 8007984:	3302      	adds	r3, #2
 8007986:	4403      	add	r3, r0
 8007988:	1a18      	subs	r0, r3, r0
 800798a:	b003      	add	sp, #12
 800798c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800798e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007992:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007996:	e7ed      	b.n	8007974 <__exponent+0x42>
 8007998:	2330      	movs	r3, #48	@ 0x30
 800799a:	3130      	adds	r1, #48	@ 0x30
 800799c:	7083      	strb	r3, [r0, #2]
 800799e:	1d03      	adds	r3, r0, #4
 80079a0:	70c1      	strb	r1, [r0, #3]
 80079a2:	e7f1      	b.n	8007988 <__exponent+0x56>

080079a4 <_printf_float>:
 80079a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079a8:	b08d      	sub	sp, #52	@ 0x34
 80079aa:	460c      	mov	r4, r1
 80079ac:	4616      	mov	r6, r2
 80079ae:	461f      	mov	r7, r3
 80079b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80079b4:	4605      	mov	r5, r0
 80079b6:	f000 fcf3 	bl	80083a0 <_localeconv_r>
 80079ba:	6803      	ldr	r3, [r0, #0]
 80079bc:	4618      	mov	r0, r3
 80079be:	9304      	str	r3, [sp, #16]
 80079c0:	f7f8 fc6a 	bl	8000298 <strlen>
 80079c4:	2300      	movs	r3, #0
 80079c6:	9005      	str	r0, [sp, #20]
 80079c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80079ca:	f8d8 3000 	ldr.w	r3, [r8]
 80079ce:	f894 a018 	ldrb.w	sl, [r4, #24]
 80079d2:	3307      	adds	r3, #7
 80079d4:	f8d4 b000 	ldr.w	fp, [r4]
 80079d8:	f023 0307 	bic.w	r3, r3, #7
 80079dc:	f103 0208 	add.w	r2, r3, #8
 80079e0:	f8c8 2000 	str.w	r2, [r8]
 80079e4:	f04f 32ff 	mov.w	r2, #4294967295
 80079e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079ec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80079f0:	f8cd 8018 	str.w	r8, [sp, #24]
 80079f4:	9307      	str	r3, [sp, #28]
 80079f6:	4b9d      	ldr	r3, [pc, #628]	@ (8007c6c <_printf_float+0x2c8>)
 80079f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079fc:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007a00:	f7f9 f8a8 	bl	8000b54 <__aeabi_dcmpun>
 8007a04:	bb70      	cbnz	r0, 8007a64 <_printf_float+0xc0>
 8007a06:	f04f 32ff 	mov.w	r2, #4294967295
 8007a0a:	4b98      	ldr	r3, [pc, #608]	@ (8007c6c <_printf_float+0x2c8>)
 8007a0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a10:	f7f9 f882 	bl	8000b18 <__aeabi_dcmple>
 8007a14:	bb30      	cbnz	r0, 8007a64 <_printf_float+0xc0>
 8007a16:	2200      	movs	r2, #0
 8007a18:	2300      	movs	r3, #0
 8007a1a:	4640      	mov	r0, r8
 8007a1c:	4649      	mov	r1, r9
 8007a1e:	f7f9 f871 	bl	8000b04 <__aeabi_dcmplt>
 8007a22:	b110      	cbz	r0, 8007a2a <_printf_float+0x86>
 8007a24:	232d      	movs	r3, #45	@ 0x2d
 8007a26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a2a:	4a91      	ldr	r2, [pc, #580]	@ (8007c70 <_printf_float+0x2cc>)
 8007a2c:	4b91      	ldr	r3, [pc, #580]	@ (8007c74 <_printf_float+0x2d0>)
 8007a2e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007a32:	bf8c      	ite	hi
 8007a34:	4690      	movhi	r8, r2
 8007a36:	4698      	movls	r8, r3
 8007a38:	2303      	movs	r3, #3
 8007a3a:	f04f 0900 	mov.w	r9, #0
 8007a3e:	6123      	str	r3, [r4, #16]
 8007a40:	f02b 0304 	bic.w	r3, fp, #4
 8007a44:	6023      	str	r3, [r4, #0]
 8007a46:	4633      	mov	r3, r6
 8007a48:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007a4a:	4621      	mov	r1, r4
 8007a4c:	4628      	mov	r0, r5
 8007a4e:	9700      	str	r7, [sp, #0]
 8007a50:	f000 f9d2 	bl	8007df8 <_printf_common>
 8007a54:	3001      	adds	r0, #1
 8007a56:	f040 808d 	bne.w	8007b74 <_printf_float+0x1d0>
 8007a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a5e:	b00d      	add	sp, #52	@ 0x34
 8007a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a64:	4642      	mov	r2, r8
 8007a66:	464b      	mov	r3, r9
 8007a68:	4640      	mov	r0, r8
 8007a6a:	4649      	mov	r1, r9
 8007a6c:	f7f9 f872 	bl	8000b54 <__aeabi_dcmpun>
 8007a70:	b140      	cbz	r0, 8007a84 <_printf_float+0xe0>
 8007a72:	464b      	mov	r3, r9
 8007a74:	4a80      	ldr	r2, [pc, #512]	@ (8007c78 <_printf_float+0x2d4>)
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	bfbc      	itt	lt
 8007a7a:	232d      	movlt	r3, #45	@ 0x2d
 8007a7c:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007a80:	4b7e      	ldr	r3, [pc, #504]	@ (8007c7c <_printf_float+0x2d8>)
 8007a82:	e7d4      	b.n	8007a2e <_printf_float+0x8a>
 8007a84:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007a88:	6863      	ldr	r3, [r4, #4]
 8007a8a:	9206      	str	r2, [sp, #24]
 8007a8c:	1c5a      	adds	r2, r3, #1
 8007a8e:	d13b      	bne.n	8007b08 <_printf_float+0x164>
 8007a90:	2306      	movs	r3, #6
 8007a92:	6063      	str	r3, [r4, #4]
 8007a94:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007a98:	2300      	movs	r3, #0
 8007a9a:	4628      	mov	r0, r5
 8007a9c:	6022      	str	r2, [r4, #0]
 8007a9e:	9303      	str	r3, [sp, #12]
 8007aa0:	ab0a      	add	r3, sp, #40	@ 0x28
 8007aa2:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007aa6:	ab09      	add	r3, sp, #36	@ 0x24
 8007aa8:	ec49 8b10 	vmov	d0, r8, r9
 8007aac:	9300      	str	r3, [sp, #0]
 8007aae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007ab2:	6861      	ldr	r1, [r4, #4]
 8007ab4:	f7ff fed8 	bl	8007868 <__cvt>
 8007ab8:	9b06      	ldr	r3, [sp, #24]
 8007aba:	4680      	mov	r8, r0
 8007abc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007abe:	2b47      	cmp	r3, #71	@ 0x47
 8007ac0:	d129      	bne.n	8007b16 <_printf_float+0x172>
 8007ac2:	1cc8      	adds	r0, r1, #3
 8007ac4:	db02      	blt.n	8007acc <_printf_float+0x128>
 8007ac6:	6863      	ldr	r3, [r4, #4]
 8007ac8:	4299      	cmp	r1, r3
 8007aca:	dd41      	ble.n	8007b50 <_printf_float+0x1ac>
 8007acc:	f1aa 0a02 	sub.w	sl, sl, #2
 8007ad0:	fa5f fa8a 	uxtb.w	sl, sl
 8007ad4:	3901      	subs	r1, #1
 8007ad6:	4652      	mov	r2, sl
 8007ad8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007adc:	9109      	str	r1, [sp, #36]	@ 0x24
 8007ade:	f7ff ff28 	bl	8007932 <__exponent>
 8007ae2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ae4:	4681      	mov	r9, r0
 8007ae6:	1813      	adds	r3, r2, r0
 8007ae8:	2a01      	cmp	r2, #1
 8007aea:	6123      	str	r3, [r4, #16]
 8007aec:	dc02      	bgt.n	8007af4 <_printf_float+0x150>
 8007aee:	6822      	ldr	r2, [r4, #0]
 8007af0:	07d2      	lsls	r2, r2, #31
 8007af2:	d501      	bpl.n	8007af8 <_printf_float+0x154>
 8007af4:	3301      	adds	r3, #1
 8007af6:	6123      	str	r3, [r4, #16]
 8007af8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d0a2      	beq.n	8007a46 <_printf_float+0xa2>
 8007b00:	232d      	movs	r3, #45	@ 0x2d
 8007b02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b06:	e79e      	b.n	8007a46 <_printf_float+0xa2>
 8007b08:	9a06      	ldr	r2, [sp, #24]
 8007b0a:	2a47      	cmp	r2, #71	@ 0x47
 8007b0c:	d1c2      	bne.n	8007a94 <_printf_float+0xf0>
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d1c0      	bne.n	8007a94 <_printf_float+0xf0>
 8007b12:	2301      	movs	r3, #1
 8007b14:	e7bd      	b.n	8007a92 <_printf_float+0xee>
 8007b16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007b1a:	d9db      	bls.n	8007ad4 <_printf_float+0x130>
 8007b1c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007b20:	d118      	bne.n	8007b54 <_printf_float+0x1b0>
 8007b22:	2900      	cmp	r1, #0
 8007b24:	6863      	ldr	r3, [r4, #4]
 8007b26:	dd0b      	ble.n	8007b40 <_printf_float+0x19c>
 8007b28:	6121      	str	r1, [r4, #16]
 8007b2a:	b913      	cbnz	r3, 8007b32 <_printf_float+0x18e>
 8007b2c:	6822      	ldr	r2, [r4, #0]
 8007b2e:	07d0      	lsls	r0, r2, #31
 8007b30:	d502      	bpl.n	8007b38 <_printf_float+0x194>
 8007b32:	3301      	adds	r3, #1
 8007b34:	440b      	add	r3, r1
 8007b36:	6123      	str	r3, [r4, #16]
 8007b38:	f04f 0900 	mov.w	r9, #0
 8007b3c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007b3e:	e7db      	b.n	8007af8 <_printf_float+0x154>
 8007b40:	b913      	cbnz	r3, 8007b48 <_printf_float+0x1a4>
 8007b42:	6822      	ldr	r2, [r4, #0]
 8007b44:	07d2      	lsls	r2, r2, #31
 8007b46:	d501      	bpl.n	8007b4c <_printf_float+0x1a8>
 8007b48:	3302      	adds	r3, #2
 8007b4a:	e7f4      	b.n	8007b36 <_printf_float+0x192>
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	e7f2      	b.n	8007b36 <_printf_float+0x192>
 8007b50:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007b54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b56:	4299      	cmp	r1, r3
 8007b58:	db05      	blt.n	8007b66 <_printf_float+0x1c2>
 8007b5a:	6823      	ldr	r3, [r4, #0]
 8007b5c:	6121      	str	r1, [r4, #16]
 8007b5e:	07d8      	lsls	r0, r3, #31
 8007b60:	d5ea      	bpl.n	8007b38 <_printf_float+0x194>
 8007b62:	1c4b      	adds	r3, r1, #1
 8007b64:	e7e7      	b.n	8007b36 <_printf_float+0x192>
 8007b66:	2900      	cmp	r1, #0
 8007b68:	bfd4      	ite	le
 8007b6a:	f1c1 0202 	rsble	r2, r1, #2
 8007b6e:	2201      	movgt	r2, #1
 8007b70:	4413      	add	r3, r2
 8007b72:	e7e0      	b.n	8007b36 <_printf_float+0x192>
 8007b74:	6823      	ldr	r3, [r4, #0]
 8007b76:	055a      	lsls	r2, r3, #21
 8007b78:	d407      	bmi.n	8007b8a <_printf_float+0x1e6>
 8007b7a:	6923      	ldr	r3, [r4, #16]
 8007b7c:	4642      	mov	r2, r8
 8007b7e:	4631      	mov	r1, r6
 8007b80:	4628      	mov	r0, r5
 8007b82:	47b8      	blx	r7
 8007b84:	3001      	adds	r0, #1
 8007b86:	d12b      	bne.n	8007be0 <_printf_float+0x23c>
 8007b88:	e767      	b.n	8007a5a <_printf_float+0xb6>
 8007b8a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007b8e:	f240 80dd 	bls.w	8007d4c <_printf_float+0x3a8>
 8007b92:	2200      	movs	r2, #0
 8007b94:	2300      	movs	r3, #0
 8007b96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007b9a:	f7f8 ffa9 	bl	8000af0 <__aeabi_dcmpeq>
 8007b9e:	2800      	cmp	r0, #0
 8007ba0:	d033      	beq.n	8007c0a <_printf_float+0x266>
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	4a36      	ldr	r2, [pc, #216]	@ (8007c80 <_printf_float+0x2dc>)
 8007ba6:	4631      	mov	r1, r6
 8007ba8:	4628      	mov	r0, r5
 8007baa:	47b8      	blx	r7
 8007bac:	3001      	adds	r0, #1
 8007bae:	f43f af54 	beq.w	8007a5a <_printf_float+0xb6>
 8007bb2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007bb6:	4543      	cmp	r3, r8
 8007bb8:	db02      	blt.n	8007bc0 <_printf_float+0x21c>
 8007bba:	6823      	ldr	r3, [r4, #0]
 8007bbc:	07d8      	lsls	r0, r3, #31
 8007bbe:	d50f      	bpl.n	8007be0 <_printf_float+0x23c>
 8007bc0:	4631      	mov	r1, r6
 8007bc2:	4628      	mov	r0, r5
 8007bc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bc8:	47b8      	blx	r7
 8007bca:	3001      	adds	r0, #1
 8007bcc:	f43f af45 	beq.w	8007a5a <_printf_float+0xb6>
 8007bd0:	f04f 0900 	mov.w	r9, #0
 8007bd4:	f108 38ff 	add.w	r8, r8, #4294967295
 8007bd8:	f104 0a1a 	add.w	sl, r4, #26
 8007bdc:	45c8      	cmp	r8, r9
 8007bde:	dc09      	bgt.n	8007bf4 <_printf_float+0x250>
 8007be0:	6823      	ldr	r3, [r4, #0]
 8007be2:	079b      	lsls	r3, r3, #30
 8007be4:	f100 8103 	bmi.w	8007dee <_printf_float+0x44a>
 8007be8:	68e0      	ldr	r0, [r4, #12]
 8007bea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bec:	4298      	cmp	r0, r3
 8007bee:	bfb8      	it	lt
 8007bf0:	4618      	movlt	r0, r3
 8007bf2:	e734      	b.n	8007a5e <_printf_float+0xba>
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	4652      	mov	r2, sl
 8007bf8:	4631      	mov	r1, r6
 8007bfa:	4628      	mov	r0, r5
 8007bfc:	47b8      	blx	r7
 8007bfe:	3001      	adds	r0, #1
 8007c00:	f43f af2b 	beq.w	8007a5a <_printf_float+0xb6>
 8007c04:	f109 0901 	add.w	r9, r9, #1
 8007c08:	e7e8      	b.n	8007bdc <_printf_float+0x238>
 8007c0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	dc39      	bgt.n	8007c84 <_printf_float+0x2e0>
 8007c10:	2301      	movs	r3, #1
 8007c12:	4a1b      	ldr	r2, [pc, #108]	@ (8007c80 <_printf_float+0x2dc>)
 8007c14:	4631      	mov	r1, r6
 8007c16:	4628      	mov	r0, r5
 8007c18:	47b8      	blx	r7
 8007c1a:	3001      	adds	r0, #1
 8007c1c:	f43f af1d 	beq.w	8007a5a <_printf_float+0xb6>
 8007c20:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007c24:	ea59 0303 	orrs.w	r3, r9, r3
 8007c28:	d102      	bne.n	8007c30 <_printf_float+0x28c>
 8007c2a:	6823      	ldr	r3, [r4, #0]
 8007c2c:	07d9      	lsls	r1, r3, #31
 8007c2e:	d5d7      	bpl.n	8007be0 <_printf_float+0x23c>
 8007c30:	4631      	mov	r1, r6
 8007c32:	4628      	mov	r0, r5
 8007c34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c38:	47b8      	blx	r7
 8007c3a:	3001      	adds	r0, #1
 8007c3c:	f43f af0d 	beq.w	8007a5a <_printf_float+0xb6>
 8007c40:	f04f 0a00 	mov.w	sl, #0
 8007c44:	f104 0b1a 	add.w	fp, r4, #26
 8007c48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c4a:	425b      	negs	r3, r3
 8007c4c:	4553      	cmp	r3, sl
 8007c4e:	dc01      	bgt.n	8007c54 <_printf_float+0x2b0>
 8007c50:	464b      	mov	r3, r9
 8007c52:	e793      	b.n	8007b7c <_printf_float+0x1d8>
 8007c54:	2301      	movs	r3, #1
 8007c56:	465a      	mov	r2, fp
 8007c58:	4631      	mov	r1, r6
 8007c5a:	4628      	mov	r0, r5
 8007c5c:	47b8      	blx	r7
 8007c5e:	3001      	adds	r0, #1
 8007c60:	f43f aefb 	beq.w	8007a5a <_printf_float+0xb6>
 8007c64:	f10a 0a01 	add.w	sl, sl, #1
 8007c68:	e7ee      	b.n	8007c48 <_printf_float+0x2a4>
 8007c6a:	bf00      	nop
 8007c6c:	7fefffff 	.word	0x7fefffff
 8007c70:	0800a874 	.word	0x0800a874
 8007c74:	0800a870 	.word	0x0800a870
 8007c78:	0800a87c 	.word	0x0800a87c
 8007c7c:	0800a878 	.word	0x0800a878
 8007c80:	0800a880 	.word	0x0800a880
 8007c84:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c86:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007c8a:	4553      	cmp	r3, sl
 8007c8c:	bfa8      	it	ge
 8007c8e:	4653      	movge	r3, sl
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	4699      	mov	r9, r3
 8007c94:	dc36      	bgt.n	8007d04 <_printf_float+0x360>
 8007c96:	f04f 0b00 	mov.w	fp, #0
 8007c9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c9e:	f104 021a 	add.w	r2, r4, #26
 8007ca2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007ca4:	9306      	str	r3, [sp, #24]
 8007ca6:	eba3 0309 	sub.w	r3, r3, r9
 8007caa:	455b      	cmp	r3, fp
 8007cac:	dc31      	bgt.n	8007d12 <_printf_float+0x36e>
 8007cae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cb0:	459a      	cmp	sl, r3
 8007cb2:	dc3a      	bgt.n	8007d2a <_printf_float+0x386>
 8007cb4:	6823      	ldr	r3, [r4, #0]
 8007cb6:	07da      	lsls	r2, r3, #31
 8007cb8:	d437      	bmi.n	8007d2a <_printf_float+0x386>
 8007cba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cbc:	ebaa 0903 	sub.w	r9, sl, r3
 8007cc0:	9b06      	ldr	r3, [sp, #24]
 8007cc2:	ebaa 0303 	sub.w	r3, sl, r3
 8007cc6:	4599      	cmp	r9, r3
 8007cc8:	bfa8      	it	ge
 8007cca:	4699      	movge	r9, r3
 8007ccc:	f1b9 0f00 	cmp.w	r9, #0
 8007cd0:	dc33      	bgt.n	8007d3a <_printf_float+0x396>
 8007cd2:	f04f 0800 	mov.w	r8, #0
 8007cd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007cda:	f104 0b1a 	add.w	fp, r4, #26
 8007cde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ce0:	ebaa 0303 	sub.w	r3, sl, r3
 8007ce4:	eba3 0309 	sub.w	r3, r3, r9
 8007ce8:	4543      	cmp	r3, r8
 8007cea:	f77f af79 	ble.w	8007be0 <_printf_float+0x23c>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	465a      	mov	r2, fp
 8007cf2:	4631      	mov	r1, r6
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	47b8      	blx	r7
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	f43f aeae 	beq.w	8007a5a <_printf_float+0xb6>
 8007cfe:	f108 0801 	add.w	r8, r8, #1
 8007d02:	e7ec      	b.n	8007cde <_printf_float+0x33a>
 8007d04:	4642      	mov	r2, r8
 8007d06:	4631      	mov	r1, r6
 8007d08:	4628      	mov	r0, r5
 8007d0a:	47b8      	blx	r7
 8007d0c:	3001      	adds	r0, #1
 8007d0e:	d1c2      	bne.n	8007c96 <_printf_float+0x2f2>
 8007d10:	e6a3      	b.n	8007a5a <_printf_float+0xb6>
 8007d12:	2301      	movs	r3, #1
 8007d14:	4631      	mov	r1, r6
 8007d16:	4628      	mov	r0, r5
 8007d18:	9206      	str	r2, [sp, #24]
 8007d1a:	47b8      	blx	r7
 8007d1c:	3001      	adds	r0, #1
 8007d1e:	f43f ae9c 	beq.w	8007a5a <_printf_float+0xb6>
 8007d22:	f10b 0b01 	add.w	fp, fp, #1
 8007d26:	9a06      	ldr	r2, [sp, #24]
 8007d28:	e7bb      	b.n	8007ca2 <_printf_float+0x2fe>
 8007d2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d2e:	4631      	mov	r1, r6
 8007d30:	4628      	mov	r0, r5
 8007d32:	47b8      	blx	r7
 8007d34:	3001      	adds	r0, #1
 8007d36:	d1c0      	bne.n	8007cba <_printf_float+0x316>
 8007d38:	e68f      	b.n	8007a5a <_printf_float+0xb6>
 8007d3a:	9a06      	ldr	r2, [sp, #24]
 8007d3c:	464b      	mov	r3, r9
 8007d3e:	4631      	mov	r1, r6
 8007d40:	4628      	mov	r0, r5
 8007d42:	4442      	add	r2, r8
 8007d44:	47b8      	blx	r7
 8007d46:	3001      	adds	r0, #1
 8007d48:	d1c3      	bne.n	8007cd2 <_printf_float+0x32e>
 8007d4a:	e686      	b.n	8007a5a <_printf_float+0xb6>
 8007d4c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007d50:	f1ba 0f01 	cmp.w	sl, #1
 8007d54:	dc01      	bgt.n	8007d5a <_printf_float+0x3b6>
 8007d56:	07db      	lsls	r3, r3, #31
 8007d58:	d536      	bpl.n	8007dc8 <_printf_float+0x424>
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	4642      	mov	r2, r8
 8007d5e:	4631      	mov	r1, r6
 8007d60:	4628      	mov	r0, r5
 8007d62:	47b8      	blx	r7
 8007d64:	3001      	adds	r0, #1
 8007d66:	f43f ae78 	beq.w	8007a5a <_printf_float+0xb6>
 8007d6a:	4631      	mov	r1, r6
 8007d6c:	4628      	mov	r0, r5
 8007d6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d72:	47b8      	blx	r7
 8007d74:	3001      	adds	r0, #1
 8007d76:	f43f ae70 	beq.w	8007a5a <_printf_float+0xb6>
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007d86:	f7f8 feb3 	bl	8000af0 <__aeabi_dcmpeq>
 8007d8a:	b9c0      	cbnz	r0, 8007dbe <_printf_float+0x41a>
 8007d8c:	4653      	mov	r3, sl
 8007d8e:	f108 0201 	add.w	r2, r8, #1
 8007d92:	4631      	mov	r1, r6
 8007d94:	4628      	mov	r0, r5
 8007d96:	47b8      	blx	r7
 8007d98:	3001      	adds	r0, #1
 8007d9a:	d10c      	bne.n	8007db6 <_printf_float+0x412>
 8007d9c:	e65d      	b.n	8007a5a <_printf_float+0xb6>
 8007d9e:	2301      	movs	r3, #1
 8007da0:	465a      	mov	r2, fp
 8007da2:	4631      	mov	r1, r6
 8007da4:	4628      	mov	r0, r5
 8007da6:	47b8      	blx	r7
 8007da8:	3001      	adds	r0, #1
 8007daa:	f43f ae56 	beq.w	8007a5a <_printf_float+0xb6>
 8007dae:	f108 0801 	add.w	r8, r8, #1
 8007db2:	45d0      	cmp	r8, sl
 8007db4:	dbf3      	blt.n	8007d9e <_printf_float+0x3fa>
 8007db6:	464b      	mov	r3, r9
 8007db8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007dbc:	e6df      	b.n	8007b7e <_printf_float+0x1da>
 8007dbe:	f04f 0800 	mov.w	r8, #0
 8007dc2:	f104 0b1a 	add.w	fp, r4, #26
 8007dc6:	e7f4      	b.n	8007db2 <_printf_float+0x40e>
 8007dc8:	2301      	movs	r3, #1
 8007dca:	4642      	mov	r2, r8
 8007dcc:	e7e1      	b.n	8007d92 <_printf_float+0x3ee>
 8007dce:	2301      	movs	r3, #1
 8007dd0:	464a      	mov	r2, r9
 8007dd2:	4631      	mov	r1, r6
 8007dd4:	4628      	mov	r0, r5
 8007dd6:	47b8      	blx	r7
 8007dd8:	3001      	adds	r0, #1
 8007dda:	f43f ae3e 	beq.w	8007a5a <_printf_float+0xb6>
 8007dde:	f108 0801 	add.w	r8, r8, #1
 8007de2:	68e3      	ldr	r3, [r4, #12]
 8007de4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007de6:	1a5b      	subs	r3, r3, r1
 8007de8:	4543      	cmp	r3, r8
 8007dea:	dcf0      	bgt.n	8007dce <_printf_float+0x42a>
 8007dec:	e6fc      	b.n	8007be8 <_printf_float+0x244>
 8007dee:	f04f 0800 	mov.w	r8, #0
 8007df2:	f104 0919 	add.w	r9, r4, #25
 8007df6:	e7f4      	b.n	8007de2 <_printf_float+0x43e>

08007df8 <_printf_common>:
 8007df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dfc:	4616      	mov	r6, r2
 8007dfe:	4698      	mov	r8, r3
 8007e00:	688a      	ldr	r2, [r1, #8]
 8007e02:	4607      	mov	r7, r0
 8007e04:	690b      	ldr	r3, [r1, #16]
 8007e06:	460c      	mov	r4, r1
 8007e08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	bfb8      	it	lt
 8007e10:	4613      	movlt	r3, r2
 8007e12:	6033      	str	r3, [r6, #0]
 8007e14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007e18:	b10a      	cbz	r2, 8007e1e <_printf_common+0x26>
 8007e1a:	3301      	adds	r3, #1
 8007e1c:	6033      	str	r3, [r6, #0]
 8007e1e:	6823      	ldr	r3, [r4, #0]
 8007e20:	0699      	lsls	r1, r3, #26
 8007e22:	bf42      	ittt	mi
 8007e24:	6833      	ldrmi	r3, [r6, #0]
 8007e26:	3302      	addmi	r3, #2
 8007e28:	6033      	strmi	r3, [r6, #0]
 8007e2a:	6825      	ldr	r5, [r4, #0]
 8007e2c:	f015 0506 	ands.w	r5, r5, #6
 8007e30:	d106      	bne.n	8007e40 <_printf_common+0x48>
 8007e32:	f104 0a19 	add.w	sl, r4, #25
 8007e36:	68e3      	ldr	r3, [r4, #12]
 8007e38:	6832      	ldr	r2, [r6, #0]
 8007e3a:	1a9b      	subs	r3, r3, r2
 8007e3c:	42ab      	cmp	r3, r5
 8007e3e:	dc2b      	bgt.n	8007e98 <_printf_common+0xa0>
 8007e40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007e44:	6822      	ldr	r2, [r4, #0]
 8007e46:	3b00      	subs	r3, #0
 8007e48:	bf18      	it	ne
 8007e4a:	2301      	movne	r3, #1
 8007e4c:	0692      	lsls	r2, r2, #26
 8007e4e:	d430      	bmi.n	8007eb2 <_printf_common+0xba>
 8007e50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007e54:	4641      	mov	r1, r8
 8007e56:	4638      	mov	r0, r7
 8007e58:	47c8      	blx	r9
 8007e5a:	3001      	adds	r0, #1
 8007e5c:	d023      	beq.n	8007ea6 <_printf_common+0xae>
 8007e5e:	6823      	ldr	r3, [r4, #0]
 8007e60:	341a      	adds	r4, #26
 8007e62:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8007e66:	f003 0306 	and.w	r3, r3, #6
 8007e6a:	2b04      	cmp	r3, #4
 8007e6c:	bf0a      	itet	eq
 8007e6e:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8007e72:	2500      	movne	r5, #0
 8007e74:	6833      	ldreq	r3, [r6, #0]
 8007e76:	f04f 0600 	mov.w	r6, #0
 8007e7a:	bf08      	it	eq
 8007e7c:	1aed      	subeq	r5, r5, r3
 8007e7e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007e82:	bf08      	it	eq
 8007e84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	bfc4      	itt	gt
 8007e8c:	1a9b      	subgt	r3, r3, r2
 8007e8e:	18ed      	addgt	r5, r5, r3
 8007e90:	42b5      	cmp	r5, r6
 8007e92:	d11a      	bne.n	8007eca <_printf_common+0xd2>
 8007e94:	2000      	movs	r0, #0
 8007e96:	e008      	b.n	8007eaa <_printf_common+0xb2>
 8007e98:	2301      	movs	r3, #1
 8007e9a:	4652      	mov	r2, sl
 8007e9c:	4641      	mov	r1, r8
 8007e9e:	4638      	mov	r0, r7
 8007ea0:	47c8      	blx	r9
 8007ea2:	3001      	adds	r0, #1
 8007ea4:	d103      	bne.n	8007eae <_printf_common+0xb6>
 8007ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8007eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eae:	3501      	adds	r5, #1
 8007eb0:	e7c1      	b.n	8007e36 <_printf_common+0x3e>
 8007eb2:	18e1      	adds	r1, r4, r3
 8007eb4:	1c5a      	adds	r2, r3, #1
 8007eb6:	2030      	movs	r0, #48	@ 0x30
 8007eb8:	3302      	adds	r3, #2
 8007eba:	4422      	add	r2, r4
 8007ebc:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007ec0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007ec4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007ec8:	e7c2      	b.n	8007e50 <_printf_common+0x58>
 8007eca:	2301      	movs	r3, #1
 8007ecc:	4622      	mov	r2, r4
 8007ece:	4641      	mov	r1, r8
 8007ed0:	4638      	mov	r0, r7
 8007ed2:	47c8      	blx	r9
 8007ed4:	3001      	adds	r0, #1
 8007ed6:	d0e6      	beq.n	8007ea6 <_printf_common+0xae>
 8007ed8:	3601      	adds	r6, #1
 8007eda:	e7d9      	b.n	8007e90 <_printf_common+0x98>

08007edc <_printf_i>:
 8007edc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ee0:	7e0f      	ldrb	r7, [r1, #24]
 8007ee2:	4691      	mov	r9, r2
 8007ee4:	4680      	mov	r8, r0
 8007ee6:	460c      	mov	r4, r1
 8007ee8:	2f78      	cmp	r7, #120	@ 0x78
 8007eea:	469a      	mov	sl, r3
 8007eec:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007eee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007ef2:	d807      	bhi.n	8007f04 <_printf_i+0x28>
 8007ef4:	2f62      	cmp	r7, #98	@ 0x62
 8007ef6:	d80a      	bhi.n	8007f0e <_printf_i+0x32>
 8007ef8:	2f00      	cmp	r7, #0
 8007efa:	f000 80d1 	beq.w	80080a0 <_printf_i+0x1c4>
 8007efe:	2f58      	cmp	r7, #88	@ 0x58
 8007f00:	f000 80b8 	beq.w	8008074 <_printf_i+0x198>
 8007f04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f08:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007f0c:	e03a      	b.n	8007f84 <_printf_i+0xa8>
 8007f0e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007f12:	2b15      	cmp	r3, #21
 8007f14:	d8f6      	bhi.n	8007f04 <_printf_i+0x28>
 8007f16:	a101      	add	r1, pc, #4	@ (adr r1, 8007f1c <_printf_i+0x40>)
 8007f18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f1c:	08007f75 	.word	0x08007f75
 8007f20:	08007f89 	.word	0x08007f89
 8007f24:	08007f05 	.word	0x08007f05
 8007f28:	08007f05 	.word	0x08007f05
 8007f2c:	08007f05 	.word	0x08007f05
 8007f30:	08007f05 	.word	0x08007f05
 8007f34:	08007f89 	.word	0x08007f89
 8007f38:	08007f05 	.word	0x08007f05
 8007f3c:	08007f05 	.word	0x08007f05
 8007f40:	08007f05 	.word	0x08007f05
 8007f44:	08007f05 	.word	0x08007f05
 8007f48:	08008087 	.word	0x08008087
 8007f4c:	08007fb3 	.word	0x08007fb3
 8007f50:	08008041 	.word	0x08008041
 8007f54:	08007f05 	.word	0x08007f05
 8007f58:	08007f05 	.word	0x08007f05
 8007f5c:	080080a9 	.word	0x080080a9
 8007f60:	08007f05 	.word	0x08007f05
 8007f64:	08007fb3 	.word	0x08007fb3
 8007f68:	08007f05 	.word	0x08007f05
 8007f6c:	08007f05 	.word	0x08007f05
 8007f70:	08008049 	.word	0x08008049
 8007f74:	6833      	ldr	r3, [r6, #0]
 8007f76:	1d1a      	adds	r2, r3, #4
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	6032      	str	r2, [r6, #0]
 8007f7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f80:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007f84:	2301      	movs	r3, #1
 8007f86:	e09c      	b.n	80080c2 <_printf_i+0x1e6>
 8007f88:	6833      	ldr	r3, [r6, #0]
 8007f8a:	6820      	ldr	r0, [r4, #0]
 8007f8c:	1d19      	adds	r1, r3, #4
 8007f8e:	6031      	str	r1, [r6, #0]
 8007f90:	0606      	lsls	r6, r0, #24
 8007f92:	d501      	bpl.n	8007f98 <_printf_i+0xbc>
 8007f94:	681d      	ldr	r5, [r3, #0]
 8007f96:	e003      	b.n	8007fa0 <_printf_i+0xc4>
 8007f98:	0645      	lsls	r5, r0, #25
 8007f9a:	d5fb      	bpl.n	8007f94 <_printf_i+0xb8>
 8007f9c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007fa0:	2d00      	cmp	r5, #0
 8007fa2:	da03      	bge.n	8007fac <_printf_i+0xd0>
 8007fa4:	232d      	movs	r3, #45	@ 0x2d
 8007fa6:	426d      	negs	r5, r5
 8007fa8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007fac:	4858      	ldr	r0, [pc, #352]	@ (8008110 <_printf_i+0x234>)
 8007fae:	230a      	movs	r3, #10
 8007fb0:	e011      	b.n	8007fd6 <_printf_i+0xfa>
 8007fb2:	6821      	ldr	r1, [r4, #0]
 8007fb4:	6833      	ldr	r3, [r6, #0]
 8007fb6:	0608      	lsls	r0, r1, #24
 8007fb8:	f853 5b04 	ldr.w	r5, [r3], #4
 8007fbc:	d402      	bmi.n	8007fc4 <_printf_i+0xe8>
 8007fbe:	0649      	lsls	r1, r1, #25
 8007fc0:	bf48      	it	mi
 8007fc2:	b2ad      	uxthmi	r5, r5
 8007fc4:	2f6f      	cmp	r7, #111	@ 0x6f
 8007fc6:	6033      	str	r3, [r6, #0]
 8007fc8:	4851      	ldr	r0, [pc, #324]	@ (8008110 <_printf_i+0x234>)
 8007fca:	bf14      	ite	ne
 8007fcc:	230a      	movne	r3, #10
 8007fce:	2308      	moveq	r3, #8
 8007fd0:	2100      	movs	r1, #0
 8007fd2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007fd6:	6866      	ldr	r6, [r4, #4]
 8007fd8:	2e00      	cmp	r6, #0
 8007fda:	60a6      	str	r6, [r4, #8]
 8007fdc:	db05      	blt.n	8007fea <_printf_i+0x10e>
 8007fde:	6821      	ldr	r1, [r4, #0]
 8007fe0:	432e      	orrs	r6, r5
 8007fe2:	f021 0104 	bic.w	r1, r1, #4
 8007fe6:	6021      	str	r1, [r4, #0]
 8007fe8:	d04b      	beq.n	8008082 <_printf_i+0x1a6>
 8007fea:	4616      	mov	r6, r2
 8007fec:	fbb5 f1f3 	udiv	r1, r5, r3
 8007ff0:	fb03 5711 	mls	r7, r3, r1, r5
 8007ff4:	5dc7      	ldrb	r7, [r0, r7]
 8007ff6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007ffa:	462f      	mov	r7, r5
 8007ffc:	460d      	mov	r5, r1
 8007ffe:	42bb      	cmp	r3, r7
 8008000:	d9f4      	bls.n	8007fec <_printf_i+0x110>
 8008002:	2b08      	cmp	r3, #8
 8008004:	d10b      	bne.n	800801e <_printf_i+0x142>
 8008006:	6823      	ldr	r3, [r4, #0]
 8008008:	07df      	lsls	r7, r3, #31
 800800a:	d508      	bpl.n	800801e <_printf_i+0x142>
 800800c:	6923      	ldr	r3, [r4, #16]
 800800e:	6861      	ldr	r1, [r4, #4]
 8008010:	4299      	cmp	r1, r3
 8008012:	bfde      	ittt	le
 8008014:	2330      	movle	r3, #48	@ 0x30
 8008016:	f806 3c01 	strble.w	r3, [r6, #-1]
 800801a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800801e:	1b92      	subs	r2, r2, r6
 8008020:	6122      	str	r2, [r4, #16]
 8008022:	464b      	mov	r3, r9
 8008024:	aa03      	add	r2, sp, #12
 8008026:	4621      	mov	r1, r4
 8008028:	4640      	mov	r0, r8
 800802a:	f8cd a000 	str.w	sl, [sp]
 800802e:	f7ff fee3 	bl	8007df8 <_printf_common>
 8008032:	3001      	adds	r0, #1
 8008034:	d14a      	bne.n	80080cc <_printf_i+0x1f0>
 8008036:	f04f 30ff 	mov.w	r0, #4294967295
 800803a:	b004      	add	sp, #16
 800803c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008040:	6823      	ldr	r3, [r4, #0]
 8008042:	f043 0320 	orr.w	r3, r3, #32
 8008046:	6023      	str	r3, [r4, #0]
 8008048:	2778      	movs	r7, #120	@ 0x78
 800804a:	4832      	ldr	r0, [pc, #200]	@ (8008114 <_printf_i+0x238>)
 800804c:	6823      	ldr	r3, [r4, #0]
 800804e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008052:	061f      	lsls	r7, r3, #24
 8008054:	6831      	ldr	r1, [r6, #0]
 8008056:	f851 5b04 	ldr.w	r5, [r1], #4
 800805a:	d402      	bmi.n	8008062 <_printf_i+0x186>
 800805c:	065f      	lsls	r7, r3, #25
 800805e:	bf48      	it	mi
 8008060:	b2ad      	uxthmi	r5, r5
 8008062:	6031      	str	r1, [r6, #0]
 8008064:	07d9      	lsls	r1, r3, #31
 8008066:	bf44      	itt	mi
 8008068:	f043 0320 	orrmi.w	r3, r3, #32
 800806c:	6023      	strmi	r3, [r4, #0]
 800806e:	b11d      	cbz	r5, 8008078 <_printf_i+0x19c>
 8008070:	2310      	movs	r3, #16
 8008072:	e7ad      	b.n	8007fd0 <_printf_i+0xf4>
 8008074:	4826      	ldr	r0, [pc, #152]	@ (8008110 <_printf_i+0x234>)
 8008076:	e7e9      	b.n	800804c <_printf_i+0x170>
 8008078:	6823      	ldr	r3, [r4, #0]
 800807a:	f023 0320 	bic.w	r3, r3, #32
 800807e:	6023      	str	r3, [r4, #0]
 8008080:	e7f6      	b.n	8008070 <_printf_i+0x194>
 8008082:	4616      	mov	r6, r2
 8008084:	e7bd      	b.n	8008002 <_printf_i+0x126>
 8008086:	6833      	ldr	r3, [r6, #0]
 8008088:	6825      	ldr	r5, [r4, #0]
 800808a:	1d18      	adds	r0, r3, #4
 800808c:	6961      	ldr	r1, [r4, #20]
 800808e:	6030      	str	r0, [r6, #0]
 8008090:	062e      	lsls	r6, r5, #24
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	d501      	bpl.n	800809a <_printf_i+0x1be>
 8008096:	6019      	str	r1, [r3, #0]
 8008098:	e002      	b.n	80080a0 <_printf_i+0x1c4>
 800809a:	0668      	lsls	r0, r5, #25
 800809c:	d5fb      	bpl.n	8008096 <_printf_i+0x1ba>
 800809e:	8019      	strh	r1, [r3, #0]
 80080a0:	2300      	movs	r3, #0
 80080a2:	4616      	mov	r6, r2
 80080a4:	6123      	str	r3, [r4, #16]
 80080a6:	e7bc      	b.n	8008022 <_printf_i+0x146>
 80080a8:	6833      	ldr	r3, [r6, #0]
 80080aa:	2100      	movs	r1, #0
 80080ac:	1d1a      	adds	r2, r3, #4
 80080ae:	6032      	str	r2, [r6, #0]
 80080b0:	681e      	ldr	r6, [r3, #0]
 80080b2:	6862      	ldr	r2, [r4, #4]
 80080b4:	4630      	mov	r0, r6
 80080b6:	f000 f9ea 	bl	800848e <memchr>
 80080ba:	b108      	cbz	r0, 80080c0 <_printf_i+0x1e4>
 80080bc:	1b80      	subs	r0, r0, r6
 80080be:	6060      	str	r0, [r4, #4]
 80080c0:	6863      	ldr	r3, [r4, #4]
 80080c2:	6123      	str	r3, [r4, #16]
 80080c4:	2300      	movs	r3, #0
 80080c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080ca:	e7aa      	b.n	8008022 <_printf_i+0x146>
 80080cc:	6923      	ldr	r3, [r4, #16]
 80080ce:	4632      	mov	r2, r6
 80080d0:	4649      	mov	r1, r9
 80080d2:	4640      	mov	r0, r8
 80080d4:	47d0      	blx	sl
 80080d6:	3001      	adds	r0, #1
 80080d8:	d0ad      	beq.n	8008036 <_printf_i+0x15a>
 80080da:	6823      	ldr	r3, [r4, #0]
 80080dc:	079b      	lsls	r3, r3, #30
 80080de:	d413      	bmi.n	8008108 <_printf_i+0x22c>
 80080e0:	68e0      	ldr	r0, [r4, #12]
 80080e2:	9b03      	ldr	r3, [sp, #12]
 80080e4:	4298      	cmp	r0, r3
 80080e6:	bfb8      	it	lt
 80080e8:	4618      	movlt	r0, r3
 80080ea:	e7a6      	b.n	800803a <_printf_i+0x15e>
 80080ec:	2301      	movs	r3, #1
 80080ee:	4632      	mov	r2, r6
 80080f0:	4649      	mov	r1, r9
 80080f2:	4640      	mov	r0, r8
 80080f4:	47d0      	blx	sl
 80080f6:	3001      	adds	r0, #1
 80080f8:	d09d      	beq.n	8008036 <_printf_i+0x15a>
 80080fa:	3501      	adds	r5, #1
 80080fc:	68e3      	ldr	r3, [r4, #12]
 80080fe:	9903      	ldr	r1, [sp, #12]
 8008100:	1a5b      	subs	r3, r3, r1
 8008102:	42ab      	cmp	r3, r5
 8008104:	dcf2      	bgt.n	80080ec <_printf_i+0x210>
 8008106:	e7eb      	b.n	80080e0 <_printf_i+0x204>
 8008108:	2500      	movs	r5, #0
 800810a:	f104 0619 	add.w	r6, r4, #25
 800810e:	e7f5      	b.n	80080fc <_printf_i+0x220>
 8008110:	0800a882 	.word	0x0800a882
 8008114:	0800a893 	.word	0x0800a893

08008118 <std>:
 8008118:	2300      	movs	r3, #0
 800811a:	b510      	push	{r4, lr}
 800811c:	4604      	mov	r4, r0
 800811e:	6083      	str	r3, [r0, #8]
 8008120:	8181      	strh	r1, [r0, #12]
 8008122:	4619      	mov	r1, r3
 8008124:	6643      	str	r3, [r0, #100]	@ 0x64
 8008126:	81c2      	strh	r2, [r0, #14]
 8008128:	2208      	movs	r2, #8
 800812a:	6183      	str	r3, [r0, #24]
 800812c:	e9c0 3300 	strd	r3, r3, [r0]
 8008130:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008134:	305c      	adds	r0, #92	@ 0x5c
 8008136:	f000 f92a 	bl	800838e <memset>
 800813a:	4b0d      	ldr	r3, [pc, #52]	@ (8008170 <std+0x58>)
 800813c:	6224      	str	r4, [r4, #32]
 800813e:	6263      	str	r3, [r4, #36]	@ 0x24
 8008140:	4b0c      	ldr	r3, [pc, #48]	@ (8008174 <std+0x5c>)
 8008142:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008144:	4b0c      	ldr	r3, [pc, #48]	@ (8008178 <std+0x60>)
 8008146:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008148:	4b0c      	ldr	r3, [pc, #48]	@ (800817c <std+0x64>)
 800814a:	6323      	str	r3, [r4, #48]	@ 0x30
 800814c:	4b0c      	ldr	r3, [pc, #48]	@ (8008180 <std+0x68>)
 800814e:	429c      	cmp	r4, r3
 8008150:	d006      	beq.n	8008160 <std+0x48>
 8008152:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008156:	4294      	cmp	r4, r2
 8008158:	d002      	beq.n	8008160 <std+0x48>
 800815a:	33d0      	adds	r3, #208	@ 0xd0
 800815c:	429c      	cmp	r4, r3
 800815e:	d105      	bne.n	800816c <std+0x54>
 8008160:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008168:	f000 b98e 	b.w	8008488 <__retarget_lock_init_recursive>
 800816c:	bd10      	pop	{r4, pc}
 800816e:	bf00      	nop
 8008170:	08008309 	.word	0x08008309
 8008174:	0800832b 	.word	0x0800832b
 8008178:	08008363 	.word	0x08008363
 800817c:	08008387 	.word	0x08008387
 8008180:	20000440 	.word	0x20000440

08008184 <stdio_exit_handler>:
 8008184:	4a02      	ldr	r2, [pc, #8]	@ (8008190 <stdio_exit_handler+0xc>)
 8008186:	4903      	ldr	r1, [pc, #12]	@ (8008194 <stdio_exit_handler+0x10>)
 8008188:	4803      	ldr	r0, [pc, #12]	@ (8008198 <stdio_exit_handler+0x14>)
 800818a:	f000 b869 	b.w	8008260 <_fwalk_sglue>
 800818e:	bf00      	nop
 8008190:	2000000c 	.word	0x2000000c
 8008194:	08009e29 	.word	0x08009e29
 8008198:	2000001c 	.word	0x2000001c

0800819c <cleanup_stdio>:
 800819c:	6841      	ldr	r1, [r0, #4]
 800819e:	4b0c      	ldr	r3, [pc, #48]	@ (80081d0 <cleanup_stdio+0x34>)
 80081a0:	4299      	cmp	r1, r3
 80081a2:	b510      	push	{r4, lr}
 80081a4:	4604      	mov	r4, r0
 80081a6:	d001      	beq.n	80081ac <cleanup_stdio+0x10>
 80081a8:	f001 fe3e 	bl	8009e28 <_fflush_r>
 80081ac:	68a1      	ldr	r1, [r4, #8]
 80081ae:	4b09      	ldr	r3, [pc, #36]	@ (80081d4 <cleanup_stdio+0x38>)
 80081b0:	4299      	cmp	r1, r3
 80081b2:	d002      	beq.n	80081ba <cleanup_stdio+0x1e>
 80081b4:	4620      	mov	r0, r4
 80081b6:	f001 fe37 	bl	8009e28 <_fflush_r>
 80081ba:	68e1      	ldr	r1, [r4, #12]
 80081bc:	4b06      	ldr	r3, [pc, #24]	@ (80081d8 <cleanup_stdio+0x3c>)
 80081be:	4299      	cmp	r1, r3
 80081c0:	d004      	beq.n	80081cc <cleanup_stdio+0x30>
 80081c2:	4620      	mov	r0, r4
 80081c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081c8:	f001 be2e 	b.w	8009e28 <_fflush_r>
 80081cc:	bd10      	pop	{r4, pc}
 80081ce:	bf00      	nop
 80081d0:	20000440 	.word	0x20000440
 80081d4:	200004a8 	.word	0x200004a8
 80081d8:	20000510 	.word	0x20000510

080081dc <global_stdio_init.part.0>:
 80081dc:	b510      	push	{r4, lr}
 80081de:	4b0b      	ldr	r3, [pc, #44]	@ (800820c <global_stdio_init.part.0+0x30>)
 80081e0:	2104      	movs	r1, #4
 80081e2:	4c0b      	ldr	r4, [pc, #44]	@ (8008210 <global_stdio_init.part.0+0x34>)
 80081e4:	4a0b      	ldr	r2, [pc, #44]	@ (8008214 <global_stdio_init.part.0+0x38>)
 80081e6:	4620      	mov	r0, r4
 80081e8:	601a      	str	r2, [r3, #0]
 80081ea:	2200      	movs	r2, #0
 80081ec:	f7ff ff94 	bl	8008118 <std>
 80081f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80081f4:	2201      	movs	r2, #1
 80081f6:	2109      	movs	r1, #9
 80081f8:	f7ff ff8e 	bl	8008118 <std>
 80081fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008200:	2202      	movs	r2, #2
 8008202:	2112      	movs	r1, #18
 8008204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008208:	f7ff bf86 	b.w	8008118 <std>
 800820c:	20000578 	.word	0x20000578
 8008210:	20000440 	.word	0x20000440
 8008214:	08008185 	.word	0x08008185

08008218 <__sfp_lock_acquire>:
 8008218:	4801      	ldr	r0, [pc, #4]	@ (8008220 <__sfp_lock_acquire+0x8>)
 800821a:	f000 b936 	b.w	800848a <__retarget_lock_acquire_recursive>
 800821e:	bf00      	nop
 8008220:	20000581 	.word	0x20000581

08008224 <__sfp_lock_release>:
 8008224:	4801      	ldr	r0, [pc, #4]	@ (800822c <__sfp_lock_release+0x8>)
 8008226:	f000 b931 	b.w	800848c <__retarget_lock_release_recursive>
 800822a:	bf00      	nop
 800822c:	20000581 	.word	0x20000581

08008230 <__sinit>:
 8008230:	b510      	push	{r4, lr}
 8008232:	4604      	mov	r4, r0
 8008234:	f7ff fff0 	bl	8008218 <__sfp_lock_acquire>
 8008238:	6a23      	ldr	r3, [r4, #32]
 800823a:	b11b      	cbz	r3, 8008244 <__sinit+0x14>
 800823c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008240:	f7ff bff0 	b.w	8008224 <__sfp_lock_release>
 8008244:	4b04      	ldr	r3, [pc, #16]	@ (8008258 <__sinit+0x28>)
 8008246:	6223      	str	r3, [r4, #32]
 8008248:	4b04      	ldr	r3, [pc, #16]	@ (800825c <__sinit+0x2c>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d1f5      	bne.n	800823c <__sinit+0xc>
 8008250:	f7ff ffc4 	bl	80081dc <global_stdio_init.part.0>
 8008254:	e7f2      	b.n	800823c <__sinit+0xc>
 8008256:	bf00      	nop
 8008258:	0800819d 	.word	0x0800819d
 800825c:	20000578 	.word	0x20000578

08008260 <_fwalk_sglue>:
 8008260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008264:	4607      	mov	r7, r0
 8008266:	4688      	mov	r8, r1
 8008268:	4614      	mov	r4, r2
 800826a:	2600      	movs	r6, #0
 800826c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008270:	f1b9 0901 	subs.w	r9, r9, #1
 8008274:	d505      	bpl.n	8008282 <_fwalk_sglue+0x22>
 8008276:	6824      	ldr	r4, [r4, #0]
 8008278:	2c00      	cmp	r4, #0
 800827a:	d1f7      	bne.n	800826c <_fwalk_sglue+0xc>
 800827c:	4630      	mov	r0, r6
 800827e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008282:	89ab      	ldrh	r3, [r5, #12]
 8008284:	2b01      	cmp	r3, #1
 8008286:	d907      	bls.n	8008298 <_fwalk_sglue+0x38>
 8008288:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800828c:	3301      	adds	r3, #1
 800828e:	d003      	beq.n	8008298 <_fwalk_sglue+0x38>
 8008290:	4629      	mov	r1, r5
 8008292:	4638      	mov	r0, r7
 8008294:	47c0      	blx	r8
 8008296:	4306      	orrs	r6, r0
 8008298:	3568      	adds	r5, #104	@ 0x68
 800829a:	e7e9      	b.n	8008270 <_fwalk_sglue+0x10>

0800829c <sniprintf>:
 800829c:	b40c      	push	{r2, r3}
 800829e:	4b19      	ldr	r3, [pc, #100]	@ (8008304 <sniprintf+0x68>)
 80082a0:	b530      	push	{r4, r5, lr}
 80082a2:	1e0c      	subs	r4, r1, #0
 80082a4:	b09d      	sub	sp, #116	@ 0x74
 80082a6:	681d      	ldr	r5, [r3, #0]
 80082a8:	da08      	bge.n	80082bc <sniprintf+0x20>
 80082aa:	238b      	movs	r3, #139	@ 0x8b
 80082ac:	f04f 30ff 	mov.w	r0, #4294967295
 80082b0:	602b      	str	r3, [r5, #0]
 80082b2:	b01d      	add	sp, #116	@ 0x74
 80082b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80082b8:	b002      	add	sp, #8
 80082ba:	4770      	bx	lr
 80082bc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80082c0:	9002      	str	r0, [sp, #8]
 80082c2:	9006      	str	r0, [sp, #24]
 80082c4:	a902      	add	r1, sp, #8
 80082c6:	f8ad 3014 	strh.w	r3, [sp, #20]
 80082ca:	f04f 0300 	mov.w	r3, #0
 80082ce:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80082d0:	4628      	mov	r0, r5
 80082d2:	931b      	str	r3, [sp, #108]	@ 0x6c
 80082d4:	bf14      	ite	ne
 80082d6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80082da:	4623      	moveq	r3, r4
 80082dc:	9304      	str	r3, [sp, #16]
 80082de:	9307      	str	r3, [sp, #28]
 80082e0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80082e4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80082e8:	ab21      	add	r3, sp, #132	@ 0x84
 80082ea:	9301      	str	r3, [sp, #4]
 80082ec:	f001 fc1c 	bl	8009b28 <_svfiprintf_r>
 80082f0:	1c43      	adds	r3, r0, #1
 80082f2:	bfbc      	itt	lt
 80082f4:	238b      	movlt	r3, #139	@ 0x8b
 80082f6:	602b      	strlt	r3, [r5, #0]
 80082f8:	2c00      	cmp	r4, #0
 80082fa:	d0da      	beq.n	80082b2 <sniprintf+0x16>
 80082fc:	9b02      	ldr	r3, [sp, #8]
 80082fe:	2200      	movs	r2, #0
 8008300:	701a      	strb	r2, [r3, #0]
 8008302:	e7d6      	b.n	80082b2 <sniprintf+0x16>
 8008304:	20000018 	.word	0x20000018

08008308 <__sread>:
 8008308:	b510      	push	{r4, lr}
 800830a:	460c      	mov	r4, r1
 800830c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008310:	f000 f86c 	bl	80083ec <_read_r>
 8008314:	2800      	cmp	r0, #0
 8008316:	bfab      	itete	ge
 8008318:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800831a:	89a3      	ldrhlt	r3, [r4, #12]
 800831c:	181b      	addge	r3, r3, r0
 800831e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008322:	bfac      	ite	ge
 8008324:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008326:	81a3      	strhlt	r3, [r4, #12]
 8008328:	bd10      	pop	{r4, pc}

0800832a <__swrite>:
 800832a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800832e:	461f      	mov	r7, r3
 8008330:	898b      	ldrh	r3, [r1, #12]
 8008332:	4605      	mov	r5, r0
 8008334:	460c      	mov	r4, r1
 8008336:	05db      	lsls	r3, r3, #23
 8008338:	4616      	mov	r6, r2
 800833a:	d505      	bpl.n	8008348 <__swrite+0x1e>
 800833c:	2302      	movs	r3, #2
 800833e:	2200      	movs	r2, #0
 8008340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008344:	f000 f840 	bl	80083c8 <_lseek_r>
 8008348:	89a3      	ldrh	r3, [r4, #12]
 800834a:	4632      	mov	r2, r6
 800834c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008350:	4628      	mov	r0, r5
 8008352:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008356:	81a3      	strh	r3, [r4, #12]
 8008358:	463b      	mov	r3, r7
 800835a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800835e:	f000 b857 	b.w	8008410 <_write_r>

08008362 <__sseek>:
 8008362:	b510      	push	{r4, lr}
 8008364:	460c      	mov	r4, r1
 8008366:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800836a:	f000 f82d 	bl	80083c8 <_lseek_r>
 800836e:	1c43      	adds	r3, r0, #1
 8008370:	89a3      	ldrh	r3, [r4, #12]
 8008372:	bf15      	itete	ne
 8008374:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008376:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800837a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800837e:	81a3      	strheq	r3, [r4, #12]
 8008380:	bf18      	it	ne
 8008382:	81a3      	strhne	r3, [r4, #12]
 8008384:	bd10      	pop	{r4, pc}

08008386 <__sclose>:
 8008386:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800838a:	f000 b80d 	b.w	80083a8 <_close_r>

0800838e <memset>:
 800838e:	4402      	add	r2, r0
 8008390:	4603      	mov	r3, r0
 8008392:	4293      	cmp	r3, r2
 8008394:	d100      	bne.n	8008398 <memset+0xa>
 8008396:	4770      	bx	lr
 8008398:	f803 1b01 	strb.w	r1, [r3], #1
 800839c:	e7f9      	b.n	8008392 <memset+0x4>
	...

080083a0 <_localeconv_r>:
 80083a0:	4800      	ldr	r0, [pc, #0]	@ (80083a4 <_localeconv_r+0x4>)
 80083a2:	4770      	bx	lr
 80083a4:	20000158 	.word	0x20000158

080083a8 <_close_r>:
 80083a8:	b538      	push	{r3, r4, r5, lr}
 80083aa:	2300      	movs	r3, #0
 80083ac:	4d05      	ldr	r5, [pc, #20]	@ (80083c4 <_close_r+0x1c>)
 80083ae:	4604      	mov	r4, r0
 80083b0:	4608      	mov	r0, r1
 80083b2:	602b      	str	r3, [r5, #0]
 80083b4:	f7f9 ff21 	bl	80021fa <_close>
 80083b8:	1c43      	adds	r3, r0, #1
 80083ba:	d102      	bne.n	80083c2 <_close_r+0x1a>
 80083bc:	682b      	ldr	r3, [r5, #0]
 80083be:	b103      	cbz	r3, 80083c2 <_close_r+0x1a>
 80083c0:	6023      	str	r3, [r4, #0]
 80083c2:	bd38      	pop	{r3, r4, r5, pc}
 80083c4:	2000057c 	.word	0x2000057c

080083c8 <_lseek_r>:
 80083c8:	b538      	push	{r3, r4, r5, lr}
 80083ca:	4604      	mov	r4, r0
 80083cc:	4d06      	ldr	r5, [pc, #24]	@ (80083e8 <_lseek_r+0x20>)
 80083ce:	4608      	mov	r0, r1
 80083d0:	4611      	mov	r1, r2
 80083d2:	2200      	movs	r2, #0
 80083d4:	602a      	str	r2, [r5, #0]
 80083d6:	461a      	mov	r2, r3
 80083d8:	f7f9 ff36 	bl	8002248 <_lseek>
 80083dc:	1c43      	adds	r3, r0, #1
 80083de:	d102      	bne.n	80083e6 <_lseek_r+0x1e>
 80083e0:	682b      	ldr	r3, [r5, #0]
 80083e2:	b103      	cbz	r3, 80083e6 <_lseek_r+0x1e>
 80083e4:	6023      	str	r3, [r4, #0]
 80083e6:	bd38      	pop	{r3, r4, r5, pc}
 80083e8:	2000057c 	.word	0x2000057c

080083ec <_read_r>:
 80083ec:	b538      	push	{r3, r4, r5, lr}
 80083ee:	4604      	mov	r4, r0
 80083f0:	4d06      	ldr	r5, [pc, #24]	@ (800840c <_read_r+0x20>)
 80083f2:	4608      	mov	r0, r1
 80083f4:	4611      	mov	r1, r2
 80083f6:	2200      	movs	r2, #0
 80083f8:	602a      	str	r2, [r5, #0]
 80083fa:	461a      	mov	r2, r3
 80083fc:	f7f9 fec4 	bl	8002188 <_read>
 8008400:	1c43      	adds	r3, r0, #1
 8008402:	d102      	bne.n	800840a <_read_r+0x1e>
 8008404:	682b      	ldr	r3, [r5, #0]
 8008406:	b103      	cbz	r3, 800840a <_read_r+0x1e>
 8008408:	6023      	str	r3, [r4, #0]
 800840a:	bd38      	pop	{r3, r4, r5, pc}
 800840c:	2000057c 	.word	0x2000057c

08008410 <_write_r>:
 8008410:	b538      	push	{r3, r4, r5, lr}
 8008412:	4604      	mov	r4, r0
 8008414:	4d06      	ldr	r5, [pc, #24]	@ (8008430 <_write_r+0x20>)
 8008416:	4608      	mov	r0, r1
 8008418:	4611      	mov	r1, r2
 800841a:	2200      	movs	r2, #0
 800841c:	602a      	str	r2, [r5, #0]
 800841e:	461a      	mov	r2, r3
 8008420:	f7f9 fecf 	bl	80021c2 <_write>
 8008424:	1c43      	adds	r3, r0, #1
 8008426:	d102      	bne.n	800842e <_write_r+0x1e>
 8008428:	682b      	ldr	r3, [r5, #0]
 800842a:	b103      	cbz	r3, 800842e <_write_r+0x1e>
 800842c:	6023      	str	r3, [r4, #0]
 800842e:	bd38      	pop	{r3, r4, r5, pc}
 8008430:	2000057c 	.word	0x2000057c

08008434 <__errno>:
 8008434:	4b01      	ldr	r3, [pc, #4]	@ (800843c <__errno+0x8>)
 8008436:	6818      	ldr	r0, [r3, #0]
 8008438:	4770      	bx	lr
 800843a:	bf00      	nop
 800843c:	20000018 	.word	0x20000018

08008440 <__libc_init_array>:
 8008440:	b570      	push	{r4, r5, r6, lr}
 8008442:	4d0d      	ldr	r5, [pc, #52]	@ (8008478 <__libc_init_array+0x38>)
 8008444:	2600      	movs	r6, #0
 8008446:	4c0d      	ldr	r4, [pc, #52]	@ (800847c <__libc_init_array+0x3c>)
 8008448:	1b64      	subs	r4, r4, r5
 800844a:	10a4      	asrs	r4, r4, #2
 800844c:	42a6      	cmp	r6, r4
 800844e:	d109      	bne.n	8008464 <__libc_init_array+0x24>
 8008450:	4d0b      	ldr	r5, [pc, #44]	@ (8008480 <__libc_init_array+0x40>)
 8008452:	2600      	movs	r6, #0
 8008454:	4c0b      	ldr	r4, [pc, #44]	@ (8008484 <__libc_init_array+0x44>)
 8008456:	f002 f98b 	bl	800a770 <_init>
 800845a:	1b64      	subs	r4, r4, r5
 800845c:	10a4      	asrs	r4, r4, #2
 800845e:	42a6      	cmp	r6, r4
 8008460:	d105      	bne.n	800846e <__libc_init_array+0x2e>
 8008462:	bd70      	pop	{r4, r5, r6, pc}
 8008464:	f855 3b04 	ldr.w	r3, [r5], #4
 8008468:	3601      	adds	r6, #1
 800846a:	4798      	blx	r3
 800846c:	e7ee      	b.n	800844c <__libc_init_array+0xc>
 800846e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008472:	3601      	adds	r6, #1
 8008474:	4798      	blx	r3
 8008476:	e7f2      	b.n	800845e <__libc_init_array+0x1e>
 8008478:	0800ac00 	.word	0x0800ac00
 800847c:	0800ac00 	.word	0x0800ac00
 8008480:	0800ac00 	.word	0x0800ac00
 8008484:	0800ac04 	.word	0x0800ac04

08008488 <__retarget_lock_init_recursive>:
 8008488:	4770      	bx	lr

0800848a <__retarget_lock_acquire_recursive>:
 800848a:	4770      	bx	lr

0800848c <__retarget_lock_release_recursive>:
 800848c:	4770      	bx	lr

0800848e <memchr>:
 800848e:	b2c9      	uxtb	r1, r1
 8008490:	4603      	mov	r3, r0
 8008492:	4402      	add	r2, r0
 8008494:	b510      	push	{r4, lr}
 8008496:	4293      	cmp	r3, r2
 8008498:	4618      	mov	r0, r3
 800849a:	d101      	bne.n	80084a0 <memchr+0x12>
 800849c:	2000      	movs	r0, #0
 800849e:	e003      	b.n	80084a8 <memchr+0x1a>
 80084a0:	7804      	ldrb	r4, [r0, #0]
 80084a2:	3301      	adds	r3, #1
 80084a4:	428c      	cmp	r4, r1
 80084a6:	d1f6      	bne.n	8008496 <memchr+0x8>
 80084a8:	bd10      	pop	{r4, pc}

080084aa <quorem>:
 80084aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ae:	6903      	ldr	r3, [r0, #16]
 80084b0:	4607      	mov	r7, r0
 80084b2:	690c      	ldr	r4, [r1, #16]
 80084b4:	42a3      	cmp	r3, r4
 80084b6:	f2c0 8083 	blt.w	80085c0 <quorem+0x116>
 80084ba:	3c01      	subs	r4, #1
 80084bc:	f100 0514 	add.w	r5, r0, #20
 80084c0:	f101 0814 	add.w	r8, r1, #20
 80084c4:	00a3      	lsls	r3, r4, #2
 80084c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80084ca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80084ce:	9300      	str	r3, [sp, #0]
 80084d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80084d4:	9301      	str	r3, [sp, #4]
 80084d6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80084da:	3301      	adds	r3, #1
 80084dc:	429a      	cmp	r2, r3
 80084de:	fbb2 f6f3 	udiv	r6, r2, r3
 80084e2:	d331      	bcc.n	8008548 <quorem+0x9e>
 80084e4:	f04f 0a00 	mov.w	sl, #0
 80084e8:	46c4      	mov	ip, r8
 80084ea:	46ae      	mov	lr, r5
 80084ec:	46d3      	mov	fp, sl
 80084ee:	f85c 3b04 	ldr.w	r3, [ip], #4
 80084f2:	b298      	uxth	r0, r3
 80084f4:	45e1      	cmp	r9, ip
 80084f6:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80084fa:	fb06 a000 	mla	r0, r6, r0, sl
 80084fe:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8008502:	b280      	uxth	r0, r0
 8008504:	fb06 2303 	mla	r3, r6, r3, r2
 8008508:	f8de 2000 	ldr.w	r2, [lr]
 800850c:	b292      	uxth	r2, r2
 800850e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008512:	eba2 0200 	sub.w	r2, r2, r0
 8008516:	b29b      	uxth	r3, r3
 8008518:	f8de 0000 	ldr.w	r0, [lr]
 800851c:	445a      	add	r2, fp
 800851e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008522:	b292      	uxth	r2, r2
 8008524:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008528:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800852c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008530:	f84e 2b04 	str.w	r2, [lr], #4
 8008534:	d2db      	bcs.n	80084ee <quorem+0x44>
 8008536:	9b00      	ldr	r3, [sp, #0]
 8008538:	58eb      	ldr	r3, [r5, r3]
 800853a:	b92b      	cbnz	r3, 8008548 <quorem+0x9e>
 800853c:	9b01      	ldr	r3, [sp, #4]
 800853e:	3b04      	subs	r3, #4
 8008540:	429d      	cmp	r5, r3
 8008542:	461a      	mov	r2, r3
 8008544:	d330      	bcc.n	80085a8 <quorem+0xfe>
 8008546:	613c      	str	r4, [r7, #16]
 8008548:	4638      	mov	r0, r7
 800854a:	f001 f985 	bl	8009858 <__mcmp>
 800854e:	2800      	cmp	r0, #0
 8008550:	db26      	blt.n	80085a0 <quorem+0xf6>
 8008552:	4629      	mov	r1, r5
 8008554:	2000      	movs	r0, #0
 8008556:	f858 2b04 	ldr.w	r2, [r8], #4
 800855a:	f8d1 c000 	ldr.w	ip, [r1]
 800855e:	fa1f fe82 	uxth.w	lr, r2
 8008562:	45c1      	cmp	r9, r8
 8008564:	fa1f f38c 	uxth.w	r3, ip
 8008568:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800856c:	eba3 030e 	sub.w	r3, r3, lr
 8008570:	4403      	add	r3, r0
 8008572:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008576:	b29b      	uxth	r3, r3
 8008578:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800857c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008580:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008584:	f841 3b04 	str.w	r3, [r1], #4
 8008588:	d2e5      	bcs.n	8008556 <quorem+0xac>
 800858a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800858e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008592:	b922      	cbnz	r2, 800859e <quorem+0xf4>
 8008594:	3b04      	subs	r3, #4
 8008596:	429d      	cmp	r5, r3
 8008598:	461a      	mov	r2, r3
 800859a:	d30b      	bcc.n	80085b4 <quorem+0x10a>
 800859c:	613c      	str	r4, [r7, #16]
 800859e:	3601      	adds	r6, #1
 80085a0:	4630      	mov	r0, r6
 80085a2:	b003      	add	sp, #12
 80085a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085a8:	6812      	ldr	r2, [r2, #0]
 80085aa:	3b04      	subs	r3, #4
 80085ac:	2a00      	cmp	r2, #0
 80085ae:	d1ca      	bne.n	8008546 <quorem+0x9c>
 80085b0:	3c01      	subs	r4, #1
 80085b2:	e7c5      	b.n	8008540 <quorem+0x96>
 80085b4:	6812      	ldr	r2, [r2, #0]
 80085b6:	3b04      	subs	r3, #4
 80085b8:	2a00      	cmp	r2, #0
 80085ba:	d1ef      	bne.n	800859c <quorem+0xf2>
 80085bc:	3c01      	subs	r4, #1
 80085be:	e7ea      	b.n	8008596 <quorem+0xec>
 80085c0:	2000      	movs	r0, #0
 80085c2:	e7ee      	b.n	80085a2 <quorem+0xf8>
 80085c4:	0000      	movs	r0, r0
	...

080085c8 <_dtoa_r>:
 80085c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085cc:	69c7      	ldr	r7, [r0, #28]
 80085ce:	b097      	sub	sp, #92	@ 0x5c
 80085d0:	4681      	mov	r9, r0
 80085d2:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80085d4:	9107      	str	r1, [sp, #28]
 80085d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80085d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80085da:	ec55 4b10 	vmov	r4, r5, d0
 80085de:	ed8d 0b04 	vstr	d0, [sp, #16]
 80085e2:	b97f      	cbnz	r7, 8008604 <_dtoa_r+0x3c>
 80085e4:	2010      	movs	r0, #16
 80085e6:	f000 fe0b 	bl	8009200 <malloc>
 80085ea:	4602      	mov	r2, r0
 80085ec:	f8c9 001c 	str.w	r0, [r9, #28]
 80085f0:	b920      	cbnz	r0, 80085fc <_dtoa_r+0x34>
 80085f2:	4ba9      	ldr	r3, [pc, #676]	@ (8008898 <_dtoa_r+0x2d0>)
 80085f4:	21ef      	movs	r1, #239	@ 0xef
 80085f6:	48a9      	ldr	r0, [pc, #676]	@ (800889c <_dtoa_r+0x2d4>)
 80085f8:	f001 fc76 	bl	8009ee8 <__assert_func>
 80085fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008600:	6007      	str	r7, [r0, #0]
 8008602:	60c7      	str	r7, [r0, #12]
 8008604:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008608:	6819      	ldr	r1, [r3, #0]
 800860a:	b159      	cbz	r1, 8008624 <_dtoa_r+0x5c>
 800860c:	685a      	ldr	r2, [r3, #4]
 800860e:	2301      	movs	r3, #1
 8008610:	4648      	mov	r0, r9
 8008612:	4093      	lsls	r3, r2
 8008614:	604a      	str	r2, [r1, #4]
 8008616:	608b      	str	r3, [r1, #8]
 8008618:	f000 fee8 	bl	80093ec <_Bfree>
 800861c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008620:	2200      	movs	r2, #0
 8008622:	601a      	str	r2, [r3, #0]
 8008624:	1e2b      	subs	r3, r5, #0
 8008626:	bfb7      	itett	lt
 8008628:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800862c:	2300      	movge	r3, #0
 800862e:	2201      	movlt	r2, #1
 8008630:	9305      	strlt	r3, [sp, #20]
 8008632:	bfa8      	it	ge
 8008634:	6033      	strge	r3, [r6, #0]
 8008636:	9f05      	ldr	r7, [sp, #20]
 8008638:	4b99      	ldr	r3, [pc, #612]	@ (80088a0 <_dtoa_r+0x2d8>)
 800863a:	bfb8      	it	lt
 800863c:	6032      	strlt	r2, [r6, #0]
 800863e:	43bb      	bics	r3, r7
 8008640:	d112      	bne.n	8008668 <_dtoa_r+0xa0>
 8008642:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008646:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008648:	6013      	str	r3, [r2, #0]
 800864a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800864e:	4323      	orrs	r3, r4
 8008650:	f000 855a 	beq.w	8009108 <_dtoa_r+0xb40>
 8008654:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008656:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80088b4 <_dtoa_r+0x2ec>
 800865a:	2b00      	cmp	r3, #0
 800865c:	f000 855c 	beq.w	8009118 <_dtoa_r+0xb50>
 8008660:	f10a 0303 	add.w	r3, sl, #3
 8008664:	f000 bd56 	b.w	8009114 <_dtoa_r+0xb4c>
 8008668:	ed9d 7b04 	vldr	d7, [sp, #16]
 800866c:	2200      	movs	r2, #0
 800866e:	2300      	movs	r3, #0
 8008670:	ec51 0b17 	vmov	r0, r1, d7
 8008674:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008678:	f7f8 fa3a 	bl	8000af0 <__aeabi_dcmpeq>
 800867c:	4680      	mov	r8, r0
 800867e:	b158      	cbz	r0, 8008698 <_dtoa_r+0xd0>
 8008680:	2301      	movs	r3, #1
 8008682:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008684:	6013      	str	r3, [r2, #0]
 8008686:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008688:	b113      	cbz	r3, 8008690 <_dtoa_r+0xc8>
 800868a:	4b86      	ldr	r3, [pc, #536]	@ (80088a4 <_dtoa_r+0x2dc>)
 800868c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800868e:	6013      	str	r3, [r2, #0]
 8008690:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80088b8 <_dtoa_r+0x2f0>
 8008694:	f000 bd40 	b.w	8009118 <_dtoa_r+0xb50>
 8008698:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800869c:	aa14      	add	r2, sp, #80	@ 0x50
 800869e:	a915      	add	r1, sp, #84	@ 0x54
 80086a0:	4648      	mov	r0, r9
 80086a2:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80086a6:	f001 f98b 	bl	80099c0 <__d2b>
 80086aa:	9002      	str	r0, [sp, #8]
 80086ac:	2e00      	cmp	r6, #0
 80086ae:	d076      	beq.n	800879e <_dtoa_r+0x1d6>
 80086b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086b2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80086b6:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80086ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086be:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80086c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80086c6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80086ca:	4619      	mov	r1, r3
 80086cc:	2200      	movs	r2, #0
 80086ce:	4b76      	ldr	r3, [pc, #472]	@ (80088a8 <_dtoa_r+0x2e0>)
 80086d0:	f7f7 fdee 	bl	80002b0 <__aeabi_dsub>
 80086d4:	a36a      	add	r3, pc, #424	@ (adr r3, 8008880 <_dtoa_r+0x2b8>)
 80086d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086da:	f7f7 ffa1 	bl	8000620 <__aeabi_dmul>
 80086de:	a36a      	add	r3, pc, #424	@ (adr r3, 8008888 <_dtoa_r+0x2c0>)
 80086e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e4:	f7f7 fde6 	bl	80002b4 <__adddf3>
 80086e8:	4604      	mov	r4, r0
 80086ea:	460d      	mov	r5, r1
 80086ec:	4630      	mov	r0, r6
 80086ee:	f7f7 ff2d 	bl	800054c <__aeabi_i2d>
 80086f2:	a367      	add	r3, pc, #412	@ (adr r3, 8008890 <_dtoa_r+0x2c8>)
 80086f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f8:	f7f7 ff92 	bl	8000620 <__aeabi_dmul>
 80086fc:	4602      	mov	r2, r0
 80086fe:	460b      	mov	r3, r1
 8008700:	4620      	mov	r0, r4
 8008702:	4629      	mov	r1, r5
 8008704:	f7f7 fdd6 	bl	80002b4 <__adddf3>
 8008708:	4604      	mov	r4, r0
 800870a:	460d      	mov	r5, r1
 800870c:	f7f8 fa38 	bl	8000b80 <__aeabi_d2iz>
 8008710:	2200      	movs	r2, #0
 8008712:	4607      	mov	r7, r0
 8008714:	2300      	movs	r3, #0
 8008716:	4620      	mov	r0, r4
 8008718:	4629      	mov	r1, r5
 800871a:	f7f8 f9f3 	bl	8000b04 <__aeabi_dcmplt>
 800871e:	b140      	cbz	r0, 8008732 <_dtoa_r+0x16a>
 8008720:	4638      	mov	r0, r7
 8008722:	f7f7 ff13 	bl	800054c <__aeabi_i2d>
 8008726:	4622      	mov	r2, r4
 8008728:	462b      	mov	r3, r5
 800872a:	f7f8 f9e1 	bl	8000af0 <__aeabi_dcmpeq>
 800872e:	b900      	cbnz	r0, 8008732 <_dtoa_r+0x16a>
 8008730:	3f01      	subs	r7, #1
 8008732:	2f16      	cmp	r7, #22
 8008734:	d852      	bhi.n	80087dc <_dtoa_r+0x214>
 8008736:	4b5d      	ldr	r3, [pc, #372]	@ (80088ac <_dtoa_r+0x2e4>)
 8008738:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800873c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008744:	f7f8 f9de 	bl	8000b04 <__aeabi_dcmplt>
 8008748:	2800      	cmp	r0, #0
 800874a:	d049      	beq.n	80087e0 <_dtoa_r+0x218>
 800874c:	3f01      	subs	r7, #1
 800874e:	2300      	movs	r3, #0
 8008750:	9310      	str	r3, [sp, #64]	@ 0x40
 8008752:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008754:	1b9b      	subs	r3, r3, r6
 8008756:	1e5a      	subs	r2, r3, #1
 8008758:	bf4c      	ite	mi
 800875a:	f1c3 0301 	rsbmi	r3, r3, #1
 800875e:	2300      	movpl	r3, #0
 8008760:	9206      	str	r2, [sp, #24]
 8008762:	bf45      	ittet	mi
 8008764:	9300      	strmi	r3, [sp, #0]
 8008766:	2300      	movmi	r3, #0
 8008768:	9300      	strpl	r3, [sp, #0]
 800876a:	9306      	strmi	r3, [sp, #24]
 800876c:	2f00      	cmp	r7, #0
 800876e:	db39      	blt.n	80087e4 <_dtoa_r+0x21c>
 8008770:	9b06      	ldr	r3, [sp, #24]
 8008772:	970d      	str	r7, [sp, #52]	@ 0x34
 8008774:	443b      	add	r3, r7
 8008776:	9306      	str	r3, [sp, #24]
 8008778:	2300      	movs	r3, #0
 800877a:	9308      	str	r3, [sp, #32]
 800877c:	9b07      	ldr	r3, [sp, #28]
 800877e:	2b09      	cmp	r3, #9
 8008780:	d863      	bhi.n	800884a <_dtoa_r+0x282>
 8008782:	2b05      	cmp	r3, #5
 8008784:	bfc5      	ittet	gt
 8008786:	3b04      	subgt	r3, #4
 8008788:	2400      	movgt	r4, #0
 800878a:	2401      	movle	r4, #1
 800878c:	9307      	strgt	r3, [sp, #28]
 800878e:	9b07      	ldr	r3, [sp, #28]
 8008790:	3b02      	subs	r3, #2
 8008792:	2b03      	cmp	r3, #3
 8008794:	d865      	bhi.n	8008862 <_dtoa_r+0x29a>
 8008796:	e8df f003 	tbb	[pc, r3]
 800879a:	5654      	.short	0x5654
 800879c:	2d39      	.short	0x2d39
 800879e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80087a2:	441e      	add	r6, r3
 80087a4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80087a8:	2b20      	cmp	r3, #32
 80087aa:	bfc9      	itett	gt
 80087ac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80087b0:	f1c3 0320 	rsble	r3, r3, #32
 80087b4:	409f      	lslgt	r7, r3
 80087b6:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80087ba:	bfd8      	it	le
 80087bc:	fa04 f003 	lslle.w	r0, r4, r3
 80087c0:	f106 36ff 	add.w	r6, r6, #4294967295
 80087c4:	bfc4      	itt	gt
 80087c6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80087ca:	ea47 0003 	orrgt.w	r0, r7, r3
 80087ce:	f7f7 fead 	bl	800052c <__aeabi_ui2d>
 80087d2:	2201      	movs	r2, #1
 80087d4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80087d8:	9212      	str	r2, [sp, #72]	@ 0x48
 80087da:	e776      	b.n	80086ca <_dtoa_r+0x102>
 80087dc:	2301      	movs	r3, #1
 80087de:	e7b7      	b.n	8008750 <_dtoa_r+0x188>
 80087e0:	9010      	str	r0, [sp, #64]	@ 0x40
 80087e2:	e7b6      	b.n	8008752 <_dtoa_r+0x18a>
 80087e4:	9b00      	ldr	r3, [sp, #0]
 80087e6:	1bdb      	subs	r3, r3, r7
 80087e8:	9300      	str	r3, [sp, #0]
 80087ea:	427b      	negs	r3, r7
 80087ec:	9308      	str	r3, [sp, #32]
 80087ee:	2300      	movs	r3, #0
 80087f0:	930d      	str	r3, [sp, #52]	@ 0x34
 80087f2:	e7c3      	b.n	800877c <_dtoa_r+0x1b4>
 80087f4:	2301      	movs	r3, #1
 80087f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80087f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80087fa:	eb07 0b03 	add.w	fp, r7, r3
 80087fe:	f10b 0301 	add.w	r3, fp, #1
 8008802:	2b01      	cmp	r3, #1
 8008804:	9303      	str	r3, [sp, #12]
 8008806:	bfb8      	it	lt
 8008808:	2301      	movlt	r3, #1
 800880a:	e006      	b.n	800881a <_dtoa_r+0x252>
 800880c:	2301      	movs	r3, #1
 800880e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008810:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008812:	2b00      	cmp	r3, #0
 8008814:	dd28      	ble.n	8008868 <_dtoa_r+0x2a0>
 8008816:	469b      	mov	fp, r3
 8008818:	9303      	str	r3, [sp, #12]
 800881a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800881e:	2100      	movs	r1, #0
 8008820:	2204      	movs	r2, #4
 8008822:	f102 0514 	add.w	r5, r2, #20
 8008826:	429d      	cmp	r5, r3
 8008828:	d926      	bls.n	8008878 <_dtoa_r+0x2b0>
 800882a:	6041      	str	r1, [r0, #4]
 800882c:	4648      	mov	r0, r9
 800882e:	f000 fd9d 	bl	800936c <_Balloc>
 8008832:	4682      	mov	sl, r0
 8008834:	2800      	cmp	r0, #0
 8008836:	d141      	bne.n	80088bc <_dtoa_r+0x2f4>
 8008838:	4b1d      	ldr	r3, [pc, #116]	@ (80088b0 <_dtoa_r+0x2e8>)
 800883a:	4602      	mov	r2, r0
 800883c:	f240 11af 	movw	r1, #431	@ 0x1af
 8008840:	e6d9      	b.n	80085f6 <_dtoa_r+0x2e>
 8008842:	2300      	movs	r3, #0
 8008844:	e7e3      	b.n	800880e <_dtoa_r+0x246>
 8008846:	2300      	movs	r3, #0
 8008848:	e7d5      	b.n	80087f6 <_dtoa_r+0x22e>
 800884a:	2401      	movs	r4, #1
 800884c:	2300      	movs	r3, #0
 800884e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008850:	9307      	str	r3, [sp, #28]
 8008852:	f04f 3bff 	mov.w	fp, #4294967295
 8008856:	2200      	movs	r2, #0
 8008858:	2312      	movs	r3, #18
 800885a:	f8cd b00c 	str.w	fp, [sp, #12]
 800885e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008860:	e7db      	b.n	800881a <_dtoa_r+0x252>
 8008862:	2301      	movs	r3, #1
 8008864:	9309      	str	r3, [sp, #36]	@ 0x24
 8008866:	e7f4      	b.n	8008852 <_dtoa_r+0x28a>
 8008868:	f04f 0b01 	mov.w	fp, #1
 800886c:	465b      	mov	r3, fp
 800886e:	f8cd b00c 	str.w	fp, [sp, #12]
 8008872:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008876:	e7d0      	b.n	800881a <_dtoa_r+0x252>
 8008878:	3101      	adds	r1, #1
 800887a:	0052      	lsls	r2, r2, #1
 800887c:	e7d1      	b.n	8008822 <_dtoa_r+0x25a>
 800887e:	bf00      	nop
 8008880:	636f4361 	.word	0x636f4361
 8008884:	3fd287a7 	.word	0x3fd287a7
 8008888:	8b60c8b3 	.word	0x8b60c8b3
 800888c:	3fc68a28 	.word	0x3fc68a28
 8008890:	509f79fb 	.word	0x509f79fb
 8008894:	3fd34413 	.word	0x3fd34413
 8008898:	0800a8b1 	.word	0x0800a8b1
 800889c:	0800a8c8 	.word	0x0800a8c8
 80088a0:	7ff00000 	.word	0x7ff00000
 80088a4:	0800a881 	.word	0x0800a881
 80088a8:	3ff80000 	.word	0x3ff80000
 80088ac:	0800aa18 	.word	0x0800aa18
 80088b0:	0800a920 	.word	0x0800a920
 80088b4:	0800a8ad 	.word	0x0800a8ad
 80088b8:	0800a880 	.word	0x0800a880
 80088bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80088c0:	6018      	str	r0, [r3, #0]
 80088c2:	9b03      	ldr	r3, [sp, #12]
 80088c4:	2b0e      	cmp	r3, #14
 80088c6:	f200 80a1 	bhi.w	8008a0c <_dtoa_r+0x444>
 80088ca:	2c00      	cmp	r4, #0
 80088cc:	f000 809e 	beq.w	8008a0c <_dtoa_r+0x444>
 80088d0:	2f00      	cmp	r7, #0
 80088d2:	dd33      	ble.n	800893c <_dtoa_r+0x374>
 80088d4:	f007 020f 	and.w	r2, r7, #15
 80088d8:	4b9b      	ldr	r3, [pc, #620]	@ (8008b48 <_dtoa_r+0x580>)
 80088da:	05f8      	lsls	r0, r7, #23
 80088dc:	ea4f 1427 	mov.w	r4, r7, asr #4
 80088e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088e4:	ed93 7b00 	vldr	d7, [r3]
 80088e8:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80088ec:	d516      	bpl.n	800891c <_dtoa_r+0x354>
 80088ee:	4b97      	ldr	r3, [pc, #604]	@ (8008b4c <_dtoa_r+0x584>)
 80088f0:	f004 040f 	and.w	r4, r4, #15
 80088f4:	2603      	movs	r6, #3
 80088f6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80088fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80088fe:	f7f7 ffb9 	bl	8000874 <__aeabi_ddiv>
 8008902:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008906:	4d91      	ldr	r5, [pc, #580]	@ (8008b4c <_dtoa_r+0x584>)
 8008908:	b954      	cbnz	r4, 8008920 <_dtoa_r+0x358>
 800890a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800890e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008912:	f7f7 ffaf 	bl	8000874 <__aeabi_ddiv>
 8008916:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800891a:	e028      	b.n	800896e <_dtoa_r+0x3a6>
 800891c:	2602      	movs	r6, #2
 800891e:	e7f2      	b.n	8008906 <_dtoa_r+0x33e>
 8008920:	07e1      	lsls	r1, r4, #31
 8008922:	d508      	bpl.n	8008936 <_dtoa_r+0x36e>
 8008924:	3601      	adds	r6, #1
 8008926:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800892a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800892e:	f7f7 fe77 	bl	8000620 <__aeabi_dmul>
 8008932:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008936:	1064      	asrs	r4, r4, #1
 8008938:	3508      	adds	r5, #8
 800893a:	e7e5      	b.n	8008908 <_dtoa_r+0x340>
 800893c:	f000 80af 	beq.w	8008a9e <_dtoa_r+0x4d6>
 8008940:	427c      	negs	r4, r7
 8008942:	4b81      	ldr	r3, [pc, #516]	@ (8008b48 <_dtoa_r+0x580>)
 8008944:	4d81      	ldr	r5, [pc, #516]	@ (8008b4c <_dtoa_r+0x584>)
 8008946:	2602      	movs	r6, #2
 8008948:	f004 020f 	and.w	r2, r4, #15
 800894c:	1124      	asrs	r4, r4, #4
 800894e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008952:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800895a:	f7f7 fe61 	bl	8000620 <__aeabi_dmul>
 800895e:	2300      	movs	r3, #0
 8008960:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008964:	2c00      	cmp	r4, #0
 8008966:	f040 808f 	bne.w	8008a88 <_dtoa_r+0x4c0>
 800896a:	2b00      	cmp	r3, #0
 800896c:	d1d3      	bne.n	8008916 <_dtoa_r+0x34e>
 800896e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008970:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008974:	2b00      	cmp	r3, #0
 8008976:	f000 8094 	beq.w	8008aa2 <_dtoa_r+0x4da>
 800897a:	2200      	movs	r2, #0
 800897c:	4b74      	ldr	r3, [pc, #464]	@ (8008b50 <_dtoa_r+0x588>)
 800897e:	4620      	mov	r0, r4
 8008980:	4629      	mov	r1, r5
 8008982:	f7f8 f8bf 	bl	8000b04 <__aeabi_dcmplt>
 8008986:	2800      	cmp	r0, #0
 8008988:	f000 808b 	beq.w	8008aa2 <_dtoa_r+0x4da>
 800898c:	9b03      	ldr	r3, [sp, #12]
 800898e:	2b00      	cmp	r3, #0
 8008990:	f000 8087 	beq.w	8008aa2 <_dtoa_r+0x4da>
 8008994:	f1bb 0f00 	cmp.w	fp, #0
 8008998:	dd34      	ble.n	8008a04 <_dtoa_r+0x43c>
 800899a:	4620      	mov	r0, r4
 800899c:	f107 38ff 	add.w	r8, r7, #4294967295
 80089a0:	3601      	adds	r6, #1
 80089a2:	465c      	mov	r4, fp
 80089a4:	2200      	movs	r2, #0
 80089a6:	4b6b      	ldr	r3, [pc, #428]	@ (8008b54 <_dtoa_r+0x58c>)
 80089a8:	4629      	mov	r1, r5
 80089aa:	f7f7 fe39 	bl	8000620 <__aeabi_dmul>
 80089ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089b2:	4630      	mov	r0, r6
 80089b4:	f7f7 fdca 	bl	800054c <__aeabi_i2d>
 80089b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089bc:	f7f7 fe30 	bl	8000620 <__aeabi_dmul>
 80089c0:	2200      	movs	r2, #0
 80089c2:	4b65      	ldr	r3, [pc, #404]	@ (8008b58 <_dtoa_r+0x590>)
 80089c4:	f7f7 fc76 	bl	80002b4 <__adddf3>
 80089c8:	4605      	mov	r5, r0
 80089ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80089ce:	2c00      	cmp	r4, #0
 80089d0:	d16a      	bne.n	8008aa8 <_dtoa_r+0x4e0>
 80089d2:	2200      	movs	r2, #0
 80089d4:	4b61      	ldr	r3, [pc, #388]	@ (8008b5c <_dtoa_r+0x594>)
 80089d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089da:	f7f7 fc69 	bl	80002b0 <__aeabi_dsub>
 80089de:	4602      	mov	r2, r0
 80089e0:	460b      	mov	r3, r1
 80089e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80089e6:	462a      	mov	r2, r5
 80089e8:	4633      	mov	r3, r6
 80089ea:	f7f8 f8a9 	bl	8000b40 <__aeabi_dcmpgt>
 80089ee:	2800      	cmp	r0, #0
 80089f0:	f040 8298 	bne.w	8008f24 <_dtoa_r+0x95c>
 80089f4:	462a      	mov	r2, r5
 80089f6:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80089fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089fe:	f7f8 f881 	bl	8000b04 <__aeabi_dcmplt>
 8008a02:	bb38      	cbnz	r0, 8008a54 <_dtoa_r+0x48c>
 8008a04:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008a08:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008a0c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	f2c0 8157 	blt.w	8008cc2 <_dtoa_r+0x6fa>
 8008a14:	2f0e      	cmp	r7, #14
 8008a16:	f300 8154 	bgt.w	8008cc2 <_dtoa_r+0x6fa>
 8008a1a:	4b4b      	ldr	r3, [pc, #300]	@ (8008b48 <_dtoa_r+0x580>)
 8008a1c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008a20:	ed93 7b00 	vldr	d7, [r3]
 8008a24:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	ed8d 7b00 	vstr	d7, [sp]
 8008a2c:	f280 80e5 	bge.w	8008bfa <_dtoa_r+0x632>
 8008a30:	9b03      	ldr	r3, [sp, #12]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f300 80e1 	bgt.w	8008bfa <_dtoa_r+0x632>
 8008a38:	d10c      	bne.n	8008a54 <_dtoa_r+0x48c>
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	4b47      	ldr	r3, [pc, #284]	@ (8008b5c <_dtoa_r+0x594>)
 8008a3e:	ec51 0b17 	vmov	r0, r1, d7
 8008a42:	f7f7 fded 	bl	8000620 <__aeabi_dmul>
 8008a46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a4a:	f7f8 f86f 	bl	8000b2c <__aeabi_dcmpge>
 8008a4e:	2800      	cmp	r0, #0
 8008a50:	f000 8266 	beq.w	8008f20 <_dtoa_r+0x958>
 8008a54:	2400      	movs	r4, #0
 8008a56:	4625      	mov	r5, r4
 8008a58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a5a:	4656      	mov	r6, sl
 8008a5c:	ea6f 0803 	mvn.w	r8, r3
 8008a60:	2700      	movs	r7, #0
 8008a62:	4621      	mov	r1, r4
 8008a64:	4648      	mov	r0, r9
 8008a66:	f000 fcc1 	bl	80093ec <_Bfree>
 8008a6a:	2d00      	cmp	r5, #0
 8008a6c:	f000 80bd 	beq.w	8008bea <_dtoa_r+0x622>
 8008a70:	b12f      	cbz	r7, 8008a7e <_dtoa_r+0x4b6>
 8008a72:	42af      	cmp	r7, r5
 8008a74:	d003      	beq.n	8008a7e <_dtoa_r+0x4b6>
 8008a76:	4639      	mov	r1, r7
 8008a78:	4648      	mov	r0, r9
 8008a7a:	f000 fcb7 	bl	80093ec <_Bfree>
 8008a7e:	4629      	mov	r1, r5
 8008a80:	4648      	mov	r0, r9
 8008a82:	f000 fcb3 	bl	80093ec <_Bfree>
 8008a86:	e0b0      	b.n	8008bea <_dtoa_r+0x622>
 8008a88:	07e2      	lsls	r2, r4, #31
 8008a8a:	d505      	bpl.n	8008a98 <_dtoa_r+0x4d0>
 8008a8c:	3601      	adds	r6, #1
 8008a8e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a92:	f7f7 fdc5 	bl	8000620 <__aeabi_dmul>
 8008a96:	2301      	movs	r3, #1
 8008a98:	1064      	asrs	r4, r4, #1
 8008a9a:	3508      	adds	r5, #8
 8008a9c:	e762      	b.n	8008964 <_dtoa_r+0x39c>
 8008a9e:	2602      	movs	r6, #2
 8008aa0:	e765      	b.n	800896e <_dtoa_r+0x3a6>
 8008aa2:	46b8      	mov	r8, r7
 8008aa4:	9c03      	ldr	r4, [sp, #12]
 8008aa6:	e784      	b.n	80089b2 <_dtoa_r+0x3ea>
 8008aa8:	4b27      	ldr	r3, [pc, #156]	@ (8008b48 <_dtoa_r+0x580>)
 8008aaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008aac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008ab0:	4454      	add	r4, sl
 8008ab2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008ab6:	2900      	cmp	r1, #0
 8008ab8:	d054      	beq.n	8008b64 <_dtoa_r+0x59c>
 8008aba:	2000      	movs	r0, #0
 8008abc:	4928      	ldr	r1, [pc, #160]	@ (8008b60 <_dtoa_r+0x598>)
 8008abe:	f7f7 fed9 	bl	8000874 <__aeabi_ddiv>
 8008ac2:	4633      	mov	r3, r6
 8008ac4:	4656      	mov	r6, sl
 8008ac6:	462a      	mov	r2, r5
 8008ac8:	f7f7 fbf2 	bl	80002b0 <__aeabi_dsub>
 8008acc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008ad0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ad4:	f7f8 f854 	bl	8000b80 <__aeabi_d2iz>
 8008ad8:	4605      	mov	r5, r0
 8008ada:	f7f7 fd37 	bl	800054c <__aeabi_i2d>
 8008ade:	4602      	mov	r2, r0
 8008ae0:	460b      	mov	r3, r1
 8008ae2:	3530      	adds	r5, #48	@ 0x30
 8008ae4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ae8:	f7f7 fbe2 	bl	80002b0 <__aeabi_dsub>
 8008aec:	4602      	mov	r2, r0
 8008aee:	460b      	mov	r3, r1
 8008af0:	f806 5b01 	strb.w	r5, [r6], #1
 8008af4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008af8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008afc:	f7f8 f802 	bl	8000b04 <__aeabi_dcmplt>
 8008b00:	2800      	cmp	r0, #0
 8008b02:	d172      	bne.n	8008bea <_dtoa_r+0x622>
 8008b04:	2000      	movs	r0, #0
 8008b06:	4912      	ldr	r1, [pc, #72]	@ (8008b50 <_dtoa_r+0x588>)
 8008b08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b0c:	f7f7 fbd0 	bl	80002b0 <__aeabi_dsub>
 8008b10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008b14:	f7f7 fff6 	bl	8000b04 <__aeabi_dcmplt>
 8008b18:	2800      	cmp	r0, #0
 8008b1a:	f040 80b4 	bne.w	8008c86 <_dtoa_r+0x6be>
 8008b1e:	42a6      	cmp	r6, r4
 8008b20:	f43f af70 	beq.w	8008a04 <_dtoa_r+0x43c>
 8008b24:	2200      	movs	r2, #0
 8008b26:	4b0b      	ldr	r3, [pc, #44]	@ (8008b54 <_dtoa_r+0x58c>)
 8008b28:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008b2c:	f7f7 fd78 	bl	8000620 <__aeabi_dmul>
 8008b30:	2200      	movs	r2, #0
 8008b32:	4b08      	ldr	r3, [pc, #32]	@ (8008b54 <_dtoa_r+0x58c>)
 8008b34:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008b38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b3c:	f7f7 fd70 	bl	8000620 <__aeabi_dmul>
 8008b40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b44:	e7c4      	b.n	8008ad0 <_dtoa_r+0x508>
 8008b46:	bf00      	nop
 8008b48:	0800aa18 	.word	0x0800aa18
 8008b4c:	0800a9f0 	.word	0x0800a9f0
 8008b50:	3ff00000 	.word	0x3ff00000
 8008b54:	40240000 	.word	0x40240000
 8008b58:	401c0000 	.word	0x401c0000
 8008b5c:	40140000 	.word	0x40140000
 8008b60:	3fe00000 	.word	0x3fe00000
 8008b64:	4631      	mov	r1, r6
 8008b66:	4656      	mov	r6, sl
 8008b68:	4628      	mov	r0, r5
 8008b6a:	f7f7 fd59 	bl	8000620 <__aeabi_dmul>
 8008b6e:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008b70:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008b74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b78:	f7f8 f802 	bl	8000b80 <__aeabi_d2iz>
 8008b7c:	4605      	mov	r5, r0
 8008b7e:	f7f7 fce5 	bl	800054c <__aeabi_i2d>
 8008b82:	4602      	mov	r2, r0
 8008b84:	3530      	adds	r5, #48	@ 0x30
 8008b86:	460b      	mov	r3, r1
 8008b88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b8c:	f7f7 fb90 	bl	80002b0 <__aeabi_dsub>
 8008b90:	f806 5b01 	strb.w	r5, [r6], #1
 8008b94:	4602      	mov	r2, r0
 8008b96:	460b      	mov	r3, r1
 8008b98:	42a6      	cmp	r6, r4
 8008b9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008b9e:	f04f 0200 	mov.w	r2, #0
 8008ba2:	d124      	bne.n	8008bee <_dtoa_r+0x626>
 8008ba4:	4baf      	ldr	r3, [pc, #700]	@ (8008e64 <_dtoa_r+0x89c>)
 8008ba6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008baa:	f7f7 fb83 	bl	80002b4 <__adddf3>
 8008bae:	4602      	mov	r2, r0
 8008bb0:	460b      	mov	r3, r1
 8008bb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bb6:	f7f7 ffc3 	bl	8000b40 <__aeabi_dcmpgt>
 8008bba:	2800      	cmp	r0, #0
 8008bbc:	d163      	bne.n	8008c86 <_dtoa_r+0x6be>
 8008bbe:	2000      	movs	r0, #0
 8008bc0:	49a8      	ldr	r1, [pc, #672]	@ (8008e64 <_dtoa_r+0x89c>)
 8008bc2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008bc6:	f7f7 fb73 	bl	80002b0 <__aeabi_dsub>
 8008bca:	4602      	mov	r2, r0
 8008bcc:	460b      	mov	r3, r1
 8008bce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bd2:	f7f7 ff97 	bl	8000b04 <__aeabi_dcmplt>
 8008bd6:	2800      	cmp	r0, #0
 8008bd8:	f43f af14 	beq.w	8008a04 <_dtoa_r+0x43c>
 8008bdc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008bde:	1e73      	subs	r3, r6, #1
 8008be0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008be2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008be6:	2b30      	cmp	r3, #48	@ 0x30
 8008be8:	d0f8      	beq.n	8008bdc <_dtoa_r+0x614>
 8008bea:	4647      	mov	r7, r8
 8008bec:	e03b      	b.n	8008c66 <_dtoa_r+0x69e>
 8008bee:	4b9e      	ldr	r3, [pc, #632]	@ (8008e68 <_dtoa_r+0x8a0>)
 8008bf0:	f7f7 fd16 	bl	8000620 <__aeabi_dmul>
 8008bf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008bf8:	e7bc      	b.n	8008b74 <_dtoa_r+0x5ac>
 8008bfa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008bfe:	4656      	mov	r6, sl
 8008c00:	4620      	mov	r0, r4
 8008c02:	4629      	mov	r1, r5
 8008c04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c08:	f7f7 fe34 	bl	8000874 <__aeabi_ddiv>
 8008c0c:	f7f7 ffb8 	bl	8000b80 <__aeabi_d2iz>
 8008c10:	4680      	mov	r8, r0
 8008c12:	f7f7 fc9b 	bl	800054c <__aeabi_i2d>
 8008c16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c1a:	f7f7 fd01 	bl	8000620 <__aeabi_dmul>
 8008c1e:	4602      	mov	r2, r0
 8008c20:	4620      	mov	r0, r4
 8008c22:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008c26:	460b      	mov	r3, r1
 8008c28:	4629      	mov	r1, r5
 8008c2a:	f7f7 fb41 	bl	80002b0 <__aeabi_dsub>
 8008c2e:	9d03      	ldr	r5, [sp, #12]
 8008c30:	f806 4b01 	strb.w	r4, [r6], #1
 8008c34:	eba6 040a 	sub.w	r4, r6, sl
 8008c38:	4602      	mov	r2, r0
 8008c3a:	460b      	mov	r3, r1
 8008c3c:	42a5      	cmp	r5, r4
 8008c3e:	d133      	bne.n	8008ca8 <_dtoa_r+0x6e0>
 8008c40:	f7f7 fb38 	bl	80002b4 <__adddf3>
 8008c44:	4604      	mov	r4, r0
 8008c46:	460d      	mov	r5, r1
 8008c48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c4c:	f7f7 ff78 	bl	8000b40 <__aeabi_dcmpgt>
 8008c50:	b9c0      	cbnz	r0, 8008c84 <_dtoa_r+0x6bc>
 8008c52:	4620      	mov	r0, r4
 8008c54:	4629      	mov	r1, r5
 8008c56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c5a:	f7f7 ff49 	bl	8000af0 <__aeabi_dcmpeq>
 8008c5e:	b110      	cbz	r0, 8008c66 <_dtoa_r+0x69e>
 8008c60:	f018 0f01 	tst.w	r8, #1
 8008c64:	d10e      	bne.n	8008c84 <_dtoa_r+0x6bc>
 8008c66:	9902      	ldr	r1, [sp, #8]
 8008c68:	4648      	mov	r0, r9
 8008c6a:	f000 fbbf 	bl	80093ec <_Bfree>
 8008c6e:	2300      	movs	r3, #0
 8008c70:	3701      	adds	r7, #1
 8008c72:	7033      	strb	r3, [r6, #0]
 8008c74:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008c76:	601f      	str	r7, [r3, #0]
 8008c78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	f000 824c 	beq.w	8009118 <_dtoa_r+0xb50>
 8008c80:	601e      	str	r6, [r3, #0]
 8008c82:	e249      	b.n	8009118 <_dtoa_r+0xb50>
 8008c84:	46b8      	mov	r8, r7
 8008c86:	4633      	mov	r3, r6
 8008c88:	461e      	mov	r6, r3
 8008c8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c8e:	2a39      	cmp	r2, #57	@ 0x39
 8008c90:	d106      	bne.n	8008ca0 <_dtoa_r+0x6d8>
 8008c92:	459a      	cmp	sl, r3
 8008c94:	d1f8      	bne.n	8008c88 <_dtoa_r+0x6c0>
 8008c96:	2230      	movs	r2, #48	@ 0x30
 8008c98:	f108 0801 	add.w	r8, r8, #1
 8008c9c:	f88a 2000 	strb.w	r2, [sl]
 8008ca0:	781a      	ldrb	r2, [r3, #0]
 8008ca2:	3201      	adds	r2, #1
 8008ca4:	701a      	strb	r2, [r3, #0]
 8008ca6:	e7a0      	b.n	8008bea <_dtoa_r+0x622>
 8008ca8:	2200      	movs	r2, #0
 8008caa:	4b6f      	ldr	r3, [pc, #444]	@ (8008e68 <_dtoa_r+0x8a0>)
 8008cac:	f7f7 fcb8 	bl	8000620 <__aeabi_dmul>
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	4604      	mov	r4, r0
 8008cb6:	460d      	mov	r5, r1
 8008cb8:	f7f7 ff1a 	bl	8000af0 <__aeabi_dcmpeq>
 8008cbc:	2800      	cmp	r0, #0
 8008cbe:	d09f      	beq.n	8008c00 <_dtoa_r+0x638>
 8008cc0:	e7d1      	b.n	8008c66 <_dtoa_r+0x69e>
 8008cc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cc4:	2a00      	cmp	r2, #0
 8008cc6:	f000 80ea 	beq.w	8008e9e <_dtoa_r+0x8d6>
 8008cca:	9a07      	ldr	r2, [sp, #28]
 8008ccc:	2a01      	cmp	r2, #1
 8008cce:	f300 80cd 	bgt.w	8008e6c <_dtoa_r+0x8a4>
 8008cd2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008cd4:	2a00      	cmp	r2, #0
 8008cd6:	f000 80c1 	beq.w	8008e5c <_dtoa_r+0x894>
 8008cda:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008cde:	9c08      	ldr	r4, [sp, #32]
 8008ce0:	9e00      	ldr	r6, [sp, #0]
 8008ce2:	9a00      	ldr	r2, [sp, #0]
 8008ce4:	2101      	movs	r1, #1
 8008ce6:	4648      	mov	r0, r9
 8008ce8:	441a      	add	r2, r3
 8008cea:	9200      	str	r2, [sp, #0]
 8008cec:	9a06      	ldr	r2, [sp, #24]
 8008cee:	441a      	add	r2, r3
 8008cf0:	9206      	str	r2, [sp, #24]
 8008cf2:	f000 fc31 	bl	8009558 <__i2b>
 8008cf6:	4605      	mov	r5, r0
 8008cf8:	b166      	cbz	r6, 8008d14 <_dtoa_r+0x74c>
 8008cfa:	9b06      	ldr	r3, [sp, #24]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	dd09      	ble.n	8008d14 <_dtoa_r+0x74c>
 8008d00:	42b3      	cmp	r3, r6
 8008d02:	9a00      	ldr	r2, [sp, #0]
 8008d04:	bfa8      	it	ge
 8008d06:	4633      	movge	r3, r6
 8008d08:	1ad2      	subs	r2, r2, r3
 8008d0a:	1af6      	subs	r6, r6, r3
 8008d0c:	9200      	str	r2, [sp, #0]
 8008d0e:	9a06      	ldr	r2, [sp, #24]
 8008d10:	1ad3      	subs	r3, r2, r3
 8008d12:	9306      	str	r3, [sp, #24]
 8008d14:	9b08      	ldr	r3, [sp, #32]
 8008d16:	b30b      	cbz	r3, 8008d5c <_dtoa_r+0x794>
 8008d18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	f000 80c6 	beq.w	8008eac <_dtoa_r+0x8e4>
 8008d20:	2c00      	cmp	r4, #0
 8008d22:	f000 80c0 	beq.w	8008ea6 <_dtoa_r+0x8de>
 8008d26:	4629      	mov	r1, r5
 8008d28:	4622      	mov	r2, r4
 8008d2a:	4648      	mov	r0, r9
 8008d2c:	f000 fcce 	bl	80096cc <__pow5mult>
 8008d30:	9a02      	ldr	r2, [sp, #8]
 8008d32:	4601      	mov	r1, r0
 8008d34:	4605      	mov	r5, r0
 8008d36:	4648      	mov	r0, r9
 8008d38:	f000 fc24 	bl	8009584 <__multiply>
 8008d3c:	9902      	ldr	r1, [sp, #8]
 8008d3e:	4680      	mov	r8, r0
 8008d40:	4648      	mov	r0, r9
 8008d42:	f000 fb53 	bl	80093ec <_Bfree>
 8008d46:	9b08      	ldr	r3, [sp, #32]
 8008d48:	1b1b      	subs	r3, r3, r4
 8008d4a:	9308      	str	r3, [sp, #32]
 8008d4c:	f000 80b1 	beq.w	8008eb2 <_dtoa_r+0x8ea>
 8008d50:	9a08      	ldr	r2, [sp, #32]
 8008d52:	4641      	mov	r1, r8
 8008d54:	4648      	mov	r0, r9
 8008d56:	f000 fcb9 	bl	80096cc <__pow5mult>
 8008d5a:	9002      	str	r0, [sp, #8]
 8008d5c:	2101      	movs	r1, #1
 8008d5e:	4648      	mov	r0, r9
 8008d60:	f000 fbfa 	bl	8009558 <__i2b>
 8008d64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d66:	4604      	mov	r4, r0
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f000 81d9 	beq.w	8009120 <_dtoa_r+0xb58>
 8008d6e:	461a      	mov	r2, r3
 8008d70:	4601      	mov	r1, r0
 8008d72:	4648      	mov	r0, r9
 8008d74:	f000 fcaa 	bl	80096cc <__pow5mult>
 8008d78:	9b07      	ldr	r3, [sp, #28]
 8008d7a:	4604      	mov	r4, r0
 8008d7c:	2b01      	cmp	r3, #1
 8008d7e:	f300 809f 	bgt.w	8008ec0 <_dtoa_r+0x8f8>
 8008d82:	9b04      	ldr	r3, [sp, #16]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	f040 8097 	bne.w	8008eb8 <_dtoa_r+0x8f0>
 8008d8a:	9b05      	ldr	r3, [sp, #20]
 8008d8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	f040 8093 	bne.w	8008ebc <_dtoa_r+0x8f4>
 8008d96:	9b05      	ldr	r3, [sp, #20]
 8008d98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d9c:	0d1b      	lsrs	r3, r3, #20
 8008d9e:	051b      	lsls	r3, r3, #20
 8008da0:	b133      	cbz	r3, 8008db0 <_dtoa_r+0x7e8>
 8008da2:	9b00      	ldr	r3, [sp, #0]
 8008da4:	3301      	adds	r3, #1
 8008da6:	9300      	str	r3, [sp, #0]
 8008da8:	9b06      	ldr	r3, [sp, #24]
 8008daa:	3301      	adds	r3, #1
 8008dac:	9306      	str	r3, [sp, #24]
 8008dae:	2301      	movs	r3, #1
 8008db0:	9308      	str	r3, [sp, #32]
 8008db2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	f000 81b9 	beq.w	800912c <_dtoa_r+0xb64>
 8008dba:	6923      	ldr	r3, [r4, #16]
 8008dbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008dc0:	6918      	ldr	r0, [r3, #16]
 8008dc2:	f000 fb7d 	bl	80094c0 <__hi0bits>
 8008dc6:	f1c0 0020 	rsb	r0, r0, #32
 8008dca:	9b06      	ldr	r3, [sp, #24]
 8008dcc:	4418      	add	r0, r3
 8008dce:	f010 001f 	ands.w	r0, r0, #31
 8008dd2:	f000 8082 	beq.w	8008eda <_dtoa_r+0x912>
 8008dd6:	f1c0 0320 	rsb	r3, r0, #32
 8008dda:	2b04      	cmp	r3, #4
 8008ddc:	dd73      	ble.n	8008ec6 <_dtoa_r+0x8fe>
 8008dde:	f1c0 001c 	rsb	r0, r0, #28
 8008de2:	9b00      	ldr	r3, [sp, #0]
 8008de4:	4403      	add	r3, r0
 8008de6:	4406      	add	r6, r0
 8008de8:	9300      	str	r3, [sp, #0]
 8008dea:	9b06      	ldr	r3, [sp, #24]
 8008dec:	4403      	add	r3, r0
 8008dee:	9306      	str	r3, [sp, #24]
 8008df0:	9b00      	ldr	r3, [sp, #0]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	dd05      	ble.n	8008e02 <_dtoa_r+0x83a>
 8008df6:	461a      	mov	r2, r3
 8008df8:	9902      	ldr	r1, [sp, #8]
 8008dfa:	4648      	mov	r0, r9
 8008dfc:	f000 fcc0 	bl	8009780 <__lshift>
 8008e00:	9002      	str	r0, [sp, #8]
 8008e02:	9b06      	ldr	r3, [sp, #24]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	dd05      	ble.n	8008e14 <_dtoa_r+0x84c>
 8008e08:	4621      	mov	r1, r4
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	4648      	mov	r0, r9
 8008e0e:	f000 fcb7 	bl	8009780 <__lshift>
 8008e12:	4604      	mov	r4, r0
 8008e14:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d061      	beq.n	8008ede <_dtoa_r+0x916>
 8008e1a:	4621      	mov	r1, r4
 8008e1c:	9802      	ldr	r0, [sp, #8]
 8008e1e:	f000 fd1b 	bl	8009858 <__mcmp>
 8008e22:	2800      	cmp	r0, #0
 8008e24:	da5b      	bge.n	8008ede <_dtoa_r+0x916>
 8008e26:	2300      	movs	r3, #0
 8008e28:	220a      	movs	r2, #10
 8008e2a:	9902      	ldr	r1, [sp, #8]
 8008e2c:	4648      	mov	r0, r9
 8008e2e:	f000 faff 	bl	8009430 <__multadd>
 8008e32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e34:	f107 38ff 	add.w	r8, r7, #4294967295
 8008e38:	9002      	str	r0, [sp, #8]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	f000 8178 	beq.w	8009130 <_dtoa_r+0xb68>
 8008e40:	4629      	mov	r1, r5
 8008e42:	2300      	movs	r3, #0
 8008e44:	220a      	movs	r2, #10
 8008e46:	4648      	mov	r0, r9
 8008e48:	f000 faf2 	bl	8009430 <__multadd>
 8008e4c:	f1bb 0f00 	cmp.w	fp, #0
 8008e50:	4605      	mov	r5, r0
 8008e52:	dc6f      	bgt.n	8008f34 <_dtoa_r+0x96c>
 8008e54:	9b07      	ldr	r3, [sp, #28]
 8008e56:	2b02      	cmp	r3, #2
 8008e58:	dc49      	bgt.n	8008eee <_dtoa_r+0x926>
 8008e5a:	e06b      	b.n	8008f34 <_dtoa_r+0x96c>
 8008e5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008e5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008e62:	e73c      	b.n	8008cde <_dtoa_r+0x716>
 8008e64:	3fe00000 	.word	0x3fe00000
 8008e68:	40240000 	.word	0x40240000
 8008e6c:	9b03      	ldr	r3, [sp, #12]
 8008e6e:	1e5c      	subs	r4, r3, #1
 8008e70:	9b08      	ldr	r3, [sp, #32]
 8008e72:	42a3      	cmp	r3, r4
 8008e74:	db09      	blt.n	8008e8a <_dtoa_r+0x8c2>
 8008e76:	1b1c      	subs	r4, r3, r4
 8008e78:	9b03      	ldr	r3, [sp, #12]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	f6bf af30 	bge.w	8008ce0 <_dtoa_r+0x718>
 8008e80:	9b00      	ldr	r3, [sp, #0]
 8008e82:	9a03      	ldr	r2, [sp, #12]
 8008e84:	1a9e      	subs	r6, r3, r2
 8008e86:	2300      	movs	r3, #0
 8008e88:	e72b      	b.n	8008ce2 <_dtoa_r+0x71a>
 8008e8a:	9b08      	ldr	r3, [sp, #32]
 8008e8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008e8e:	1ae3      	subs	r3, r4, r3
 8008e90:	9408      	str	r4, [sp, #32]
 8008e92:	9e00      	ldr	r6, [sp, #0]
 8008e94:	2400      	movs	r4, #0
 8008e96:	441a      	add	r2, r3
 8008e98:	9b03      	ldr	r3, [sp, #12]
 8008e9a:	920d      	str	r2, [sp, #52]	@ 0x34
 8008e9c:	e721      	b.n	8008ce2 <_dtoa_r+0x71a>
 8008e9e:	9c08      	ldr	r4, [sp, #32]
 8008ea0:	9e00      	ldr	r6, [sp, #0]
 8008ea2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008ea4:	e728      	b.n	8008cf8 <_dtoa_r+0x730>
 8008ea6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008eaa:	e751      	b.n	8008d50 <_dtoa_r+0x788>
 8008eac:	9a08      	ldr	r2, [sp, #32]
 8008eae:	9902      	ldr	r1, [sp, #8]
 8008eb0:	e750      	b.n	8008d54 <_dtoa_r+0x78c>
 8008eb2:	f8cd 8008 	str.w	r8, [sp, #8]
 8008eb6:	e751      	b.n	8008d5c <_dtoa_r+0x794>
 8008eb8:	2300      	movs	r3, #0
 8008eba:	e779      	b.n	8008db0 <_dtoa_r+0x7e8>
 8008ebc:	9b04      	ldr	r3, [sp, #16]
 8008ebe:	e777      	b.n	8008db0 <_dtoa_r+0x7e8>
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	9308      	str	r3, [sp, #32]
 8008ec4:	e779      	b.n	8008dba <_dtoa_r+0x7f2>
 8008ec6:	d093      	beq.n	8008df0 <_dtoa_r+0x828>
 8008ec8:	331c      	adds	r3, #28
 8008eca:	9a00      	ldr	r2, [sp, #0]
 8008ecc:	441a      	add	r2, r3
 8008ece:	441e      	add	r6, r3
 8008ed0:	9200      	str	r2, [sp, #0]
 8008ed2:	9a06      	ldr	r2, [sp, #24]
 8008ed4:	441a      	add	r2, r3
 8008ed6:	9206      	str	r2, [sp, #24]
 8008ed8:	e78a      	b.n	8008df0 <_dtoa_r+0x828>
 8008eda:	4603      	mov	r3, r0
 8008edc:	e7f4      	b.n	8008ec8 <_dtoa_r+0x900>
 8008ede:	9b03      	ldr	r3, [sp, #12]
 8008ee0:	46b8      	mov	r8, r7
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	dc20      	bgt.n	8008f28 <_dtoa_r+0x960>
 8008ee6:	469b      	mov	fp, r3
 8008ee8:	9b07      	ldr	r3, [sp, #28]
 8008eea:	2b02      	cmp	r3, #2
 8008eec:	dd1e      	ble.n	8008f2c <_dtoa_r+0x964>
 8008eee:	f1bb 0f00 	cmp.w	fp, #0
 8008ef2:	f47f adb1 	bne.w	8008a58 <_dtoa_r+0x490>
 8008ef6:	4621      	mov	r1, r4
 8008ef8:	465b      	mov	r3, fp
 8008efa:	2205      	movs	r2, #5
 8008efc:	4648      	mov	r0, r9
 8008efe:	f000 fa97 	bl	8009430 <__multadd>
 8008f02:	4601      	mov	r1, r0
 8008f04:	4604      	mov	r4, r0
 8008f06:	9802      	ldr	r0, [sp, #8]
 8008f08:	f000 fca6 	bl	8009858 <__mcmp>
 8008f0c:	2800      	cmp	r0, #0
 8008f0e:	f77f ada3 	ble.w	8008a58 <_dtoa_r+0x490>
 8008f12:	4656      	mov	r6, sl
 8008f14:	2331      	movs	r3, #49	@ 0x31
 8008f16:	f108 0801 	add.w	r8, r8, #1
 8008f1a:	f806 3b01 	strb.w	r3, [r6], #1
 8008f1e:	e59f      	b.n	8008a60 <_dtoa_r+0x498>
 8008f20:	46b8      	mov	r8, r7
 8008f22:	9c03      	ldr	r4, [sp, #12]
 8008f24:	4625      	mov	r5, r4
 8008f26:	e7f4      	b.n	8008f12 <_dtoa_r+0x94a>
 8008f28:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008f2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	f000 8102 	beq.w	8009138 <_dtoa_r+0xb70>
 8008f34:	2e00      	cmp	r6, #0
 8008f36:	dd05      	ble.n	8008f44 <_dtoa_r+0x97c>
 8008f38:	4629      	mov	r1, r5
 8008f3a:	4632      	mov	r2, r6
 8008f3c:	4648      	mov	r0, r9
 8008f3e:	f000 fc1f 	bl	8009780 <__lshift>
 8008f42:	4605      	mov	r5, r0
 8008f44:	9b08      	ldr	r3, [sp, #32]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d05c      	beq.n	8009004 <_dtoa_r+0xa3c>
 8008f4a:	6869      	ldr	r1, [r5, #4]
 8008f4c:	4648      	mov	r0, r9
 8008f4e:	f000 fa0d 	bl	800936c <_Balloc>
 8008f52:	4606      	mov	r6, r0
 8008f54:	b928      	cbnz	r0, 8008f62 <_dtoa_r+0x99a>
 8008f56:	4b83      	ldr	r3, [pc, #524]	@ (8009164 <_dtoa_r+0xb9c>)
 8008f58:	4602      	mov	r2, r0
 8008f5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008f5e:	f7ff bb4a 	b.w	80085f6 <_dtoa_r+0x2e>
 8008f62:	692a      	ldr	r2, [r5, #16]
 8008f64:	f105 010c 	add.w	r1, r5, #12
 8008f68:	300c      	adds	r0, #12
 8008f6a:	3202      	adds	r2, #2
 8008f6c:	0092      	lsls	r2, r2, #2
 8008f6e:	f000 ffad 	bl	8009ecc <memcpy>
 8008f72:	2201      	movs	r2, #1
 8008f74:	4631      	mov	r1, r6
 8008f76:	4648      	mov	r0, r9
 8008f78:	f000 fc02 	bl	8009780 <__lshift>
 8008f7c:	f10a 0301 	add.w	r3, sl, #1
 8008f80:	462f      	mov	r7, r5
 8008f82:	4605      	mov	r5, r0
 8008f84:	9300      	str	r3, [sp, #0]
 8008f86:	eb0a 030b 	add.w	r3, sl, fp
 8008f8a:	9308      	str	r3, [sp, #32]
 8008f8c:	9b04      	ldr	r3, [sp, #16]
 8008f8e:	f003 0301 	and.w	r3, r3, #1
 8008f92:	9306      	str	r3, [sp, #24]
 8008f94:	9b00      	ldr	r3, [sp, #0]
 8008f96:	4621      	mov	r1, r4
 8008f98:	9802      	ldr	r0, [sp, #8]
 8008f9a:	f103 3bff 	add.w	fp, r3, #4294967295
 8008f9e:	f7ff fa84 	bl	80084aa <quorem>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	4639      	mov	r1, r7
 8008fa6:	9003      	str	r0, [sp, #12]
 8008fa8:	3330      	adds	r3, #48	@ 0x30
 8008faa:	9802      	ldr	r0, [sp, #8]
 8008fac:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fae:	f000 fc53 	bl	8009858 <__mcmp>
 8008fb2:	462a      	mov	r2, r5
 8008fb4:	9004      	str	r0, [sp, #16]
 8008fb6:	4621      	mov	r1, r4
 8008fb8:	4648      	mov	r0, r9
 8008fba:	f000 fc69 	bl	8009890 <__mdiff>
 8008fbe:	68c2      	ldr	r2, [r0, #12]
 8008fc0:	4606      	mov	r6, r0
 8008fc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fc4:	bb02      	cbnz	r2, 8009008 <_dtoa_r+0xa40>
 8008fc6:	4601      	mov	r1, r0
 8008fc8:	9802      	ldr	r0, [sp, #8]
 8008fca:	f000 fc45 	bl	8009858 <__mcmp>
 8008fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fd0:	4602      	mov	r2, r0
 8008fd2:	4631      	mov	r1, r6
 8008fd4:	4648      	mov	r0, r9
 8008fd6:	920c      	str	r2, [sp, #48]	@ 0x30
 8008fd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fda:	f000 fa07 	bl	80093ec <_Bfree>
 8008fde:	9b07      	ldr	r3, [sp, #28]
 8008fe0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008fe2:	9e00      	ldr	r6, [sp, #0]
 8008fe4:	ea42 0103 	orr.w	r1, r2, r3
 8008fe8:	9b06      	ldr	r3, [sp, #24]
 8008fea:	4319      	orrs	r1, r3
 8008fec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fee:	d10d      	bne.n	800900c <_dtoa_r+0xa44>
 8008ff0:	2b39      	cmp	r3, #57	@ 0x39
 8008ff2:	d027      	beq.n	8009044 <_dtoa_r+0xa7c>
 8008ff4:	9a04      	ldr	r2, [sp, #16]
 8008ff6:	2a00      	cmp	r2, #0
 8008ff8:	dd01      	ble.n	8008ffe <_dtoa_r+0xa36>
 8008ffa:	9b03      	ldr	r3, [sp, #12]
 8008ffc:	3331      	adds	r3, #49	@ 0x31
 8008ffe:	f88b 3000 	strb.w	r3, [fp]
 8009002:	e52e      	b.n	8008a62 <_dtoa_r+0x49a>
 8009004:	4628      	mov	r0, r5
 8009006:	e7b9      	b.n	8008f7c <_dtoa_r+0x9b4>
 8009008:	2201      	movs	r2, #1
 800900a:	e7e2      	b.n	8008fd2 <_dtoa_r+0xa0a>
 800900c:	9904      	ldr	r1, [sp, #16]
 800900e:	2900      	cmp	r1, #0
 8009010:	db04      	blt.n	800901c <_dtoa_r+0xa54>
 8009012:	9807      	ldr	r0, [sp, #28]
 8009014:	4301      	orrs	r1, r0
 8009016:	9806      	ldr	r0, [sp, #24]
 8009018:	4301      	orrs	r1, r0
 800901a:	d120      	bne.n	800905e <_dtoa_r+0xa96>
 800901c:	2a00      	cmp	r2, #0
 800901e:	ddee      	ble.n	8008ffe <_dtoa_r+0xa36>
 8009020:	2201      	movs	r2, #1
 8009022:	9902      	ldr	r1, [sp, #8]
 8009024:	4648      	mov	r0, r9
 8009026:	9300      	str	r3, [sp, #0]
 8009028:	f000 fbaa 	bl	8009780 <__lshift>
 800902c:	4621      	mov	r1, r4
 800902e:	9002      	str	r0, [sp, #8]
 8009030:	f000 fc12 	bl	8009858 <__mcmp>
 8009034:	2800      	cmp	r0, #0
 8009036:	9b00      	ldr	r3, [sp, #0]
 8009038:	dc02      	bgt.n	8009040 <_dtoa_r+0xa78>
 800903a:	d1e0      	bne.n	8008ffe <_dtoa_r+0xa36>
 800903c:	07da      	lsls	r2, r3, #31
 800903e:	d5de      	bpl.n	8008ffe <_dtoa_r+0xa36>
 8009040:	2b39      	cmp	r3, #57	@ 0x39
 8009042:	d1da      	bne.n	8008ffa <_dtoa_r+0xa32>
 8009044:	2339      	movs	r3, #57	@ 0x39
 8009046:	f88b 3000 	strb.w	r3, [fp]
 800904a:	4633      	mov	r3, r6
 800904c:	461e      	mov	r6, r3
 800904e:	3b01      	subs	r3, #1
 8009050:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009054:	2a39      	cmp	r2, #57	@ 0x39
 8009056:	d04f      	beq.n	80090f8 <_dtoa_r+0xb30>
 8009058:	3201      	adds	r2, #1
 800905a:	701a      	strb	r2, [r3, #0]
 800905c:	e501      	b.n	8008a62 <_dtoa_r+0x49a>
 800905e:	2a00      	cmp	r2, #0
 8009060:	dd03      	ble.n	800906a <_dtoa_r+0xaa2>
 8009062:	2b39      	cmp	r3, #57	@ 0x39
 8009064:	d0ee      	beq.n	8009044 <_dtoa_r+0xa7c>
 8009066:	3301      	adds	r3, #1
 8009068:	e7c9      	b.n	8008ffe <_dtoa_r+0xa36>
 800906a:	9a00      	ldr	r2, [sp, #0]
 800906c:	9908      	ldr	r1, [sp, #32]
 800906e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009072:	428a      	cmp	r2, r1
 8009074:	d029      	beq.n	80090ca <_dtoa_r+0xb02>
 8009076:	2300      	movs	r3, #0
 8009078:	220a      	movs	r2, #10
 800907a:	9902      	ldr	r1, [sp, #8]
 800907c:	4648      	mov	r0, r9
 800907e:	f000 f9d7 	bl	8009430 <__multadd>
 8009082:	42af      	cmp	r7, r5
 8009084:	9002      	str	r0, [sp, #8]
 8009086:	f04f 0300 	mov.w	r3, #0
 800908a:	f04f 020a 	mov.w	r2, #10
 800908e:	4639      	mov	r1, r7
 8009090:	4648      	mov	r0, r9
 8009092:	d107      	bne.n	80090a4 <_dtoa_r+0xadc>
 8009094:	f000 f9cc 	bl	8009430 <__multadd>
 8009098:	4607      	mov	r7, r0
 800909a:	4605      	mov	r5, r0
 800909c:	9b00      	ldr	r3, [sp, #0]
 800909e:	3301      	adds	r3, #1
 80090a0:	9300      	str	r3, [sp, #0]
 80090a2:	e777      	b.n	8008f94 <_dtoa_r+0x9cc>
 80090a4:	f000 f9c4 	bl	8009430 <__multadd>
 80090a8:	4629      	mov	r1, r5
 80090aa:	4607      	mov	r7, r0
 80090ac:	2300      	movs	r3, #0
 80090ae:	220a      	movs	r2, #10
 80090b0:	4648      	mov	r0, r9
 80090b2:	f000 f9bd 	bl	8009430 <__multadd>
 80090b6:	4605      	mov	r5, r0
 80090b8:	e7f0      	b.n	800909c <_dtoa_r+0xad4>
 80090ba:	f1bb 0f00 	cmp.w	fp, #0
 80090be:	f04f 0700 	mov.w	r7, #0
 80090c2:	bfcc      	ite	gt
 80090c4:	465e      	movgt	r6, fp
 80090c6:	2601      	movle	r6, #1
 80090c8:	4456      	add	r6, sl
 80090ca:	2201      	movs	r2, #1
 80090cc:	9902      	ldr	r1, [sp, #8]
 80090ce:	4648      	mov	r0, r9
 80090d0:	9300      	str	r3, [sp, #0]
 80090d2:	f000 fb55 	bl	8009780 <__lshift>
 80090d6:	4621      	mov	r1, r4
 80090d8:	9002      	str	r0, [sp, #8]
 80090da:	f000 fbbd 	bl	8009858 <__mcmp>
 80090de:	2800      	cmp	r0, #0
 80090e0:	dcb3      	bgt.n	800904a <_dtoa_r+0xa82>
 80090e2:	d102      	bne.n	80090ea <_dtoa_r+0xb22>
 80090e4:	9b00      	ldr	r3, [sp, #0]
 80090e6:	07db      	lsls	r3, r3, #31
 80090e8:	d4af      	bmi.n	800904a <_dtoa_r+0xa82>
 80090ea:	4633      	mov	r3, r6
 80090ec:	461e      	mov	r6, r3
 80090ee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80090f2:	2a30      	cmp	r2, #48	@ 0x30
 80090f4:	d0fa      	beq.n	80090ec <_dtoa_r+0xb24>
 80090f6:	e4b4      	b.n	8008a62 <_dtoa_r+0x49a>
 80090f8:	459a      	cmp	sl, r3
 80090fa:	d1a7      	bne.n	800904c <_dtoa_r+0xa84>
 80090fc:	2331      	movs	r3, #49	@ 0x31
 80090fe:	f108 0801 	add.w	r8, r8, #1
 8009102:	f88a 3000 	strb.w	r3, [sl]
 8009106:	e4ac      	b.n	8008a62 <_dtoa_r+0x49a>
 8009108:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800910a:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009168 <_dtoa_r+0xba0>
 800910e:	b11b      	cbz	r3, 8009118 <_dtoa_r+0xb50>
 8009110:	f10a 0308 	add.w	r3, sl, #8
 8009114:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009116:	6013      	str	r3, [r2, #0]
 8009118:	4650      	mov	r0, sl
 800911a:	b017      	add	sp, #92	@ 0x5c
 800911c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009120:	9b07      	ldr	r3, [sp, #28]
 8009122:	2b01      	cmp	r3, #1
 8009124:	f77f ae2d 	ble.w	8008d82 <_dtoa_r+0x7ba>
 8009128:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800912a:	9308      	str	r3, [sp, #32]
 800912c:	2001      	movs	r0, #1
 800912e:	e64c      	b.n	8008dca <_dtoa_r+0x802>
 8009130:	f1bb 0f00 	cmp.w	fp, #0
 8009134:	f77f aed8 	ble.w	8008ee8 <_dtoa_r+0x920>
 8009138:	4656      	mov	r6, sl
 800913a:	4621      	mov	r1, r4
 800913c:	9802      	ldr	r0, [sp, #8]
 800913e:	f7ff f9b4 	bl	80084aa <quorem>
 8009142:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009146:	f806 3b01 	strb.w	r3, [r6], #1
 800914a:	eba6 020a 	sub.w	r2, r6, sl
 800914e:	4593      	cmp	fp, r2
 8009150:	ddb3      	ble.n	80090ba <_dtoa_r+0xaf2>
 8009152:	2300      	movs	r3, #0
 8009154:	220a      	movs	r2, #10
 8009156:	9902      	ldr	r1, [sp, #8]
 8009158:	4648      	mov	r0, r9
 800915a:	f000 f969 	bl	8009430 <__multadd>
 800915e:	9002      	str	r0, [sp, #8]
 8009160:	e7eb      	b.n	800913a <_dtoa_r+0xb72>
 8009162:	bf00      	nop
 8009164:	0800a920 	.word	0x0800a920
 8009168:	0800a8a4 	.word	0x0800a8a4

0800916c <_free_r>:
 800916c:	b538      	push	{r3, r4, r5, lr}
 800916e:	4605      	mov	r5, r0
 8009170:	2900      	cmp	r1, #0
 8009172:	d041      	beq.n	80091f8 <_free_r+0x8c>
 8009174:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009178:	1f0c      	subs	r4, r1, #4
 800917a:	2b00      	cmp	r3, #0
 800917c:	bfb8      	it	lt
 800917e:	18e4      	addlt	r4, r4, r3
 8009180:	f000 f8e8 	bl	8009354 <__malloc_lock>
 8009184:	4a1d      	ldr	r2, [pc, #116]	@ (80091fc <_free_r+0x90>)
 8009186:	6813      	ldr	r3, [r2, #0]
 8009188:	b933      	cbnz	r3, 8009198 <_free_r+0x2c>
 800918a:	6063      	str	r3, [r4, #4]
 800918c:	6014      	str	r4, [r2, #0]
 800918e:	4628      	mov	r0, r5
 8009190:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009194:	f000 b8e4 	b.w	8009360 <__malloc_unlock>
 8009198:	42a3      	cmp	r3, r4
 800919a:	d908      	bls.n	80091ae <_free_r+0x42>
 800919c:	6820      	ldr	r0, [r4, #0]
 800919e:	1821      	adds	r1, r4, r0
 80091a0:	428b      	cmp	r3, r1
 80091a2:	bf01      	itttt	eq
 80091a4:	6819      	ldreq	r1, [r3, #0]
 80091a6:	685b      	ldreq	r3, [r3, #4]
 80091a8:	1809      	addeq	r1, r1, r0
 80091aa:	6021      	streq	r1, [r4, #0]
 80091ac:	e7ed      	b.n	800918a <_free_r+0x1e>
 80091ae:	461a      	mov	r2, r3
 80091b0:	685b      	ldr	r3, [r3, #4]
 80091b2:	b10b      	cbz	r3, 80091b8 <_free_r+0x4c>
 80091b4:	42a3      	cmp	r3, r4
 80091b6:	d9fa      	bls.n	80091ae <_free_r+0x42>
 80091b8:	6811      	ldr	r1, [r2, #0]
 80091ba:	1850      	adds	r0, r2, r1
 80091bc:	42a0      	cmp	r0, r4
 80091be:	d10b      	bne.n	80091d8 <_free_r+0x6c>
 80091c0:	6820      	ldr	r0, [r4, #0]
 80091c2:	4401      	add	r1, r0
 80091c4:	1850      	adds	r0, r2, r1
 80091c6:	6011      	str	r1, [r2, #0]
 80091c8:	4283      	cmp	r3, r0
 80091ca:	d1e0      	bne.n	800918e <_free_r+0x22>
 80091cc:	6818      	ldr	r0, [r3, #0]
 80091ce:	685b      	ldr	r3, [r3, #4]
 80091d0:	4408      	add	r0, r1
 80091d2:	6053      	str	r3, [r2, #4]
 80091d4:	6010      	str	r0, [r2, #0]
 80091d6:	e7da      	b.n	800918e <_free_r+0x22>
 80091d8:	d902      	bls.n	80091e0 <_free_r+0x74>
 80091da:	230c      	movs	r3, #12
 80091dc:	602b      	str	r3, [r5, #0]
 80091de:	e7d6      	b.n	800918e <_free_r+0x22>
 80091e0:	6820      	ldr	r0, [r4, #0]
 80091e2:	1821      	adds	r1, r4, r0
 80091e4:	428b      	cmp	r3, r1
 80091e6:	bf02      	ittt	eq
 80091e8:	6819      	ldreq	r1, [r3, #0]
 80091ea:	685b      	ldreq	r3, [r3, #4]
 80091ec:	1809      	addeq	r1, r1, r0
 80091ee:	6063      	str	r3, [r4, #4]
 80091f0:	bf08      	it	eq
 80091f2:	6021      	streq	r1, [r4, #0]
 80091f4:	6054      	str	r4, [r2, #4]
 80091f6:	e7ca      	b.n	800918e <_free_r+0x22>
 80091f8:	bd38      	pop	{r3, r4, r5, pc}
 80091fa:	bf00      	nop
 80091fc:	20000588 	.word	0x20000588

08009200 <malloc>:
 8009200:	4b02      	ldr	r3, [pc, #8]	@ (800920c <malloc+0xc>)
 8009202:	4601      	mov	r1, r0
 8009204:	6818      	ldr	r0, [r3, #0]
 8009206:	f000 b825 	b.w	8009254 <_malloc_r>
 800920a:	bf00      	nop
 800920c:	20000018 	.word	0x20000018

08009210 <sbrk_aligned>:
 8009210:	b570      	push	{r4, r5, r6, lr}
 8009212:	4e0f      	ldr	r6, [pc, #60]	@ (8009250 <sbrk_aligned+0x40>)
 8009214:	460c      	mov	r4, r1
 8009216:	4605      	mov	r5, r0
 8009218:	6831      	ldr	r1, [r6, #0]
 800921a:	b911      	cbnz	r1, 8009222 <sbrk_aligned+0x12>
 800921c:	f000 fe46 	bl	8009eac <_sbrk_r>
 8009220:	6030      	str	r0, [r6, #0]
 8009222:	4621      	mov	r1, r4
 8009224:	4628      	mov	r0, r5
 8009226:	f000 fe41 	bl	8009eac <_sbrk_r>
 800922a:	1c43      	adds	r3, r0, #1
 800922c:	d103      	bne.n	8009236 <sbrk_aligned+0x26>
 800922e:	f04f 34ff 	mov.w	r4, #4294967295
 8009232:	4620      	mov	r0, r4
 8009234:	bd70      	pop	{r4, r5, r6, pc}
 8009236:	1cc4      	adds	r4, r0, #3
 8009238:	f024 0403 	bic.w	r4, r4, #3
 800923c:	42a0      	cmp	r0, r4
 800923e:	d0f8      	beq.n	8009232 <sbrk_aligned+0x22>
 8009240:	1a21      	subs	r1, r4, r0
 8009242:	4628      	mov	r0, r5
 8009244:	f000 fe32 	bl	8009eac <_sbrk_r>
 8009248:	3001      	adds	r0, #1
 800924a:	d1f2      	bne.n	8009232 <sbrk_aligned+0x22>
 800924c:	e7ef      	b.n	800922e <sbrk_aligned+0x1e>
 800924e:	bf00      	nop
 8009250:	20000584 	.word	0x20000584

08009254 <_malloc_r>:
 8009254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009258:	1ccd      	adds	r5, r1, #3
 800925a:	4606      	mov	r6, r0
 800925c:	f025 0503 	bic.w	r5, r5, #3
 8009260:	3508      	adds	r5, #8
 8009262:	2d0c      	cmp	r5, #12
 8009264:	bf38      	it	cc
 8009266:	250c      	movcc	r5, #12
 8009268:	2d00      	cmp	r5, #0
 800926a:	db01      	blt.n	8009270 <_malloc_r+0x1c>
 800926c:	42a9      	cmp	r1, r5
 800926e:	d904      	bls.n	800927a <_malloc_r+0x26>
 8009270:	230c      	movs	r3, #12
 8009272:	6033      	str	r3, [r6, #0]
 8009274:	2000      	movs	r0, #0
 8009276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800927a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009350 <_malloc_r+0xfc>
 800927e:	f000 f869 	bl	8009354 <__malloc_lock>
 8009282:	f8d8 3000 	ldr.w	r3, [r8]
 8009286:	461c      	mov	r4, r3
 8009288:	bb44      	cbnz	r4, 80092dc <_malloc_r+0x88>
 800928a:	4629      	mov	r1, r5
 800928c:	4630      	mov	r0, r6
 800928e:	f7ff ffbf 	bl	8009210 <sbrk_aligned>
 8009292:	1c43      	adds	r3, r0, #1
 8009294:	4604      	mov	r4, r0
 8009296:	d158      	bne.n	800934a <_malloc_r+0xf6>
 8009298:	f8d8 4000 	ldr.w	r4, [r8]
 800929c:	4627      	mov	r7, r4
 800929e:	2f00      	cmp	r7, #0
 80092a0:	d143      	bne.n	800932a <_malloc_r+0xd6>
 80092a2:	2c00      	cmp	r4, #0
 80092a4:	d04b      	beq.n	800933e <_malloc_r+0xea>
 80092a6:	6823      	ldr	r3, [r4, #0]
 80092a8:	4639      	mov	r1, r7
 80092aa:	4630      	mov	r0, r6
 80092ac:	eb04 0903 	add.w	r9, r4, r3
 80092b0:	f000 fdfc 	bl	8009eac <_sbrk_r>
 80092b4:	4581      	cmp	r9, r0
 80092b6:	d142      	bne.n	800933e <_malloc_r+0xea>
 80092b8:	6821      	ldr	r1, [r4, #0]
 80092ba:	4630      	mov	r0, r6
 80092bc:	1a6d      	subs	r5, r5, r1
 80092be:	4629      	mov	r1, r5
 80092c0:	f7ff ffa6 	bl	8009210 <sbrk_aligned>
 80092c4:	3001      	adds	r0, #1
 80092c6:	d03a      	beq.n	800933e <_malloc_r+0xea>
 80092c8:	6823      	ldr	r3, [r4, #0]
 80092ca:	442b      	add	r3, r5
 80092cc:	6023      	str	r3, [r4, #0]
 80092ce:	f8d8 3000 	ldr.w	r3, [r8]
 80092d2:	685a      	ldr	r2, [r3, #4]
 80092d4:	bb62      	cbnz	r2, 8009330 <_malloc_r+0xdc>
 80092d6:	f8c8 7000 	str.w	r7, [r8]
 80092da:	e00f      	b.n	80092fc <_malloc_r+0xa8>
 80092dc:	6822      	ldr	r2, [r4, #0]
 80092de:	1b52      	subs	r2, r2, r5
 80092e0:	d420      	bmi.n	8009324 <_malloc_r+0xd0>
 80092e2:	2a0b      	cmp	r2, #11
 80092e4:	d917      	bls.n	8009316 <_malloc_r+0xc2>
 80092e6:	1961      	adds	r1, r4, r5
 80092e8:	42a3      	cmp	r3, r4
 80092ea:	6025      	str	r5, [r4, #0]
 80092ec:	bf18      	it	ne
 80092ee:	6059      	strne	r1, [r3, #4]
 80092f0:	6863      	ldr	r3, [r4, #4]
 80092f2:	bf08      	it	eq
 80092f4:	f8c8 1000 	streq.w	r1, [r8]
 80092f8:	5162      	str	r2, [r4, r5]
 80092fa:	604b      	str	r3, [r1, #4]
 80092fc:	4630      	mov	r0, r6
 80092fe:	f000 f82f 	bl	8009360 <__malloc_unlock>
 8009302:	f104 000b 	add.w	r0, r4, #11
 8009306:	1d23      	adds	r3, r4, #4
 8009308:	f020 0007 	bic.w	r0, r0, #7
 800930c:	1ac2      	subs	r2, r0, r3
 800930e:	bf1c      	itt	ne
 8009310:	1a1b      	subne	r3, r3, r0
 8009312:	50a3      	strne	r3, [r4, r2]
 8009314:	e7af      	b.n	8009276 <_malloc_r+0x22>
 8009316:	6862      	ldr	r2, [r4, #4]
 8009318:	42a3      	cmp	r3, r4
 800931a:	bf0c      	ite	eq
 800931c:	f8c8 2000 	streq.w	r2, [r8]
 8009320:	605a      	strne	r2, [r3, #4]
 8009322:	e7eb      	b.n	80092fc <_malloc_r+0xa8>
 8009324:	4623      	mov	r3, r4
 8009326:	6864      	ldr	r4, [r4, #4]
 8009328:	e7ae      	b.n	8009288 <_malloc_r+0x34>
 800932a:	463c      	mov	r4, r7
 800932c:	687f      	ldr	r7, [r7, #4]
 800932e:	e7b6      	b.n	800929e <_malloc_r+0x4a>
 8009330:	461a      	mov	r2, r3
 8009332:	685b      	ldr	r3, [r3, #4]
 8009334:	42a3      	cmp	r3, r4
 8009336:	d1fb      	bne.n	8009330 <_malloc_r+0xdc>
 8009338:	2300      	movs	r3, #0
 800933a:	6053      	str	r3, [r2, #4]
 800933c:	e7de      	b.n	80092fc <_malloc_r+0xa8>
 800933e:	230c      	movs	r3, #12
 8009340:	4630      	mov	r0, r6
 8009342:	6033      	str	r3, [r6, #0]
 8009344:	f000 f80c 	bl	8009360 <__malloc_unlock>
 8009348:	e794      	b.n	8009274 <_malloc_r+0x20>
 800934a:	6005      	str	r5, [r0, #0]
 800934c:	e7d6      	b.n	80092fc <_malloc_r+0xa8>
 800934e:	bf00      	nop
 8009350:	20000588 	.word	0x20000588

08009354 <__malloc_lock>:
 8009354:	4801      	ldr	r0, [pc, #4]	@ (800935c <__malloc_lock+0x8>)
 8009356:	f7ff b898 	b.w	800848a <__retarget_lock_acquire_recursive>
 800935a:	bf00      	nop
 800935c:	20000580 	.word	0x20000580

08009360 <__malloc_unlock>:
 8009360:	4801      	ldr	r0, [pc, #4]	@ (8009368 <__malloc_unlock+0x8>)
 8009362:	f7ff b893 	b.w	800848c <__retarget_lock_release_recursive>
 8009366:	bf00      	nop
 8009368:	20000580 	.word	0x20000580

0800936c <_Balloc>:
 800936c:	b570      	push	{r4, r5, r6, lr}
 800936e:	69c6      	ldr	r6, [r0, #28]
 8009370:	4604      	mov	r4, r0
 8009372:	460d      	mov	r5, r1
 8009374:	b976      	cbnz	r6, 8009394 <_Balloc+0x28>
 8009376:	2010      	movs	r0, #16
 8009378:	f7ff ff42 	bl	8009200 <malloc>
 800937c:	4602      	mov	r2, r0
 800937e:	61e0      	str	r0, [r4, #28]
 8009380:	b920      	cbnz	r0, 800938c <_Balloc+0x20>
 8009382:	4b18      	ldr	r3, [pc, #96]	@ (80093e4 <_Balloc+0x78>)
 8009384:	216b      	movs	r1, #107	@ 0x6b
 8009386:	4818      	ldr	r0, [pc, #96]	@ (80093e8 <_Balloc+0x7c>)
 8009388:	f000 fdae 	bl	8009ee8 <__assert_func>
 800938c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009390:	6006      	str	r6, [r0, #0]
 8009392:	60c6      	str	r6, [r0, #12]
 8009394:	69e6      	ldr	r6, [r4, #28]
 8009396:	68f3      	ldr	r3, [r6, #12]
 8009398:	b183      	cbz	r3, 80093bc <_Balloc+0x50>
 800939a:	69e3      	ldr	r3, [r4, #28]
 800939c:	68db      	ldr	r3, [r3, #12]
 800939e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80093a2:	b9b8      	cbnz	r0, 80093d4 <_Balloc+0x68>
 80093a4:	2101      	movs	r1, #1
 80093a6:	4620      	mov	r0, r4
 80093a8:	fa01 f605 	lsl.w	r6, r1, r5
 80093ac:	1d72      	adds	r2, r6, #5
 80093ae:	0092      	lsls	r2, r2, #2
 80093b0:	f000 fdb8 	bl	8009f24 <_calloc_r>
 80093b4:	b160      	cbz	r0, 80093d0 <_Balloc+0x64>
 80093b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80093ba:	e00e      	b.n	80093da <_Balloc+0x6e>
 80093bc:	2221      	movs	r2, #33	@ 0x21
 80093be:	2104      	movs	r1, #4
 80093c0:	4620      	mov	r0, r4
 80093c2:	f000 fdaf 	bl	8009f24 <_calloc_r>
 80093c6:	69e3      	ldr	r3, [r4, #28]
 80093c8:	60f0      	str	r0, [r6, #12]
 80093ca:	68db      	ldr	r3, [r3, #12]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d1e4      	bne.n	800939a <_Balloc+0x2e>
 80093d0:	2000      	movs	r0, #0
 80093d2:	bd70      	pop	{r4, r5, r6, pc}
 80093d4:	6802      	ldr	r2, [r0, #0]
 80093d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80093da:	2300      	movs	r3, #0
 80093dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80093e0:	e7f7      	b.n	80093d2 <_Balloc+0x66>
 80093e2:	bf00      	nop
 80093e4:	0800a8b1 	.word	0x0800a8b1
 80093e8:	0800a931 	.word	0x0800a931

080093ec <_Bfree>:
 80093ec:	b570      	push	{r4, r5, r6, lr}
 80093ee:	69c6      	ldr	r6, [r0, #28]
 80093f0:	4605      	mov	r5, r0
 80093f2:	460c      	mov	r4, r1
 80093f4:	b976      	cbnz	r6, 8009414 <_Bfree+0x28>
 80093f6:	2010      	movs	r0, #16
 80093f8:	f7ff ff02 	bl	8009200 <malloc>
 80093fc:	4602      	mov	r2, r0
 80093fe:	61e8      	str	r0, [r5, #28]
 8009400:	b920      	cbnz	r0, 800940c <_Bfree+0x20>
 8009402:	4b09      	ldr	r3, [pc, #36]	@ (8009428 <_Bfree+0x3c>)
 8009404:	218f      	movs	r1, #143	@ 0x8f
 8009406:	4809      	ldr	r0, [pc, #36]	@ (800942c <_Bfree+0x40>)
 8009408:	f000 fd6e 	bl	8009ee8 <__assert_func>
 800940c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009410:	6006      	str	r6, [r0, #0]
 8009412:	60c6      	str	r6, [r0, #12]
 8009414:	b13c      	cbz	r4, 8009426 <_Bfree+0x3a>
 8009416:	69eb      	ldr	r3, [r5, #28]
 8009418:	6862      	ldr	r2, [r4, #4]
 800941a:	68db      	ldr	r3, [r3, #12]
 800941c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009420:	6021      	str	r1, [r4, #0]
 8009422:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009426:	bd70      	pop	{r4, r5, r6, pc}
 8009428:	0800a8b1 	.word	0x0800a8b1
 800942c:	0800a931 	.word	0x0800a931

08009430 <__multadd>:
 8009430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009434:	f101 0c14 	add.w	ip, r1, #20
 8009438:	4607      	mov	r7, r0
 800943a:	460c      	mov	r4, r1
 800943c:	461e      	mov	r6, r3
 800943e:	690d      	ldr	r5, [r1, #16]
 8009440:	2000      	movs	r0, #0
 8009442:	f8dc 3000 	ldr.w	r3, [ip]
 8009446:	3001      	adds	r0, #1
 8009448:	b299      	uxth	r1, r3
 800944a:	4285      	cmp	r5, r0
 800944c:	fb02 6101 	mla	r1, r2, r1, r6
 8009450:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009454:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8009458:	b289      	uxth	r1, r1
 800945a:	fb02 3306 	mla	r3, r2, r6, r3
 800945e:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009462:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009466:	f84c 1b04 	str.w	r1, [ip], #4
 800946a:	dcea      	bgt.n	8009442 <__multadd+0x12>
 800946c:	b30e      	cbz	r6, 80094b2 <__multadd+0x82>
 800946e:	68a3      	ldr	r3, [r4, #8]
 8009470:	42ab      	cmp	r3, r5
 8009472:	dc19      	bgt.n	80094a8 <__multadd+0x78>
 8009474:	6861      	ldr	r1, [r4, #4]
 8009476:	4638      	mov	r0, r7
 8009478:	3101      	adds	r1, #1
 800947a:	f7ff ff77 	bl	800936c <_Balloc>
 800947e:	4680      	mov	r8, r0
 8009480:	b928      	cbnz	r0, 800948e <__multadd+0x5e>
 8009482:	4602      	mov	r2, r0
 8009484:	4b0c      	ldr	r3, [pc, #48]	@ (80094b8 <__multadd+0x88>)
 8009486:	21ba      	movs	r1, #186	@ 0xba
 8009488:	480c      	ldr	r0, [pc, #48]	@ (80094bc <__multadd+0x8c>)
 800948a:	f000 fd2d 	bl	8009ee8 <__assert_func>
 800948e:	6922      	ldr	r2, [r4, #16]
 8009490:	f104 010c 	add.w	r1, r4, #12
 8009494:	300c      	adds	r0, #12
 8009496:	3202      	adds	r2, #2
 8009498:	0092      	lsls	r2, r2, #2
 800949a:	f000 fd17 	bl	8009ecc <memcpy>
 800949e:	4621      	mov	r1, r4
 80094a0:	4644      	mov	r4, r8
 80094a2:	4638      	mov	r0, r7
 80094a4:	f7ff ffa2 	bl	80093ec <_Bfree>
 80094a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80094ac:	3501      	adds	r5, #1
 80094ae:	615e      	str	r6, [r3, #20]
 80094b0:	6125      	str	r5, [r4, #16]
 80094b2:	4620      	mov	r0, r4
 80094b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094b8:	0800a920 	.word	0x0800a920
 80094bc:	0800a931 	.word	0x0800a931

080094c0 <__hi0bits>:
 80094c0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80094c4:	4603      	mov	r3, r0
 80094c6:	bf36      	itet	cc
 80094c8:	0403      	lslcc	r3, r0, #16
 80094ca:	2000      	movcs	r0, #0
 80094cc:	2010      	movcc	r0, #16
 80094ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80094d2:	bf3c      	itt	cc
 80094d4:	021b      	lslcc	r3, r3, #8
 80094d6:	3008      	addcc	r0, #8
 80094d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80094dc:	bf3c      	itt	cc
 80094de:	011b      	lslcc	r3, r3, #4
 80094e0:	3004      	addcc	r0, #4
 80094e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094e6:	bf3c      	itt	cc
 80094e8:	009b      	lslcc	r3, r3, #2
 80094ea:	3002      	addcc	r0, #2
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	db05      	blt.n	80094fc <__hi0bits+0x3c>
 80094f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80094f4:	f100 0001 	add.w	r0, r0, #1
 80094f8:	bf08      	it	eq
 80094fa:	2020      	moveq	r0, #32
 80094fc:	4770      	bx	lr

080094fe <__lo0bits>:
 80094fe:	6803      	ldr	r3, [r0, #0]
 8009500:	4602      	mov	r2, r0
 8009502:	f013 0007 	ands.w	r0, r3, #7
 8009506:	d00b      	beq.n	8009520 <__lo0bits+0x22>
 8009508:	07d9      	lsls	r1, r3, #31
 800950a:	d421      	bmi.n	8009550 <__lo0bits+0x52>
 800950c:	0798      	lsls	r0, r3, #30
 800950e:	bf47      	ittee	mi
 8009510:	085b      	lsrmi	r3, r3, #1
 8009512:	2001      	movmi	r0, #1
 8009514:	089b      	lsrpl	r3, r3, #2
 8009516:	2002      	movpl	r0, #2
 8009518:	bf4c      	ite	mi
 800951a:	6013      	strmi	r3, [r2, #0]
 800951c:	6013      	strpl	r3, [r2, #0]
 800951e:	4770      	bx	lr
 8009520:	b299      	uxth	r1, r3
 8009522:	b909      	cbnz	r1, 8009528 <__lo0bits+0x2a>
 8009524:	0c1b      	lsrs	r3, r3, #16
 8009526:	2010      	movs	r0, #16
 8009528:	b2d9      	uxtb	r1, r3
 800952a:	b909      	cbnz	r1, 8009530 <__lo0bits+0x32>
 800952c:	3008      	adds	r0, #8
 800952e:	0a1b      	lsrs	r3, r3, #8
 8009530:	0719      	lsls	r1, r3, #28
 8009532:	bf04      	itt	eq
 8009534:	091b      	lsreq	r3, r3, #4
 8009536:	3004      	addeq	r0, #4
 8009538:	0799      	lsls	r1, r3, #30
 800953a:	bf04      	itt	eq
 800953c:	089b      	lsreq	r3, r3, #2
 800953e:	3002      	addeq	r0, #2
 8009540:	07d9      	lsls	r1, r3, #31
 8009542:	d403      	bmi.n	800954c <__lo0bits+0x4e>
 8009544:	085b      	lsrs	r3, r3, #1
 8009546:	f100 0001 	add.w	r0, r0, #1
 800954a:	d003      	beq.n	8009554 <__lo0bits+0x56>
 800954c:	6013      	str	r3, [r2, #0]
 800954e:	4770      	bx	lr
 8009550:	2000      	movs	r0, #0
 8009552:	4770      	bx	lr
 8009554:	2020      	movs	r0, #32
 8009556:	4770      	bx	lr

08009558 <__i2b>:
 8009558:	b510      	push	{r4, lr}
 800955a:	460c      	mov	r4, r1
 800955c:	2101      	movs	r1, #1
 800955e:	f7ff ff05 	bl	800936c <_Balloc>
 8009562:	4602      	mov	r2, r0
 8009564:	b928      	cbnz	r0, 8009572 <__i2b+0x1a>
 8009566:	4b05      	ldr	r3, [pc, #20]	@ (800957c <__i2b+0x24>)
 8009568:	f240 1145 	movw	r1, #325	@ 0x145
 800956c:	4804      	ldr	r0, [pc, #16]	@ (8009580 <__i2b+0x28>)
 800956e:	f000 fcbb 	bl	8009ee8 <__assert_func>
 8009572:	2301      	movs	r3, #1
 8009574:	6144      	str	r4, [r0, #20]
 8009576:	6103      	str	r3, [r0, #16]
 8009578:	bd10      	pop	{r4, pc}
 800957a:	bf00      	nop
 800957c:	0800a920 	.word	0x0800a920
 8009580:	0800a931 	.word	0x0800a931

08009584 <__multiply>:
 8009584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009588:	4617      	mov	r7, r2
 800958a:	690a      	ldr	r2, [r1, #16]
 800958c:	4689      	mov	r9, r1
 800958e:	b085      	sub	sp, #20
 8009590:	693b      	ldr	r3, [r7, #16]
 8009592:	429a      	cmp	r2, r3
 8009594:	bfa2      	ittt	ge
 8009596:	463b      	movge	r3, r7
 8009598:	460f      	movge	r7, r1
 800959a:	4699      	movge	r9, r3
 800959c:	693d      	ldr	r5, [r7, #16]
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80095a4:	6879      	ldr	r1, [r7, #4]
 80095a6:	eb05 060a 	add.w	r6, r5, sl
 80095aa:	42b3      	cmp	r3, r6
 80095ac:	bfb8      	it	lt
 80095ae:	3101      	addlt	r1, #1
 80095b0:	f7ff fedc 	bl	800936c <_Balloc>
 80095b4:	b930      	cbnz	r0, 80095c4 <__multiply+0x40>
 80095b6:	4602      	mov	r2, r0
 80095b8:	4b42      	ldr	r3, [pc, #264]	@ (80096c4 <__multiply+0x140>)
 80095ba:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80095be:	4842      	ldr	r0, [pc, #264]	@ (80096c8 <__multiply+0x144>)
 80095c0:	f000 fc92 	bl	8009ee8 <__assert_func>
 80095c4:	f100 0414 	add.w	r4, r0, #20
 80095c8:	2200      	movs	r2, #0
 80095ca:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80095ce:	4623      	mov	r3, r4
 80095d0:	4573      	cmp	r3, lr
 80095d2:	d320      	bcc.n	8009616 <__multiply+0x92>
 80095d4:	f107 0814 	add.w	r8, r7, #20
 80095d8:	f109 0114 	add.w	r1, r9, #20
 80095dc:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80095e0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80095e4:	9302      	str	r3, [sp, #8]
 80095e6:	1beb      	subs	r3, r5, r7
 80095e8:	3715      	adds	r7, #21
 80095ea:	3b15      	subs	r3, #21
 80095ec:	f023 0303 	bic.w	r3, r3, #3
 80095f0:	3304      	adds	r3, #4
 80095f2:	42bd      	cmp	r5, r7
 80095f4:	bf38      	it	cc
 80095f6:	2304      	movcc	r3, #4
 80095f8:	9301      	str	r3, [sp, #4]
 80095fa:	9b02      	ldr	r3, [sp, #8]
 80095fc:	9103      	str	r1, [sp, #12]
 80095fe:	428b      	cmp	r3, r1
 8009600:	d80c      	bhi.n	800961c <__multiply+0x98>
 8009602:	2e00      	cmp	r6, #0
 8009604:	dd03      	ble.n	800960e <__multiply+0x8a>
 8009606:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800960a:	2b00      	cmp	r3, #0
 800960c:	d057      	beq.n	80096be <__multiply+0x13a>
 800960e:	6106      	str	r6, [r0, #16]
 8009610:	b005      	add	sp, #20
 8009612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009616:	f843 2b04 	str.w	r2, [r3], #4
 800961a:	e7d9      	b.n	80095d0 <__multiply+0x4c>
 800961c:	f8b1 a000 	ldrh.w	sl, [r1]
 8009620:	f1ba 0f00 	cmp.w	sl, #0
 8009624:	d021      	beq.n	800966a <__multiply+0xe6>
 8009626:	46c4      	mov	ip, r8
 8009628:	46a1      	mov	r9, r4
 800962a:	2700      	movs	r7, #0
 800962c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009630:	f8d9 3000 	ldr.w	r3, [r9]
 8009634:	fa1f fb82 	uxth.w	fp, r2
 8009638:	4565      	cmp	r5, ip
 800963a:	b29b      	uxth	r3, r3
 800963c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8009640:	fb0a 330b 	mla	r3, sl, fp, r3
 8009644:	443b      	add	r3, r7
 8009646:	f8d9 7000 	ldr.w	r7, [r9]
 800964a:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800964e:	fb0a 7202 	mla	r2, sl, r2, r7
 8009652:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009656:	b29b      	uxth	r3, r3
 8009658:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800965c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009660:	f849 3b04 	str.w	r3, [r9], #4
 8009664:	d8e2      	bhi.n	800962c <__multiply+0xa8>
 8009666:	9b01      	ldr	r3, [sp, #4]
 8009668:	50e7      	str	r7, [r4, r3]
 800966a:	9b03      	ldr	r3, [sp, #12]
 800966c:	3104      	adds	r1, #4
 800966e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009672:	f1b9 0f00 	cmp.w	r9, #0
 8009676:	d020      	beq.n	80096ba <__multiply+0x136>
 8009678:	6823      	ldr	r3, [r4, #0]
 800967a:	4647      	mov	r7, r8
 800967c:	46a4      	mov	ip, r4
 800967e:	f04f 0a00 	mov.w	sl, #0
 8009682:	f8b7 b000 	ldrh.w	fp, [r7]
 8009686:	b29b      	uxth	r3, r3
 8009688:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800968c:	fb09 220b 	mla	r2, r9, fp, r2
 8009690:	4452      	add	r2, sl
 8009692:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009696:	f84c 3b04 	str.w	r3, [ip], #4
 800969a:	f857 3b04 	ldr.w	r3, [r7], #4
 800969e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80096a2:	f8bc 3000 	ldrh.w	r3, [ip]
 80096a6:	42bd      	cmp	r5, r7
 80096a8:	fb09 330a 	mla	r3, r9, sl, r3
 80096ac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80096b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80096b4:	d8e5      	bhi.n	8009682 <__multiply+0xfe>
 80096b6:	9a01      	ldr	r2, [sp, #4]
 80096b8:	50a3      	str	r3, [r4, r2]
 80096ba:	3404      	adds	r4, #4
 80096bc:	e79d      	b.n	80095fa <__multiply+0x76>
 80096be:	3e01      	subs	r6, #1
 80096c0:	e79f      	b.n	8009602 <__multiply+0x7e>
 80096c2:	bf00      	nop
 80096c4:	0800a920 	.word	0x0800a920
 80096c8:	0800a931 	.word	0x0800a931

080096cc <__pow5mult>:
 80096cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096d0:	4615      	mov	r5, r2
 80096d2:	f012 0203 	ands.w	r2, r2, #3
 80096d6:	4607      	mov	r7, r0
 80096d8:	460e      	mov	r6, r1
 80096da:	d007      	beq.n	80096ec <__pow5mult+0x20>
 80096dc:	3a01      	subs	r2, #1
 80096de:	4c25      	ldr	r4, [pc, #148]	@ (8009774 <__pow5mult+0xa8>)
 80096e0:	2300      	movs	r3, #0
 80096e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80096e6:	f7ff fea3 	bl	8009430 <__multadd>
 80096ea:	4606      	mov	r6, r0
 80096ec:	10ad      	asrs	r5, r5, #2
 80096ee:	d03d      	beq.n	800976c <__pow5mult+0xa0>
 80096f0:	69fc      	ldr	r4, [r7, #28]
 80096f2:	b97c      	cbnz	r4, 8009714 <__pow5mult+0x48>
 80096f4:	2010      	movs	r0, #16
 80096f6:	f7ff fd83 	bl	8009200 <malloc>
 80096fa:	4602      	mov	r2, r0
 80096fc:	61f8      	str	r0, [r7, #28]
 80096fe:	b928      	cbnz	r0, 800970c <__pow5mult+0x40>
 8009700:	4b1d      	ldr	r3, [pc, #116]	@ (8009778 <__pow5mult+0xac>)
 8009702:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009706:	481d      	ldr	r0, [pc, #116]	@ (800977c <__pow5mult+0xb0>)
 8009708:	f000 fbee 	bl	8009ee8 <__assert_func>
 800970c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009710:	6004      	str	r4, [r0, #0]
 8009712:	60c4      	str	r4, [r0, #12]
 8009714:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009718:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800971c:	b94c      	cbnz	r4, 8009732 <__pow5mult+0x66>
 800971e:	f240 2171 	movw	r1, #625	@ 0x271
 8009722:	4638      	mov	r0, r7
 8009724:	f7ff ff18 	bl	8009558 <__i2b>
 8009728:	2300      	movs	r3, #0
 800972a:	4604      	mov	r4, r0
 800972c:	f8c8 0008 	str.w	r0, [r8, #8]
 8009730:	6003      	str	r3, [r0, #0]
 8009732:	f04f 0900 	mov.w	r9, #0
 8009736:	07eb      	lsls	r3, r5, #31
 8009738:	d50a      	bpl.n	8009750 <__pow5mult+0x84>
 800973a:	4631      	mov	r1, r6
 800973c:	4622      	mov	r2, r4
 800973e:	4638      	mov	r0, r7
 8009740:	f7ff ff20 	bl	8009584 <__multiply>
 8009744:	4680      	mov	r8, r0
 8009746:	4631      	mov	r1, r6
 8009748:	4638      	mov	r0, r7
 800974a:	4646      	mov	r6, r8
 800974c:	f7ff fe4e 	bl	80093ec <_Bfree>
 8009750:	106d      	asrs	r5, r5, #1
 8009752:	d00b      	beq.n	800976c <__pow5mult+0xa0>
 8009754:	6820      	ldr	r0, [r4, #0]
 8009756:	b938      	cbnz	r0, 8009768 <__pow5mult+0x9c>
 8009758:	4622      	mov	r2, r4
 800975a:	4621      	mov	r1, r4
 800975c:	4638      	mov	r0, r7
 800975e:	f7ff ff11 	bl	8009584 <__multiply>
 8009762:	6020      	str	r0, [r4, #0]
 8009764:	f8c0 9000 	str.w	r9, [r0]
 8009768:	4604      	mov	r4, r0
 800976a:	e7e4      	b.n	8009736 <__pow5mult+0x6a>
 800976c:	4630      	mov	r0, r6
 800976e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009772:	bf00      	nop
 8009774:	0800a9e4 	.word	0x0800a9e4
 8009778:	0800a8b1 	.word	0x0800a8b1
 800977c:	0800a931 	.word	0x0800a931

08009780 <__lshift>:
 8009780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009784:	460c      	mov	r4, r1
 8009786:	4607      	mov	r7, r0
 8009788:	4691      	mov	r9, r2
 800978a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800978e:	6923      	ldr	r3, [r4, #16]
 8009790:	6849      	ldr	r1, [r1, #4]
 8009792:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009796:	68a3      	ldr	r3, [r4, #8]
 8009798:	f108 0601 	add.w	r6, r8, #1
 800979c:	42b3      	cmp	r3, r6
 800979e:	db0b      	blt.n	80097b8 <__lshift+0x38>
 80097a0:	4638      	mov	r0, r7
 80097a2:	f7ff fde3 	bl	800936c <_Balloc>
 80097a6:	4605      	mov	r5, r0
 80097a8:	b948      	cbnz	r0, 80097be <__lshift+0x3e>
 80097aa:	4602      	mov	r2, r0
 80097ac:	4b28      	ldr	r3, [pc, #160]	@ (8009850 <__lshift+0xd0>)
 80097ae:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80097b2:	4828      	ldr	r0, [pc, #160]	@ (8009854 <__lshift+0xd4>)
 80097b4:	f000 fb98 	bl	8009ee8 <__assert_func>
 80097b8:	3101      	adds	r1, #1
 80097ba:	005b      	lsls	r3, r3, #1
 80097bc:	e7ee      	b.n	800979c <__lshift+0x1c>
 80097be:	2300      	movs	r3, #0
 80097c0:	f100 0114 	add.w	r1, r0, #20
 80097c4:	f100 0210 	add.w	r2, r0, #16
 80097c8:	4618      	mov	r0, r3
 80097ca:	4553      	cmp	r3, sl
 80097cc:	db33      	blt.n	8009836 <__lshift+0xb6>
 80097ce:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80097d2:	f104 0314 	add.w	r3, r4, #20
 80097d6:	6920      	ldr	r0, [r4, #16]
 80097d8:	f019 091f 	ands.w	r9, r9, #31
 80097dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80097e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80097e4:	d02b      	beq.n	800983e <__lshift+0xbe>
 80097e6:	f1c9 0e20 	rsb	lr, r9, #32
 80097ea:	468a      	mov	sl, r1
 80097ec:	2200      	movs	r2, #0
 80097ee:	6818      	ldr	r0, [r3, #0]
 80097f0:	fa00 f009 	lsl.w	r0, r0, r9
 80097f4:	4310      	orrs	r0, r2
 80097f6:	f84a 0b04 	str.w	r0, [sl], #4
 80097fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80097fe:	459c      	cmp	ip, r3
 8009800:	fa22 f20e 	lsr.w	r2, r2, lr
 8009804:	d8f3      	bhi.n	80097ee <__lshift+0x6e>
 8009806:	ebac 0304 	sub.w	r3, ip, r4
 800980a:	f104 0015 	add.w	r0, r4, #21
 800980e:	3b15      	subs	r3, #21
 8009810:	f023 0303 	bic.w	r3, r3, #3
 8009814:	3304      	adds	r3, #4
 8009816:	4560      	cmp	r0, ip
 8009818:	bf88      	it	hi
 800981a:	2304      	movhi	r3, #4
 800981c:	50ca      	str	r2, [r1, r3]
 800981e:	b10a      	cbz	r2, 8009824 <__lshift+0xa4>
 8009820:	f108 0602 	add.w	r6, r8, #2
 8009824:	3e01      	subs	r6, #1
 8009826:	4638      	mov	r0, r7
 8009828:	4621      	mov	r1, r4
 800982a:	612e      	str	r6, [r5, #16]
 800982c:	f7ff fdde 	bl	80093ec <_Bfree>
 8009830:	4628      	mov	r0, r5
 8009832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009836:	3301      	adds	r3, #1
 8009838:	f842 0f04 	str.w	r0, [r2, #4]!
 800983c:	e7c5      	b.n	80097ca <__lshift+0x4a>
 800983e:	3904      	subs	r1, #4
 8009840:	f853 2b04 	ldr.w	r2, [r3], #4
 8009844:	459c      	cmp	ip, r3
 8009846:	f841 2f04 	str.w	r2, [r1, #4]!
 800984a:	d8f9      	bhi.n	8009840 <__lshift+0xc0>
 800984c:	e7ea      	b.n	8009824 <__lshift+0xa4>
 800984e:	bf00      	nop
 8009850:	0800a920 	.word	0x0800a920
 8009854:	0800a931 	.word	0x0800a931

08009858 <__mcmp>:
 8009858:	4603      	mov	r3, r0
 800985a:	690a      	ldr	r2, [r1, #16]
 800985c:	6900      	ldr	r0, [r0, #16]
 800985e:	1a80      	subs	r0, r0, r2
 8009860:	b530      	push	{r4, r5, lr}
 8009862:	d10e      	bne.n	8009882 <__mcmp+0x2a>
 8009864:	3314      	adds	r3, #20
 8009866:	3114      	adds	r1, #20
 8009868:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800986c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009870:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009874:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009878:	4295      	cmp	r5, r2
 800987a:	d003      	beq.n	8009884 <__mcmp+0x2c>
 800987c:	d205      	bcs.n	800988a <__mcmp+0x32>
 800987e:	f04f 30ff 	mov.w	r0, #4294967295
 8009882:	bd30      	pop	{r4, r5, pc}
 8009884:	42a3      	cmp	r3, r4
 8009886:	d3f3      	bcc.n	8009870 <__mcmp+0x18>
 8009888:	e7fb      	b.n	8009882 <__mcmp+0x2a>
 800988a:	2001      	movs	r0, #1
 800988c:	e7f9      	b.n	8009882 <__mcmp+0x2a>
	...

08009890 <__mdiff>:
 8009890:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009894:	4689      	mov	r9, r1
 8009896:	4606      	mov	r6, r0
 8009898:	4611      	mov	r1, r2
 800989a:	4614      	mov	r4, r2
 800989c:	4648      	mov	r0, r9
 800989e:	f7ff ffdb 	bl	8009858 <__mcmp>
 80098a2:	1e05      	subs	r5, r0, #0
 80098a4:	d112      	bne.n	80098cc <__mdiff+0x3c>
 80098a6:	4629      	mov	r1, r5
 80098a8:	4630      	mov	r0, r6
 80098aa:	f7ff fd5f 	bl	800936c <_Balloc>
 80098ae:	4602      	mov	r2, r0
 80098b0:	b928      	cbnz	r0, 80098be <__mdiff+0x2e>
 80098b2:	4b41      	ldr	r3, [pc, #260]	@ (80099b8 <__mdiff+0x128>)
 80098b4:	f240 2137 	movw	r1, #567	@ 0x237
 80098b8:	4840      	ldr	r0, [pc, #256]	@ (80099bc <__mdiff+0x12c>)
 80098ba:	f000 fb15 	bl	8009ee8 <__assert_func>
 80098be:	2301      	movs	r3, #1
 80098c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80098c4:	4610      	mov	r0, r2
 80098c6:	b003      	add	sp, #12
 80098c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098cc:	bfbc      	itt	lt
 80098ce:	464b      	movlt	r3, r9
 80098d0:	46a1      	movlt	r9, r4
 80098d2:	4630      	mov	r0, r6
 80098d4:	bfb8      	it	lt
 80098d6:	2501      	movlt	r5, #1
 80098d8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80098dc:	bfb4      	ite	lt
 80098de:	461c      	movlt	r4, r3
 80098e0:	2500      	movge	r5, #0
 80098e2:	f7ff fd43 	bl	800936c <_Balloc>
 80098e6:	4602      	mov	r2, r0
 80098e8:	b918      	cbnz	r0, 80098f2 <__mdiff+0x62>
 80098ea:	4b33      	ldr	r3, [pc, #204]	@ (80099b8 <__mdiff+0x128>)
 80098ec:	f240 2145 	movw	r1, #581	@ 0x245
 80098f0:	e7e2      	b.n	80098b8 <__mdiff+0x28>
 80098f2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80098f6:	f104 0e14 	add.w	lr, r4, #20
 80098fa:	6926      	ldr	r6, [r4, #16]
 80098fc:	f100 0b14 	add.w	fp, r0, #20
 8009900:	60c5      	str	r5, [r0, #12]
 8009902:	f109 0514 	add.w	r5, r9, #20
 8009906:	f109 0310 	add.w	r3, r9, #16
 800990a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800990e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009912:	46d9      	mov	r9, fp
 8009914:	f04f 0c00 	mov.w	ip, #0
 8009918:	9301      	str	r3, [sp, #4]
 800991a:	9b01      	ldr	r3, [sp, #4]
 800991c:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009920:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009924:	4576      	cmp	r6, lr
 8009926:	9301      	str	r3, [sp, #4]
 8009928:	fa1f f38a 	uxth.w	r3, sl
 800992c:	4619      	mov	r1, r3
 800992e:	b283      	uxth	r3, r0
 8009930:	ea4f 4010 	mov.w	r0, r0, lsr #16
 8009934:	eba1 0303 	sub.w	r3, r1, r3
 8009938:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800993c:	4463      	add	r3, ip
 800993e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009942:	b29b      	uxth	r3, r3
 8009944:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009948:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800994c:	f849 3b04 	str.w	r3, [r9], #4
 8009950:	d8e3      	bhi.n	800991a <__mdiff+0x8a>
 8009952:	1b33      	subs	r3, r6, r4
 8009954:	3415      	adds	r4, #21
 8009956:	3b15      	subs	r3, #21
 8009958:	f023 0303 	bic.w	r3, r3, #3
 800995c:	3304      	adds	r3, #4
 800995e:	42a6      	cmp	r6, r4
 8009960:	bf38      	it	cc
 8009962:	2304      	movcc	r3, #4
 8009964:	441d      	add	r5, r3
 8009966:	445b      	add	r3, fp
 8009968:	462c      	mov	r4, r5
 800996a:	461e      	mov	r6, r3
 800996c:	4544      	cmp	r4, r8
 800996e:	d30e      	bcc.n	800998e <__mdiff+0xfe>
 8009970:	f108 0103 	add.w	r1, r8, #3
 8009974:	1b49      	subs	r1, r1, r5
 8009976:	3d03      	subs	r5, #3
 8009978:	f021 0103 	bic.w	r1, r1, #3
 800997c:	45a8      	cmp	r8, r5
 800997e:	bf38      	it	cc
 8009980:	2100      	movcc	r1, #0
 8009982:	440b      	add	r3, r1
 8009984:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009988:	b199      	cbz	r1, 80099b2 <__mdiff+0x122>
 800998a:	6117      	str	r7, [r2, #16]
 800998c:	e79a      	b.n	80098c4 <__mdiff+0x34>
 800998e:	f854 1b04 	ldr.w	r1, [r4], #4
 8009992:	46e6      	mov	lr, ip
 8009994:	fa1f fc81 	uxth.w	ip, r1
 8009998:	0c08      	lsrs	r0, r1, #16
 800999a:	4471      	add	r1, lr
 800999c:	44f4      	add	ip, lr
 800999e:	b289      	uxth	r1, r1
 80099a0:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80099a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80099a8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80099ac:	f846 1b04 	str.w	r1, [r6], #4
 80099b0:	e7dc      	b.n	800996c <__mdiff+0xdc>
 80099b2:	3f01      	subs	r7, #1
 80099b4:	e7e6      	b.n	8009984 <__mdiff+0xf4>
 80099b6:	bf00      	nop
 80099b8:	0800a920 	.word	0x0800a920
 80099bc:	0800a931 	.word	0x0800a931

080099c0 <__d2b>:
 80099c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80099c4:	460f      	mov	r7, r1
 80099c6:	2101      	movs	r1, #1
 80099c8:	4616      	mov	r6, r2
 80099ca:	ec59 8b10 	vmov	r8, r9, d0
 80099ce:	f7ff fccd 	bl	800936c <_Balloc>
 80099d2:	4604      	mov	r4, r0
 80099d4:	b930      	cbnz	r0, 80099e4 <__d2b+0x24>
 80099d6:	4602      	mov	r2, r0
 80099d8:	4b23      	ldr	r3, [pc, #140]	@ (8009a68 <__d2b+0xa8>)
 80099da:	f240 310f 	movw	r1, #783	@ 0x30f
 80099de:	4823      	ldr	r0, [pc, #140]	@ (8009a6c <__d2b+0xac>)
 80099e0:	f000 fa82 	bl	8009ee8 <__assert_func>
 80099e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80099e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80099ec:	b10d      	cbz	r5, 80099f2 <__d2b+0x32>
 80099ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80099f2:	9301      	str	r3, [sp, #4]
 80099f4:	f1b8 0300 	subs.w	r3, r8, #0
 80099f8:	d023      	beq.n	8009a42 <__d2b+0x82>
 80099fa:	4668      	mov	r0, sp
 80099fc:	9300      	str	r3, [sp, #0]
 80099fe:	f7ff fd7e 	bl	80094fe <__lo0bits>
 8009a02:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009a06:	b1d0      	cbz	r0, 8009a3e <__d2b+0x7e>
 8009a08:	f1c0 0320 	rsb	r3, r0, #32
 8009a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8009a10:	40c2      	lsrs	r2, r0
 8009a12:	430b      	orrs	r3, r1
 8009a14:	9201      	str	r2, [sp, #4]
 8009a16:	6163      	str	r3, [r4, #20]
 8009a18:	9b01      	ldr	r3, [sp, #4]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	61a3      	str	r3, [r4, #24]
 8009a1e:	bf0c      	ite	eq
 8009a20:	2201      	moveq	r2, #1
 8009a22:	2202      	movne	r2, #2
 8009a24:	6122      	str	r2, [r4, #16]
 8009a26:	b1a5      	cbz	r5, 8009a52 <__d2b+0x92>
 8009a28:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009a2c:	4405      	add	r5, r0
 8009a2e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009a32:	603d      	str	r5, [r7, #0]
 8009a34:	6030      	str	r0, [r6, #0]
 8009a36:	4620      	mov	r0, r4
 8009a38:	b003      	add	sp, #12
 8009a3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a3e:	6161      	str	r1, [r4, #20]
 8009a40:	e7ea      	b.n	8009a18 <__d2b+0x58>
 8009a42:	a801      	add	r0, sp, #4
 8009a44:	f7ff fd5b 	bl	80094fe <__lo0bits>
 8009a48:	9b01      	ldr	r3, [sp, #4]
 8009a4a:	3020      	adds	r0, #32
 8009a4c:	2201      	movs	r2, #1
 8009a4e:	6163      	str	r3, [r4, #20]
 8009a50:	e7e8      	b.n	8009a24 <__d2b+0x64>
 8009a52:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009a56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009a5a:	6038      	str	r0, [r7, #0]
 8009a5c:	6918      	ldr	r0, [r3, #16]
 8009a5e:	f7ff fd2f 	bl	80094c0 <__hi0bits>
 8009a62:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009a66:	e7e5      	b.n	8009a34 <__d2b+0x74>
 8009a68:	0800a920 	.word	0x0800a920
 8009a6c:	0800a931 	.word	0x0800a931

08009a70 <__ssputs_r>:
 8009a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a74:	461f      	mov	r7, r3
 8009a76:	688e      	ldr	r6, [r1, #8]
 8009a78:	4682      	mov	sl, r0
 8009a7a:	460c      	mov	r4, r1
 8009a7c:	42be      	cmp	r6, r7
 8009a7e:	4690      	mov	r8, r2
 8009a80:	680b      	ldr	r3, [r1, #0]
 8009a82:	d82d      	bhi.n	8009ae0 <__ssputs_r+0x70>
 8009a84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a88:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009a8c:	d026      	beq.n	8009adc <__ssputs_r+0x6c>
 8009a8e:	6965      	ldr	r5, [r4, #20]
 8009a90:	6909      	ldr	r1, [r1, #16]
 8009a92:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a96:	eba3 0901 	sub.w	r9, r3, r1
 8009a9a:	1c7b      	adds	r3, r7, #1
 8009a9c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009aa0:	444b      	add	r3, r9
 8009aa2:	106d      	asrs	r5, r5, #1
 8009aa4:	429d      	cmp	r5, r3
 8009aa6:	bf38      	it	cc
 8009aa8:	461d      	movcc	r5, r3
 8009aaa:	0553      	lsls	r3, r2, #21
 8009aac:	d527      	bpl.n	8009afe <__ssputs_r+0x8e>
 8009aae:	4629      	mov	r1, r5
 8009ab0:	f7ff fbd0 	bl	8009254 <_malloc_r>
 8009ab4:	4606      	mov	r6, r0
 8009ab6:	b360      	cbz	r0, 8009b12 <__ssputs_r+0xa2>
 8009ab8:	464a      	mov	r2, r9
 8009aba:	6921      	ldr	r1, [r4, #16]
 8009abc:	f000 fa06 	bl	8009ecc <memcpy>
 8009ac0:	89a3      	ldrh	r3, [r4, #12]
 8009ac2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009ac6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009aca:	81a3      	strh	r3, [r4, #12]
 8009acc:	6126      	str	r6, [r4, #16]
 8009ace:	444e      	add	r6, r9
 8009ad0:	6165      	str	r5, [r4, #20]
 8009ad2:	eba5 0509 	sub.w	r5, r5, r9
 8009ad6:	6026      	str	r6, [r4, #0]
 8009ad8:	463e      	mov	r6, r7
 8009ada:	60a5      	str	r5, [r4, #8]
 8009adc:	42be      	cmp	r6, r7
 8009ade:	d900      	bls.n	8009ae2 <__ssputs_r+0x72>
 8009ae0:	463e      	mov	r6, r7
 8009ae2:	4632      	mov	r2, r6
 8009ae4:	4641      	mov	r1, r8
 8009ae6:	6820      	ldr	r0, [r4, #0]
 8009ae8:	f000 f9c6 	bl	8009e78 <memmove>
 8009aec:	68a3      	ldr	r3, [r4, #8]
 8009aee:	2000      	movs	r0, #0
 8009af0:	1b9b      	subs	r3, r3, r6
 8009af2:	60a3      	str	r3, [r4, #8]
 8009af4:	6823      	ldr	r3, [r4, #0]
 8009af6:	4433      	add	r3, r6
 8009af8:	6023      	str	r3, [r4, #0]
 8009afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009afe:	462a      	mov	r2, r5
 8009b00:	f000 fa36 	bl	8009f70 <_realloc_r>
 8009b04:	4606      	mov	r6, r0
 8009b06:	2800      	cmp	r0, #0
 8009b08:	d1e0      	bne.n	8009acc <__ssputs_r+0x5c>
 8009b0a:	6921      	ldr	r1, [r4, #16]
 8009b0c:	4650      	mov	r0, sl
 8009b0e:	f7ff fb2d 	bl	800916c <_free_r>
 8009b12:	230c      	movs	r3, #12
 8009b14:	f04f 30ff 	mov.w	r0, #4294967295
 8009b18:	f8ca 3000 	str.w	r3, [sl]
 8009b1c:	89a3      	ldrh	r3, [r4, #12]
 8009b1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b22:	81a3      	strh	r3, [r4, #12]
 8009b24:	e7e9      	b.n	8009afa <__ssputs_r+0x8a>
	...

08009b28 <_svfiprintf_r>:
 8009b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b2c:	4698      	mov	r8, r3
 8009b2e:	898b      	ldrh	r3, [r1, #12]
 8009b30:	b09d      	sub	sp, #116	@ 0x74
 8009b32:	4607      	mov	r7, r0
 8009b34:	061b      	lsls	r3, r3, #24
 8009b36:	460d      	mov	r5, r1
 8009b38:	4614      	mov	r4, r2
 8009b3a:	d510      	bpl.n	8009b5e <_svfiprintf_r+0x36>
 8009b3c:	690b      	ldr	r3, [r1, #16]
 8009b3e:	b973      	cbnz	r3, 8009b5e <_svfiprintf_r+0x36>
 8009b40:	2140      	movs	r1, #64	@ 0x40
 8009b42:	f7ff fb87 	bl	8009254 <_malloc_r>
 8009b46:	6028      	str	r0, [r5, #0]
 8009b48:	6128      	str	r0, [r5, #16]
 8009b4a:	b930      	cbnz	r0, 8009b5a <_svfiprintf_r+0x32>
 8009b4c:	230c      	movs	r3, #12
 8009b4e:	603b      	str	r3, [r7, #0]
 8009b50:	f04f 30ff 	mov.w	r0, #4294967295
 8009b54:	b01d      	add	sp, #116	@ 0x74
 8009b56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b5a:	2340      	movs	r3, #64	@ 0x40
 8009b5c:	616b      	str	r3, [r5, #20]
 8009b5e:	2300      	movs	r3, #0
 8009b60:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b64:	f04f 0901 	mov.w	r9, #1
 8009b68:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8009d0c <_svfiprintf_r+0x1e4>
 8009b6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b6e:	2320      	movs	r3, #32
 8009b70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b74:	2330      	movs	r3, #48	@ 0x30
 8009b76:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b7a:	4623      	mov	r3, r4
 8009b7c:	469a      	mov	sl, r3
 8009b7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b82:	b10a      	cbz	r2, 8009b88 <_svfiprintf_r+0x60>
 8009b84:	2a25      	cmp	r2, #37	@ 0x25
 8009b86:	d1f9      	bne.n	8009b7c <_svfiprintf_r+0x54>
 8009b88:	ebba 0b04 	subs.w	fp, sl, r4
 8009b8c:	d00b      	beq.n	8009ba6 <_svfiprintf_r+0x7e>
 8009b8e:	465b      	mov	r3, fp
 8009b90:	4622      	mov	r2, r4
 8009b92:	4629      	mov	r1, r5
 8009b94:	4638      	mov	r0, r7
 8009b96:	f7ff ff6b 	bl	8009a70 <__ssputs_r>
 8009b9a:	3001      	adds	r0, #1
 8009b9c:	f000 80a7 	beq.w	8009cee <_svfiprintf_r+0x1c6>
 8009ba0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ba2:	445a      	add	r2, fp
 8009ba4:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ba6:	f89a 3000 	ldrb.w	r3, [sl]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	f000 809f 	beq.w	8009cee <_svfiprintf_r+0x1c6>
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	f04f 32ff 	mov.w	r2, #4294967295
 8009bb6:	f10a 0a01 	add.w	sl, sl, #1
 8009bba:	9304      	str	r3, [sp, #16]
 8009bbc:	9307      	str	r3, [sp, #28]
 8009bbe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009bc2:	931a      	str	r3, [sp, #104]	@ 0x68
 8009bc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bc8:	4654      	mov	r4, sl
 8009bca:	2205      	movs	r2, #5
 8009bcc:	484f      	ldr	r0, [pc, #316]	@ (8009d0c <_svfiprintf_r+0x1e4>)
 8009bce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bd2:	f7fe fc5c 	bl	800848e <memchr>
 8009bd6:	9a04      	ldr	r2, [sp, #16]
 8009bd8:	b9d8      	cbnz	r0, 8009c12 <_svfiprintf_r+0xea>
 8009bda:	06d0      	lsls	r0, r2, #27
 8009bdc:	bf44      	itt	mi
 8009bde:	2320      	movmi	r3, #32
 8009be0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009be4:	0711      	lsls	r1, r2, #28
 8009be6:	bf44      	itt	mi
 8009be8:	232b      	movmi	r3, #43	@ 0x2b
 8009bea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009bee:	f89a 3000 	ldrb.w	r3, [sl]
 8009bf2:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bf4:	d015      	beq.n	8009c22 <_svfiprintf_r+0xfa>
 8009bf6:	9a07      	ldr	r2, [sp, #28]
 8009bf8:	4654      	mov	r4, sl
 8009bfa:	2000      	movs	r0, #0
 8009bfc:	f04f 0c0a 	mov.w	ip, #10
 8009c00:	4621      	mov	r1, r4
 8009c02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c06:	3b30      	subs	r3, #48	@ 0x30
 8009c08:	2b09      	cmp	r3, #9
 8009c0a:	d94b      	bls.n	8009ca4 <_svfiprintf_r+0x17c>
 8009c0c:	b1b0      	cbz	r0, 8009c3c <_svfiprintf_r+0x114>
 8009c0e:	9207      	str	r2, [sp, #28]
 8009c10:	e014      	b.n	8009c3c <_svfiprintf_r+0x114>
 8009c12:	eba0 0308 	sub.w	r3, r0, r8
 8009c16:	46a2      	mov	sl, r4
 8009c18:	fa09 f303 	lsl.w	r3, r9, r3
 8009c1c:	4313      	orrs	r3, r2
 8009c1e:	9304      	str	r3, [sp, #16]
 8009c20:	e7d2      	b.n	8009bc8 <_svfiprintf_r+0xa0>
 8009c22:	9b03      	ldr	r3, [sp, #12]
 8009c24:	1d19      	adds	r1, r3, #4
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	9103      	str	r1, [sp, #12]
 8009c2c:	bfbb      	ittet	lt
 8009c2e:	425b      	neglt	r3, r3
 8009c30:	f042 0202 	orrlt.w	r2, r2, #2
 8009c34:	9307      	strge	r3, [sp, #28]
 8009c36:	9307      	strlt	r3, [sp, #28]
 8009c38:	bfb8      	it	lt
 8009c3a:	9204      	strlt	r2, [sp, #16]
 8009c3c:	7823      	ldrb	r3, [r4, #0]
 8009c3e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c40:	d10a      	bne.n	8009c58 <_svfiprintf_r+0x130>
 8009c42:	7863      	ldrb	r3, [r4, #1]
 8009c44:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c46:	d132      	bne.n	8009cae <_svfiprintf_r+0x186>
 8009c48:	9b03      	ldr	r3, [sp, #12]
 8009c4a:	3402      	adds	r4, #2
 8009c4c:	1d1a      	adds	r2, r3, #4
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c54:	9203      	str	r2, [sp, #12]
 8009c56:	9305      	str	r3, [sp, #20]
 8009c58:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009d1c <_svfiprintf_r+0x1f4>
 8009c5c:	2203      	movs	r2, #3
 8009c5e:	7821      	ldrb	r1, [r4, #0]
 8009c60:	4650      	mov	r0, sl
 8009c62:	f7fe fc14 	bl	800848e <memchr>
 8009c66:	b138      	cbz	r0, 8009c78 <_svfiprintf_r+0x150>
 8009c68:	eba0 000a 	sub.w	r0, r0, sl
 8009c6c:	2240      	movs	r2, #64	@ 0x40
 8009c6e:	9b04      	ldr	r3, [sp, #16]
 8009c70:	3401      	adds	r4, #1
 8009c72:	4082      	lsls	r2, r0
 8009c74:	4313      	orrs	r3, r2
 8009c76:	9304      	str	r3, [sp, #16]
 8009c78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c7c:	2206      	movs	r2, #6
 8009c7e:	4824      	ldr	r0, [pc, #144]	@ (8009d10 <_svfiprintf_r+0x1e8>)
 8009c80:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c84:	f7fe fc03 	bl	800848e <memchr>
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	d036      	beq.n	8009cfa <_svfiprintf_r+0x1d2>
 8009c8c:	4b21      	ldr	r3, [pc, #132]	@ (8009d14 <_svfiprintf_r+0x1ec>)
 8009c8e:	bb1b      	cbnz	r3, 8009cd8 <_svfiprintf_r+0x1b0>
 8009c90:	9b03      	ldr	r3, [sp, #12]
 8009c92:	3307      	adds	r3, #7
 8009c94:	f023 0307 	bic.w	r3, r3, #7
 8009c98:	3308      	adds	r3, #8
 8009c9a:	9303      	str	r3, [sp, #12]
 8009c9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c9e:	4433      	add	r3, r6
 8009ca0:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ca2:	e76a      	b.n	8009b7a <_svfiprintf_r+0x52>
 8009ca4:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ca8:	460c      	mov	r4, r1
 8009caa:	2001      	movs	r0, #1
 8009cac:	e7a8      	b.n	8009c00 <_svfiprintf_r+0xd8>
 8009cae:	2300      	movs	r3, #0
 8009cb0:	3401      	adds	r4, #1
 8009cb2:	f04f 0c0a 	mov.w	ip, #10
 8009cb6:	4619      	mov	r1, r3
 8009cb8:	9305      	str	r3, [sp, #20]
 8009cba:	4620      	mov	r0, r4
 8009cbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009cc0:	3a30      	subs	r2, #48	@ 0x30
 8009cc2:	2a09      	cmp	r2, #9
 8009cc4:	d903      	bls.n	8009cce <_svfiprintf_r+0x1a6>
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d0c6      	beq.n	8009c58 <_svfiprintf_r+0x130>
 8009cca:	9105      	str	r1, [sp, #20]
 8009ccc:	e7c4      	b.n	8009c58 <_svfiprintf_r+0x130>
 8009cce:	fb0c 2101 	mla	r1, ip, r1, r2
 8009cd2:	4604      	mov	r4, r0
 8009cd4:	2301      	movs	r3, #1
 8009cd6:	e7f0      	b.n	8009cba <_svfiprintf_r+0x192>
 8009cd8:	ab03      	add	r3, sp, #12
 8009cda:	462a      	mov	r2, r5
 8009cdc:	a904      	add	r1, sp, #16
 8009cde:	4638      	mov	r0, r7
 8009ce0:	9300      	str	r3, [sp, #0]
 8009ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8009d18 <_svfiprintf_r+0x1f0>)
 8009ce4:	f7fd fe5e 	bl	80079a4 <_printf_float>
 8009ce8:	1c42      	adds	r2, r0, #1
 8009cea:	4606      	mov	r6, r0
 8009cec:	d1d6      	bne.n	8009c9c <_svfiprintf_r+0x174>
 8009cee:	89ab      	ldrh	r3, [r5, #12]
 8009cf0:	065b      	lsls	r3, r3, #25
 8009cf2:	f53f af2d 	bmi.w	8009b50 <_svfiprintf_r+0x28>
 8009cf6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009cf8:	e72c      	b.n	8009b54 <_svfiprintf_r+0x2c>
 8009cfa:	ab03      	add	r3, sp, #12
 8009cfc:	462a      	mov	r2, r5
 8009cfe:	a904      	add	r1, sp, #16
 8009d00:	4638      	mov	r0, r7
 8009d02:	9300      	str	r3, [sp, #0]
 8009d04:	4b04      	ldr	r3, [pc, #16]	@ (8009d18 <_svfiprintf_r+0x1f0>)
 8009d06:	f7fe f8e9 	bl	8007edc <_printf_i>
 8009d0a:	e7ed      	b.n	8009ce8 <_svfiprintf_r+0x1c0>
 8009d0c:	0800a98a 	.word	0x0800a98a
 8009d10:	0800a994 	.word	0x0800a994
 8009d14:	080079a5 	.word	0x080079a5
 8009d18:	08009a71 	.word	0x08009a71
 8009d1c:	0800a990 	.word	0x0800a990

08009d20 <__sflush_r>:
 8009d20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d28:	0716      	lsls	r6, r2, #28
 8009d2a:	4605      	mov	r5, r0
 8009d2c:	460c      	mov	r4, r1
 8009d2e:	d454      	bmi.n	8009dda <__sflush_r+0xba>
 8009d30:	684b      	ldr	r3, [r1, #4]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	dc02      	bgt.n	8009d3c <__sflush_r+0x1c>
 8009d36:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	dd48      	ble.n	8009dce <__sflush_r+0xae>
 8009d3c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d3e:	2e00      	cmp	r6, #0
 8009d40:	d045      	beq.n	8009dce <__sflush_r+0xae>
 8009d42:	2300      	movs	r3, #0
 8009d44:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009d48:	682f      	ldr	r7, [r5, #0]
 8009d4a:	6a21      	ldr	r1, [r4, #32]
 8009d4c:	602b      	str	r3, [r5, #0]
 8009d4e:	d030      	beq.n	8009db2 <__sflush_r+0x92>
 8009d50:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009d52:	89a3      	ldrh	r3, [r4, #12]
 8009d54:	0759      	lsls	r1, r3, #29
 8009d56:	d505      	bpl.n	8009d64 <__sflush_r+0x44>
 8009d58:	6863      	ldr	r3, [r4, #4]
 8009d5a:	1ad2      	subs	r2, r2, r3
 8009d5c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009d5e:	b10b      	cbz	r3, 8009d64 <__sflush_r+0x44>
 8009d60:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009d62:	1ad2      	subs	r2, r2, r3
 8009d64:	2300      	movs	r3, #0
 8009d66:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d68:	6a21      	ldr	r1, [r4, #32]
 8009d6a:	4628      	mov	r0, r5
 8009d6c:	47b0      	blx	r6
 8009d6e:	1c43      	adds	r3, r0, #1
 8009d70:	89a3      	ldrh	r3, [r4, #12]
 8009d72:	d106      	bne.n	8009d82 <__sflush_r+0x62>
 8009d74:	6829      	ldr	r1, [r5, #0]
 8009d76:	291d      	cmp	r1, #29
 8009d78:	d82b      	bhi.n	8009dd2 <__sflush_r+0xb2>
 8009d7a:	4a2a      	ldr	r2, [pc, #168]	@ (8009e24 <__sflush_r+0x104>)
 8009d7c:	40ca      	lsrs	r2, r1
 8009d7e:	07d6      	lsls	r6, r2, #31
 8009d80:	d527      	bpl.n	8009dd2 <__sflush_r+0xb2>
 8009d82:	2200      	movs	r2, #0
 8009d84:	04d9      	lsls	r1, r3, #19
 8009d86:	6062      	str	r2, [r4, #4]
 8009d88:	6922      	ldr	r2, [r4, #16]
 8009d8a:	6022      	str	r2, [r4, #0]
 8009d8c:	d504      	bpl.n	8009d98 <__sflush_r+0x78>
 8009d8e:	1c42      	adds	r2, r0, #1
 8009d90:	d101      	bne.n	8009d96 <__sflush_r+0x76>
 8009d92:	682b      	ldr	r3, [r5, #0]
 8009d94:	b903      	cbnz	r3, 8009d98 <__sflush_r+0x78>
 8009d96:	6560      	str	r0, [r4, #84]	@ 0x54
 8009d98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d9a:	602f      	str	r7, [r5, #0]
 8009d9c:	b1b9      	cbz	r1, 8009dce <__sflush_r+0xae>
 8009d9e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009da2:	4299      	cmp	r1, r3
 8009da4:	d002      	beq.n	8009dac <__sflush_r+0x8c>
 8009da6:	4628      	mov	r0, r5
 8009da8:	f7ff f9e0 	bl	800916c <_free_r>
 8009dac:	2300      	movs	r3, #0
 8009dae:	6363      	str	r3, [r4, #52]	@ 0x34
 8009db0:	e00d      	b.n	8009dce <__sflush_r+0xae>
 8009db2:	2301      	movs	r3, #1
 8009db4:	4628      	mov	r0, r5
 8009db6:	47b0      	blx	r6
 8009db8:	4602      	mov	r2, r0
 8009dba:	1c50      	adds	r0, r2, #1
 8009dbc:	d1c9      	bne.n	8009d52 <__sflush_r+0x32>
 8009dbe:	682b      	ldr	r3, [r5, #0]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d0c6      	beq.n	8009d52 <__sflush_r+0x32>
 8009dc4:	2b1d      	cmp	r3, #29
 8009dc6:	d001      	beq.n	8009dcc <__sflush_r+0xac>
 8009dc8:	2b16      	cmp	r3, #22
 8009dca:	d11d      	bne.n	8009e08 <__sflush_r+0xe8>
 8009dcc:	602f      	str	r7, [r5, #0]
 8009dce:	2000      	movs	r0, #0
 8009dd0:	e021      	b.n	8009e16 <__sflush_r+0xf6>
 8009dd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009dd6:	b21b      	sxth	r3, r3
 8009dd8:	e01a      	b.n	8009e10 <__sflush_r+0xf0>
 8009dda:	690f      	ldr	r7, [r1, #16]
 8009ddc:	2f00      	cmp	r7, #0
 8009dde:	d0f6      	beq.n	8009dce <__sflush_r+0xae>
 8009de0:	0793      	lsls	r3, r2, #30
 8009de2:	680e      	ldr	r6, [r1, #0]
 8009de4:	600f      	str	r7, [r1, #0]
 8009de6:	bf0c      	ite	eq
 8009de8:	694b      	ldreq	r3, [r1, #20]
 8009dea:	2300      	movne	r3, #0
 8009dec:	eba6 0807 	sub.w	r8, r6, r7
 8009df0:	608b      	str	r3, [r1, #8]
 8009df2:	f1b8 0f00 	cmp.w	r8, #0
 8009df6:	ddea      	ble.n	8009dce <__sflush_r+0xae>
 8009df8:	4643      	mov	r3, r8
 8009dfa:	463a      	mov	r2, r7
 8009dfc:	6a21      	ldr	r1, [r4, #32]
 8009dfe:	4628      	mov	r0, r5
 8009e00:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009e02:	47b0      	blx	r6
 8009e04:	2800      	cmp	r0, #0
 8009e06:	dc08      	bgt.n	8009e1a <__sflush_r+0xfa>
 8009e08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e10:	f04f 30ff 	mov.w	r0, #4294967295
 8009e14:	81a3      	strh	r3, [r4, #12]
 8009e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e1a:	4407      	add	r7, r0
 8009e1c:	eba8 0800 	sub.w	r8, r8, r0
 8009e20:	e7e7      	b.n	8009df2 <__sflush_r+0xd2>
 8009e22:	bf00      	nop
 8009e24:	20400001 	.word	0x20400001

08009e28 <_fflush_r>:
 8009e28:	b538      	push	{r3, r4, r5, lr}
 8009e2a:	690b      	ldr	r3, [r1, #16]
 8009e2c:	4605      	mov	r5, r0
 8009e2e:	460c      	mov	r4, r1
 8009e30:	b913      	cbnz	r3, 8009e38 <_fflush_r+0x10>
 8009e32:	2500      	movs	r5, #0
 8009e34:	4628      	mov	r0, r5
 8009e36:	bd38      	pop	{r3, r4, r5, pc}
 8009e38:	b118      	cbz	r0, 8009e42 <_fflush_r+0x1a>
 8009e3a:	6a03      	ldr	r3, [r0, #32]
 8009e3c:	b90b      	cbnz	r3, 8009e42 <_fflush_r+0x1a>
 8009e3e:	f7fe f9f7 	bl	8008230 <__sinit>
 8009e42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d0f3      	beq.n	8009e32 <_fflush_r+0xa>
 8009e4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009e4c:	07d0      	lsls	r0, r2, #31
 8009e4e:	d404      	bmi.n	8009e5a <_fflush_r+0x32>
 8009e50:	0599      	lsls	r1, r3, #22
 8009e52:	d402      	bmi.n	8009e5a <_fflush_r+0x32>
 8009e54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e56:	f7fe fb18 	bl	800848a <__retarget_lock_acquire_recursive>
 8009e5a:	4628      	mov	r0, r5
 8009e5c:	4621      	mov	r1, r4
 8009e5e:	f7ff ff5f 	bl	8009d20 <__sflush_r>
 8009e62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e64:	4605      	mov	r5, r0
 8009e66:	07da      	lsls	r2, r3, #31
 8009e68:	d4e4      	bmi.n	8009e34 <_fflush_r+0xc>
 8009e6a:	89a3      	ldrh	r3, [r4, #12]
 8009e6c:	059b      	lsls	r3, r3, #22
 8009e6e:	d4e1      	bmi.n	8009e34 <_fflush_r+0xc>
 8009e70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e72:	f7fe fb0b 	bl	800848c <__retarget_lock_release_recursive>
 8009e76:	e7dd      	b.n	8009e34 <_fflush_r+0xc>

08009e78 <memmove>:
 8009e78:	4288      	cmp	r0, r1
 8009e7a:	b510      	push	{r4, lr}
 8009e7c:	eb01 0402 	add.w	r4, r1, r2
 8009e80:	d902      	bls.n	8009e88 <memmove+0x10>
 8009e82:	4284      	cmp	r4, r0
 8009e84:	4623      	mov	r3, r4
 8009e86:	d807      	bhi.n	8009e98 <memmove+0x20>
 8009e88:	1e43      	subs	r3, r0, #1
 8009e8a:	42a1      	cmp	r1, r4
 8009e8c:	d008      	beq.n	8009ea0 <memmove+0x28>
 8009e8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e96:	e7f8      	b.n	8009e8a <memmove+0x12>
 8009e98:	4402      	add	r2, r0
 8009e9a:	4601      	mov	r1, r0
 8009e9c:	428a      	cmp	r2, r1
 8009e9e:	d100      	bne.n	8009ea2 <memmove+0x2a>
 8009ea0:	bd10      	pop	{r4, pc}
 8009ea2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ea6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009eaa:	e7f7      	b.n	8009e9c <memmove+0x24>

08009eac <_sbrk_r>:
 8009eac:	b538      	push	{r3, r4, r5, lr}
 8009eae:	2300      	movs	r3, #0
 8009eb0:	4d05      	ldr	r5, [pc, #20]	@ (8009ec8 <_sbrk_r+0x1c>)
 8009eb2:	4604      	mov	r4, r0
 8009eb4:	4608      	mov	r0, r1
 8009eb6:	602b      	str	r3, [r5, #0]
 8009eb8:	f7f8 f9d4 	bl	8002264 <_sbrk>
 8009ebc:	1c43      	adds	r3, r0, #1
 8009ebe:	d102      	bne.n	8009ec6 <_sbrk_r+0x1a>
 8009ec0:	682b      	ldr	r3, [r5, #0]
 8009ec2:	b103      	cbz	r3, 8009ec6 <_sbrk_r+0x1a>
 8009ec4:	6023      	str	r3, [r4, #0]
 8009ec6:	bd38      	pop	{r3, r4, r5, pc}
 8009ec8:	2000057c 	.word	0x2000057c

08009ecc <memcpy>:
 8009ecc:	440a      	add	r2, r1
 8009ece:	1e43      	subs	r3, r0, #1
 8009ed0:	4291      	cmp	r1, r2
 8009ed2:	d100      	bne.n	8009ed6 <memcpy+0xa>
 8009ed4:	4770      	bx	lr
 8009ed6:	b510      	push	{r4, lr}
 8009ed8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009edc:	4291      	cmp	r1, r2
 8009ede:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ee2:	d1f9      	bne.n	8009ed8 <memcpy+0xc>
 8009ee4:	bd10      	pop	{r4, pc}
	...

08009ee8 <__assert_func>:
 8009ee8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009eea:	4614      	mov	r4, r2
 8009eec:	461a      	mov	r2, r3
 8009eee:	4b09      	ldr	r3, [pc, #36]	@ (8009f14 <__assert_func+0x2c>)
 8009ef0:	4605      	mov	r5, r0
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	68d8      	ldr	r0, [r3, #12]
 8009ef6:	b14c      	cbz	r4, 8009f0c <__assert_func+0x24>
 8009ef8:	4b07      	ldr	r3, [pc, #28]	@ (8009f18 <__assert_func+0x30>)
 8009efa:	9100      	str	r1, [sp, #0]
 8009efc:	4907      	ldr	r1, [pc, #28]	@ (8009f1c <__assert_func+0x34>)
 8009efe:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009f02:	462b      	mov	r3, r5
 8009f04:	f000 f870 	bl	8009fe8 <fiprintf>
 8009f08:	f000 f880 	bl	800a00c <abort>
 8009f0c:	4b04      	ldr	r3, [pc, #16]	@ (8009f20 <__assert_func+0x38>)
 8009f0e:	461c      	mov	r4, r3
 8009f10:	e7f3      	b.n	8009efa <__assert_func+0x12>
 8009f12:	bf00      	nop
 8009f14:	20000018 	.word	0x20000018
 8009f18:	0800a9a5 	.word	0x0800a9a5
 8009f1c:	0800a9b2 	.word	0x0800a9b2
 8009f20:	0800a9e0 	.word	0x0800a9e0

08009f24 <_calloc_r>:
 8009f24:	b570      	push	{r4, r5, r6, lr}
 8009f26:	fba1 5402 	umull	r5, r4, r1, r2
 8009f2a:	b934      	cbnz	r4, 8009f3a <_calloc_r+0x16>
 8009f2c:	4629      	mov	r1, r5
 8009f2e:	f7ff f991 	bl	8009254 <_malloc_r>
 8009f32:	4606      	mov	r6, r0
 8009f34:	b928      	cbnz	r0, 8009f42 <_calloc_r+0x1e>
 8009f36:	4630      	mov	r0, r6
 8009f38:	bd70      	pop	{r4, r5, r6, pc}
 8009f3a:	220c      	movs	r2, #12
 8009f3c:	2600      	movs	r6, #0
 8009f3e:	6002      	str	r2, [r0, #0]
 8009f40:	e7f9      	b.n	8009f36 <_calloc_r+0x12>
 8009f42:	462a      	mov	r2, r5
 8009f44:	4621      	mov	r1, r4
 8009f46:	f7fe fa22 	bl	800838e <memset>
 8009f4a:	e7f4      	b.n	8009f36 <_calloc_r+0x12>

08009f4c <__ascii_mbtowc>:
 8009f4c:	b082      	sub	sp, #8
 8009f4e:	b901      	cbnz	r1, 8009f52 <__ascii_mbtowc+0x6>
 8009f50:	a901      	add	r1, sp, #4
 8009f52:	b142      	cbz	r2, 8009f66 <__ascii_mbtowc+0x1a>
 8009f54:	b14b      	cbz	r3, 8009f6a <__ascii_mbtowc+0x1e>
 8009f56:	7813      	ldrb	r3, [r2, #0]
 8009f58:	600b      	str	r3, [r1, #0]
 8009f5a:	7812      	ldrb	r2, [r2, #0]
 8009f5c:	1e10      	subs	r0, r2, #0
 8009f5e:	bf18      	it	ne
 8009f60:	2001      	movne	r0, #1
 8009f62:	b002      	add	sp, #8
 8009f64:	4770      	bx	lr
 8009f66:	4610      	mov	r0, r2
 8009f68:	e7fb      	b.n	8009f62 <__ascii_mbtowc+0x16>
 8009f6a:	f06f 0001 	mvn.w	r0, #1
 8009f6e:	e7f8      	b.n	8009f62 <__ascii_mbtowc+0x16>

08009f70 <_realloc_r>:
 8009f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f74:	4607      	mov	r7, r0
 8009f76:	4614      	mov	r4, r2
 8009f78:	460d      	mov	r5, r1
 8009f7a:	b921      	cbnz	r1, 8009f86 <_realloc_r+0x16>
 8009f7c:	4611      	mov	r1, r2
 8009f7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f82:	f7ff b967 	b.w	8009254 <_malloc_r>
 8009f86:	b92a      	cbnz	r2, 8009f94 <_realloc_r+0x24>
 8009f88:	4625      	mov	r5, r4
 8009f8a:	f7ff f8ef 	bl	800916c <_free_r>
 8009f8e:	4628      	mov	r0, r5
 8009f90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f94:	f000 f841 	bl	800a01a <_malloc_usable_size_r>
 8009f98:	4284      	cmp	r4, r0
 8009f9a:	4606      	mov	r6, r0
 8009f9c:	d802      	bhi.n	8009fa4 <_realloc_r+0x34>
 8009f9e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009fa2:	d8f4      	bhi.n	8009f8e <_realloc_r+0x1e>
 8009fa4:	4621      	mov	r1, r4
 8009fa6:	4638      	mov	r0, r7
 8009fa8:	f7ff f954 	bl	8009254 <_malloc_r>
 8009fac:	4680      	mov	r8, r0
 8009fae:	b908      	cbnz	r0, 8009fb4 <_realloc_r+0x44>
 8009fb0:	4645      	mov	r5, r8
 8009fb2:	e7ec      	b.n	8009f8e <_realloc_r+0x1e>
 8009fb4:	42b4      	cmp	r4, r6
 8009fb6:	4622      	mov	r2, r4
 8009fb8:	4629      	mov	r1, r5
 8009fba:	bf28      	it	cs
 8009fbc:	4632      	movcs	r2, r6
 8009fbe:	f7ff ff85 	bl	8009ecc <memcpy>
 8009fc2:	4629      	mov	r1, r5
 8009fc4:	4638      	mov	r0, r7
 8009fc6:	f7ff f8d1 	bl	800916c <_free_r>
 8009fca:	e7f1      	b.n	8009fb0 <_realloc_r+0x40>

08009fcc <__ascii_wctomb>:
 8009fcc:	4603      	mov	r3, r0
 8009fce:	4608      	mov	r0, r1
 8009fd0:	b141      	cbz	r1, 8009fe4 <__ascii_wctomb+0x18>
 8009fd2:	2aff      	cmp	r2, #255	@ 0xff
 8009fd4:	d904      	bls.n	8009fe0 <__ascii_wctomb+0x14>
 8009fd6:	228a      	movs	r2, #138	@ 0x8a
 8009fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8009fdc:	601a      	str	r2, [r3, #0]
 8009fde:	4770      	bx	lr
 8009fe0:	2001      	movs	r0, #1
 8009fe2:	700a      	strb	r2, [r1, #0]
 8009fe4:	4770      	bx	lr
	...

08009fe8 <fiprintf>:
 8009fe8:	b40e      	push	{r1, r2, r3}
 8009fea:	b503      	push	{r0, r1, lr}
 8009fec:	ab03      	add	r3, sp, #12
 8009fee:	4601      	mov	r1, r0
 8009ff0:	4805      	ldr	r0, [pc, #20]	@ (800a008 <fiprintf+0x20>)
 8009ff2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ff6:	6800      	ldr	r0, [r0, #0]
 8009ff8:	9301      	str	r3, [sp, #4]
 8009ffa:	f000 f83f 	bl	800a07c <_vfiprintf_r>
 8009ffe:	b002      	add	sp, #8
 800a000:	f85d eb04 	ldr.w	lr, [sp], #4
 800a004:	b003      	add	sp, #12
 800a006:	4770      	bx	lr
 800a008:	20000018 	.word	0x20000018

0800a00c <abort>:
 800a00c:	2006      	movs	r0, #6
 800a00e:	b508      	push	{r3, lr}
 800a010:	f000 fa08 	bl	800a424 <raise>
 800a014:	2001      	movs	r0, #1
 800a016:	f7f8 f8ac 	bl	8002172 <_exit>

0800a01a <_malloc_usable_size_r>:
 800a01a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a01e:	1f18      	subs	r0, r3, #4
 800a020:	2b00      	cmp	r3, #0
 800a022:	bfbc      	itt	lt
 800a024:	580b      	ldrlt	r3, [r1, r0]
 800a026:	18c0      	addlt	r0, r0, r3
 800a028:	4770      	bx	lr

0800a02a <__sfputc_r>:
 800a02a:	6893      	ldr	r3, [r2, #8]
 800a02c:	3b01      	subs	r3, #1
 800a02e:	2b00      	cmp	r3, #0
 800a030:	b410      	push	{r4}
 800a032:	6093      	str	r3, [r2, #8]
 800a034:	da08      	bge.n	800a048 <__sfputc_r+0x1e>
 800a036:	6994      	ldr	r4, [r2, #24]
 800a038:	42a3      	cmp	r3, r4
 800a03a:	db01      	blt.n	800a040 <__sfputc_r+0x16>
 800a03c:	290a      	cmp	r1, #10
 800a03e:	d103      	bne.n	800a048 <__sfputc_r+0x1e>
 800a040:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a044:	f000 b932 	b.w	800a2ac <__swbuf_r>
 800a048:	6813      	ldr	r3, [r2, #0]
 800a04a:	1c58      	adds	r0, r3, #1
 800a04c:	6010      	str	r0, [r2, #0]
 800a04e:	4608      	mov	r0, r1
 800a050:	7019      	strb	r1, [r3, #0]
 800a052:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a056:	4770      	bx	lr

0800a058 <__sfputs_r>:
 800a058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a05a:	4606      	mov	r6, r0
 800a05c:	460f      	mov	r7, r1
 800a05e:	4614      	mov	r4, r2
 800a060:	18d5      	adds	r5, r2, r3
 800a062:	42ac      	cmp	r4, r5
 800a064:	d101      	bne.n	800a06a <__sfputs_r+0x12>
 800a066:	2000      	movs	r0, #0
 800a068:	e007      	b.n	800a07a <__sfputs_r+0x22>
 800a06a:	463a      	mov	r2, r7
 800a06c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a070:	4630      	mov	r0, r6
 800a072:	f7ff ffda 	bl	800a02a <__sfputc_r>
 800a076:	1c43      	adds	r3, r0, #1
 800a078:	d1f3      	bne.n	800a062 <__sfputs_r+0xa>
 800a07a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a07c <_vfiprintf_r>:
 800a07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a080:	460d      	mov	r5, r1
 800a082:	b09d      	sub	sp, #116	@ 0x74
 800a084:	4614      	mov	r4, r2
 800a086:	4698      	mov	r8, r3
 800a088:	4606      	mov	r6, r0
 800a08a:	b118      	cbz	r0, 800a094 <_vfiprintf_r+0x18>
 800a08c:	6a03      	ldr	r3, [r0, #32]
 800a08e:	b90b      	cbnz	r3, 800a094 <_vfiprintf_r+0x18>
 800a090:	f7fe f8ce 	bl	8008230 <__sinit>
 800a094:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a096:	07d9      	lsls	r1, r3, #31
 800a098:	d405      	bmi.n	800a0a6 <_vfiprintf_r+0x2a>
 800a09a:	89ab      	ldrh	r3, [r5, #12]
 800a09c:	059a      	lsls	r2, r3, #22
 800a09e:	d402      	bmi.n	800a0a6 <_vfiprintf_r+0x2a>
 800a0a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0a2:	f7fe f9f2 	bl	800848a <__retarget_lock_acquire_recursive>
 800a0a6:	89ab      	ldrh	r3, [r5, #12]
 800a0a8:	071b      	lsls	r3, r3, #28
 800a0aa:	d501      	bpl.n	800a0b0 <_vfiprintf_r+0x34>
 800a0ac:	692b      	ldr	r3, [r5, #16]
 800a0ae:	b99b      	cbnz	r3, 800a0d8 <_vfiprintf_r+0x5c>
 800a0b0:	4629      	mov	r1, r5
 800a0b2:	4630      	mov	r0, r6
 800a0b4:	f000 f938 	bl	800a328 <__swsetup_r>
 800a0b8:	b170      	cbz	r0, 800a0d8 <_vfiprintf_r+0x5c>
 800a0ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0bc:	07dc      	lsls	r4, r3, #31
 800a0be:	d504      	bpl.n	800a0ca <_vfiprintf_r+0x4e>
 800a0c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0c4:	b01d      	add	sp, #116	@ 0x74
 800a0c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0ca:	89ab      	ldrh	r3, [r5, #12]
 800a0cc:	0598      	lsls	r0, r3, #22
 800a0ce:	d4f7      	bmi.n	800a0c0 <_vfiprintf_r+0x44>
 800a0d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0d2:	f7fe f9db 	bl	800848c <__retarget_lock_release_recursive>
 800a0d6:	e7f3      	b.n	800a0c0 <_vfiprintf_r+0x44>
 800a0d8:	2300      	movs	r3, #0
 800a0da:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0de:	f04f 0901 	mov.w	r9, #1
 800a0e2:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800a298 <_vfiprintf_r+0x21c>
 800a0e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0e8:	2320      	movs	r3, #32
 800a0ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a0ee:	2330      	movs	r3, #48	@ 0x30
 800a0f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a0f4:	4623      	mov	r3, r4
 800a0f6:	469a      	mov	sl, r3
 800a0f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0fc:	b10a      	cbz	r2, 800a102 <_vfiprintf_r+0x86>
 800a0fe:	2a25      	cmp	r2, #37	@ 0x25
 800a100:	d1f9      	bne.n	800a0f6 <_vfiprintf_r+0x7a>
 800a102:	ebba 0b04 	subs.w	fp, sl, r4
 800a106:	d00b      	beq.n	800a120 <_vfiprintf_r+0xa4>
 800a108:	465b      	mov	r3, fp
 800a10a:	4622      	mov	r2, r4
 800a10c:	4629      	mov	r1, r5
 800a10e:	4630      	mov	r0, r6
 800a110:	f7ff ffa2 	bl	800a058 <__sfputs_r>
 800a114:	3001      	adds	r0, #1
 800a116:	f000 80a7 	beq.w	800a268 <_vfiprintf_r+0x1ec>
 800a11a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a11c:	445a      	add	r2, fp
 800a11e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a120:	f89a 3000 	ldrb.w	r3, [sl]
 800a124:	2b00      	cmp	r3, #0
 800a126:	f000 809f 	beq.w	800a268 <_vfiprintf_r+0x1ec>
 800a12a:	2300      	movs	r3, #0
 800a12c:	f04f 32ff 	mov.w	r2, #4294967295
 800a130:	f10a 0a01 	add.w	sl, sl, #1
 800a134:	9304      	str	r3, [sp, #16]
 800a136:	9307      	str	r3, [sp, #28]
 800a138:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a13c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a13e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a142:	4654      	mov	r4, sl
 800a144:	2205      	movs	r2, #5
 800a146:	4854      	ldr	r0, [pc, #336]	@ (800a298 <_vfiprintf_r+0x21c>)
 800a148:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a14c:	f7fe f99f 	bl	800848e <memchr>
 800a150:	9a04      	ldr	r2, [sp, #16]
 800a152:	b9d8      	cbnz	r0, 800a18c <_vfiprintf_r+0x110>
 800a154:	06d1      	lsls	r1, r2, #27
 800a156:	bf44      	itt	mi
 800a158:	2320      	movmi	r3, #32
 800a15a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a15e:	0713      	lsls	r3, r2, #28
 800a160:	bf44      	itt	mi
 800a162:	232b      	movmi	r3, #43	@ 0x2b
 800a164:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a168:	f89a 3000 	ldrb.w	r3, [sl]
 800a16c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a16e:	d015      	beq.n	800a19c <_vfiprintf_r+0x120>
 800a170:	9a07      	ldr	r2, [sp, #28]
 800a172:	4654      	mov	r4, sl
 800a174:	2000      	movs	r0, #0
 800a176:	f04f 0c0a 	mov.w	ip, #10
 800a17a:	4621      	mov	r1, r4
 800a17c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a180:	3b30      	subs	r3, #48	@ 0x30
 800a182:	2b09      	cmp	r3, #9
 800a184:	d94b      	bls.n	800a21e <_vfiprintf_r+0x1a2>
 800a186:	b1b0      	cbz	r0, 800a1b6 <_vfiprintf_r+0x13a>
 800a188:	9207      	str	r2, [sp, #28]
 800a18a:	e014      	b.n	800a1b6 <_vfiprintf_r+0x13a>
 800a18c:	eba0 0308 	sub.w	r3, r0, r8
 800a190:	46a2      	mov	sl, r4
 800a192:	fa09 f303 	lsl.w	r3, r9, r3
 800a196:	4313      	orrs	r3, r2
 800a198:	9304      	str	r3, [sp, #16]
 800a19a:	e7d2      	b.n	800a142 <_vfiprintf_r+0xc6>
 800a19c:	9b03      	ldr	r3, [sp, #12]
 800a19e:	1d19      	adds	r1, r3, #4
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	9103      	str	r1, [sp, #12]
 800a1a6:	bfbb      	ittet	lt
 800a1a8:	425b      	neglt	r3, r3
 800a1aa:	f042 0202 	orrlt.w	r2, r2, #2
 800a1ae:	9307      	strge	r3, [sp, #28]
 800a1b0:	9307      	strlt	r3, [sp, #28]
 800a1b2:	bfb8      	it	lt
 800a1b4:	9204      	strlt	r2, [sp, #16]
 800a1b6:	7823      	ldrb	r3, [r4, #0]
 800a1b8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1ba:	d10a      	bne.n	800a1d2 <_vfiprintf_r+0x156>
 800a1bc:	7863      	ldrb	r3, [r4, #1]
 800a1be:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1c0:	d132      	bne.n	800a228 <_vfiprintf_r+0x1ac>
 800a1c2:	9b03      	ldr	r3, [sp, #12]
 800a1c4:	3402      	adds	r4, #2
 800a1c6:	1d1a      	adds	r2, r3, #4
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a1ce:	9203      	str	r2, [sp, #12]
 800a1d0:	9305      	str	r3, [sp, #20]
 800a1d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a2a8 <_vfiprintf_r+0x22c>
 800a1d6:	2203      	movs	r2, #3
 800a1d8:	7821      	ldrb	r1, [r4, #0]
 800a1da:	4650      	mov	r0, sl
 800a1dc:	f7fe f957 	bl	800848e <memchr>
 800a1e0:	b138      	cbz	r0, 800a1f2 <_vfiprintf_r+0x176>
 800a1e2:	eba0 000a 	sub.w	r0, r0, sl
 800a1e6:	2240      	movs	r2, #64	@ 0x40
 800a1e8:	9b04      	ldr	r3, [sp, #16]
 800a1ea:	3401      	adds	r4, #1
 800a1ec:	4082      	lsls	r2, r0
 800a1ee:	4313      	orrs	r3, r2
 800a1f0:	9304      	str	r3, [sp, #16]
 800a1f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1f6:	2206      	movs	r2, #6
 800a1f8:	4828      	ldr	r0, [pc, #160]	@ (800a29c <_vfiprintf_r+0x220>)
 800a1fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a1fe:	f7fe f946 	bl	800848e <memchr>
 800a202:	2800      	cmp	r0, #0
 800a204:	d03f      	beq.n	800a286 <_vfiprintf_r+0x20a>
 800a206:	4b26      	ldr	r3, [pc, #152]	@ (800a2a0 <_vfiprintf_r+0x224>)
 800a208:	bb1b      	cbnz	r3, 800a252 <_vfiprintf_r+0x1d6>
 800a20a:	9b03      	ldr	r3, [sp, #12]
 800a20c:	3307      	adds	r3, #7
 800a20e:	f023 0307 	bic.w	r3, r3, #7
 800a212:	3308      	adds	r3, #8
 800a214:	9303      	str	r3, [sp, #12]
 800a216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a218:	443b      	add	r3, r7
 800a21a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a21c:	e76a      	b.n	800a0f4 <_vfiprintf_r+0x78>
 800a21e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a222:	460c      	mov	r4, r1
 800a224:	2001      	movs	r0, #1
 800a226:	e7a8      	b.n	800a17a <_vfiprintf_r+0xfe>
 800a228:	2300      	movs	r3, #0
 800a22a:	3401      	adds	r4, #1
 800a22c:	f04f 0c0a 	mov.w	ip, #10
 800a230:	4619      	mov	r1, r3
 800a232:	9305      	str	r3, [sp, #20]
 800a234:	4620      	mov	r0, r4
 800a236:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a23a:	3a30      	subs	r2, #48	@ 0x30
 800a23c:	2a09      	cmp	r2, #9
 800a23e:	d903      	bls.n	800a248 <_vfiprintf_r+0x1cc>
 800a240:	2b00      	cmp	r3, #0
 800a242:	d0c6      	beq.n	800a1d2 <_vfiprintf_r+0x156>
 800a244:	9105      	str	r1, [sp, #20]
 800a246:	e7c4      	b.n	800a1d2 <_vfiprintf_r+0x156>
 800a248:	fb0c 2101 	mla	r1, ip, r1, r2
 800a24c:	4604      	mov	r4, r0
 800a24e:	2301      	movs	r3, #1
 800a250:	e7f0      	b.n	800a234 <_vfiprintf_r+0x1b8>
 800a252:	ab03      	add	r3, sp, #12
 800a254:	462a      	mov	r2, r5
 800a256:	a904      	add	r1, sp, #16
 800a258:	4630      	mov	r0, r6
 800a25a:	9300      	str	r3, [sp, #0]
 800a25c:	4b11      	ldr	r3, [pc, #68]	@ (800a2a4 <_vfiprintf_r+0x228>)
 800a25e:	f7fd fba1 	bl	80079a4 <_printf_float>
 800a262:	4607      	mov	r7, r0
 800a264:	1c78      	adds	r0, r7, #1
 800a266:	d1d6      	bne.n	800a216 <_vfiprintf_r+0x19a>
 800a268:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a26a:	07d9      	lsls	r1, r3, #31
 800a26c:	d405      	bmi.n	800a27a <_vfiprintf_r+0x1fe>
 800a26e:	89ab      	ldrh	r3, [r5, #12]
 800a270:	059a      	lsls	r2, r3, #22
 800a272:	d402      	bmi.n	800a27a <_vfiprintf_r+0x1fe>
 800a274:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a276:	f7fe f909 	bl	800848c <__retarget_lock_release_recursive>
 800a27a:	89ab      	ldrh	r3, [r5, #12]
 800a27c:	065b      	lsls	r3, r3, #25
 800a27e:	f53f af1f 	bmi.w	800a0c0 <_vfiprintf_r+0x44>
 800a282:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a284:	e71e      	b.n	800a0c4 <_vfiprintf_r+0x48>
 800a286:	ab03      	add	r3, sp, #12
 800a288:	462a      	mov	r2, r5
 800a28a:	a904      	add	r1, sp, #16
 800a28c:	4630      	mov	r0, r6
 800a28e:	9300      	str	r3, [sp, #0]
 800a290:	4b04      	ldr	r3, [pc, #16]	@ (800a2a4 <_vfiprintf_r+0x228>)
 800a292:	f7fd fe23 	bl	8007edc <_printf_i>
 800a296:	e7e4      	b.n	800a262 <_vfiprintf_r+0x1e6>
 800a298:	0800a98a 	.word	0x0800a98a
 800a29c:	0800a994 	.word	0x0800a994
 800a2a0:	080079a5 	.word	0x080079a5
 800a2a4:	0800a059 	.word	0x0800a059
 800a2a8:	0800a990 	.word	0x0800a990

0800a2ac <__swbuf_r>:
 800a2ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ae:	460e      	mov	r6, r1
 800a2b0:	4614      	mov	r4, r2
 800a2b2:	4605      	mov	r5, r0
 800a2b4:	b118      	cbz	r0, 800a2be <__swbuf_r+0x12>
 800a2b6:	6a03      	ldr	r3, [r0, #32]
 800a2b8:	b90b      	cbnz	r3, 800a2be <__swbuf_r+0x12>
 800a2ba:	f7fd ffb9 	bl	8008230 <__sinit>
 800a2be:	69a3      	ldr	r3, [r4, #24]
 800a2c0:	60a3      	str	r3, [r4, #8]
 800a2c2:	89a3      	ldrh	r3, [r4, #12]
 800a2c4:	071a      	lsls	r2, r3, #28
 800a2c6:	d501      	bpl.n	800a2cc <__swbuf_r+0x20>
 800a2c8:	6923      	ldr	r3, [r4, #16]
 800a2ca:	b943      	cbnz	r3, 800a2de <__swbuf_r+0x32>
 800a2cc:	4621      	mov	r1, r4
 800a2ce:	4628      	mov	r0, r5
 800a2d0:	f000 f82a 	bl	800a328 <__swsetup_r>
 800a2d4:	b118      	cbz	r0, 800a2de <__swbuf_r+0x32>
 800a2d6:	f04f 37ff 	mov.w	r7, #4294967295
 800a2da:	4638      	mov	r0, r7
 800a2dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2de:	6823      	ldr	r3, [r4, #0]
 800a2e0:	b2f6      	uxtb	r6, r6
 800a2e2:	6922      	ldr	r2, [r4, #16]
 800a2e4:	4637      	mov	r7, r6
 800a2e6:	1a98      	subs	r0, r3, r2
 800a2e8:	6963      	ldr	r3, [r4, #20]
 800a2ea:	4283      	cmp	r3, r0
 800a2ec:	dc05      	bgt.n	800a2fa <__swbuf_r+0x4e>
 800a2ee:	4621      	mov	r1, r4
 800a2f0:	4628      	mov	r0, r5
 800a2f2:	f7ff fd99 	bl	8009e28 <_fflush_r>
 800a2f6:	2800      	cmp	r0, #0
 800a2f8:	d1ed      	bne.n	800a2d6 <__swbuf_r+0x2a>
 800a2fa:	68a3      	ldr	r3, [r4, #8]
 800a2fc:	3b01      	subs	r3, #1
 800a2fe:	60a3      	str	r3, [r4, #8]
 800a300:	6823      	ldr	r3, [r4, #0]
 800a302:	1c5a      	adds	r2, r3, #1
 800a304:	6022      	str	r2, [r4, #0]
 800a306:	701e      	strb	r6, [r3, #0]
 800a308:	1c43      	adds	r3, r0, #1
 800a30a:	6962      	ldr	r2, [r4, #20]
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d004      	beq.n	800a31a <__swbuf_r+0x6e>
 800a310:	89a3      	ldrh	r3, [r4, #12]
 800a312:	07db      	lsls	r3, r3, #31
 800a314:	d5e1      	bpl.n	800a2da <__swbuf_r+0x2e>
 800a316:	2e0a      	cmp	r6, #10
 800a318:	d1df      	bne.n	800a2da <__swbuf_r+0x2e>
 800a31a:	4621      	mov	r1, r4
 800a31c:	4628      	mov	r0, r5
 800a31e:	f7ff fd83 	bl	8009e28 <_fflush_r>
 800a322:	2800      	cmp	r0, #0
 800a324:	d0d9      	beq.n	800a2da <__swbuf_r+0x2e>
 800a326:	e7d6      	b.n	800a2d6 <__swbuf_r+0x2a>

0800a328 <__swsetup_r>:
 800a328:	b538      	push	{r3, r4, r5, lr}
 800a32a:	4b29      	ldr	r3, [pc, #164]	@ (800a3d0 <__swsetup_r+0xa8>)
 800a32c:	4605      	mov	r5, r0
 800a32e:	460c      	mov	r4, r1
 800a330:	6818      	ldr	r0, [r3, #0]
 800a332:	b118      	cbz	r0, 800a33c <__swsetup_r+0x14>
 800a334:	6a03      	ldr	r3, [r0, #32]
 800a336:	b90b      	cbnz	r3, 800a33c <__swsetup_r+0x14>
 800a338:	f7fd ff7a 	bl	8008230 <__sinit>
 800a33c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a340:	0719      	lsls	r1, r3, #28
 800a342:	d422      	bmi.n	800a38a <__swsetup_r+0x62>
 800a344:	06da      	lsls	r2, r3, #27
 800a346:	d407      	bmi.n	800a358 <__swsetup_r+0x30>
 800a348:	2209      	movs	r2, #9
 800a34a:	602a      	str	r2, [r5, #0]
 800a34c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a350:	f04f 30ff 	mov.w	r0, #4294967295
 800a354:	81a3      	strh	r3, [r4, #12]
 800a356:	e033      	b.n	800a3c0 <__swsetup_r+0x98>
 800a358:	0758      	lsls	r0, r3, #29
 800a35a:	d512      	bpl.n	800a382 <__swsetup_r+0x5a>
 800a35c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a35e:	b141      	cbz	r1, 800a372 <__swsetup_r+0x4a>
 800a360:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a364:	4299      	cmp	r1, r3
 800a366:	d002      	beq.n	800a36e <__swsetup_r+0x46>
 800a368:	4628      	mov	r0, r5
 800a36a:	f7fe feff 	bl	800916c <_free_r>
 800a36e:	2300      	movs	r3, #0
 800a370:	6363      	str	r3, [r4, #52]	@ 0x34
 800a372:	89a3      	ldrh	r3, [r4, #12]
 800a374:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a378:	81a3      	strh	r3, [r4, #12]
 800a37a:	2300      	movs	r3, #0
 800a37c:	6063      	str	r3, [r4, #4]
 800a37e:	6923      	ldr	r3, [r4, #16]
 800a380:	6023      	str	r3, [r4, #0]
 800a382:	89a3      	ldrh	r3, [r4, #12]
 800a384:	f043 0308 	orr.w	r3, r3, #8
 800a388:	81a3      	strh	r3, [r4, #12]
 800a38a:	6923      	ldr	r3, [r4, #16]
 800a38c:	b94b      	cbnz	r3, 800a3a2 <__swsetup_r+0x7a>
 800a38e:	89a3      	ldrh	r3, [r4, #12]
 800a390:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a394:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a398:	d003      	beq.n	800a3a2 <__swsetup_r+0x7a>
 800a39a:	4621      	mov	r1, r4
 800a39c:	4628      	mov	r0, r5
 800a39e:	f000 f882 	bl	800a4a6 <__smakebuf_r>
 800a3a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3a6:	f013 0201 	ands.w	r2, r3, #1
 800a3aa:	d00a      	beq.n	800a3c2 <__swsetup_r+0x9a>
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	60a2      	str	r2, [r4, #8]
 800a3b0:	6962      	ldr	r2, [r4, #20]
 800a3b2:	4252      	negs	r2, r2
 800a3b4:	61a2      	str	r2, [r4, #24]
 800a3b6:	6922      	ldr	r2, [r4, #16]
 800a3b8:	b942      	cbnz	r2, 800a3cc <__swsetup_r+0xa4>
 800a3ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a3be:	d1c5      	bne.n	800a34c <__swsetup_r+0x24>
 800a3c0:	bd38      	pop	{r3, r4, r5, pc}
 800a3c2:	0799      	lsls	r1, r3, #30
 800a3c4:	bf58      	it	pl
 800a3c6:	6962      	ldrpl	r2, [r4, #20]
 800a3c8:	60a2      	str	r2, [r4, #8]
 800a3ca:	e7f4      	b.n	800a3b6 <__swsetup_r+0x8e>
 800a3cc:	2000      	movs	r0, #0
 800a3ce:	e7f7      	b.n	800a3c0 <__swsetup_r+0x98>
 800a3d0:	20000018 	.word	0x20000018

0800a3d4 <_raise_r>:
 800a3d4:	291f      	cmp	r1, #31
 800a3d6:	b538      	push	{r3, r4, r5, lr}
 800a3d8:	4605      	mov	r5, r0
 800a3da:	460c      	mov	r4, r1
 800a3dc:	d904      	bls.n	800a3e8 <_raise_r+0x14>
 800a3de:	2316      	movs	r3, #22
 800a3e0:	6003      	str	r3, [r0, #0]
 800a3e2:	f04f 30ff 	mov.w	r0, #4294967295
 800a3e6:	bd38      	pop	{r3, r4, r5, pc}
 800a3e8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a3ea:	b112      	cbz	r2, 800a3f2 <_raise_r+0x1e>
 800a3ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a3f0:	b94b      	cbnz	r3, 800a406 <_raise_r+0x32>
 800a3f2:	4628      	mov	r0, r5
 800a3f4:	f000 f830 	bl	800a458 <_getpid_r>
 800a3f8:	4622      	mov	r2, r4
 800a3fa:	4601      	mov	r1, r0
 800a3fc:	4628      	mov	r0, r5
 800a3fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a402:	f000 b817 	b.w	800a434 <_kill_r>
 800a406:	2b01      	cmp	r3, #1
 800a408:	d00a      	beq.n	800a420 <_raise_r+0x4c>
 800a40a:	1c59      	adds	r1, r3, #1
 800a40c:	d103      	bne.n	800a416 <_raise_r+0x42>
 800a40e:	2316      	movs	r3, #22
 800a410:	6003      	str	r3, [r0, #0]
 800a412:	2001      	movs	r0, #1
 800a414:	e7e7      	b.n	800a3e6 <_raise_r+0x12>
 800a416:	2100      	movs	r1, #0
 800a418:	4620      	mov	r0, r4
 800a41a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a41e:	4798      	blx	r3
 800a420:	2000      	movs	r0, #0
 800a422:	e7e0      	b.n	800a3e6 <_raise_r+0x12>

0800a424 <raise>:
 800a424:	4b02      	ldr	r3, [pc, #8]	@ (800a430 <raise+0xc>)
 800a426:	4601      	mov	r1, r0
 800a428:	6818      	ldr	r0, [r3, #0]
 800a42a:	f7ff bfd3 	b.w	800a3d4 <_raise_r>
 800a42e:	bf00      	nop
 800a430:	20000018 	.word	0x20000018

0800a434 <_kill_r>:
 800a434:	b538      	push	{r3, r4, r5, lr}
 800a436:	2300      	movs	r3, #0
 800a438:	4d06      	ldr	r5, [pc, #24]	@ (800a454 <_kill_r+0x20>)
 800a43a:	4604      	mov	r4, r0
 800a43c:	4608      	mov	r0, r1
 800a43e:	4611      	mov	r1, r2
 800a440:	602b      	str	r3, [r5, #0]
 800a442:	f7f7 fe86 	bl	8002152 <_kill>
 800a446:	1c43      	adds	r3, r0, #1
 800a448:	d102      	bne.n	800a450 <_kill_r+0x1c>
 800a44a:	682b      	ldr	r3, [r5, #0]
 800a44c:	b103      	cbz	r3, 800a450 <_kill_r+0x1c>
 800a44e:	6023      	str	r3, [r4, #0]
 800a450:	bd38      	pop	{r3, r4, r5, pc}
 800a452:	bf00      	nop
 800a454:	2000057c 	.word	0x2000057c

0800a458 <_getpid_r>:
 800a458:	f7f7 be73 	b.w	8002142 <_getpid>

0800a45c <__swhatbuf_r>:
 800a45c:	b570      	push	{r4, r5, r6, lr}
 800a45e:	460c      	mov	r4, r1
 800a460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a464:	b096      	sub	sp, #88	@ 0x58
 800a466:	4615      	mov	r5, r2
 800a468:	2900      	cmp	r1, #0
 800a46a:	461e      	mov	r6, r3
 800a46c:	da0c      	bge.n	800a488 <__swhatbuf_r+0x2c>
 800a46e:	89a3      	ldrh	r3, [r4, #12]
 800a470:	2100      	movs	r1, #0
 800a472:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a476:	bf14      	ite	ne
 800a478:	2340      	movne	r3, #64	@ 0x40
 800a47a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a47e:	2000      	movs	r0, #0
 800a480:	6031      	str	r1, [r6, #0]
 800a482:	602b      	str	r3, [r5, #0]
 800a484:	b016      	add	sp, #88	@ 0x58
 800a486:	bd70      	pop	{r4, r5, r6, pc}
 800a488:	466a      	mov	r2, sp
 800a48a:	f000 f849 	bl	800a520 <_fstat_r>
 800a48e:	2800      	cmp	r0, #0
 800a490:	dbed      	blt.n	800a46e <__swhatbuf_r+0x12>
 800a492:	9901      	ldr	r1, [sp, #4]
 800a494:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a498:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a49c:	4259      	negs	r1, r3
 800a49e:	4159      	adcs	r1, r3
 800a4a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a4a4:	e7eb      	b.n	800a47e <__swhatbuf_r+0x22>

0800a4a6 <__smakebuf_r>:
 800a4a6:	898b      	ldrh	r3, [r1, #12]
 800a4a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a4aa:	079d      	lsls	r5, r3, #30
 800a4ac:	4606      	mov	r6, r0
 800a4ae:	460c      	mov	r4, r1
 800a4b0:	d507      	bpl.n	800a4c2 <__smakebuf_r+0x1c>
 800a4b2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a4b6:	6023      	str	r3, [r4, #0]
 800a4b8:	6123      	str	r3, [r4, #16]
 800a4ba:	2301      	movs	r3, #1
 800a4bc:	6163      	str	r3, [r4, #20]
 800a4be:	b003      	add	sp, #12
 800a4c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4c2:	ab01      	add	r3, sp, #4
 800a4c4:	466a      	mov	r2, sp
 800a4c6:	f7ff ffc9 	bl	800a45c <__swhatbuf_r>
 800a4ca:	9f00      	ldr	r7, [sp, #0]
 800a4cc:	4605      	mov	r5, r0
 800a4ce:	4630      	mov	r0, r6
 800a4d0:	4639      	mov	r1, r7
 800a4d2:	f7fe febf 	bl	8009254 <_malloc_r>
 800a4d6:	b948      	cbnz	r0, 800a4ec <__smakebuf_r+0x46>
 800a4d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4dc:	059a      	lsls	r2, r3, #22
 800a4de:	d4ee      	bmi.n	800a4be <__smakebuf_r+0x18>
 800a4e0:	f023 0303 	bic.w	r3, r3, #3
 800a4e4:	f043 0302 	orr.w	r3, r3, #2
 800a4e8:	81a3      	strh	r3, [r4, #12]
 800a4ea:	e7e2      	b.n	800a4b2 <__smakebuf_r+0xc>
 800a4ec:	89a3      	ldrh	r3, [r4, #12]
 800a4ee:	6020      	str	r0, [r4, #0]
 800a4f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4f4:	81a3      	strh	r3, [r4, #12]
 800a4f6:	9b01      	ldr	r3, [sp, #4]
 800a4f8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a4fc:	b15b      	cbz	r3, 800a516 <__smakebuf_r+0x70>
 800a4fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a502:	4630      	mov	r0, r6
 800a504:	f000 f81e 	bl	800a544 <_isatty_r>
 800a508:	b128      	cbz	r0, 800a516 <__smakebuf_r+0x70>
 800a50a:	89a3      	ldrh	r3, [r4, #12]
 800a50c:	f023 0303 	bic.w	r3, r3, #3
 800a510:	f043 0301 	orr.w	r3, r3, #1
 800a514:	81a3      	strh	r3, [r4, #12]
 800a516:	89a3      	ldrh	r3, [r4, #12]
 800a518:	431d      	orrs	r5, r3
 800a51a:	81a5      	strh	r5, [r4, #12]
 800a51c:	e7cf      	b.n	800a4be <__smakebuf_r+0x18>
	...

0800a520 <_fstat_r>:
 800a520:	b538      	push	{r3, r4, r5, lr}
 800a522:	2300      	movs	r3, #0
 800a524:	4d06      	ldr	r5, [pc, #24]	@ (800a540 <_fstat_r+0x20>)
 800a526:	4604      	mov	r4, r0
 800a528:	4608      	mov	r0, r1
 800a52a:	4611      	mov	r1, r2
 800a52c:	602b      	str	r3, [r5, #0]
 800a52e:	f7f7 fe70 	bl	8002212 <_fstat>
 800a532:	1c43      	adds	r3, r0, #1
 800a534:	d102      	bne.n	800a53c <_fstat_r+0x1c>
 800a536:	682b      	ldr	r3, [r5, #0]
 800a538:	b103      	cbz	r3, 800a53c <_fstat_r+0x1c>
 800a53a:	6023      	str	r3, [r4, #0]
 800a53c:	bd38      	pop	{r3, r4, r5, pc}
 800a53e:	bf00      	nop
 800a540:	2000057c 	.word	0x2000057c

0800a544 <_isatty_r>:
 800a544:	b538      	push	{r3, r4, r5, lr}
 800a546:	2300      	movs	r3, #0
 800a548:	4d05      	ldr	r5, [pc, #20]	@ (800a560 <_isatty_r+0x1c>)
 800a54a:	4604      	mov	r4, r0
 800a54c:	4608      	mov	r0, r1
 800a54e:	602b      	str	r3, [r5, #0]
 800a550:	f7f7 fe6f 	bl	8002232 <_isatty>
 800a554:	1c43      	adds	r3, r0, #1
 800a556:	d102      	bne.n	800a55e <_isatty_r+0x1a>
 800a558:	682b      	ldr	r3, [r5, #0]
 800a55a:	b103      	cbz	r3, 800a55e <_isatty_r+0x1a>
 800a55c:	6023      	str	r3, [r4, #0]
 800a55e:	bd38      	pop	{r3, r4, r5, pc}
 800a560:	2000057c 	.word	0x2000057c

0800a564 <sqrt>:
 800a564:	b538      	push	{r3, r4, r5, lr}
 800a566:	ec55 4b10 	vmov	r4, r5, d0
 800a56a:	ed2d 8b02 	vpush	{d8}
 800a56e:	f000 f825 	bl	800a5bc <__ieee754_sqrt>
 800a572:	4622      	mov	r2, r4
 800a574:	462b      	mov	r3, r5
 800a576:	4620      	mov	r0, r4
 800a578:	4629      	mov	r1, r5
 800a57a:	eeb0 8a40 	vmov.f32	s16, s0
 800a57e:	eef0 8a60 	vmov.f32	s17, s1
 800a582:	f7f6 fae7 	bl	8000b54 <__aeabi_dcmpun>
 800a586:	b990      	cbnz	r0, 800a5ae <sqrt+0x4a>
 800a588:	2200      	movs	r2, #0
 800a58a:	2300      	movs	r3, #0
 800a58c:	4620      	mov	r0, r4
 800a58e:	4629      	mov	r1, r5
 800a590:	f7f6 fab8 	bl	8000b04 <__aeabi_dcmplt>
 800a594:	b158      	cbz	r0, 800a5ae <sqrt+0x4a>
 800a596:	f7fd ff4d 	bl	8008434 <__errno>
 800a59a:	2321      	movs	r3, #33	@ 0x21
 800a59c:	2200      	movs	r2, #0
 800a59e:	6003      	str	r3, [r0, #0]
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	4610      	mov	r0, r2
 800a5a4:	4619      	mov	r1, r3
 800a5a6:	f7f6 f965 	bl	8000874 <__aeabi_ddiv>
 800a5aa:	ec41 0b18 	vmov	d8, r0, r1
 800a5ae:	eeb0 0a48 	vmov.f32	s0, s16
 800a5b2:	eef0 0a68 	vmov.f32	s1, s17
 800a5b6:	ecbd 8b02 	vpop	{d8}
 800a5ba:	bd38      	pop	{r3, r4, r5, pc}

0800a5bc <__ieee754_sqrt>:
 800a5bc:	4a69      	ldr	r2, [pc, #420]	@ (800a764 <__ieee754_sqrt+0x1a8>)
 800a5be:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5c2:	ec55 4b10 	vmov	r4, r5, d0
 800a5c6:	43aa      	bics	r2, r5
 800a5c8:	462b      	mov	r3, r5
 800a5ca:	4621      	mov	r1, r4
 800a5cc:	d110      	bne.n	800a5f0 <__ieee754_sqrt+0x34>
 800a5ce:	4622      	mov	r2, r4
 800a5d0:	4620      	mov	r0, r4
 800a5d2:	4629      	mov	r1, r5
 800a5d4:	f7f6 f824 	bl	8000620 <__aeabi_dmul>
 800a5d8:	4602      	mov	r2, r0
 800a5da:	460b      	mov	r3, r1
 800a5dc:	4620      	mov	r0, r4
 800a5de:	4629      	mov	r1, r5
 800a5e0:	f7f5 fe68 	bl	80002b4 <__adddf3>
 800a5e4:	4604      	mov	r4, r0
 800a5e6:	460d      	mov	r5, r1
 800a5e8:	ec45 4b10 	vmov	d0, r4, r5
 800a5ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5f0:	2d00      	cmp	r5, #0
 800a5f2:	dc0e      	bgt.n	800a612 <__ieee754_sqrt+0x56>
 800a5f4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a5f8:	4322      	orrs	r2, r4
 800a5fa:	d0f5      	beq.n	800a5e8 <__ieee754_sqrt+0x2c>
 800a5fc:	b19d      	cbz	r5, 800a626 <__ieee754_sqrt+0x6a>
 800a5fe:	4622      	mov	r2, r4
 800a600:	4620      	mov	r0, r4
 800a602:	4629      	mov	r1, r5
 800a604:	f7f5 fe54 	bl	80002b0 <__aeabi_dsub>
 800a608:	4602      	mov	r2, r0
 800a60a:	460b      	mov	r3, r1
 800a60c:	f7f6 f932 	bl	8000874 <__aeabi_ddiv>
 800a610:	e7e8      	b.n	800a5e4 <__ieee754_sqrt+0x28>
 800a612:	152a      	asrs	r2, r5, #20
 800a614:	d115      	bne.n	800a642 <__ieee754_sqrt+0x86>
 800a616:	2000      	movs	r0, #0
 800a618:	e009      	b.n	800a62e <__ieee754_sqrt+0x72>
 800a61a:	0acb      	lsrs	r3, r1, #11
 800a61c:	3a15      	subs	r2, #21
 800a61e:	0549      	lsls	r1, r1, #21
 800a620:	2b00      	cmp	r3, #0
 800a622:	d0fa      	beq.n	800a61a <__ieee754_sqrt+0x5e>
 800a624:	e7f7      	b.n	800a616 <__ieee754_sqrt+0x5a>
 800a626:	462a      	mov	r2, r5
 800a628:	e7fa      	b.n	800a620 <__ieee754_sqrt+0x64>
 800a62a:	005b      	lsls	r3, r3, #1
 800a62c:	3001      	adds	r0, #1
 800a62e:	02dc      	lsls	r4, r3, #11
 800a630:	d5fb      	bpl.n	800a62a <__ieee754_sqrt+0x6e>
 800a632:	1e44      	subs	r4, r0, #1
 800a634:	1b12      	subs	r2, r2, r4
 800a636:	f1c0 0420 	rsb	r4, r0, #32
 800a63a:	fa21 f404 	lsr.w	r4, r1, r4
 800a63e:	4081      	lsls	r1, r0
 800a640:	4323      	orrs	r3, r4
 800a642:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a646:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800a64a:	07d2      	lsls	r2, r2, #31
 800a64c:	f04f 0600 	mov.w	r6, #0
 800a650:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a654:	ea4f 0767 	mov.w	r7, r7, asr #1
 800a658:	f04f 0016 	mov.w	r0, #22
 800a65c:	4632      	mov	r2, r6
 800a65e:	bf58      	it	pl
 800a660:	005b      	lslpl	r3, r3, #1
 800a662:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800a666:	bf5c      	itt	pl
 800a668:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800a66c:	0049      	lslpl	r1, r1, #1
 800a66e:	005b      	lsls	r3, r3, #1
 800a670:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800a674:	0049      	lsls	r1, r1, #1
 800a676:	1915      	adds	r5, r2, r4
 800a678:	429d      	cmp	r5, r3
 800a67a:	bfde      	ittt	le
 800a67c:	192a      	addle	r2, r5, r4
 800a67e:	1b5b      	suble	r3, r3, r5
 800a680:	1936      	addle	r6, r6, r4
 800a682:	0fcd      	lsrs	r5, r1, #31
 800a684:	3801      	subs	r0, #1
 800a686:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a68a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a68e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a692:	d1f0      	bne.n	800a676 <__ieee754_sqrt+0xba>
 800a694:	4605      	mov	r5, r0
 800a696:	2420      	movs	r4, #32
 800a698:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800a69c:	4293      	cmp	r3, r2
 800a69e:	eb0c 0e00 	add.w	lr, ip, r0
 800a6a2:	dc02      	bgt.n	800a6aa <__ieee754_sqrt+0xee>
 800a6a4:	d113      	bne.n	800a6ce <__ieee754_sqrt+0x112>
 800a6a6:	458e      	cmp	lr, r1
 800a6a8:	d811      	bhi.n	800a6ce <__ieee754_sqrt+0x112>
 800a6aa:	f1be 0f00 	cmp.w	lr, #0
 800a6ae:	eb0e 000c 	add.w	r0, lr, ip
 800a6b2:	da3f      	bge.n	800a734 <__ieee754_sqrt+0x178>
 800a6b4:	2800      	cmp	r0, #0
 800a6b6:	db3d      	blt.n	800a734 <__ieee754_sqrt+0x178>
 800a6b8:	f102 0801 	add.w	r8, r2, #1
 800a6bc:	1a9b      	subs	r3, r3, r2
 800a6be:	458e      	cmp	lr, r1
 800a6c0:	4465      	add	r5, ip
 800a6c2:	eba1 010e 	sub.w	r1, r1, lr
 800a6c6:	bf88      	it	hi
 800a6c8:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a6cc:	4642      	mov	r2, r8
 800a6ce:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800a6d2:	3c01      	subs	r4, #1
 800a6d4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a6d8:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800a6dc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800a6e0:	d1dc      	bne.n	800a69c <__ieee754_sqrt+0xe0>
 800a6e2:	4319      	orrs	r1, r3
 800a6e4:	d01b      	beq.n	800a71e <__ieee754_sqrt+0x162>
 800a6e6:	f8df a080 	ldr.w	sl, [pc, #128]	@ 800a768 <__ieee754_sqrt+0x1ac>
 800a6ea:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800a76c <__ieee754_sqrt+0x1b0>
 800a6ee:	e9da 0100 	ldrd	r0, r1, [sl]
 800a6f2:	e9db 2300 	ldrd	r2, r3, [fp]
 800a6f6:	e9da 8900 	ldrd	r8, r9, [sl]
 800a6fa:	f7f5 fdd9 	bl	80002b0 <__aeabi_dsub>
 800a6fe:	4602      	mov	r2, r0
 800a700:	460b      	mov	r3, r1
 800a702:	4640      	mov	r0, r8
 800a704:	4649      	mov	r1, r9
 800a706:	f7f6 fa07 	bl	8000b18 <__aeabi_dcmple>
 800a70a:	b140      	cbz	r0, 800a71e <__ieee754_sqrt+0x162>
 800a70c:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a710:	e9da 0100 	ldrd	r0, r1, [sl]
 800a714:	e9db 2300 	ldrd	r2, r3, [fp]
 800a718:	d10e      	bne.n	800a738 <__ieee754_sqrt+0x17c>
 800a71a:	3601      	adds	r6, #1
 800a71c:	4625      	mov	r5, r4
 800a71e:	1073      	asrs	r3, r6, #1
 800a720:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800a724:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800a728:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800a72c:	086b      	lsrs	r3, r5, #1
 800a72e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800a732:	e757      	b.n	800a5e4 <__ieee754_sqrt+0x28>
 800a734:	4690      	mov	r8, r2
 800a736:	e7c1      	b.n	800a6bc <__ieee754_sqrt+0x100>
 800a738:	e9da 8900 	ldrd	r8, r9, [sl]
 800a73c:	f7f5 fdba 	bl	80002b4 <__adddf3>
 800a740:	4602      	mov	r2, r0
 800a742:	460b      	mov	r3, r1
 800a744:	4640      	mov	r0, r8
 800a746:	4649      	mov	r1, r9
 800a748:	f7f6 f9dc 	bl	8000b04 <__aeabi_dcmplt>
 800a74c:	b128      	cbz	r0, 800a75a <__ieee754_sqrt+0x19e>
 800a74e:	1cab      	adds	r3, r5, #2
 800a750:	f105 0502 	add.w	r5, r5, #2
 800a754:	bf08      	it	eq
 800a756:	3601      	addeq	r6, #1
 800a758:	e7e1      	b.n	800a71e <__ieee754_sqrt+0x162>
 800a75a:	1c6b      	adds	r3, r5, #1
 800a75c:	f023 0501 	bic.w	r5, r3, #1
 800a760:	e7dd      	b.n	800a71e <__ieee754_sqrt+0x162>
 800a762:	bf00      	nop
 800a764:	7ff00000 	.word	0x7ff00000
 800a768:	0800abf0 	.word	0x0800abf0
 800a76c:	0800abe8 	.word	0x0800abe8

0800a770 <_init>:
 800a770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a772:	bf00      	nop
 800a774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a776:	bc08      	pop	{r3}
 800a778:	469e      	mov	lr, r3
 800a77a:	4770      	bx	lr

0800a77c <_fini>:
 800a77c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a77e:	bf00      	nop
 800a780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a782:	bc08      	pop	{r3}
 800a784:	469e      	mov	lr, r3
 800a786:	4770      	bx	lr
