--
--	Conversion of test.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Nov 17 22:50:30 2019
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__CEPIN_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__CEPIN_net_0 : bit;
SIGNAL tmpIO_0__CEPIN_net_0 : bit;
TERMINAL tmpSIOVREF__CEPIN_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__CEPIN_net_0 : bit;
SIGNAL tmpOE__GREEN_net_0 : bit;
SIGNAL tmpFB_0__GREEN_net_0 : bit;
SIGNAL tmpIO_0__GREEN_net_0 : bit;
TERMINAL tmpSIOVREF__GREEN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GREEN_net_0 : bit;
SIGNAL tmpOE__BLUE_net_0 : bit;
SIGNAL tmpFB_0__BLUE_net_0 : bit;
SIGNAL tmpIO_0__BLUE_net_0 : bit;
TERMINAL tmpSIOVREF__BLUE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BLUE_net_0 : bit;
SIGNAL \MyUART:tmpOE__tx_net_0\ : bit;
SIGNAL \MyUART:tmpFB_0__tx_net_0\ : bit;
SIGNAL \MyUART:tmpIO_0__tx_net_0\ : bit;
TERMINAL \MyUART:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL \MyUART:tmpINTERRUPT_0__tx_net_0\ : bit;
SIGNAL tmpOE__RED_net_0 : bit;
SIGNAL tmpFB_0__RED_net_0 : bit;
SIGNAL tmpIO_0__RED_net_0 : bit;
TERMINAL tmpSIOVREF__RED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RED_net_0 : bit;
SIGNAL \I2C_1:Net_847\ : bit;
SIGNAL \I2C_1:select_s_wire\ : bit;
SIGNAL \I2C_1:rx_wire\ : bit;
SIGNAL \I2C_1:Net_1257\ : bit;
SIGNAL \I2C_1:uncfg_rx_irq\ : bit;
SIGNAL \I2C_1:Net_1170\ : bit;
SIGNAL \I2C_1:sclk_s_wire\ : bit;
SIGNAL \I2C_1:mosi_s_wire\ : bit;
SIGNAL \I2C_1:miso_m_wire\ : bit;
SIGNAL \I2C_1:tmpOE__sda_net_0\ : bit;
SIGNAL \I2C_1:tmpFB_0__sda_net_0\ : bit;
SIGNAL Net_332 : bit;
TERMINAL \I2C_1:tmpSIOVREF__sda_net_0\ : bit;
SIGNAL \I2C_1:tmpINTERRUPT_0__sda_net_0\ : bit;
SIGNAL \I2C_1:tmpOE__scl_net_0\ : bit;
SIGNAL \I2C_1:tmpFB_0__scl_net_0\ : bit;
SIGNAL Net_331 : bit;
TERMINAL \I2C_1:tmpSIOVREF__scl_net_0\ : bit;
SIGNAL \I2C_1:tmpINTERRUPT_0__scl_net_0\ : bit;
SIGNAL \I2C_1:Net_1099\ : bit;
SIGNAL \I2C_1:Net_1258\ : bit;
SIGNAL Net_221 : bit;
SIGNAL \I2C_1:cts_wire\ : bit;
SIGNAL \I2C_1:tx_wire\ : bit;
SIGNAL \I2C_1:rts_wire\ : bit;
SIGNAL \I2C_1:mosi_m_wire\ : bit;
SIGNAL \I2C_1:select_m_wire_3\ : bit;
SIGNAL \I2C_1:select_m_wire_2\ : bit;
SIGNAL \I2C_1:select_m_wire_1\ : bit;
SIGNAL \I2C_1:select_m_wire_0\ : bit;
SIGNAL \I2C_1:sclk_m_wire\ : bit;
SIGNAL \I2C_1:miso_s_wire\ : bit;
SIGNAL Net_224 : bit;
SIGNAL Net_223 : bit;
SIGNAL \I2C_1:Net_1000\ : bit;
SIGNAL Net_220 : bit;
SIGNAL Net_229 : bit;
SIGNAL Net_230 : bit;
SIGNAL Net_231 : bit;
SIGNAL Net_232 : bit;
SIGNAL Net_233 : bit;
SIGNAL Net_234 : bit;
SIGNAL Net_235 : bit;
SIGNAL Net_237 : bit;
SIGNAL Net_240 : bit;
SIGNAL tmpOE__Comp_out_net_0 : bit;
SIGNAL tmpFB_0__Comp_out_net_0 : bit;
SIGNAL tmpIO_0__Comp_out_net_0 : bit;
TERMINAL tmpSIOVREF__Comp_out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Comp_out_net_0 : bit;
SIGNAL tmpOE__HighF_out_net_0 : bit;
SIGNAL tmpFB_0__HighF_out_net_0 : bit;
SIGNAL tmpIO_0__HighF_out_net_0 : bit;
TERMINAL tmpSIOVREF__HighF_out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HighF_out_net_0 : bit;
SIGNAL tmpOE__LowF_out_net_0 : bit;
SIGNAL tmpFB_0__LowF_out_net_0 : bit;
SIGNAL tmpIO_0__LowF_out_net_0 : bit;
TERMINAL tmpSIOVREF__LowF_out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LowF_out_net_0 : bit;
SIGNAL tmpOE__RelayLF_1_net_0 : bit;
SIGNAL tmpFB_0__RelayLF_1_net_0 : bit;
SIGNAL tmpIO_0__RelayLF_1_net_0 : bit;
TERMINAL tmpSIOVREF__RelayLF_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RelayLF_1_net_0 : bit;
SIGNAL tmpOE__RelayHF_2_net_0 : bit;
SIGNAL tmpFB_0__RelayHF_2_net_0 : bit;
SIGNAL tmpIO_0__RelayHF_2_net_0 : bit;
TERMINAL tmpSIOVREF__RelayHF_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RelayHF_2_net_0 : bit;
SIGNAL tmpOE__RelayC_3_net_0 : bit;
SIGNAL tmpFB_0__RelayC_3_net_0 : bit;
SIGNAL tmpIO_0__RelayC_3_net_0 : bit;
TERMINAL tmpSIOVREF__RelayC_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RelayC_3_net_0 : bit;
SIGNAL Net_360 : bit;
SIGNAL \BLE_1:Net_15\ : bit;
SIGNAL Net_362 : bit;
SIGNAL \BLE_1:Net_53\ : bit;
SIGNAL Net_361 : bit;
SIGNAL \BLE_1:Net_55\ : bit;
SIGNAL \MyADC:Net_3125\ : bit;
SIGNAL \MyADC:Net_3126\ : bit;
SIGNAL \MyADC:Net_1845\ : bit;
SIGNAL \MyADC:Net_3112\ : bit;
TERMINAL \MyADC:Net_3123\ : bit;
TERMINAL \MyADC:Net_3121\ : bit;
TERMINAL \MyADC:Net_3117\ : bit;
TERMINAL \MyADC:Net_124\ : bit;
TERMINAL \MyADC:muxout_minus\ : bit;
TERMINAL \MyADC:Net_2020\ : bit;
TERMINAL \MyADC:muxout_plus\ : bit;
TERMINAL \MyADC:Net_3118\ : bit;
TERMINAL \MyADC:Net_3119\ : bit;
TERMINAL \MyADC:Net_3122\ : bit;
TERMINAL \MyADC:mux_bus_plus_0\ : bit;
TERMINAL \MyADC:Net_1450_0\ : bit;
TERMINAL \MyADC:mux_bus_minus_0\ : bit;
TERMINAL \MyADC:Net_1851\ : bit;
TERMINAL \MyADC:Net_3016\ : bit;
TERMINAL \MyADC:mux_bus_plus_1\ : bit;
TERMINAL \MyADC:Net_3147\ : bit;
TERMINAL \MyADC:Net_3146\ : bit;
TERMINAL \MyADC:Net_3145\ : bit;
TERMINAL \MyADC:Net_3144\ : bit;
TERMINAL \MyADC:Net_3143\ : bit;
TERMINAL \MyADC:Net_3142\ : bit;
TERMINAL \MyADC:Net_3141\ : bit;
TERMINAL \MyADC:Net_3140\ : bit;
TERMINAL \MyADC:Net_3139\ : bit;
TERMINAL \MyADC:Net_3138\ : bit;
TERMINAL \MyADC:Net_3137\ : bit;
TERMINAL \MyADC:Net_3136\ : bit;
TERMINAL \MyADC:Net_3135\ : bit;
TERMINAL \MyADC:Net_3134\ : bit;
TERMINAL \MyADC:Net_3133\ : bit;
TERMINAL \MyADC:Net_3132\ : bit;
TERMINAL \MyADC:Net_3046\ : bit;
TERMINAL \MyADC:mux_bus_minus_1\ : bit;
TERMINAL \MyADC:Net_3165\ : bit;
SIGNAL \MyADC:Net_3107\ : bit;
SIGNAL \MyADC:Net_3106\ : bit;
SIGNAL \MyADC:Net_3105\ : bit;
SIGNAL \MyADC:Net_3104\ : bit;
SIGNAL \MyADC:Net_3103\ : bit;
TERMINAL \MyADC:Net_3113\ : bit;
TERMINAL \MyADC:Net_43\ : bit;
TERMINAL \MyADC:Net_3227\ : bit;
TERMINAL \MyADC:Net_2375_0\ : bit;
TERMINAL \MyADC:Net_3181\ : bit;
TERMINAL \MyADC:Net_3180\ : bit;
TERMINAL \MyADC:Net_3179\ : bit;
TERMINAL \MyADC:Net_3178\ : bit;
TERMINAL \MyADC:Net_3177\ : bit;
TERMINAL \MyADC:Net_3176\ : bit;
TERMINAL \MyADC:Net_3175\ : bit;
TERMINAL \MyADC:Net_3174\ : bit;
TERMINAL \MyADC:Net_3173\ : bit;
TERMINAL \MyADC:Net_3172\ : bit;
TERMINAL \MyADC:Net_3171\ : bit;
TERMINAL \MyADC:Net_3170\ : bit;
TERMINAL \MyADC:Net_3169\ : bit;
TERMINAL \MyADC:Net_3168\ : bit;
TERMINAL \MyADC:Net_3167\ : bit;
TERMINAL \MyADC:Net_3166\ : bit;
TERMINAL \MyADC:Net_8\ : bit;
SIGNAL \MyADC:Net_17\ : bit;
SIGNAL Net_377 : bit;
SIGNAL \MyADC:Net_3108\ : bit;
SIGNAL \MyADC:Net_3109_3\ : bit;
SIGNAL \MyADC:Net_3109_2\ : bit;
SIGNAL \MyADC:Net_3109_1\ : bit;
SIGNAL \MyADC:Net_3109_0\ : bit;
SIGNAL \MyADC:Net_3110\ : bit;
SIGNAL \MyADC:Net_3111_11\ : bit;
SIGNAL \MyADC:Net_3111_10\ : bit;
SIGNAL \MyADC:Net_3111_9\ : bit;
SIGNAL \MyADC:Net_3111_8\ : bit;
SIGNAL \MyADC:Net_3111_7\ : bit;
SIGNAL \MyADC:Net_3111_6\ : bit;
SIGNAL \MyADC:Net_3111_5\ : bit;
SIGNAL \MyADC:Net_3111_4\ : bit;
SIGNAL \MyADC:Net_3111_3\ : bit;
SIGNAL \MyADC:Net_3111_2\ : bit;
SIGNAL \MyADC:Net_3111_1\ : bit;
SIGNAL \MyADC:Net_3111_0\ : bit;
SIGNAL Net_378 : bit;
SIGNAL \MyADC:Net_3207_1\ : bit;
SIGNAL \MyADC:Net_3207_0\ : bit;
SIGNAL \MyADC:Net_3235\ : bit;
TERMINAL \MyADC:Net_2580_0\ : bit;
TERMINAL Net_387 : bit;
TERMINAL \MyADC:mux_bus_plus_2\ : bit;
TERMINAL \MyADC:mux_bus_plus_3\ : bit;
TERMINAL \MyADC:mux_bus_plus_4\ : bit;
TERMINAL \MyADC:mux_bus_plus_5\ : bit;
TERMINAL \MyADC:mux_bus_plus_6\ : bit;
TERMINAL \MyADC:mux_bus_plus_7\ : bit;
TERMINAL \MyADC:mux_bus_plus_8\ : bit;
TERMINAL \MyADC:mux_bus_plus_9\ : bit;
TERMINAL \MyADC:mux_bus_plus_10\ : bit;
TERMINAL \MyADC:mux_bus_plus_11\ : bit;
TERMINAL \MyADC:mux_bus_plus_12\ : bit;
TERMINAL \MyADC:mux_bus_plus_13\ : bit;
TERMINAL \MyADC:mux_bus_plus_14\ : bit;
TERMINAL \MyADC:mux_bus_plus_15\ : bit;
TERMINAL \MyADC:mux_bus_minus_2\ : bit;
TERMINAL \MyADC:mux_bus_minus_3\ : bit;
TERMINAL \MyADC:mux_bus_minus_4\ : bit;
TERMINAL \MyADC:mux_bus_minus_5\ : bit;
TERMINAL \MyADC:mux_bus_minus_6\ : bit;
TERMINAL \MyADC:mux_bus_minus_7\ : bit;
TERMINAL \MyADC:mux_bus_minus_8\ : bit;
TERMINAL \MyADC:mux_bus_minus_9\ : bit;
TERMINAL \MyADC:mux_bus_minus_10\ : bit;
TERMINAL \MyADC:mux_bus_minus_11\ : bit;
TERMINAL \MyADC:mux_bus_minus_12\ : bit;
TERMINAL \MyADC:mux_bus_minus_13\ : bit;
TERMINAL \MyADC:mux_bus_minus_14\ : bit;
TERMINAL \MyADC:mux_bus_minus_15\ : bit;
SIGNAL tmpOE__ADC_net_0 : bit;
SIGNAL tmpFB_0__ADC_net_0 : bit;
SIGNAL tmpIO_0__ADC_net_0 : bit;
TERMINAL tmpSIOVREF__ADC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ADC_net_0 : bit;
SIGNAL tmpOE__AF_net_0 : bit;
SIGNAL tmpFB_0__AF_net_0 : bit;
SIGNAL tmpIO_0__AF_net_0 : bit;
TERMINAL tmpSIOVREF__AF_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AF_net_0 : bit;
BEGIN

zero <=  ('0') ;

tmpOE__CEPIN_net_0 <=  ('1') ;

CEPIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9c416bdb-3b4f-4952-8e71-c07cb13cfb6f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CEPIN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CEPIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__CEPIN_net_0),
		siovref=>(tmpSIOVREF__CEPIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__CEPIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__CEPIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CEPIN_net_0);
GREEN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5b20c758-a7eb-47d9-a93e-7774ecdc6c6e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CEPIN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__GREEN_net_0),
		analog=>(open),
		io=>(tmpIO_0__GREEN_net_0),
		siovref=>(tmpSIOVREF__GREEN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__CEPIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__CEPIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GREEN_net_0);
BLUE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4309abf7-5637-4b04-bbfc-ab55aefd7283",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CEPIN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__BLUE_net_0),
		analog=>(open),
		io=>(tmpIO_0__BLUE_net_0),
		siovref=>(tmpSIOVREF__BLUE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__CEPIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__CEPIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BLUE_net_0);
\MyUART:tx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c3d7048a-de48-4db2-8444-aa40dfe5a04f/52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CEPIN_net_0),
		y=>(zero),
		fb=>(\MyUART:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\MyUART:tmpIO_0__tx_net_0\),
		siovref=>(\MyUART:tmpSIOVREF__tx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__CEPIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__CEPIN_net_0,
		out_reset=>zero,
		interrupt=>\MyUART:tmpINTERRUPT_0__tx_net_0\);
RED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CEPIN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RED_net_0),
		analog=>(open),
		io=>(tmpIO_0__RED_net_0),
		siovref=>(tmpSIOVREF__RED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__CEPIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__CEPIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RED_net_0);
\I2C_1:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7ca9760e-6931-4b43-a74b-782f631c6518/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"645161290.322581",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\I2C_1:Net_847\,
		dig_domain_out=>open);
\I2C_1:sda\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7ca9760e-6931-4b43-a74b-782f631c6518/5382e105-1382-4a2e-b9f4-3bb2feba71e0",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CEPIN_net_0),
		y=>(zero),
		fb=>(\I2C_1:tmpFB_0__sda_net_0\),
		analog=>(open),
		io=>Net_332,
		siovref=>(\I2C_1:tmpSIOVREF__sda_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__CEPIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__CEPIN_net_0,
		out_reset=>zero,
		interrupt=>\I2C_1:tmpINTERRUPT_0__sda_net_0\);
\I2C_1:scl\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7ca9760e-6931-4b43-a74b-782f631c6518/22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CEPIN_net_0),
		y=>(zero),
		fb=>(\I2C_1:tmpFB_0__scl_net_0\),
		analog=>(open),
		io=>Net_331,
		siovref=>(\I2C_1:tmpSIOVREF__scl_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__CEPIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__CEPIN_net_0,
		out_reset=>zero,
		interrupt=>\I2C_1:tmpINTERRUPT_0__scl_net_0\);
\I2C_1:SCB_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_221);
\I2C_1:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>0)
	PORT MAP(clock=>\I2C_1:Net_847\,
		interrupt=>Net_221,
		rx=>zero,
		tx=>\I2C_1:tx_wire\,
		cts=>zero,
		rts=>\I2C_1:rts_wire\,
		mosi_m=>\I2C_1:mosi_m_wire\,
		miso_m=>zero,
		select_m=>(\I2C_1:select_m_wire_3\, \I2C_1:select_m_wire_2\, \I2C_1:select_m_wire_1\, \I2C_1:select_m_wire_0\),
		sclk_m=>\I2C_1:sclk_m_wire\,
		mosi_s=>zero,
		miso_s=>\I2C_1:miso_s_wire\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>Net_331,
		sda=>Net_332,
		tx_req=>Net_224,
		rx_req=>Net_223);
Comp_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"13b39836-a6a1-4674-bba1-e488ee9ab587",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CEPIN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Comp_out_net_0),
		analog=>(open),
		io=>(tmpIO_0__Comp_out_net_0),
		siovref=>(tmpSIOVREF__Comp_out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__CEPIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__CEPIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Comp_out_net_0);
HighF_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e09d4f55-9840-4185-8142-84ae2640bc14",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CEPIN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__HighF_out_net_0),
		analog=>(open),
		io=>(tmpIO_0__HighF_out_net_0),
		siovref=>(tmpSIOVREF__HighF_out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__CEPIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__CEPIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HighF_out_net_0);
LowF_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e46d3c79-c6cd-44df-8599-5da98eb70303",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CEPIN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LowF_out_net_0),
		analog=>(open),
		io=>(tmpIO_0__LowF_out_net_0),
		siovref=>(tmpSIOVREF__LowF_out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__CEPIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__CEPIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LowF_out_net_0);
RelayLF_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5bc56c93-b310-44cb-b946-0287f4f975c4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CEPIN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RelayLF_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__RelayLF_1_net_0),
		siovref=>(tmpSIOVREF__RelayLF_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__CEPIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__CEPIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RelayLF_1_net_0);
RelayHF_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9d908906-84b3-4320-a8f7-672796303a63",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CEPIN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RelayHF_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__RelayHF_2_net_0),
		siovref=>(tmpSIOVREF__RelayHF_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__CEPIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__CEPIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RelayHF_2_net_0);
RelayC_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3eb3be75-347a-425a-bd2a-15f12a7995cc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CEPIN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RelayC_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__RelayC_3_net_0),
		siovref=>(tmpSIOVREF__RelayC_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__CEPIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__CEPIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RelayC_3_net_0);
int_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_360);
GlobalSignal_2:cy_gsref_v1_0
	GENERIC MAP(guid=>"1563FAA8-0748-4a1c-9785-CED309984BE3")
	PORT MAP(sig_out=>Net_360);
\BLE_1:cy_m0s8_ble\:cy_m0s8_ble_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(interrupt=>\BLE_1:Net_15\,
		rf_ext_pa_en=>Net_362);
\BLE_1:bless_isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\BLE_1:Net_15\);
\BLE_1:LFCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a32c7678-ff5a-4338-8185-d09d8f0d5786/5ae6fa4d-f41a-4a35-8821-7ce70389cb0c",
		source_clock_id=>"9A908CA6-5BB3-4db0-B098-959E5D90882B",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'0')
	PORT MAP(clock_out=>\BLE_1:Net_53\,
		dig_domain_out=>open);
\MyADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\MyADC:Net_3112\);
\MyADC:cy_analog_noconnect_44\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3123\);
\MyADC:cy_analog_noconnect_40\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3121\);
\MyADC:cy_analog_noconnect_39\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3117\);
\MyADC:cy_analog_virtualmux_43_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:Net_124\,
		signal2=>\MyADC:muxout_minus\);
\MyADC:cy_analog_virtualmux_42_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:Net_2020\,
		signal2=>\MyADC:muxout_plus\);
\MyADC:cy_analog_noconnect_38\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3118\);
\MyADC:cy_analog_noconnect_41\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3119\);
\MyADC:cy_analog_noconnect_43\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3122\);
\MyADC:adc_plus_in_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:muxout_plus\,
		signal2=>\MyADC:mux_bus_plus_0\);
\MyADC:Connect_1:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>(\MyADC:mux_bus_plus_0\),
		signal2=>(\MyADC:Net_1450_0\));
\MyADC:adc_minus_in_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:muxout_minus\,
		signal2=>\MyADC:mux_bus_minus_0\);
\MyADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_1851\);
\MyADC:cy_analog_virtualmux_37_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:Net_3016\,
		signal2=>\MyADC:mux_bus_plus_1\);
\MyADC:cy_analog_noconnect_21\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3147\);
\MyADC:cy_analog_noconnect_20\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3146\);
\MyADC:cy_analog_noconnect_19\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3145\);
\MyADC:cy_analog_noconnect_18\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3144\);
\MyADC:cy_analog_noconnect_17\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3143\);
\MyADC:cy_analog_noconnect_16\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3142\);
\MyADC:cy_analog_noconnect_15\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3141\);
\MyADC:cy_analog_noconnect_14\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3140\);
\MyADC:cy_analog_noconnect_13\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3139\);
\MyADC:cy_analog_noconnect_12\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3138\);
\MyADC:cy_analog_noconnect_11\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3137\);
\MyADC:cy_analog_noconnect_10\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3136\);
\MyADC:cy_analog_noconnect_9\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3135\);
\MyADC:cy_analog_noconnect_8\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3134\);
\MyADC:cy_analog_noconnect_7\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3133\);
\MyADC:cy_analog_noconnect_6\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3132\);
\MyADC:cy_analog_virtualmux_36_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:Net_3046\,
		signal2=>\MyADC:mux_bus_minus_1\);
\MyADC:cy_analog_noconnect_37\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3165\);
\MyADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3113\);
\MyADC:ext_vref_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:Net_43\,
		signal2=>\MyADC:Net_3227\);
\MyADC:Connect_2:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>(\MyADC:mux_bus_minus_0\),
		signal2=>(\MyADC:Net_2375_0\));
\MyADC:cy_analog_noconnect_35\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3181\);
\MyADC:cy_analog_noconnect_34\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3180\);
\MyADC:cy_analog_noconnect_33\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3179\);
\MyADC:cy_analog_noconnect_32\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3178\);
\MyADC:cy_analog_noconnect_31\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3177\);
\MyADC:cy_analog_noconnect_30\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3176\);
\MyADC:cy_analog_noconnect_29\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3175\);
\MyADC:cy_analog_noconnect_28\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3174\);
\MyADC:cy_analog_noconnect_27\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3173\);
\MyADC:cy_analog_noconnect_26\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3172\);
\MyADC:cy_analog_noconnect_25\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3171\);
\MyADC:cy_analog_noconnect_24\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3170\);
\MyADC:cy_analog_noconnect_23\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3169\);
\MyADC:cy_analog_noconnect_22\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3168\);
\MyADC:cy_analog_noconnect_4\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3167\);
\MyADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3166\);
\MyADC:int_vref_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:Net_8\,
		signal2=>\MyADC:Net_3113\);
\MyADC:cy_psoc4_sar\:cy_psoc4_sar_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\MyADC:Net_2020\,
		vminus=>\MyADC:Net_124\,
		vref=>\MyADC:Net_8\,
		ext_vref=>\MyADC:Net_43\,
		clock=>\MyADC:Net_1845\,
		sample_done=>Net_377,
		chan_id_valid=>\MyADC:Net_3108\,
		chan_id=>(\MyADC:Net_3109_3\, \MyADC:Net_3109_2\, \MyADC:Net_3109_1\, \MyADC:Net_3109_0\),
		data_valid=>\MyADC:Net_3110\,
		data=>(\MyADC:Net_3111_11\, \MyADC:Net_3111_10\, \MyADC:Net_3111_9\, \MyADC:Net_3111_8\,
			\MyADC:Net_3111_7\, \MyADC:Net_3111_6\, \MyADC:Net_3111_5\, \MyADC:Net_3111_4\,
			\MyADC:Net_3111_3\, \MyADC:Net_3111_2\, \MyADC:Net_3111_1\, \MyADC:Net_3111_0\),
		eos_intr=>Net_378,
		irq=>\MyADC:Net_3112\,
		sw_negvref=>zero,
		cfg_st_sel=>(zero, zero),
		cfg_average=>zero,
		cfg_resolution=>zero,
		cfg_differential=>zero,
		trigger=>zero,
		data_hilo_sel=>zero);
\MyADC:ext_vneg_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>(\MyADC:Net_2580_0\),
		signal2=>\MyADC:Net_1851\);
\MyADC:cy_analog_virtualmux_vplus0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_0\,
		signal2=>Net_387);
\MyADC:cy_analog_virtualmux_vplus1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_1\,
		signal2=>\MyADC:Net_3132\);
\MyADC:cy_analog_virtualmux_vplus2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_2\,
		signal2=>\MyADC:Net_3133\);
\MyADC:cy_analog_virtualmux_vplus3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_3\,
		signal2=>\MyADC:Net_3134\);
\MyADC:cy_analog_virtualmux_vplus4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_4\,
		signal2=>\MyADC:Net_3135\);
\MyADC:cy_analog_virtualmux_vplus5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_5\,
		signal2=>\MyADC:Net_3136\);
\MyADC:cy_analog_virtualmux_vplus6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_6\,
		signal2=>\MyADC:Net_3137\);
\MyADC:cy_analog_virtualmux_vplus7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_7\,
		signal2=>\MyADC:Net_3138\);
\MyADC:cy_analog_virtualmux_vplus8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_8\,
		signal2=>\MyADC:Net_3139\);
\MyADC:cy_analog_virtualmux_vplus9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_9\,
		signal2=>\MyADC:Net_3140\);
\MyADC:cy_analog_virtualmux_vplus10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_10\,
		signal2=>\MyADC:Net_3141\);
\MyADC:cy_analog_virtualmux_vplus11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_11\,
		signal2=>\MyADC:Net_3142\);
\MyADC:cy_analog_virtualmux_vplus12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_12\,
		signal2=>\MyADC:Net_3143\);
\MyADC:cy_analog_virtualmux_vplus13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_13\,
		signal2=>\MyADC:Net_3144\);
\MyADC:cy_analog_virtualmux_vplus14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_14\,
		signal2=>\MyADC:Net_3145\);
\MyADC:cy_analog_virtualmux_vplus15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_plus_15\,
		signal2=>\MyADC:Net_3146\);
\MyADC:cy_analog_virtualmux_vplus_inj_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:Net_3016\,
		signal2=>\MyADC:Net_3147\);
\MyADC:cy_analog_virtualmux_vminus0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_0\,
		signal2=>\MyADC:Net_3166\);
\MyADC:cy_analog_virtualmux_vminus1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_1\,
		signal2=>\MyADC:Net_3167\);
\MyADC:cy_analog_virtualmux_vminus2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_2\,
		signal2=>\MyADC:Net_3168\);
\MyADC:cy_analog_virtualmux_vminus3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_3\,
		signal2=>\MyADC:Net_3169\);
\MyADC:cy_analog_virtualmux_vminus4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_4\,
		signal2=>\MyADC:Net_3170\);
\MyADC:cy_analog_virtualmux_vminus5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_5\,
		signal2=>\MyADC:Net_3171\);
\MyADC:cy_analog_virtualmux_vminus6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_6\,
		signal2=>\MyADC:Net_3172\);
\MyADC:cy_analog_virtualmux_vminus7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_7\,
		signal2=>\MyADC:Net_3173\);
\MyADC:cy_analog_virtualmux_vminus8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_8\,
		signal2=>\MyADC:Net_3174\);
\MyADC:cy_analog_virtualmux_vminus9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_9\,
		signal2=>\MyADC:Net_3175\);
\MyADC:cy_analog_virtualmux_vminus10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_10\,
		signal2=>\MyADC:Net_3176\);
\MyADC:cy_analog_virtualmux_vminus11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_11\,
		signal2=>\MyADC:Net_3177\);
\MyADC:cy_analog_virtualmux_vminus12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_12\,
		signal2=>\MyADC:Net_3178\);
\MyADC:cy_analog_virtualmux_vminus13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_13\,
		signal2=>\MyADC:Net_3179\);
\MyADC:cy_analog_virtualmux_vminus14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_14\,
		signal2=>\MyADC:Net_3180\);
\MyADC:cy_analog_virtualmux_vminus15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:mux_bus_minus_15\,
		signal2=>\MyADC:Net_3181\);
\MyADC:cy_analog_virtualmux_vminus_inj_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\MyADC:Net_3046\,
		signal2=>\MyADC:Net_3165\);
\MyADC:intClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fad374d8-c0e7-43d1-a455-08ddcd3ade73/5c71752a-e182-47ca-942c-9cb20adbdf2f",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\MyADC:Net_1845\,
		dig_domain_out=>open);
\MyADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\MyADC:Net_3227\);
ADC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CEPIN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ADC_net_0),
		analog=>Net_387,
		io=>(tmpIO_0__ADC_net_0),
		siovref=>(tmpSIOVREF__ADC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__CEPIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__CEPIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ADC_net_0);
AF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"916a9613-ead3-4fa3-804f-b7c0f8806587",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CEPIN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AF_net_0),
		analog=>(open),
		io=>(tmpIO_0__AF_net_0),
		siovref=>(tmpSIOVREF__AF_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__CEPIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__CEPIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AF_net_0);

END R_T_L;
