# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do uart_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/eyantra/task2_b/uart {D:/eyantra/task2_b/uart/uart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:53 on Nov 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/eyantra/task2_b/uart" D:/eyantra/task2_b/uart/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:14:53 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/eyantra/task2_b/uart/simulation/modelsim {D:/eyantra/task2_b/uart/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:53 on Nov 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/eyantra/task2_b/uart/simulation/modelsim" D:/eyantra/task2_b/uart/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:14:53 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 10:14:53 on Nov 06,2022
# Loading work.tb
# Loading work.uart
# ** Warning: (vsim-PLI-3691) D:/eyantra/task2_b/uart/simulation/modelsim/tb.v(29): Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: D:/eyantra/task2_b/uart/simulation/modelsim/tb.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 670000 ns
# No errors encountered, congratulations!
# End time: 10:15:54 on Nov 06,2022, Elapsed time: 0:01:01
# Errors: 0, Warnings: 1
