// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_lane_load_out,
        col_sum_lane_load_out_ap_vld,
        col_sum_lane_1_load_out,
        col_sum_lane_1_load_out_ap_vld,
        col_sum_lane_2_load_out,
        col_sum_lane_2_load_out_ap_vld,
        col_sum_lane_3_load_out,
        col_sum_lane_3_load_out_ap_vld,
        col_sum_lane_4_load_out,
        col_sum_lane_4_load_out_ap_vld,
        col_sum_lane_5_load_out,
        col_sum_lane_5_load_out_ap_vld,
        col_sum_lane_6_load_out,
        col_sum_lane_6_load_out_ap_vld,
        col_sum_lane_7_load_out,
        col_sum_lane_7_load_out_ap_vld,
        col_sum_lane_8_load_out,
        col_sum_lane_8_load_out_ap_vld,
        col_sum_lane_9_load_out,
        col_sum_lane_9_load_out_ap_vld,
        col_sum_lane_10_load_out,
        col_sum_lane_10_load_out_ap_vld,
        col_sum_lane_11_load_out,
        col_sum_lane_11_load_out_ap_vld,
        col_sum_lane_12_load_out,
        col_sum_lane_12_load_out_ap_vld,
        col_sum_lane_13_load_out,
        col_sum_lane_13_load_out_ap_vld,
        col_sum_lane_14_load_out,
        col_sum_lane_14_load_out_ap_vld,
        col_sum_lane_15_load_out,
        col_sum_lane_15_load_out_ap_vld,
        col_sum_lane_16_load_out,
        col_sum_lane_16_load_out_ap_vld,
        col_sum_lane_17_load_out,
        col_sum_lane_17_load_out_ap_vld,
        col_sum_lane_18_load_out,
        col_sum_lane_18_load_out_ap_vld,
        col_sum_lane_19_load_out,
        col_sum_lane_19_load_out_ap_vld,
        col_sum_lane_20_load_out,
        col_sum_lane_20_load_out_ap_vld,
        col_sum_lane_21_load_out,
        col_sum_lane_21_load_out_ap_vld,
        col_sum_lane_22_load_out,
        col_sum_lane_22_load_out_ap_vld,
        col_sum_lane_23_load_out,
        col_sum_lane_23_load_out_ap_vld,
        col_sum_lane_24_load_out,
        col_sum_lane_24_load_out_ap_vld,
        col_sum_lane_25_load_out,
        col_sum_lane_25_load_out_ap_vld,
        col_sum_lane_26_load_out,
        col_sum_lane_26_load_out_ap_vld,
        col_sum_lane_27_load_out,
        col_sum_lane_27_load_out_ap_vld,
        col_sum_lane_28_load_out,
        col_sum_lane_28_load_out_ap_vld,
        col_sum_lane_29_load_out,
        col_sum_lane_29_load_out_ap_vld,
        col_sum_lane_30_load_out,
        col_sum_lane_30_load_out_ap_vld,
        col_sum_lane_31_load_out,
        col_sum_lane_31_load_out_ap_vld,
        col_sum_lane_32_load_out,
        col_sum_lane_32_load_out_ap_vld,
        col_sum_lane_33_load_out,
        col_sum_lane_33_load_out_ap_vld,
        col_sum_lane_34_load_out,
        col_sum_lane_34_load_out_ap_vld,
        col_sum_lane_35_load_out,
        col_sum_lane_35_load_out_ap_vld,
        col_sum_lane_36_load_out,
        col_sum_lane_36_load_out_ap_vld,
        col_sum_lane_37_load_out,
        col_sum_lane_37_load_out_ap_vld,
        col_sum_lane_38_load_out,
        col_sum_lane_38_load_out_ap_vld,
        col_sum_lane_39_load_out,
        col_sum_lane_39_load_out_ap_vld,
        col_sum_lane_40_load_out,
        col_sum_lane_40_load_out_ap_vld,
        col_sum_lane_41_load_out,
        col_sum_lane_41_load_out_ap_vld,
        col_sum_lane_42_load_out,
        col_sum_lane_42_load_out_ap_vld,
        col_sum_lane_43_load_out,
        col_sum_lane_43_load_out_ap_vld,
        col_sum_lane_44_load_out,
        col_sum_lane_44_load_out_ap_vld,
        col_sum_lane_45_load_out,
        col_sum_lane_45_load_out_ap_vld,
        col_sum_lane_46_load_out,
        col_sum_lane_46_load_out_ap_vld,
        col_sum_lane_47_load_out,
        col_sum_lane_47_load_out_ap_vld,
        col_sum_lane_48_load_out,
        col_sum_lane_48_load_out_ap_vld,
        col_sum_lane_49_load_out,
        col_sum_lane_49_load_out_ap_vld,
        col_sum_lane_50_load_out,
        col_sum_lane_50_load_out_ap_vld,
        col_sum_lane_51_load_out,
        col_sum_lane_51_load_out_ap_vld,
        col_sum_lane_52_load_out,
        col_sum_lane_52_load_out_ap_vld,
        col_sum_lane_53_load_out,
        col_sum_lane_53_load_out_ap_vld,
        col_sum_lane_54_load_out,
        col_sum_lane_54_load_out_ap_vld,
        col_sum_lane_55_load_out,
        col_sum_lane_55_load_out_ap_vld,
        col_sum_lane_56_load_out,
        col_sum_lane_56_load_out_ap_vld,
        col_sum_lane_57_load_out,
        col_sum_lane_57_load_out_ap_vld,
        col_sum_lane_58_load_out,
        col_sum_lane_58_load_out_ap_vld,
        col_sum_lane_59_load_out,
        col_sum_lane_59_load_out_ap_vld,
        col_sum_lane_60_load_out,
        col_sum_lane_60_load_out_ap_vld,
        col_sum_lane_61_load_out,
        col_sum_lane_61_load_out_ap_vld,
        col_sum_lane_62_load_out,
        col_sum_lane_62_load_out_ap_vld,
        col_sum_lane_63_load_out,
        col_sum_lane_63_load_out_ap_vld,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0,
        denom_row_address0,
        denom_row_ce0,
        denom_row_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [23:0] col_sum_lane_load_out;
output   col_sum_lane_load_out_ap_vld;
output  [23:0] col_sum_lane_1_load_out;
output   col_sum_lane_1_load_out_ap_vld;
output  [23:0] col_sum_lane_2_load_out;
output   col_sum_lane_2_load_out_ap_vld;
output  [23:0] col_sum_lane_3_load_out;
output   col_sum_lane_3_load_out_ap_vld;
output  [23:0] col_sum_lane_4_load_out;
output   col_sum_lane_4_load_out_ap_vld;
output  [23:0] col_sum_lane_5_load_out;
output   col_sum_lane_5_load_out_ap_vld;
output  [23:0] col_sum_lane_6_load_out;
output   col_sum_lane_6_load_out_ap_vld;
output  [23:0] col_sum_lane_7_load_out;
output   col_sum_lane_7_load_out_ap_vld;
output  [23:0] col_sum_lane_8_load_out;
output   col_sum_lane_8_load_out_ap_vld;
output  [23:0] col_sum_lane_9_load_out;
output   col_sum_lane_9_load_out_ap_vld;
output  [23:0] col_sum_lane_10_load_out;
output   col_sum_lane_10_load_out_ap_vld;
output  [23:0] col_sum_lane_11_load_out;
output   col_sum_lane_11_load_out_ap_vld;
output  [23:0] col_sum_lane_12_load_out;
output   col_sum_lane_12_load_out_ap_vld;
output  [23:0] col_sum_lane_13_load_out;
output   col_sum_lane_13_load_out_ap_vld;
output  [23:0] col_sum_lane_14_load_out;
output   col_sum_lane_14_load_out_ap_vld;
output  [23:0] col_sum_lane_15_load_out;
output   col_sum_lane_15_load_out_ap_vld;
output  [23:0] col_sum_lane_16_load_out;
output   col_sum_lane_16_load_out_ap_vld;
output  [23:0] col_sum_lane_17_load_out;
output   col_sum_lane_17_load_out_ap_vld;
output  [23:0] col_sum_lane_18_load_out;
output   col_sum_lane_18_load_out_ap_vld;
output  [23:0] col_sum_lane_19_load_out;
output   col_sum_lane_19_load_out_ap_vld;
output  [23:0] col_sum_lane_20_load_out;
output   col_sum_lane_20_load_out_ap_vld;
output  [23:0] col_sum_lane_21_load_out;
output   col_sum_lane_21_load_out_ap_vld;
output  [23:0] col_sum_lane_22_load_out;
output   col_sum_lane_22_load_out_ap_vld;
output  [23:0] col_sum_lane_23_load_out;
output   col_sum_lane_23_load_out_ap_vld;
output  [23:0] col_sum_lane_24_load_out;
output   col_sum_lane_24_load_out_ap_vld;
output  [23:0] col_sum_lane_25_load_out;
output   col_sum_lane_25_load_out_ap_vld;
output  [23:0] col_sum_lane_26_load_out;
output   col_sum_lane_26_load_out_ap_vld;
output  [23:0] col_sum_lane_27_load_out;
output   col_sum_lane_27_load_out_ap_vld;
output  [23:0] col_sum_lane_28_load_out;
output   col_sum_lane_28_load_out_ap_vld;
output  [23:0] col_sum_lane_29_load_out;
output   col_sum_lane_29_load_out_ap_vld;
output  [23:0] col_sum_lane_30_load_out;
output   col_sum_lane_30_load_out_ap_vld;
output  [23:0] col_sum_lane_31_load_out;
output   col_sum_lane_31_load_out_ap_vld;
output  [23:0] col_sum_lane_32_load_out;
output   col_sum_lane_32_load_out_ap_vld;
output  [23:0] col_sum_lane_33_load_out;
output   col_sum_lane_33_load_out_ap_vld;
output  [23:0] col_sum_lane_34_load_out;
output   col_sum_lane_34_load_out_ap_vld;
output  [23:0] col_sum_lane_35_load_out;
output   col_sum_lane_35_load_out_ap_vld;
output  [23:0] col_sum_lane_36_load_out;
output   col_sum_lane_36_load_out_ap_vld;
output  [23:0] col_sum_lane_37_load_out;
output   col_sum_lane_37_load_out_ap_vld;
output  [23:0] col_sum_lane_38_load_out;
output   col_sum_lane_38_load_out_ap_vld;
output  [23:0] col_sum_lane_39_load_out;
output   col_sum_lane_39_load_out_ap_vld;
output  [23:0] col_sum_lane_40_load_out;
output   col_sum_lane_40_load_out_ap_vld;
output  [23:0] col_sum_lane_41_load_out;
output   col_sum_lane_41_load_out_ap_vld;
output  [23:0] col_sum_lane_42_load_out;
output   col_sum_lane_42_load_out_ap_vld;
output  [23:0] col_sum_lane_43_load_out;
output   col_sum_lane_43_load_out_ap_vld;
output  [23:0] col_sum_lane_44_load_out;
output   col_sum_lane_44_load_out_ap_vld;
output  [23:0] col_sum_lane_45_load_out;
output   col_sum_lane_45_load_out_ap_vld;
output  [23:0] col_sum_lane_46_load_out;
output   col_sum_lane_46_load_out_ap_vld;
output  [23:0] col_sum_lane_47_load_out;
output   col_sum_lane_47_load_out_ap_vld;
output  [23:0] col_sum_lane_48_load_out;
output   col_sum_lane_48_load_out_ap_vld;
output  [23:0] col_sum_lane_49_load_out;
output   col_sum_lane_49_load_out_ap_vld;
output  [23:0] col_sum_lane_50_load_out;
output   col_sum_lane_50_load_out_ap_vld;
output  [23:0] col_sum_lane_51_load_out;
output   col_sum_lane_51_load_out_ap_vld;
output  [23:0] col_sum_lane_52_load_out;
output   col_sum_lane_52_load_out_ap_vld;
output  [23:0] col_sum_lane_53_load_out;
output   col_sum_lane_53_load_out_ap_vld;
output  [23:0] col_sum_lane_54_load_out;
output   col_sum_lane_54_load_out_ap_vld;
output  [23:0] col_sum_lane_55_load_out;
output   col_sum_lane_55_load_out_ap_vld;
output  [23:0] col_sum_lane_56_load_out;
output   col_sum_lane_56_load_out_ap_vld;
output  [23:0] col_sum_lane_57_load_out;
output   col_sum_lane_57_load_out_ap_vld;
output  [23:0] col_sum_lane_58_load_out;
output   col_sum_lane_58_load_out_ap_vld;
output  [23:0] col_sum_lane_59_load_out;
output   col_sum_lane_59_load_out_ap_vld;
output  [23:0] col_sum_lane_60_load_out;
output   col_sum_lane_60_load_out_ap_vld;
output  [23:0] col_sum_lane_61_load_out;
output   col_sum_lane_61_load_out_ap_vld;
output  [23:0] col_sum_lane_62_load_out;
output   col_sum_lane_62_load_out_ap_vld;
output  [23:0] col_sum_lane_63_load_out;
output   col_sum_lane_63_load_out_ap_vld;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0;
output  [7:0] denom_row_address0;
output   denom_row_ce0;
input  [23:0] denom_row_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0;

reg ap_idle;
reg col_sum_lane_load_out_ap_vld;
reg col_sum_lane_1_load_out_ap_vld;
reg col_sum_lane_2_load_out_ap_vld;
reg col_sum_lane_3_load_out_ap_vld;
reg col_sum_lane_4_load_out_ap_vld;
reg col_sum_lane_5_load_out_ap_vld;
reg col_sum_lane_6_load_out_ap_vld;
reg col_sum_lane_7_load_out_ap_vld;
reg col_sum_lane_8_load_out_ap_vld;
reg col_sum_lane_9_load_out_ap_vld;
reg col_sum_lane_10_load_out_ap_vld;
reg col_sum_lane_11_load_out_ap_vld;
reg col_sum_lane_12_load_out_ap_vld;
reg col_sum_lane_13_load_out_ap_vld;
reg col_sum_lane_14_load_out_ap_vld;
reg col_sum_lane_15_load_out_ap_vld;
reg col_sum_lane_16_load_out_ap_vld;
reg col_sum_lane_17_load_out_ap_vld;
reg col_sum_lane_18_load_out_ap_vld;
reg col_sum_lane_19_load_out_ap_vld;
reg col_sum_lane_20_load_out_ap_vld;
reg col_sum_lane_21_load_out_ap_vld;
reg col_sum_lane_22_load_out_ap_vld;
reg col_sum_lane_23_load_out_ap_vld;
reg col_sum_lane_24_load_out_ap_vld;
reg col_sum_lane_25_load_out_ap_vld;
reg col_sum_lane_26_load_out_ap_vld;
reg col_sum_lane_27_load_out_ap_vld;
reg col_sum_lane_28_load_out_ap_vld;
reg col_sum_lane_29_load_out_ap_vld;
reg col_sum_lane_30_load_out_ap_vld;
reg col_sum_lane_31_load_out_ap_vld;
reg col_sum_lane_32_load_out_ap_vld;
reg col_sum_lane_33_load_out_ap_vld;
reg col_sum_lane_34_load_out_ap_vld;
reg col_sum_lane_35_load_out_ap_vld;
reg col_sum_lane_36_load_out_ap_vld;
reg col_sum_lane_37_load_out_ap_vld;
reg col_sum_lane_38_load_out_ap_vld;
reg col_sum_lane_39_load_out_ap_vld;
reg col_sum_lane_40_load_out_ap_vld;
reg col_sum_lane_41_load_out_ap_vld;
reg col_sum_lane_42_load_out_ap_vld;
reg col_sum_lane_43_load_out_ap_vld;
reg col_sum_lane_44_load_out_ap_vld;
reg col_sum_lane_45_load_out_ap_vld;
reg col_sum_lane_46_load_out_ap_vld;
reg col_sum_lane_47_load_out_ap_vld;
reg col_sum_lane_48_load_out_ap_vld;
reg col_sum_lane_49_load_out_ap_vld;
reg col_sum_lane_50_load_out_ap_vld;
reg col_sum_lane_51_load_out_ap_vld;
reg col_sum_lane_52_load_out_ap_vld;
reg col_sum_lane_53_load_out_ap_vld;
reg col_sum_lane_54_load_out_ap_vld;
reg col_sum_lane_55_load_out_ap_vld;
reg col_sum_lane_56_load_out_ap_vld;
reg col_sum_lane_57_load_out_ap_vld;
reg col_sum_lane_58_load_out_ap_vld;
reg col_sum_lane_59_load_out_ap_vld;
reg col_sum_lane_60_load_out_ap_vld;
reg col_sum_lane_61_load_out_ap_vld;
reg col_sum_lane_62_load_out_ap_vld;
reg col_sum_lane_63_load_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln59_fu_1673_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln59_reg_6320;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter1_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter2_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter3_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter4_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter5_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter6_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter7_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter8_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter9_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter10_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter11_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter12_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter13_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter14_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter15_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter16_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter17_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter18_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter19_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter20_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter21_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter22_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter23_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter24_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter25_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter26_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter27_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter28_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter29_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter30_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter31_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter32_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter33_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter34_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter35_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter36_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter37_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter38_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter39_reg;
reg   [0:0] icmp_ln59_reg_6320_pp0_iter40_reg;
wire   [63:0] zext_ln69_1_fu_1746_p1;
reg   [63:0] zext_ln69_1_reg_6329;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter1_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter2_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter3_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter4_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter5_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter6_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter7_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter8_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter9_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter10_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter11_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter12_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter13_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter14_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter15_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter16_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter17_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter18_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter19_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter20_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter21_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter22_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter23_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter24_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter25_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter26_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter27_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter28_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter29_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter30_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter31_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter32_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter33_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter34_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter35_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter36_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter37_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter38_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter39_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter40_reg;
reg   [63:0] zext_ln69_1_reg_6329_pp0_iter41_reg;
wire   [2:0] trunc_ln61_fu_1758_p1;
reg   [2:0] trunc_ln61_reg_6381;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter1_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter2_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter3_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter4_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter5_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter6_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter7_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter8_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter9_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter10_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter11_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter12_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter13_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter14_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter15_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter16_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter17_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter18_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter19_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter20_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter21_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter22_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter23_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter24_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter25_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter26_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter27_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter28_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter29_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter30_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter31_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter32_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter33_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter34_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter35_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter36_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter37_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter38_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter39_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter40_reg;
reg   [2:0] trunc_ln61_reg_6381_pp0_iter41_reg;
wire  signed [37:0] conv_i350_fu_1783_p1;
wire   [63:0] zext_ln59_fu_1723_p1;
wire    ap_block_pp0_stage0;
reg   [3:0] b_1_fu_262;
wire   [3:0] add_ln61_fu_1762_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_b_1_load;
reg   [8:0] i_fu_266;
wire   [8:0] select_ln59_1_fu_1711_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [11:0] indvar_flatten22_fu_270;
wire   [11:0] add_ln59_1_fu_1679_p2;
reg   [11:0] ap_sig_allocacmp_indvar_flatten22_load;
reg   [23:0] col_sum_lane_63_fu_274;
wire   [23:0] col_sum_lane_71_fu_5081_p2;
wire   [0:0] icmp_ln71_9_fu_5093_p2;
wire   [0:0] xor_ln71_23_fu_5236_p2;
wire   [0:0] and_ln71_14_fu_5218_p2;
wire   [0:0] and_ln71_15_fu_5230_p2;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg   [23:0] col_sum_lane_62_fu_278;
reg   [23:0] col_sum_lane_61_fu_282;
reg   [23:0] col_sum_lane_60_fu_286;
reg   [23:0] col_sum_lane_59_fu_290;
reg   [23:0] col_sum_lane_58_fu_294;
reg   [23:0] col_sum_lane_57_fu_298;
reg   [23:0] col_sum_lane_56_fu_302;
reg   [23:0] col_sum_lane_55_fu_306;
wire   [23:0] col_sum_lane_70_fu_4651_p2;
wire   [0:0] icmp_ln71_8_fu_4663_p2;
wire   [0:0] xor_ln71_20_fu_4806_p2;
wire   [0:0] and_ln71_12_fu_4788_p2;
wire   [0:0] and_ln71_13_fu_4800_p2;
reg   [23:0] col_sum_lane_54_fu_310;
reg   [23:0] col_sum_lane_53_fu_314;
reg   [23:0] col_sum_lane_52_fu_318;
reg   [23:0] col_sum_lane_51_fu_322;
reg   [23:0] col_sum_lane_50_fu_326;
reg   [23:0] col_sum_lane_49_fu_330;
reg   [23:0] col_sum_lane_48_fu_334;
reg   [23:0] col_sum_lane_47_fu_338;
wire   [23:0] col_sum_lane_69_fu_4221_p2;
wire   [0:0] icmp_ln71_7_fu_4233_p2;
wire   [0:0] xor_ln71_17_fu_4376_p2;
wire   [0:0] and_ln71_10_fu_4358_p2;
wire   [0:0] and_ln71_11_fu_4370_p2;
reg   [23:0] col_sum_lane_46_fu_342;
reg   [23:0] col_sum_lane_45_fu_346;
reg   [23:0] col_sum_lane_44_fu_350;
reg   [23:0] col_sum_lane_43_fu_354;
reg   [23:0] col_sum_lane_42_fu_358;
reg   [23:0] col_sum_lane_41_fu_362;
reg   [23:0] col_sum_lane_40_fu_366;
reg   [23:0] col_sum_lane_39_fu_370;
wire   [23:0] col_sum_lane_68_fu_3791_p2;
wire   [0:0] icmp_ln71_6_fu_3803_p2;
wire   [0:0] xor_ln71_14_fu_3946_p2;
wire   [0:0] and_ln71_8_fu_3928_p2;
wire   [0:0] and_ln71_9_fu_3940_p2;
reg   [23:0] col_sum_lane_38_fu_374;
reg   [23:0] col_sum_lane_37_fu_378;
reg   [23:0] col_sum_lane_36_fu_382;
reg   [23:0] col_sum_lane_35_fu_386;
reg   [23:0] col_sum_lane_34_fu_390;
reg   [23:0] col_sum_lane_33_fu_394;
reg   [23:0] col_sum_lane_32_fu_398;
reg   [23:0] col_sum_lane_31_fu_402;
wire   [23:0] col_sum_lane_67_fu_3361_p2;
wire   [0:0] icmp_ln71_5_fu_3373_p2;
wire   [0:0] xor_ln71_11_fu_3516_p2;
wire   [0:0] and_ln71_6_fu_3498_p2;
wire   [0:0] and_ln71_7_fu_3510_p2;
reg   [23:0] col_sum_lane_30_fu_406;
reg   [23:0] col_sum_lane_29_fu_410;
reg   [23:0] col_sum_lane_28_fu_414;
reg   [23:0] col_sum_lane_27_fu_418;
reg   [23:0] col_sum_lane_26_fu_422;
reg   [23:0] col_sum_lane_25_fu_426;
reg   [23:0] col_sum_lane_24_fu_430;
reg   [23:0] col_sum_lane_23_fu_434;
wire   [23:0] col_sum_lane_66_fu_2931_p2;
wire   [0:0] icmp_ln71_4_fu_2943_p2;
wire   [0:0] xor_ln71_8_fu_3086_p2;
wire   [0:0] and_ln71_4_fu_3068_p2;
wire   [0:0] and_ln71_5_fu_3080_p2;
reg   [23:0] col_sum_lane_22_fu_438;
reg   [23:0] col_sum_lane_21_fu_442;
reg   [23:0] col_sum_lane_20_fu_446;
reg   [23:0] col_sum_lane_19_fu_450;
reg   [23:0] col_sum_lane_18_fu_454;
reg   [23:0] col_sum_lane_17_fu_458;
reg   [23:0] col_sum_lane_16_fu_462;
reg   [23:0] col_sum_lane_15_fu_466;
wire   [23:0] col_sum_lane_65_fu_2501_p2;
wire   [0:0] icmp_ln71_3_fu_2513_p2;
wire   [0:0] xor_ln71_5_fu_2656_p2;
wire   [0:0] and_ln71_2_fu_2638_p2;
wire   [0:0] and_ln71_3_fu_2650_p2;
reg   [23:0] col_sum_lane_14_fu_470;
reg   [23:0] col_sum_lane_13_fu_474;
reg   [23:0] col_sum_lane_12_fu_478;
reg   [23:0] col_sum_lane_11_fu_482;
reg   [23:0] col_sum_lane_10_fu_486;
reg   [23:0] col_sum_lane_9_fu_490;
reg   [23:0] col_sum_lane_8_fu_494;
reg   [23:0] col_sum_lane_7_fu_498;
wire   [23:0] col_sum_lane_64_fu_2071_p2;
wire   [0:0] icmp_ln71_fu_2083_p2;
wire   [0:0] xor_ln71_2_fu_2226_p2;
wire   [0:0] and_ln71_fu_2208_p2;
wire   [0:0] and_ln71_1_fu_2220_p2;
reg   [23:0] col_sum_lane_6_fu_502;
reg   [23:0] col_sum_lane_5_fu_506;
reg   [23:0] col_sum_lane_4_fu_510;
reg   [23:0] col_sum_lane_3_fu_514;
reg   [23:0] col_sum_lane_2_fu_518;
reg   [23:0] col_sum_lane_1_fu_522;
reg   [23:0] col_sum_lane_fu_526;
wire    ap_block_pp0_stage0_01001;
reg    denom_row_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local;
wire  signed [23:0] t_1_fu_1991_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local;
wire  signed [23:0] t_3_fu_2421_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local;
wire  signed [23:0] t_5_fu_2851_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local;
wire  signed [23:0] t_7_fu_3281_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local;
wire  signed [23:0] t_9_fu_3711_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local;
wire  signed [23:0] t_11_fu_4141_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local;
wire  signed [23:0] t_13_fu_4571_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local;
wire  signed [23:0] t_15_fu_5001_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;
wire   [0:0] icmp_ln61_fu_1697_p2;
wire   [8:0] add_ln59_fu_1691_p2;
wire   [7:0] trunc_ln59_fu_1719_p1;
wire   [3:0] select_ln59_fu_1703_p3;
wire   [10:0] tmp_4_fu_1728_p3;
wire   [10:0] zext_ln69_fu_1736_p1;
wire   [10:0] add_ln69_fu_1740_p2;
wire   [37:0] grp_fu_1795_p0;
wire  signed [23:0] grp_fu_1795_p1;
wire   [37:0] grp_fu_1809_p0;
wire  signed [23:0] grp_fu_1809_p1;
wire   [37:0] grp_fu_1823_p0;
wire  signed [23:0] grp_fu_1823_p1;
wire   [37:0] grp_fu_1837_p0;
wire  signed [23:0] grp_fu_1837_p1;
wire   [37:0] grp_fu_1851_p0;
wire  signed [23:0] grp_fu_1851_p1;
wire   [37:0] grp_fu_1865_p0;
wire  signed [23:0] grp_fu_1865_p1;
wire   [37:0] grp_fu_1879_p0;
wire  signed [23:0] grp_fu_1879_p1;
wire   [37:0] grp_fu_1893_p0;
wire  signed [23:0] grp_fu_1893_p1;
wire   [37:0] grp_fu_1795_p2;
wire   [13:0] tmp_8_fu_1919_p4;
wire   [0:0] tmp_40_fu_1911_p3;
wire   [0:0] icmp_ln69_1_fu_1935_p2;
wire   [0:0] tmp_fu_1899_p3;
wire   [0:0] or_ln69_fu_1941_p2;
wire   [0:0] xor_ln69_fu_1947_p2;
wire   [0:0] icmp_ln69_fu_1929_p2;
wire   [0:0] xor_ln69_1_fu_1959_p2;
wire   [0:0] or_ln69_1_fu_1965_p2;
wire   [0:0] and_ln69_fu_1953_p2;
wire   [0:0] and_ln69_1_fu_1971_p2;
wire   [0:0] or_ln69_2_fu_1985_p2;
wire   [23:0] select_ln69_fu_1977_p3;
wire   [23:0] t_fu_1907_p1;
wire   [23:0] tmp_9_fu_2024_p17;
wire  signed [23:0] tmp_9_fu_2024_p19;
wire  signed [24:0] sext_ln71_fu_2063_p1;
wire  signed [24:0] sext_ln71_1_fu_2067_p1;
wire   [24:0] add_ln71_1_fu_2077_p2;
wire   [0:0] tmp_41_fu_2129_p3;
wire   [0:0] tmp_42_fu_2194_p3;
wire   [0:0] xor_ln71_fu_2202_p2;
wire   [0:0] xor_ln71_1_fu_2214_p2;
wire   [37:0] grp_fu_1809_p2;
wire   [13:0] tmp_s_fu_2349_p4;
wire   [0:0] tmp_44_fu_2341_p3;
wire   [0:0] icmp_ln69_3_fu_2365_p2;
wire   [0:0] tmp_43_fu_2329_p3;
wire   [0:0] or_ln69_3_fu_2371_p2;
wire   [0:0] xor_ln69_2_fu_2377_p2;
wire   [0:0] icmp_ln69_2_fu_2359_p2;
wire   [0:0] xor_ln69_3_fu_2389_p2;
wire   [0:0] or_ln69_4_fu_2395_p2;
wire   [0:0] and_ln69_2_fu_2383_p2;
wire   [0:0] and_ln69_3_fu_2401_p2;
wire   [0:0] or_ln69_5_fu_2415_p2;
wire   [23:0] select_ln69_2_fu_2407_p3;
wire   [23:0] t_2_fu_2337_p1;
wire   [23:0] tmp_33_fu_2454_p17;
wire  signed [23:0] tmp_33_fu_2454_p19;
wire  signed [24:0] sext_ln71_2_fu_2493_p1;
wire  signed [24:0] sext_ln71_3_fu_2497_p1;
wire   [24:0] add_ln71_2_fu_2507_p2;
wire   [0:0] tmp_45_fu_2559_p3;
wire   [0:0] tmp_46_fu_2624_p3;
wire   [0:0] xor_ln71_3_fu_2632_p2;
wire   [0:0] xor_ln71_4_fu_2644_p2;
wire   [37:0] grp_fu_1823_p2;
wire   [13:0] tmp_34_fu_2779_p4;
wire   [0:0] tmp_48_fu_2771_p3;
wire   [0:0] icmp_ln69_5_fu_2795_p2;
wire   [0:0] tmp_47_fu_2759_p3;
wire   [0:0] or_ln69_6_fu_2801_p2;
wire   [0:0] xor_ln69_4_fu_2807_p2;
wire   [0:0] icmp_ln69_4_fu_2789_p2;
wire   [0:0] xor_ln69_5_fu_2819_p2;
wire   [0:0] or_ln69_7_fu_2825_p2;
wire   [0:0] and_ln69_4_fu_2813_p2;
wire   [0:0] and_ln69_5_fu_2831_p2;
wire   [0:0] or_ln69_8_fu_2845_p2;
wire   [23:0] select_ln69_4_fu_2837_p3;
wire   [23:0] t_4_fu_2767_p1;
wire   [23:0] tmp_35_fu_2884_p17;
wire  signed [23:0] tmp_35_fu_2884_p19;
wire  signed [24:0] sext_ln71_4_fu_2923_p1;
wire  signed [24:0] sext_ln71_5_fu_2927_p1;
wire   [24:0] add_ln71_3_fu_2937_p2;
wire   [0:0] tmp_49_fu_2989_p3;
wire   [0:0] tmp_50_fu_3054_p3;
wire   [0:0] xor_ln71_6_fu_3062_p2;
wire   [0:0] xor_ln71_7_fu_3074_p2;
wire   [37:0] grp_fu_1837_p2;
wire   [13:0] tmp_36_fu_3209_p4;
wire   [0:0] tmp_52_fu_3201_p3;
wire   [0:0] icmp_ln69_7_fu_3225_p2;
wire   [0:0] tmp_51_fu_3189_p3;
wire   [0:0] or_ln69_9_fu_3231_p2;
wire   [0:0] xor_ln69_6_fu_3237_p2;
wire   [0:0] icmp_ln69_6_fu_3219_p2;
wire   [0:0] xor_ln69_7_fu_3249_p2;
wire   [0:0] or_ln69_10_fu_3255_p2;
wire   [0:0] and_ln69_6_fu_3243_p2;
wire   [0:0] and_ln69_7_fu_3261_p2;
wire   [0:0] or_ln69_11_fu_3275_p2;
wire   [23:0] select_ln69_6_fu_3267_p3;
wire   [23:0] t_6_fu_3197_p1;
wire   [23:0] tmp_37_fu_3314_p17;
wire  signed [23:0] tmp_37_fu_3314_p19;
wire  signed [24:0] sext_ln71_6_fu_3353_p1;
wire  signed [24:0] sext_ln71_7_fu_3357_p1;
wire   [24:0] add_ln71_4_fu_3367_p2;
wire   [0:0] tmp_53_fu_3419_p3;
wire   [0:0] tmp_54_fu_3484_p3;
wire   [0:0] xor_ln71_9_fu_3492_p2;
wire   [0:0] xor_ln71_10_fu_3504_p2;
wire   [37:0] grp_fu_1851_p2;
wire   [13:0] tmp_38_fu_3639_p4;
wire   [0:0] tmp_56_fu_3631_p3;
wire   [0:0] icmp_ln69_9_fu_3655_p2;
wire   [0:0] tmp_55_fu_3619_p3;
wire   [0:0] or_ln69_12_fu_3661_p2;
wire   [0:0] xor_ln69_8_fu_3667_p2;
wire   [0:0] icmp_ln69_8_fu_3649_p2;
wire   [0:0] xor_ln69_9_fu_3679_p2;
wire   [0:0] or_ln69_13_fu_3685_p2;
wire   [0:0] and_ln69_8_fu_3673_p2;
wire   [0:0] and_ln69_9_fu_3691_p2;
wire   [0:0] or_ln69_14_fu_3705_p2;
wire   [23:0] select_ln69_8_fu_3697_p3;
wire   [23:0] t_8_fu_3627_p1;
wire   [23:0] tmp_39_fu_3744_p17;
wire  signed [23:0] tmp_39_fu_3744_p19;
wire  signed [24:0] sext_ln71_8_fu_3783_p1;
wire  signed [24:0] sext_ln71_9_fu_3787_p1;
wire   [24:0] add_ln71_5_fu_3797_p2;
wire   [0:0] tmp_57_fu_3849_p3;
wire   [0:0] tmp_58_fu_3914_p3;
wire   [0:0] xor_ln71_12_fu_3922_p2;
wire   [0:0] xor_ln71_13_fu_3934_p2;
wire   [37:0] grp_fu_1865_p2;
wire   [13:0] tmp_61_fu_4069_p4;
wire   [0:0] tmp_60_fu_4061_p3;
wire   [0:0] icmp_ln69_11_fu_4085_p2;
wire   [0:0] tmp_59_fu_4049_p3;
wire   [0:0] or_ln69_15_fu_4091_p2;
wire   [0:0] xor_ln69_10_fu_4097_p2;
wire   [0:0] icmp_ln69_10_fu_4079_p2;
wire   [0:0] xor_ln69_11_fu_4109_p2;
wire   [0:0] or_ln69_16_fu_4115_p2;
wire   [0:0] and_ln69_10_fu_4103_p2;
wire   [0:0] and_ln69_11_fu_4121_p2;
wire   [0:0] or_ln69_17_fu_4135_p2;
wire   [23:0] select_ln69_10_fu_4127_p3;
wire   [23:0] t_10_fu_4057_p1;
wire   [23:0] tmp_62_fu_4174_p17;
wire  signed [23:0] tmp_62_fu_4174_p19;
wire  signed [24:0] sext_ln71_10_fu_4213_p1;
wire  signed [24:0] sext_ln71_11_fu_4217_p1;
wire   [24:0] add_ln71_6_fu_4227_p2;
wire   [0:0] tmp_63_fu_4279_p3;
wire   [0:0] tmp_64_fu_4344_p3;
wire   [0:0] xor_ln71_15_fu_4352_p2;
wire   [0:0] xor_ln71_16_fu_4364_p2;
wire   [37:0] grp_fu_1879_p2;
wire   [13:0] tmp_67_fu_4499_p4;
wire   [0:0] tmp_66_fu_4491_p3;
wire   [0:0] icmp_ln69_13_fu_4515_p2;
wire   [0:0] tmp_65_fu_4479_p3;
wire   [0:0] or_ln69_18_fu_4521_p2;
wire   [0:0] xor_ln69_12_fu_4527_p2;
wire   [0:0] icmp_ln69_12_fu_4509_p2;
wire   [0:0] xor_ln69_13_fu_4539_p2;
wire   [0:0] or_ln69_19_fu_4545_p2;
wire   [0:0] and_ln69_12_fu_4533_p2;
wire   [0:0] and_ln69_13_fu_4551_p2;
wire   [0:0] or_ln69_20_fu_4565_p2;
wire   [23:0] select_ln69_12_fu_4557_p3;
wire   [23:0] t_12_fu_4487_p1;
wire   [23:0] tmp_68_fu_4604_p17;
wire  signed [23:0] tmp_68_fu_4604_p19;
wire  signed [24:0] sext_ln71_12_fu_4643_p1;
wire  signed [24:0] sext_ln71_13_fu_4647_p1;
wire   [24:0] add_ln71_7_fu_4657_p2;
wire   [0:0] tmp_69_fu_4709_p3;
wire   [0:0] tmp_70_fu_4774_p3;
wire   [0:0] xor_ln71_18_fu_4782_p2;
wire   [0:0] xor_ln71_19_fu_4794_p2;
wire   [37:0] grp_fu_1893_p2;
wire   [13:0] tmp_73_fu_4929_p4;
wire   [0:0] tmp_72_fu_4921_p3;
wire   [0:0] icmp_ln69_15_fu_4945_p2;
wire   [0:0] tmp_71_fu_4909_p3;
wire   [0:0] or_ln69_21_fu_4951_p2;
wire   [0:0] xor_ln69_14_fu_4957_p2;
wire   [0:0] icmp_ln69_14_fu_4939_p2;
wire   [0:0] xor_ln69_15_fu_4969_p2;
wire   [0:0] or_ln69_22_fu_4975_p2;
wire   [0:0] and_ln69_14_fu_4963_p2;
wire   [0:0] and_ln69_15_fu_4981_p2;
wire   [0:0] or_ln69_23_fu_4995_p2;
wire   [23:0] select_ln69_14_fu_4987_p3;
wire   [23:0] t_14_fu_4917_p1;
wire   [23:0] tmp_74_fu_5034_p17;
wire  signed [23:0] tmp_74_fu_5034_p19;
wire  signed [24:0] sext_ln71_14_fu_5073_p1;
wire  signed [24:0] sext_ln71_15_fu_5077_p1;
wire   [24:0] add_ln71_8_fu_5087_p2;
wire   [0:0] tmp_75_fu_5139_p3;
wire   [0:0] tmp_76_fu_5204_p3;
wire   [0:0] xor_ln71_21_fu_5212_p2;
wire   [0:0] xor_ln71_22_fu_5224_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_9_fu_2024_p1;
wire   [2:0] tmp_9_fu_2024_p3;
wire   [2:0] tmp_9_fu_2024_p5;
wire   [2:0] tmp_9_fu_2024_p7;
wire  signed [2:0] tmp_9_fu_2024_p9;
wire  signed [2:0] tmp_9_fu_2024_p11;
wire  signed [2:0] tmp_9_fu_2024_p13;
wire  signed [2:0] tmp_9_fu_2024_p15;
wire   [2:0] tmp_33_fu_2454_p1;
wire   [2:0] tmp_33_fu_2454_p3;
wire   [2:0] tmp_33_fu_2454_p5;
wire   [2:0] tmp_33_fu_2454_p7;
wire  signed [2:0] tmp_33_fu_2454_p9;
wire  signed [2:0] tmp_33_fu_2454_p11;
wire  signed [2:0] tmp_33_fu_2454_p13;
wire  signed [2:0] tmp_33_fu_2454_p15;
wire   [2:0] tmp_35_fu_2884_p1;
wire   [2:0] tmp_35_fu_2884_p3;
wire   [2:0] tmp_35_fu_2884_p5;
wire   [2:0] tmp_35_fu_2884_p7;
wire  signed [2:0] tmp_35_fu_2884_p9;
wire  signed [2:0] tmp_35_fu_2884_p11;
wire  signed [2:0] tmp_35_fu_2884_p13;
wire  signed [2:0] tmp_35_fu_2884_p15;
wire   [2:0] tmp_37_fu_3314_p1;
wire   [2:0] tmp_37_fu_3314_p3;
wire   [2:0] tmp_37_fu_3314_p5;
wire   [2:0] tmp_37_fu_3314_p7;
wire  signed [2:0] tmp_37_fu_3314_p9;
wire  signed [2:0] tmp_37_fu_3314_p11;
wire  signed [2:0] tmp_37_fu_3314_p13;
wire  signed [2:0] tmp_37_fu_3314_p15;
wire   [2:0] tmp_39_fu_3744_p1;
wire   [2:0] tmp_39_fu_3744_p3;
wire   [2:0] tmp_39_fu_3744_p5;
wire   [2:0] tmp_39_fu_3744_p7;
wire  signed [2:0] tmp_39_fu_3744_p9;
wire  signed [2:0] tmp_39_fu_3744_p11;
wire  signed [2:0] tmp_39_fu_3744_p13;
wire  signed [2:0] tmp_39_fu_3744_p15;
wire   [2:0] tmp_62_fu_4174_p1;
wire   [2:0] tmp_62_fu_4174_p3;
wire   [2:0] tmp_62_fu_4174_p5;
wire   [2:0] tmp_62_fu_4174_p7;
wire  signed [2:0] tmp_62_fu_4174_p9;
wire  signed [2:0] tmp_62_fu_4174_p11;
wire  signed [2:0] tmp_62_fu_4174_p13;
wire  signed [2:0] tmp_62_fu_4174_p15;
wire   [2:0] tmp_68_fu_4604_p1;
wire   [2:0] tmp_68_fu_4604_p3;
wire   [2:0] tmp_68_fu_4604_p5;
wire   [2:0] tmp_68_fu_4604_p7;
wire  signed [2:0] tmp_68_fu_4604_p9;
wire  signed [2:0] tmp_68_fu_4604_p11;
wire  signed [2:0] tmp_68_fu_4604_p13;
wire  signed [2:0] tmp_68_fu_4604_p15;
wire   [2:0] tmp_74_fu_5034_p1;
wire   [2:0] tmp_74_fu_5034_p3;
wire   [2:0] tmp_74_fu_5034_p5;
wire   [2:0] tmp_74_fu_5034_p7;
wire  signed [2:0] tmp_74_fu_5034_p9;
wire  signed [2:0] tmp_74_fu_5034_p11;
wire  signed [2:0] tmp_74_fu_5034_p13;
wire  signed [2:0] tmp_74_fu_5034_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 b_1_fu_262 = 4'd0;
#0 i_fu_266 = 9'd0;
#0 indvar_flatten22_fu_270 = 12'd0;
#0 col_sum_lane_63_fu_274 = 24'd0;
#0 col_sum_lane_62_fu_278 = 24'd0;
#0 col_sum_lane_61_fu_282 = 24'd0;
#0 col_sum_lane_60_fu_286 = 24'd0;
#0 col_sum_lane_59_fu_290 = 24'd0;
#0 col_sum_lane_58_fu_294 = 24'd0;
#0 col_sum_lane_57_fu_298 = 24'd0;
#0 col_sum_lane_56_fu_302 = 24'd0;
#0 col_sum_lane_55_fu_306 = 24'd0;
#0 col_sum_lane_54_fu_310 = 24'd0;
#0 col_sum_lane_53_fu_314 = 24'd0;
#0 col_sum_lane_52_fu_318 = 24'd0;
#0 col_sum_lane_51_fu_322 = 24'd0;
#0 col_sum_lane_50_fu_326 = 24'd0;
#0 col_sum_lane_49_fu_330 = 24'd0;
#0 col_sum_lane_48_fu_334 = 24'd0;
#0 col_sum_lane_47_fu_338 = 24'd0;
#0 col_sum_lane_46_fu_342 = 24'd0;
#0 col_sum_lane_45_fu_346 = 24'd0;
#0 col_sum_lane_44_fu_350 = 24'd0;
#0 col_sum_lane_43_fu_354 = 24'd0;
#0 col_sum_lane_42_fu_358 = 24'd0;
#0 col_sum_lane_41_fu_362 = 24'd0;
#0 col_sum_lane_40_fu_366 = 24'd0;
#0 col_sum_lane_39_fu_370 = 24'd0;
#0 col_sum_lane_38_fu_374 = 24'd0;
#0 col_sum_lane_37_fu_378 = 24'd0;
#0 col_sum_lane_36_fu_382 = 24'd0;
#0 col_sum_lane_35_fu_386 = 24'd0;
#0 col_sum_lane_34_fu_390 = 24'd0;
#0 col_sum_lane_33_fu_394 = 24'd0;
#0 col_sum_lane_32_fu_398 = 24'd0;
#0 col_sum_lane_31_fu_402 = 24'd0;
#0 col_sum_lane_30_fu_406 = 24'd0;
#0 col_sum_lane_29_fu_410 = 24'd0;
#0 col_sum_lane_28_fu_414 = 24'd0;
#0 col_sum_lane_27_fu_418 = 24'd0;
#0 col_sum_lane_26_fu_422 = 24'd0;
#0 col_sum_lane_25_fu_426 = 24'd0;
#0 col_sum_lane_24_fu_430 = 24'd0;
#0 col_sum_lane_23_fu_434 = 24'd0;
#0 col_sum_lane_22_fu_438 = 24'd0;
#0 col_sum_lane_21_fu_442 = 24'd0;
#0 col_sum_lane_20_fu_446 = 24'd0;
#0 col_sum_lane_19_fu_450 = 24'd0;
#0 col_sum_lane_18_fu_454 = 24'd0;
#0 col_sum_lane_17_fu_458 = 24'd0;
#0 col_sum_lane_16_fu_462 = 24'd0;
#0 col_sum_lane_15_fu_466 = 24'd0;
#0 col_sum_lane_14_fu_470 = 24'd0;
#0 col_sum_lane_13_fu_474 = 24'd0;
#0 col_sum_lane_12_fu_478 = 24'd0;
#0 col_sum_lane_11_fu_482 = 24'd0;
#0 col_sum_lane_10_fu_486 = 24'd0;
#0 col_sum_lane_9_fu_490 = 24'd0;
#0 col_sum_lane_8_fu_494 = 24'd0;
#0 col_sum_lane_7_fu_498 = 24'd0;
#0 col_sum_lane_6_fu_502 = 24'd0;
#0 col_sum_lane_5_fu_506 = 24'd0;
#0 col_sum_lane_4_fu_510 = 24'd0;
#0 col_sum_lane_3_fu_514 = 24'd0;
#0 col_sum_lane_2_fu_518 = 24'd0;
#0 col_sum_lane_1_fu_522 = 24'd0;
#0 col_sum_lane_fu_526 = 24'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1795_p0),
    .din1(grp_fu_1795_p1),
    .ce(1'b1),
    .dout(grp_fu_1795_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1809_p0),
    .din1(grp_fu_1809_p1),
    .ce(1'b1),
    .dout(grp_fu_1809_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1823_p0),
    .din1(grp_fu_1823_p1),
    .ce(1'b1),
    .dout(grp_fu_1823_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1837_p0),
    .din1(grp_fu_1837_p1),
    .ce(1'b1),
    .dout(grp_fu_1837_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1851_p0),
    .din1(grp_fu_1851_p1),
    .ce(1'b1),
    .dout(grp_fu_1851_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1865_p0),
    .din1(grp_fu_1865_p1),
    .ce(1'b1),
    .dout(grp_fu_1865_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1879_p0),
    .din1(grp_fu_1879_p1),
    .ce(1'b1),
    .dout(grp_fu_1879_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1893_p0),
    .din1(grp_fu_1893_p1),
    .ce(1'b1),
    .dout(grp_fu_1893_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U20(
    .din0(col_sum_lane_fu_526),
    .din1(col_sum_lane_1_fu_522),
    .din2(col_sum_lane_2_fu_518),
    .din3(col_sum_lane_3_fu_514),
    .din4(col_sum_lane_4_fu_510),
    .din5(col_sum_lane_5_fu_506),
    .din6(col_sum_lane_6_fu_502),
    .din7(col_sum_lane_7_fu_498),
    .def(tmp_9_fu_2024_p17),
    .sel(trunc_ln61_reg_6381_pp0_iter41_reg),
    .dout(tmp_9_fu_2024_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U21(
    .din0(col_sum_lane_8_fu_494),
    .din1(col_sum_lane_9_fu_490),
    .din2(col_sum_lane_10_fu_486),
    .din3(col_sum_lane_11_fu_482),
    .din4(col_sum_lane_12_fu_478),
    .din5(col_sum_lane_13_fu_474),
    .din6(col_sum_lane_14_fu_470),
    .din7(col_sum_lane_15_fu_466),
    .def(tmp_33_fu_2454_p17),
    .sel(trunc_ln61_reg_6381_pp0_iter41_reg),
    .dout(tmp_33_fu_2454_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U22(
    .din0(col_sum_lane_16_fu_462),
    .din1(col_sum_lane_17_fu_458),
    .din2(col_sum_lane_18_fu_454),
    .din3(col_sum_lane_19_fu_450),
    .din4(col_sum_lane_20_fu_446),
    .din5(col_sum_lane_21_fu_442),
    .din6(col_sum_lane_22_fu_438),
    .din7(col_sum_lane_23_fu_434),
    .def(tmp_35_fu_2884_p17),
    .sel(trunc_ln61_reg_6381_pp0_iter41_reg),
    .dout(tmp_35_fu_2884_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U23(
    .din0(col_sum_lane_24_fu_430),
    .din1(col_sum_lane_25_fu_426),
    .din2(col_sum_lane_26_fu_422),
    .din3(col_sum_lane_27_fu_418),
    .din4(col_sum_lane_28_fu_414),
    .din5(col_sum_lane_29_fu_410),
    .din6(col_sum_lane_30_fu_406),
    .din7(col_sum_lane_31_fu_402),
    .def(tmp_37_fu_3314_p17),
    .sel(trunc_ln61_reg_6381_pp0_iter41_reg),
    .dout(tmp_37_fu_3314_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U24(
    .din0(col_sum_lane_32_fu_398),
    .din1(col_sum_lane_33_fu_394),
    .din2(col_sum_lane_34_fu_390),
    .din3(col_sum_lane_35_fu_386),
    .din4(col_sum_lane_36_fu_382),
    .din5(col_sum_lane_37_fu_378),
    .din6(col_sum_lane_38_fu_374),
    .din7(col_sum_lane_39_fu_370),
    .def(tmp_39_fu_3744_p17),
    .sel(trunc_ln61_reg_6381_pp0_iter41_reg),
    .dout(tmp_39_fu_3744_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U25(
    .din0(col_sum_lane_40_fu_366),
    .din1(col_sum_lane_41_fu_362),
    .din2(col_sum_lane_42_fu_358),
    .din3(col_sum_lane_43_fu_354),
    .din4(col_sum_lane_44_fu_350),
    .din5(col_sum_lane_45_fu_346),
    .din6(col_sum_lane_46_fu_342),
    .din7(col_sum_lane_47_fu_338),
    .def(tmp_62_fu_4174_p17),
    .sel(trunc_ln61_reg_6381_pp0_iter41_reg),
    .dout(tmp_62_fu_4174_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U26(
    .din0(col_sum_lane_48_fu_334),
    .din1(col_sum_lane_49_fu_330),
    .din2(col_sum_lane_50_fu_326),
    .din3(col_sum_lane_51_fu_322),
    .din4(col_sum_lane_52_fu_318),
    .din5(col_sum_lane_53_fu_314),
    .din6(col_sum_lane_54_fu_310),
    .din7(col_sum_lane_55_fu_306),
    .def(tmp_68_fu_4604_p17),
    .sel(trunc_ln61_reg_6381_pp0_iter41_reg),
    .dout(tmp_68_fu_4604_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U27(
    .din0(col_sum_lane_56_fu_302),
    .din1(col_sum_lane_57_fu_298),
    .din2(col_sum_lane_58_fu_294),
    .din3(col_sum_lane_59_fu_290),
    .din4(col_sum_lane_60_fu_286),
    .din5(col_sum_lane_61_fu_282),
    .din6(col_sum_lane_62_fu_278),
    .din7(col_sum_lane_63_fu_274),
    .def(tmp_74_fu_5034_p17),
    .sel(trunc_ln61_reg_6381_pp0_iter41_reg),
    .dout(tmp_74_fu_5034_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln59_fu_1673_p2 == 1'd0))) begin
            b_1_fu_262 <= add_ln61_fu_1762_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            b_1_fu_262 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_2_fu_2638_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_10_fu_486 <= 24'd8388607;
    end else if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (1'd0 == and_ln71_2_fu_2638_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_3_fu_2650_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_10_fu_486 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_10_fu_486 <= col_sum_lane_65_fu_2501_p2;
    end else if ((((icmp_ln71_3_fu_2513_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_10_fu_486 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_2_fu_2638_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_11_fu_482 <= 24'd8388607;
    end else if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (1'd0 == and_ln71_2_fu_2638_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_3_fu_2650_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_11_fu_482 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_11_fu_482 <= col_sum_lane_65_fu_2501_p2;
    end else if ((((icmp_ln71_3_fu_2513_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_11_fu_482 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_2_fu_2638_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_12_fu_478 <= 24'd8388607;
    end else if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (1'd0 == and_ln71_2_fu_2638_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_3_fu_2650_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_12_fu_478 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_12_fu_478 <= col_sum_lane_65_fu_2501_p2;
    end else if ((((icmp_ln71_3_fu_2513_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_12_fu_478 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_2_fu_2638_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_13_fu_474 <= 24'd8388607;
    end else if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (1'd0 == and_ln71_2_fu_2638_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_3_fu_2650_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_13_fu_474 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_13_fu_474 <= col_sum_lane_65_fu_2501_p2;
    end else if ((((icmp_ln71_3_fu_2513_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_13_fu_474 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_2_fu_2638_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_14_fu_470 <= 24'd8388607;
    end else if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (1'd0 == and_ln71_2_fu_2638_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_3_fu_2650_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_14_fu_470 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_14_fu_470 <= col_sum_lane_65_fu_2501_p2;
    end else if ((((icmp_ln71_3_fu_2513_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_14_fu_470 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_2_fu_2638_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_15_fu_466 <= 24'd8388607;
    end else if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (1'd0 == and_ln71_2_fu_2638_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_3_fu_2650_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_15_fu_466 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_15_fu_466 <= col_sum_lane_65_fu_2501_p2;
    end else if ((((icmp_ln71_3_fu_2513_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_15_fu_466 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_4_fu_3068_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_16_fu_462 <= 24'd8388607;
    end else if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (1'd0 == and_ln71_4_fu_3068_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_5_fu_3080_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_16_fu_462 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_16_fu_462 <= col_sum_lane_66_fu_2931_p2;
    end else if ((((icmp_ln71_4_fu_2943_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_16_fu_462 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_4_fu_3068_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_17_fu_458 <= 24'd8388607;
    end else if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (1'd0 == and_ln71_4_fu_3068_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_5_fu_3080_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_17_fu_458 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_17_fu_458 <= col_sum_lane_66_fu_2931_p2;
    end else if ((((icmp_ln71_4_fu_2943_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_17_fu_458 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_4_fu_3068_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_18_fu_454 <= 24'd8388607;
    end else if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (1'd0 == and_ln71_4_fu_3068_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_5_fu_3080_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_18_fu_454 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_18_fu_454 <= col_sum_lane_66_fu_2931_p2;
    end else if ((((icmp_ln71_4_fu_2943_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_18_fu_454 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_4_fu_3068_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_19_fu_450 <= 24'd8388607;
    end else if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (1'd0 == and_ln71_4_fu_3068_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_5_fu_3080_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_19_fu_450 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_19_fu_450 <= col_sum_lane_66_fu_2931_p2;
    end else if ((((icmp_ln71_4_fu_2943_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_19_fu_450 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_fu_2208_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_1_fu_522 <= 24'd8388607;
    end else if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (1'd0 == and_ln71_fu_2208_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_1_fu_2220_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_1_fu_522 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_1_fu_522 <= col_sum_lane_64_fu_2071_p2;
    end else if ((((icmp_ln71_fu_2083_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_1_fu_522 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_4_fu_3068_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_20_fu_446 <= 24'd8388607;
    end else if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (1'd0 == and_ln71_4_fu_3068_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_5_fu_3080_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_20_fu_446 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_20_fu_446 <= col_sum_lane_66_fu_2931_p2;
    end else if ((((icmp_ln71_4_fu_2943_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_20_fu_446 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_4_fu_3068_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_21_fu_442 <= 24'd8388607;
    end else if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (1'd0 == and_ln71_4_fu_3068_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_5_fu_3080_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_21_fu_442 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_21_fu_442 <= col_sum_lane_66_fu_2931_p2;
    end else if ((((icmp_ln71_4_fu_2943_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_21_fu_442 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_4_fu_3068_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_22_fu_438 <= 24'd8388607;
    end else if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (1'd0 == and_ln71_4_fu_3068_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_5_fu_3080_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_22_fu_438 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_22_fu_438 <= col_sum_lane_66_fu_2931_p2;
    end else if ((((icmp_ln71_4_fu_2943_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_22_fu_438 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_4_fu_3068_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_23_fu_434 <= 24'd8388607;
    end else if (((xor_ln71_8_fu_3086_p2 == 1'd1) & (1'd0 == and_ln71_4_fu_3068_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_5_fu_3080_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_23_fu_434 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_23_fu_434 <= col_sum_lane_66_fu_2931_p2;
    end else if ((((icmp_ln71_4_fu_2943_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_23_fu_434 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_6_fu_3498_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_24_fu_430 <= 24'd8388607;
    end else if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (1'd0 == and_ln71_6_fu_3498_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_7_fu_3510_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_24_fu_430 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_24_fu_430 <= col_sum_lane_67_fu_3361_p2;
    end else if ((((icmp_ln71_5_fu_3373_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_24_fu_430 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_6_fu_3498_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_25_fu_426 <= 24'd8388607;
    end else if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (1'd0 == and_ln71_6_fu_3498_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_7_fu_3510_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_25_fu_426 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_25_fu_426 <= col_sum_lane_67_fu_3361_p2;
    end else if ((((icmp_ln71_5_fu_3373_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_25_fu_426 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_6_fu_3498_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_26_fu_422 <= 24'd8388607;
    end else if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (1'd0 == and_ln71_6_fu_3498_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_7_fu_3510_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_26_fu_422 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_26_fu_422 <= col_sum_lane_67_fu_3361_p2;
    end else if ((((icmp_ln71_5_fu_3373_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_26_fu_422 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_6_fu_3498_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_27_fu_418 <= 24'd8388607;
    end else if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (1'd0 == and_ln71_6_fu_3498_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_7_fu_3510_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_27_fu_418 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_27_fu_418 <= col_sum_lane_67_fu_3361_p2;
    end else if ((((icmp_ln71_5_fu_3373_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_27_fu_418 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_6_fu_3498_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_28_fu_414 <= 24'd8388607;
    end else if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (1'd0 == and_ln71_6_fu_3498_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_7_fu_3510_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_28_fu_414 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_28_fu_414 <= col_sum_lane_67_fu_3361_p2;
    end else if ((((icmp_ln71_5_fu_3373_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_28_fu_414 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_6_fu_3498_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_29_fu_410 <= 24'd8388607;
    end else if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (1'd0 == and_ln71_6_fu_3498_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_7_fu_3510_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_29_fu_410 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_29_fu_410 <= col_sum_lane_67_fu_3361_p2;
    end else if ((((icmp_ln71_5_fu_3373_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_29_fu_410 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_fu_2208_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_2_fu_518 <= 24'd8388607;
    end else if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (1'd0 == and_ln71_fu_2208_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_1_fu_2220_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_2_fu_518 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_2_fu_518 <= col_sum_lane_64_fu_2071_p2;
    end else if ((((icmp_ln71_fu_2083_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_2_fu_518 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_6_fu_3498_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_30_fu_406 <= 24'd8388607;
    end else if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (1'd0 == and_ln71_6_fu_3498_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_7_fu_3510_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_30_fu_406 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_30_fu_406 <= col_sum_lane_67_fu_3361_p2;
    end else if ((((icmp_ln71_5_fu_3373_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_30_fu_406 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_6_fu_3498_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_31_fu_402 <= 24'd8388607;
    end else if (((xor_ln71_11_fu_3516_p2 == 1'd1) & (1'd0 == and_ln71_6_fu_3498_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_7_fu_3510_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_31_fu_402 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_31_fu_402 <= col_sum_lane_67_fu_3361_p2;
    end else if ((((icmp_ln71_5_fu_3373_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_31_fu_402 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_8_fu_3928_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_32_fu_398 <= 24'd8388607;
    end else if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (1'd0 == and_ln71_8_fu_3928_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_9_fu_3940_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_32_fu_398 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_32_fu_398 <= col_sum_lane_68_fu_3791_p2;
    end else if ((((icmp_ln71_6_fu_3803_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_32_fu_398 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_8_fu_3928_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_33_fu_394 <= 24'd8388607;
    end else if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (1'd0 == and_ln71_8_fu_3928_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_9_fu_3940_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_33_fu_394 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_33_fu_394 <= col_sum_lane_68_fu_3791_p2;
    end else if ((((icmp_ln71_6_fu_3803_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_33_fu_394 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_8_fu_3928_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_34_fu_390 <= 24'd8388607;
    end else if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (1'd0 == and_ln71_8_fu_3928_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_9_fu_3940_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_34_fu_390 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_34_fu_390 <= col_sum_lane_68_fu_3791_p2;
    end else if ((((icmp_ln71_6_fu_3803_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_34_fu_390 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_8_fu_3928_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_35_fu_386 <= 24'd8388607;
    end else if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (1'd0 == and_ln71_8_fu_3928_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_9_fu_3940_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_35_fu_386 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_35_fu_386 <= col_sum_lane_68_fu_3791_p2;
    end else if ((((icmp_ln71_6_fu_3803_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_35_fu_386 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_8_fu_3928_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_36_fu_382 <= 24'd8388607;
    end else if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (1'd0 == and_ln71_8_fu_3928_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_9_fu_3940_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_36_fu_382 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_36_fu_382 <= col_sum_lane_68_fu_3791_p2;
    end else if ((((icmp_ln71_6_fu_3803_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_36_fu_382 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_8_fu_3928_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_37_fu_378 <= 24'd8388607;
    end else if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (1'd0 == and_ln71_8_fu_3928_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_9_fu_3940_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_37_fu_378 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_37_fu_378 <= col_sum_lane_68_fu_3791_p2;
    end else if ((((icmp_ln71_6_fu_3803_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_37_fu_378 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_8_fu_3928_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_38_fu_374 <= 24'd8388607;
    end else if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (1'd0 == and_ln71_8_fu_3928_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_9_fu_3940_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_38_fu_374 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_38_fu_374 <= col_sum_lane_68_fu_3791_p2;
    end else if ((((icmp_ln71_6_fu_3803_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_38_fu_374 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_8_fu_3928_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_39_fu_370 <= 24'd8388607;
    end else if (((xor_ln71_14_fu_3946_p2 == 1'd1) & (1'd0 == and_ln71_8_fu_3928_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_9_fu_3940_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_39_fu_370 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_39_fu_370 <= col_sum_lane_68_fu_3791_p2;
    end else if ((((icmp_ln71_6_fu_3803_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_39_fu_370 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_fu_2208_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_3_fu_514 <= 24'd8388607;
    end else if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (1'd0 == and_ln71_fu_2208_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_1_fu_2220_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_3_fu_514 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_3_fu_514 <= col_sum_lane_64_fu_2071_p2;
    end else if ((((icmp_ln71_fu_2083_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_3_fu_514 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_10_fu_4358_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_40_fu_366 <= 24'd8388607;
    end else if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (1'd0 == and_ln71_10_fu_4358_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_11_fu_4370_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_40_fu_366 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_40_fu_366 <= col_sum_lane_69_fu_4221_p2;
    end else if ((((icmp_ln71_7_fu_4233_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_40_fu_366 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_10_fu_4358_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_41_fu_362 <= 24'd8388607;
    end else if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (1'd0 == and_ln71_10_fu_4358_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_11_fu_4370_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_41_fu_362 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_41_fu_362 <= col_sum_lane_69_fu_4221_p2;
    end else if ((((icmp_ln71_7_fu_4233_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_41_fu_362 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_10_fu_4358_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_42_fu_358 <= 24'd8388607;
    end else if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (1'd0 == and_ln71_10_fu_4358_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_11_fu_4370_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_42_fu_358 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_42_fu_358 <= col_sum_lane_69_fu_4221_p2;
    end else if ((((icmp_ln71_7_fu_4233_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_42_fu_358 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_10_fu_4358_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_43_fu_354 <= 24'd8388607;
    end else if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (1'd0 == and_ln71_10_fu_4358_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_11_fu_4370_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_43_fu_354 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_43_fu_354 <= col_sum_lane_69_fu_4221_p2;
    end else if ((((icmp_ln71_7_fu_4233_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_43_fu_354 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_10_fu_4358_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_44_fu_350 <= 24'd8388607;
    end else if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (1'd0 == and_ln71_10_fu_4358_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_11_fu_4370_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_44_fu_350 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_44_fu_350 <= col_sum_lane_69_fu_4221_p2;
    end else if ((((icmp_ln71_7_fu_4233_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_44_fu_350 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_10_fu_4358_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_45_fu_346 <= 24'd8388607;
    end else if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (1'd0 == and_ln71_10_fu_4358_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_11_fu_4370_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_45_fu_346 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_45_fu_346 <= col_sum_lane_69_fu_4221_p2;
    end else if ((((icmp_ln71_7_fu_4233_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_45_fu_346 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_10_fu_4358_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_46_fu_342 <= 24'd8388607;
    end else if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (1'd0 == and_ln71_10_fu_4358_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_11_fu_4370_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_46_fu_342 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_46_fu_342 <= col_sum_lane_69_fu_4221_p2;
    end else if ((((icmp_ln71_7_fu_4233_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_46_fu_342 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_10_fu_4358_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_47_fu_338 <= 24'd8388607;
    end else if (((xor_ln71_17_fu_4376_p2 == 1'd1) & (1'd0 == and_ln71_10_fu_4358_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_11_fu_4370_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_47_fu_338 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_47_fu_338 <= col_sum_lane_69_fu_4221_p2;
    end else if ((((icmp_ln71_7_fu_4233_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_47_fu_338 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_12_fu_4788_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_48_fu_334 <= 24'd8388607;
    end else if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (1'd0 == and_ln71_12_fu_4788_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_13_fu_4800_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_48_fu_334 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_48_fu_334 <= col_sum_lane_70_fu_4651_p2;
    end else if ((((icmp_ln71_8_fu_4663_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_48_fu_334 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_12_fu_4788_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_49_fu_330 <= 24'd8388607;
    end else if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (1'd0 == and_ln71_12_fu_4788_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_13_fu_4800_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_49_fu_330 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_49_fu_330 <= col_sum_lane_70_fu_4651_p2;
    end else if ((((icmp_ln71_8_fu_4663_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_49_fu_330 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_fu_2208_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_4_fu_510 <= 24'd8388607;
    end else if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (1'd0 == and_ln71_fu_2208_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_1_fu_2220_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_4_fu_510 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_4_fu_510 <= col_sum_lane_64_fu_2071_p2;
    end else if ((((icmp_ln71_fu_2083_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_4_fu_510 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_12_fu_4788_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_50_fu_326 <= 24'd8388607;
    end else if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (1'd0 == and_ln71_12_fu_4788_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_13_fu_4800_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_50_fu_326 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_50_fu_326 <= col_sum_lane_70_fu_4651_p2;
    end else if ((((icmp_ln71_8_fu_4663_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_50_fu_326 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_12_fu_4788_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_51_fu_322 <= 24'd8388607;
    end else if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (1'd0 == and_ln71_12_fu_4788_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_13_fu_4800_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_51_fu_322 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_51_fu_322 <= col_sum_lane_70_fu_4651_p2;
    end else if ((((icmp_ln71_8_fu_4663_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_51_fu_322 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_12_fu_4788_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_52_fu_318 <= 24'd8388607;
    end else if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (1'd0 == and_ln71_12_fu_4788_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_13_fu_4800_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_52_fu_318 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_52_fu_318 <= col_sum_lane_70_fu_4651_p2;
    end else if ((((icmp_ln71_8_fu_4663_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_52_fu_318 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_12_fu_4788_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_53_fu_314 <= 24'd8388607;
    end else if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (1'd0 == and_ln71_12_fu_4788_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_13_fu_4800_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_53_fu_314 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_53_fu_314 <= col_sum_lane_70_fu_4651_p2;
    end else if ((((icmp_ln71_8_fu_4663_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_53_fu_314 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_12_fu_4788_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_54_fu_310 <= 24'd8388607;
    end else if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (1'd0 == and_ln71_12_fu_4788_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_13_fu_4800_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_54_fu_310 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_54_fu_310 <= col_sum_lane_70_fu_4651_p2;
    end else if ((((icmp_ln71_8_fu_4663_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_54_fu_310 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_12_fu_4788_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_55_fu_306 <= 24'd8388607;
    end else if (((xor_ln71_20_fu_4806_p2 == 1'd1) & (1'd0 == and_ln71_12_fu_4788_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_13_fu_4800_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_55_fu_306 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_55_fu_306 <= col_sum_lane_70_fu_4651_p2;
    end else if ((((icmp_ln71_8_fu_4663_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_55_fu_306 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_14_fu_5218_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_56_fu_302 <= 24'd8388607;
    end else if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (1'd0 == and_ln71_14_fu_5218_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_15_fu_5230_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_56_fu_302 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_56_fu_302 <= col_sum_lane_71_fu_5081_p2;
    end else if ((((icmp_ln71_9_fu_5093_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_56_fu_302 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_14_fu_5218_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_57_fu_298 <= 24'd8388607;
    end else if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (1'd0 == and_ln71_14_fu_5218_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_15_fu_5230_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_57_fu_298 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_57_fu_298 <= col_sum_lane_71_fu_5081_p2;
    end else if ((((icmp_ln71_9_fu_5093_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_57_fu_298 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_14_fu_5218_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_58_fu_294 <= 24'd8388607;
    end else if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (1'd0 == and_ln71_14_fu_5218_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln71_15_fu_5230_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_58_fu_294 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_58_fu_294 <= col_sum_lane_71_fu_5081_p2;
    end else if ((((icmp_ln71_9_fu_5093_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_58_fu_294 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_14_fu_5218_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_59_fu_290 <= 24'd8388607;
    end else if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (1'd0 == and_ln71_14_fu_5218_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln71_15_fu_5230_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_59_fu_290 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_59_fu_290 <= col_sum_lane_71_fu_5081_p2;
    end else if ((((icmp_ln71_9_fu_5093_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_59_fu_290 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_fu_2208_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_5_fu_506 <= 24'd8388607;
    end else if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (1'd0 == and_ln71_fu_2208_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_1_fu_2220_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_5_fu_506 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_5_fu_506 <= col_sum_lane_64_fu_2071_p2;
    end else if ((((icmp_ln71_fu_2083_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_5_fu_506 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_14_fu_5218_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_60_fu_286 <= 24'd8388607;
    end else if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (1'd0 == and_ln71_14_fu_5218_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln71_15_fu_5230_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_60_fu_286 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_60_fu_286 <= col_sum_lane_71_fu_5081_p2;
    end else if ((((icmp_ln71_9_fu_5093_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_60_fu_286 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_14_fu_5218_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_61_fu_282 <= 24'd8388607;
    end else if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (1'd0 == and_ln71_14_fu_5218_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln71_15_fu_5230_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_61_fu_282 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_61_fu_282 <= col_sum_lane_71_fu_5081_p2;
    end else if ((((icmp_ln71_9_fu_5093_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_61_fu_282 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_14_fu_5218_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_62_fu_278 <= 24'd8388607;
    end else if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (1'd0 == and_ln71_14_fu_5218_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_15_fu_5230_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_62_fu_278 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_62_fu_278 <= col_sum_lane_71_fu_5081_p2;
    end else if ((((icmp_ln71_9_fu_5093_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_62_fu_278 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_14_fu_5218_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_63_fu_274 <= 24'd8388607;
    end else if (((xor_ln71_23_fu_5236_p2 == 1'd1) & (1'd0 == and_ln71_14_fu_5218_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_15_fu_5230_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_63_fu_274 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_63_fu_274 <= col_sum_lane_71_fu_5081_p2;
    end else if ((((icmp_ln71_9_fu_5093_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_63_fu_274 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_fu_2208_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_6_fu_502 <= 24'd8388607;
    end else if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (1'd0 == and_ln71_fu_2208_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln71_1_fu_2220_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_6_fu_502 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_6_fu_502 <= col_sum_lane_64_fu_2071_p2;
    end else if ((((icmp_ln71_fu_2083_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_6_fu_502 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_fu_2208_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_7_fu_498 <= 24'd8388607;
    end else if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (1'd0 == and_ln71_fu_2208_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln71_1_fu_2220_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_7_fu_498 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_7_fu_498 <= col_sum_lane_64_fu_2071_p2;
    end else if ((((icmp_ln71_fu_2083_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_7_fu_498 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_2_fu_2638_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_8_fu_494 <= 24'd8388607;
    end else if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (1'd0 == and_ln71_2_fu_2638_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_3_fu_2650_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_8_fu_494 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_8_fu_494 <= col_sum_lane_65_fu_2501_p2;
    end else if ((((icmp_ln71_3_fu_2513_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_8_fu_494 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_2_fu_2638_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_9_fu_490 <= 24'd8388607;
    end else if (((xor_ln71_5_fu_2656_p2 == 1'd1) & (1'd0 == and_ln71_2_fu_2638_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln71_3_fu_2650_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_9_fu_490 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_9_fu_490 <= col_sum_lane_65_fu_2501_p2;
    end else if ((((icmp_ln71_3_fu_2513_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_9_fu_490 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_fu_2208_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_fu_526 <= 24'd8388607;
    end else if (((xor_ln71_2_fu_2226_p2 == 1'd1) & (1'd0 == and_ln71_fu_2208_p2) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln71_1_fu_2220_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_fu_526 <= 24'd8388608;
    end else if (((trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_lane_fu_526 <= col_sum_lane_64_fu_2071_p2;
    end else if ((((icmp_ln71_fu_2083_p2 == 1'd1) & (trunc_ln61_reg_6381_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_lane_fu_526 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln59_fu_1673_p2 == 1'd0))) begin
            i_fu_266 <= select_ln59_1_fu_1711_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_266 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln59_fu_1673_p2 == 1'd0))) begin
            indvar_flatten22_fu_270 <= add_ln59_1_fu_1679_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten22_fu_270 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln59_reg_6320_pp0_iter10_reg <= icmp_ln59_reg_6320_pp0_iter9_reg;
        icmp_ln59_reg_6320_pp0_iter11_reg <= icmp_ln59_reg_6320_pp0_iter10_reg;
        icmp_ln59_reg_6320_pp0_iter12_reg <= icmp_ln59_reg_6320_pp0_iter11_reg;
        icmp_ln59_reg_6320_pp0_iter13_reg <= icmp_ln59_reg_6320_pp0_iter12_reg;
        icmp_ln59_reg_6320_pp0_iter14_reg <= icmp_ln59_reg_6320_pp0_iter13_reg;
        icmp_ln59_reg_6320_pp0_iter15_reg <= icmp_ln59_reg_6320_pp0_iter14_reg;
        icmp_ln59_reg_6320_pp0_iter16_reg <= icmp_ln59_reg_6320_pp0_iter15_reg;
        icmp_ln59_reg_6320_pp0_iter17_reg <= icmp_ln59_reg_6320_pp0_iter16_reg;
        icmp_ln59_reg_6320_pp0_iter18_reg <= icmp_ln59_reg_6320_pp0_iter17_reg;
        icmp_ln59_reg_6320_pp0_iter19_reg <= icmp_ln59_reg_6320_pp0_iter18_reg;
        icmp_ln59_reg_6320_pp0_iter20_reg <= icmp_ln59_reg_6320_pp0_iter19_reg;
        icmp_ln59_reg_6320_pp0_iter21_reg <= icmp_ln59_reg_6320_pp0_iter20_reg;
        icmp_ln59_reg_6320_pp0_iter22_reg <= icmp_ln59_reg_6320_pp0_iter21_reg;
        icmp_ln59_reg_6320_pp0_iter23_reg <= icmp_ln59_reg_6320_pp0_iter22_reg;
        icmp_ln59_reg_6320_pp0_iter24_reg <= icmp_ln59_reg_6320_pp0_iter23_reg;
        icmp_ln59_reg_6320_pp0_iter25_reg <= icmp_ln59_reg_6320_pp0_iter24_reg;
        icmp_ln59_reg_6320_pp0_iter26_reg <= icmp_ln59_reg_6320_pp0_iter25_reg;
        icmp_ln59_reg_6320_pp0_iter27_reg <= icmp_ln59_reg_6320_pp0_iter26_reg;
        icmp_ln59_reg_6320_pp0_iter28_reg <= icmp_ln59_reg_6320_pp0_iter27_reg;
        icmp_ln59_reg_6320_pp0_iter29_reg <= icmp_ln59_reg_6320_pp0_iter28_reg;
        icmp_ln59_reg_6320_pp0_iter2_reg <= icmp_ln59_reg_6320_pp0_iter1_reg;
        icmp_ln59_reg_6320_pp0_iter30_reg <= icmp_ln59_reg_6320_pp0_iter29_reg;
        icmp_ln59_reg_6320_pp0_iter31_reg <= icmp_ln59_reg_6320_pp0_iter30_reg;
        icmp_ln59_reg_6320_pp0_iter32_reg <= icmp_ln59_reg_6320_pp0_iter31_reg;
        icmp_ln59_reg_6320_pp0_iter33_reg <= icmp_ln59_reg_6320_pp0_iter32_reg;
        icmp_ln59_reg_6320_pp0_iter34_reg <= icmp_ln59_reg_6320_pp0_iter33_reg;
        icmp_ln59_reg_6320_pp0_iter35_reg <= icmp_ln59_reg_6320_pp0_iter34_reg;
        icmp_ln59_reg_6320_pp0_iter36_reg <= icmp_ln59_reg_6320_pp0_iter35_reg;
        icmp_ln59_reg_6320_pp0_iter37_reg <= icmp_ln59_reg_6320_pp0_iter36_reg;
        icmp_ln59_reg_6320_pp0_iter38_reg <= icmp_ln59_reg_6320_pp0_iter37_reg;
        icmp_ln59_reg_6320_pp0_iter39_reg <= icmp_ln59_reg_6320_pp0_iter38_reg;
        icmp_ln59_reg_6320_pp0_iter3_reg <= icmp_ln59_reg_6320_pp0_iter2_reg;
        icmp_ln59_reg_6320_pp0_iter40_reg <= icmp_ln59_reg_6320_pp0_iter39_reg;
        icmp_ln59_reg_6320_pp0_iter4_reg <= icmp_ln59_reg_6320_pp0_iter3_reg;
        icmp_ln59_reg_6320_pp0_iter5_reg <= icmp_ln59_reg_6320_pp0_iter4_reg;
        icmp_ln59_reg_6320_pp0_iter6_reg <= icmp_ln59_reg_6320_pp0_iter5_reg;
        icmp_ln59_reg_6320_pp0_iter7_reg <= icmp_ln59_reg_6320_pp0_iter6_reg;
        icmp_ln59_reg_6320_pp0_iter8_reg <= icmp_ln59_reg_6320_pp0_iter7_reg;
        icmp_ln59_reg_6320_pp0_iter9_reg <= icmp_ln59_reg_6320_pp0_iter8_reg;
        trunc_ln61_reg_6381_pp0_iter10_reg <= trunc_ln61_reg_6381_pp0_iter9_reg;
        trunc_ln61_reg_6381_pp0_iter11_reg <= trunc_ln61_reg_6381_pp0_iter10_reg;
        trunc_ln61_reg_6381_pp0_iter12_reg <= trunc_ln61_reg_6381_pp0_iter11_reg;
        trunc_ln61_reg_6381_pp0_iter13_reg <= trunc_ln61_reg_6381_pp0_iter12_reg;
        trunc_ln61_reg_6381_pp0_iter14_reg <= trunc_ln61_reg_6381_pp0_iter13_reg;
        trunc_ln61_reg_6381_pp0_iter15_reg <= trunc_ln61_reg_6381_pp0_iter14_reg;
        trunc_ln61_reg_6381_pp0_iter16_reg <= trunc_ln61_reg_6381_pp0_iter15_reg;
        trunc_ln61_reg_6381_pp0_iter17_reg <= trunc_ln61_reg_6381_pp0_iter16_reg;
        trunc_ln61_reg_6381_pp0_iter18_reg <= trunc_ln61_reg_6381_pp0_iter17_reg;
        trunc_ln61_reg_6381_pp0_iter19_reg <= trunc_ln61_reg_6381_pp0_iter18_reg;
        trunc_ln61_reg_6381_pp0_iter20_reg <= trunc_ln61_reg_6381_pp0_iter19_reg;
        trunc_ln61_reg_6381_pp0_iter21_reg <= trunc_ln61_reg_6381_pp0_iter20_reg;
        trunc_ln61_reg_6381_pp0_iter22_reg <= trunc_ln61_reg_6381_pp0_iter21_reg;
        trunc_ln61_reg_6381_pp0_iter23_reg <= trunc_ln61_reg_6381_pp0_iter22_reg;
        trunc_ln61_reg_6381_pp0_iter24_reg <= trunc_ln61_reg_6381_pp0_iter23_reg;
        trunc_ln61_reg_6381_pp0_iter25_reg <= trunc_ln61_reg_6381_pp0_iter24_reg;
        trunc_ln61_reg_6381_pp0_iter26_reg <= trunc_ln61_reg_6381_pp0_iter25_reg;
        trunc_ln61_reg_6381_pp0_iter27_reg <= trunc_ln61_reg_6381_pp0_iter26_reg;
        trunc_ln61_reg_6381_pp0_iter28_reg <= trunc_ln61_reg_6381_pp0_iter27_reg;
        trunc_ln61_reg_6381_pp0_iter29_reg <= trunc_ln61_reg_6381_pp0_iter28_reg;
        trunc_ln61_reg_6381_pp0_iter2_reg <= trunc_ln61_reg_6381_pp0_iter1_reg;
        trunc_ln61_reg_6381_pp0_iter30_reg <= trunc_ln61_reg_6381_pp0_iter29_reg;
        trunc_ln61_reg_6381_pp0_iter31_reg <= trunc_ln61_reg_6381_pp0_iter30_reg;
        trunc_ln61_reg_6381_pp0_iter32_reg <= trunc_ln61_reg_6381_pp0_iter31_reg;
        trunc_ln61_reg_6381_pp0_iter33_reg <= trunc_ln61_reg_6381_pp0_iter32_reg;
        trunc_ln61_reg_6381_pp0_iter34_reg <= trunc_ln61_reg_6381_pp0_iter33_reg;
        trunc_ln61_reg_6381_pp0_iter35_reg <= trunc_ln61_reg_6381_pp0_iter34_reg;
        trunc_ln61_reg_6381_pp0_iter36_reg <= trunc_ln61_reg_6381_pp0_iter35_reg;
        trunc_ln61_reg_6381_pp0_iter37_reg <= trunc_ln61_reg_6381_pp0_iter36_reg;
        trunc_ln61_reg_6381_pp0_iter38_reg <= trunc_ln61_reg_6381_pp0_iter37_reg;
        trunc_ln61_reg_6381_pp0_iter39_reg <= trunc_ln61_reg_6381_pp0_iter38_reg;
        trunc_ln61_reg_6381_pp0_iter3_reg <= trunc_ln61_reg_6381_pp0_iter2_reg;
        trunc_ln61_reg_6381_pp0_iter40_reg <= trunc_ln61_reg_6381_pp0_iter39_reg;
        trunc_ln61_reg_6381_pp0_iter41_reg <= trunc_ln61_reg_6381_pp0_iter40_reg;
        trunc_ln61_reg_6381_pp0_iter4_reg <= trunc_ln61_reg_6381_pp0_iter3_reg;
        trunc_ln61_reg_6381_pp0_iter5_reg <= trunc_ln61_reg_6381_pp0_iter4_reg;
        trunc_ln61_reg_6381_pp0_iter6_reg <= trunc_ln61_reg_6381_pp0_iter5_reg;
        trunc_ln61_reg_6381_pp0_iter7_reg <= trunc_ln61_reg_6381_pp0_iter6_reg;
        trunc_ln61_reg_6381_pp0_iter8_reg <= trunc_ln61_reg_6381_pp0_iter7_reg;
        trunc_ln61_reg_6381_pp0_iter9_reg <= trunc_ln61_reg_6381_pp0_iter8_reg;
        zext_ln69_1_reg_6329_pp0_iter10_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter9_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter11_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter10_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter12_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter11_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter13_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter12_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter14_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter13_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter15_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter14_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter16_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter15_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter17_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter16_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter18_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter17_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter19_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter18_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter20_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter19_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter21_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter20_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter22_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter21_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter23_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter22_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter24_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter23_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter25_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter24_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter26_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter25_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter27_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter26_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter28_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter27_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter29_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter28_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter2_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter1_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter30_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter29_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter31_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter30_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter32_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter31_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter33_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter32_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter34_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter33_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter35_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter34_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter36_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter35_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter37_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter36_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter38_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter37_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter39_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter38_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter3_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter2_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter40_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter39_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter41_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter40_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter4_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter3_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter5_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter4_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter6_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter5_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter7_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter6_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter8_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter7_reg[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter9_reg[10 : 0] <= zext_ln69_1_reg_6329_pp0_iter8_reg[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln59_reg_6320 <= icmp_ln59_fu_1673_p2;
        icmp_ln59_reg_6320_pp0_iter1_reg <= icmp_ln59_reg_6320;
        trunc_ln61_reg_6381 <= trunc_ln61_fu_1758_p1;
        trunc_ln61_reg_6381_pp0_iter1_reg <= trunc_ln61_reg_6381;
        zext_ln69_1_reg_6329[10 : 0] <= zext_ln69_1_fu_1746_p1[10 : 0];
        zext_ln69_1_reg_6329_pp0_iter1_reg[10 : 0] <= zext_ln69_1_reg_6329[10 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln59_fu_1673_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) 
    & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_b_1_load = 4'd0;
    end else begin
        ap_sig_allocacmp_b_1_load = b_1_fu_262;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_266;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten22_load = 12'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten22_load = indvar_flatten22_fu_270;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_10_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_10_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_11_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_11_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_12_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_12_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_13_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_13_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_14_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_14_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_15_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_15_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_16_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_16_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_17_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_17_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_18_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_18_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_19_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_19_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_1_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_1_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_20_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_20_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_21_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_21_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_22_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_22_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_23_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_23_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_24_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_24_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_25_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_25_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_26_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_26_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_27_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_27_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_28_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_28_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_29_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_29_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_2_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_2_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_30_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_30_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_31_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_31_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_32_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_32_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_33_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_33_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_34_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_34_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_35_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_35_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_36_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_36_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_37_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_37_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_38_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_38_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_39_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_39_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_3_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_3_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_40_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_40_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_41_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_41_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_42_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_42_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_43_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_43_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_44_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_44_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_45_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_45_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_46_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_46_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_47_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_47_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_48_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_48_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_49_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_49_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_4_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_4_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_50_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_50_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_51_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_51_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_52_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_52_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_53_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_53_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_54_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_54_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_55_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_55_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_56_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_56_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_57_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_57_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_58_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_58_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_59_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_59_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_5_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_5_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_60_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_60_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_61_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_61_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_62_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_62_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_63_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_63_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_6_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_6_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_7_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_7_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_8_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_8_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_9_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_9_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln59_reg_6320_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_lane_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_lane_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        denom_row_ce0_local = 1'b1;
    end else begin
        denom_row_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln59_1_fu_1679_p2 = (ap_sig_allocacmp_indvar_flatten22_load + 12'd1);

assign add_ln59_fu_1691_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln61_fu_1762_p2 = (select_ln59_fu_1703_p3 + 4'd1);

assign add_ln69_fu_1740_p2 = (tmp_4_fu_1728_p3 + zext_ln69_fu_1736_p1);

assign add_ln71_1_fu_2077_p2 = ($signed(sext_ln71_fu_2063_p1) + $signed(sext_ln71_1_fu_2067_p1));

assign add_ln71_2_fu_2507_p2 = ($signed(sext_ln71_2_fu_2493_p1) + $signed(sext_ln71_3_fu_2497_p1));

assign add_ln71_3_fu_2937_p2 = ($signed(sext_ln71_4_fu_2923_p1) + $signed(sext_ln71_5_fu_2927_p1));

assign add_ln71_4_fu_3367_p2 = ($signed(sext_ln71_6_fu_3353_p1) + $signed(sext_ln71_7_fu_3357_p1));

assign add_ln71_5_fu_3797_p2 = ($signed(sext_ln71_8_fu_3783_p1) + $signed(sext_ln71_9_fu_3787_p1));

assign add_ln71_6_fu_4227_p2 = ($signed(sext_ln71_10_fu_4213_p1) + $signed(sext_ln71_11_fu_4217_p1));

assign add_ln71_7_fu_4657_p2 = ($signed(sext_ln71_12_fu_4643_p1) + $signed(sext_ln71_13_fu_4647_p1));

assign add_ln71_8_fu_5087_p2 = ($signed(sext_ln71_14_fu_5073_p1) + $signed(sext_ln71_15_fu_5077_p1));

assign and_ln69_10_fu_4103_p2 = (xor_ln69_10_fu_4097_p2 & or_ln69_15_fu_4091_p2);

assign and_ln69_11_fu_4121_p2 = (tmp_59_fu_4049_p3 & or_ln69_16_fu_4115_p2);

assign and_ln69_12_fu_4533_p2 = (xor_ln69_12_fu_4527_p2 & or_ln69_18_fu_4521_p2);

assign and_ln69_13_fu_4551_p2 = (tmp_65_fu_4479_p3 & or_ln69_19_fu_4545_p2);

assign and_ln69_14_fu_4963_p2 = (xor_ln69_14_fu_4957_p2 & or_ln69_21_fu_4951_p2);

assign and_ln69_15_fu_4981_p2 = (tmp_71_fu_4909_p3 & or_ln69_22_fu_4975_p2);

assign and_ln69_1_fu_1971_p2 = (tmp_fu_1899_p3 & or_ln69_1_fu_1965_p2);

assign and_ln69_2_fu_2383_p2 = (xor_ln69_2_fu_2377_p2 & or_ln69_3_fu_2371_p2);

assign and_ln69_3_fu_2401_p2 = (tmp_43_fu_2329_p3 & or_ln69_4_fu_2395_p2);

assign and_ln69_4_fu_2813_p2 = (xor_ln69_4_fu_2807_p2 & or_ln69_6_fu_2801_p2);

assign and_ln69_5_fu_2831_p2 = (tmp_47_fu_2759_p3 & or_ln69_7_fu_2825_p2);

assign and_ln69_6_fu_3243_p2 = (xor_ln69_6_fu_3237_p2 & or_ln69_9_fu_3231_p2);

assign and_ln69_7_fu_3261_p2 = (tmp_51_fu_3189_p3 & or_ln69_10_fu_3255_p2);

assign and_ln69_8_fu_3673_p2 = (xor_ln69_8_fu_3667_p2 & or_ln69_12_fu_3661_p2);

assign and_ln69_9_fu_3691_p2 = (tmp_55_fu_3619_p3 & or_ln69_13_fu_3685_p2);

assign and_ln69_fu_1953_p2 = (xor_ln69_fu_1947_p2 & or_ln69_fu_1941_p2);

assign and_ln71_10_fu_4358_p2 = (xor_ln71_15_fu_4352_p2 & tmp_64_fu_4344_p3);

assign and_ln71_11_fu_4370_p2 = (xor_ln71_16_fu_4364_p2 & tmp_63_fu_4279_p3);

assign and_ln71_12_fu_4788_p2 = (xor_ln71_18_fu_4782_p2 & tmp_70_fu_4774_p3);

assign and_ln71_13_fu_4800_p2 = (xor_ln71_19_fu_4794_p2 & tmp_69_fu_4709_p3);

assign and_ln71_14_fu_5218_p2 = (xor_ln71_21_fu_5212_p2 & tmp_76_fu_5204_p3);

assign and_ln71_15_fu_5230_p2 = (xor_ln71_22_fu_5224_p2 & tmp_75_fu_5139_p3);

assign and_ln71_1_fu_2220_p2 = (xor_ln71_1_fu_2214_p2 & tmp_41_fu_2129_p3);

assign and_ln71_2_fu_2638_p2 = (xor_ln71_3_fu_2632_p2 & tmp_46_fu_2624_p3);

assign and_ln71_3_fu_2650_p2 = (xor_ln71_4_fu_2644_p2 & tmp_45_fu_2559_p3);

assign and_ln71_4_fu_3068_p2 = (xor_ln71_6_fu_3062_p2 & tmp_50_fu_3054_p3);

assign and_ln71_5_fu_3080_p2 = (xor_ln71_7_fu_3074_p2 & tmp_49_fu_2989_p3);

assign and_ln71_6_fu_3498_p2 = (xor_ln71_9_fu_3492_p2 & tmp_54_fu_3484_p3);

assign and_ln71_7_fu_3510_p2 = (xor_ln71_10_fu_3504_p2 & tmp_53_fu_3419_p3);

assign and_ln71_8_fu_3928_p2 = (xor_ln71_12_fu_3922_p2 & tmp_58_fu_3914_p3);

assign and_ln71_9_fu_3940_p2 = (xor_ln71_13_fu_3934_p2 & tmp_57_fu_3849_p3);

assign and_ln71_fu_2208_p2 = (xor_ln71_fu_2202_p2 & tmp_42_fu_2194_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign col_sum_lane_10_load_out = col_sum_lane_10_fu_486;

assign col_sum_lane_11_load_out = col_sum_lane_11_fu_482;

assign col_sum_lane_12_load_out = col_sum_lane_12_fu_478;

assign col_sum_lane_13_load_out = col_sum_lane_13_fu_474;

assign col_sum_lane_14_load_out = col_sum_lane_14_fu_470;

assign col_sum_lane_15_load_out = col_sum_lane_15_fu_466;

assign col_sum_lane_16_load_out = col_sum_lane_16_fu_462;

assign col_sum_lane_17_load_out = col_sum_lane_17_fu_458;

assign col_sum_lane_18_load_out = col_sum_lane_18_fu_454;

assign col_sum_lane_19_load_out = col_sum_lane_19_fu_450;

assign col_sum_lane_1_load_out = col_sum_lane_1_fu_522;

assign col_sum_lane_20_load_out = col_sum_lane_20_fu_446;

assign col_sum_lane_21_load_out = col_sum_lane_21_fu_442;

assign col_sum_lane_22_load_out = col_sum_lane_22_fu_438;

assign col_sum_lane_23_load_out = col_sum_lane_23_fu_434;

assign col_sum_lane_24_load_out = col_sum_lane_24_fu_430;

assign col_sum_lane_25_load_out = col_sum_lane_25_fu_426;

assign col_sum_lane_26_load_out = col_sum_lane_26_fu_422;

assign col_sum_lane_27_load_out = col_sum_lane_27_fu_418;

assign col_sum_lane_28_load_out = col_sum_lane_28_fu_414;

assign col_sum_lane_29_load_out = col_sum_lane_29_fu_410;

assign col_sum_lane_2_load_out = col_sum_lane_2_fu_518;

assign col_sum_lane_30_load_out = col_sum_lane_30_fu_406;

assign col_sum_lane_31_load_out = col_sum_lane_31_fu_402;

assign col_sum_lane_32_load_out = col_sum_lane_32_fu_398;

assign col_sum_lane_33_load_out = col_sum_lane_33_fu_394;

assign col_sum_lane_34_load_out = col_sum_lane_34_fu_390;

assign col_sum_lane_35_load_out = col_sum_lane_35_fu_386;

assign col_sum_lane_36_load_out = col_sum_lane_36_fu_382;

assign col_sum_lane_37_load_out = col_sum_lane_37_fu_378;

assign col_sum_lane_38_load_out = col_sum_lane_38_fu_374;

assign col_sum_lane_39_load_out = col_sum_lane_39_fu_370;

assign col_sum_lane_3_load_out = col_sum_lane_3_fu_514;

assign col_sum_lane_40_load_out = col_sum_lane_40_fu_366;

assign col_sum_lane_41_load_out = col_sum_lane_41_fu_362;

assign col_sum_lane_42_load_out = col_sum_lane_42_fu_358;

assign col_sum_lane_43_load_out = col_sum_lane_43_fu_354;

assign col_sum_lane_44_load_out = col_sum_lane_44_fu_350;

assign col_sum_lane_45_load_out = col_sum_lane_45_fu_346;

assign col_sum_lane_46_load_out = col_sum_lane_46_fu_342;

assign col_sum_lane_47_load_out = col_sum_lane_47_fu_338;

assign col_sum_lane_48_load_out = col_sum_lane_48_fu_334;

assign col_sum_lane_49_load_out = col_sum_lane_49_fu_330;

assign col_sum_lane_4_load_out = col_sum_lane_4_fu_510;

assign col_sum_lane_50_load_out = col_sum_lane_50_fu_326;

assign col_sum_lane_51_load_out = col_sum_lane_51_fu_322;

assign col_sum_lane_52_load_out = col_sum_lane_52_fu_318;

assign col_sum_lane_53_load_out = col_sum_lane_53_fu_314;

assign col_sum_lane_54_load_out = col_sum_lane_54_fu_310;

assign col_sum_lane_55_load_out = col_sum_lane_55_fu_306;

assign col_sum_lane_56_load_out = col_sum_lane_56_fu_302;

assign col_sum_lane_57_load_out = col_sum_lane_57_fu_298;

assign col_sum_lane_58_load_out = col_sum_lane_58_fu_294;

assign col_sum_lane_59_load_out = col_sum_lane_59_fu_290;

assign col_sum_lane_5_load_out = col_sum_lane_5_fu_506;

assign col_sum_lane_60_load_out = col_sum_lane_60_fu_286;

assign col_sum_lane_61_load_out = col_sum_lane_61_fu_282;

assign col_sum_lane_62_load_out = col_sum_lane_62_fu_278;

assign col_sum_lane_63_load_out = col_sum_lane_63_fu_274;

assign col_sum_lane_64_fu_2071_p2 = ($signed(tmp_9_fu_2024_p19) + $signed(t_1_fu_1991_p3));

assign col_sum_lane_65_fu_2501_p2 = ($signed(tmp_33_fu_2454_p19) + $signed(t_3_fu_2421_p3));

assign col_sum_lane_66_fu_2931_p2 = ($signed(tmp_35_fu_2884_p19) + $signed(t_5_fu_2851_p3));

assign col_sum_lane_67_fu_3361_p2 = ($signed(tmp_37_fu_3314_p19) + $signed(t_7_fu_3281_p3));

assign col_sum_lane_68_fu_3791_p2 = ($signed(tmp_39_fu_3744_p19) + $signed(t_9_fu_3711_p3));

assign col_sum_lane_69_fu_4221_p2 = ($signed(tmp_62_fu_4174_p19) + $signed(t_11_fu_4141_p3));

assign col_sum_lane_6_load_out = col_sum_lane_6_fu_502;

assign col_sum_lane_70_fu_4651_p2 = ($signed(tmp_68_fu_4604_p19) + $signed(t_13_fu_4571_p3));

assign col_sum_lane_71_fu_5081_p2 = ($signed(tmp_74_fu_5034_p19) + $signed(t_15_fu_5001_p3));

assign col_sum_lane_7_load_out = col_sum_lane_7_fu_498;

assign col_sum_lane_8_load_out = col_sum_lane_8_fu_494;

assign col_sum_lane_9_load_out = col_sum_lane_9_fu_490;

assign col_sum_lane_load_out = col_sum_lane_fu_526;

assign conv_i350_fu_1783_p1 = $signed(denom_row_q0);

assign denom_row_address0 = zext_ln59_fu_1723_p1;

assign denom_row_ce0 = denom_row_ce0_local;

assign grp_fu_1795_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0}, {14'd0}};

assign grp_fu_1795_p1 = conv_i350_fu_1783_p1;

assign grp_fu_1809_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0}, {14'd0}};

assign grp_fu_1809_p1 = conv_i350_fu_1783_p1;

assign grp_fu_1823_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0}, {14'd0}};

assign grp_fu_1823_p1 = conv_i350_fu_1783_p1;

assign grp_fu_1837_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0}, {14'd0}};

assign grp_fu_1837_p1 = conv_i350_fu_1783_p1;

assign grp_fu_1851_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0}, {14'd0}};

assign grp_fu_1851_p1 = conv_i350_fu_1783_p1;

assign grp_fu_1865_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0}, {14'd0}};

assign grp_fu_1865_p1 = conv_i350_fu_1783_p1;

assign grp_fu_1879_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0}, {14'd0}};

assign grp_fu_1879_p1 = conv_i350_fu_1783_p1;

assign grp_fu_1893_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0}, {14'd0}};

assign grp_fu_1893_p1 = conv_i350_fu_1783_p1;

assign icmp_ln59_fu_1673_p2 = ((ap_sig_allocacmp_indvar_flatten22_load == 12'd2048) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_1697_p2 = ((ap_sig_allocacmp_b_1_load == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln69_10_fu_4079_p2 = ((tmp_61_fu_4069_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln69_11_fu_4085_p2 = ((tmp_61_fu_4069_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln69_12_fu_4509_p2 = ((tmp_67_fu_4499_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln69_13_fu_4515_p2 = ((tmp_67_fu_4499_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln69_14_fu_4939_p2 = ((tmp_73_fu_4929_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln69_15_fu_4945_p2 = ((tmp_73_fu_4929_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln69_1_fu_1935_p2 = ((tmp_8_fu_1919_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln69_2_fu_2359_p2 = ((tmp_s_fu_2349_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln69_3_fu_2365_p2 = ((tmp_s_fu_2349_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln69_4_fu_2789_p2 = ((tmp_34_fu_2779_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln69_5_fu_2795_p2 = ((tmp_34_fu_2779_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln69_6_fu_3219_p2 = ((tmp_36_fu_3209_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln69_7_fu_3225_p2 = ((tmp_36_fu_3209_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln69_8_fu_3649_p2 = ((tmp_38_fu_3639_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln69_9_fu_3655_p2 = ((tmp_38_fu_3639_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_1929_p2 = ((tmp_8_fu_1919_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln71_3_fu_2513_p2 = ((add_ln71_2_fu_2507_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_4_fu_2943_p2 = ((add_ln71_3_fu_2937_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_5_fu_3373_p2 = ((add_ln71_4_fu_3367_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_6_fu_3803_p2 = ((add_ln71_5_fu_3797_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_7_fu_4233_p2 = ((add_ln71_6_fu_4227_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_8_fu_4663_p2 = ((add_ln71_7_fu_4657_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_9_fu_5093_p2 = ((add_ln71_8_fu_5087_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_2083_p2 = ((add_ln71_1_fu_2077_p2 == 25'd0) ? 1'b1 : 1'b0);

assign or_ln69_10_fu_3255_p2 = (xor_ln69_7_fu_3249_p2 | icmp_ln69_6_fu_3219_p2);

assign or_ln69_11_fu_3275_p2 = (and_ln69_7_fu_3261_p2 | and_ln69_6_fu_3243_p2);

assign or_ln69_12_fu_3661_p2 = (tmp_56_fu_3631_p3 | icmp_ln69_9_fu_3655_p2);

assign or_ln69_13_fu_3685_p2 = (xor_ln69_9_fu_3679_p2 | icmp_ln69_8_fu_3649_p2);

assign or_ln69_14_fu_3705_p2 = (and_ln69_9_fu_3691_p2 | and_ln69_8_fu_3673_p2);

assign or_ln69_15_fu_4091_p2 = (tmp_60_fu_4061_p3 | icmp_ln69_11_fu_4085_p2);

assign or_ln69_16_fu_4115_p2 = (xor_ln69_11_fu_4109_p2 | icmp_ln69_10_fu_4079_p2);

assign or_ln69_17_fu_4135_p2 = (and_ln69_11_fu_4121_p2 | and_ln69_10_fu_4103_p2);

assign or_ln69_18_fu_4521_p2 = (tmp_66_fu_4491_p3 | icmp_ln69_13_fu_4515_p2);

assign or_ln69_19_fu_4545_p2 = (xor_ln69_13_fu_4539_p2 | icmp_ln69_12_fu_4509_p2);

assign or_ln69_1_fu_1965_p2 = (xor_ln69_1_fu_1959_p2 | icmp_ln69_fu_1929_p2);

assign or_ln69_20_fu_4565_p2 = (and_ln69_13_fu_4551_p2 | and_ln69_12_fu_4533_p2);

assign or_ln69_21_fu_4951_p2 = (tmp_72_fu_4921_p3 | icmp_ln69_15_fu_4945_p2);

assign or_ln69_22_fu_4975_p2 = (xor_ln69_15_fu_4969_p2 | icmp_ln69_14_fu_4939_p2);

assign or_ln69_23_fu_4995_p2 = (and_ln69_15_fu_4981_p2 | and_ln69_14_fu_4963_p2);

assign or_ln69_2_fu_1985_p2 = (and_ln69_fu_1953_p2 | and_ln69_1_fu_1971_p2);

assign or_ln69_3_fu_2371_p2 = (tmp_44_fu_2341_p3 | icmp_ln69_3_fu_2365_p2);

assign or_ln69_4_fu_2395_p2 = (xor_ln69_3_fu_2389_p2 | icmp_ln69_2_fu_2359_p2);

assign or_ln69_5_fu_2415_p2 = (and_ln69_3_fu_2401_p2 | and_ln69_2_fu_2383_p2);

assign or_ln69_6_fu_2801_p2 = (tmp_48_fu_2771_p3 | icmp_ln69_5_fu_2795_p2);

assign or_ln69_7_fu_2825_p2 = (xor_ln69_5_fu_2819_p2 | icmp_ln69_4_fu_2789_p2);

assign or_ln69_8_fu_2845_p2 = (and_ln69_5_fu_2831_p2 | and_ln69_4_fu_2813_p2);

assign or_ln69_9_fu_3231_p2 = (tmp_52_fu_3201_p3 | icmp_ln69_7_fu_3225_p2);

assign or_ln69_fu_1941_p2 = (tmp_40_fu_1911_p3 | icmp_ln69_1_fu_1935_p2);

assign select_ln59_1_fu_1711_p3 = ((icmp_ln61_fu_1697_p2[0:0] == 1'b1) ? add_ln59_fu_1691_p2 : ap_sig_allocacmp_i_load);

assign select_ln59_fu_1703_p3 = ((icmp_ln61_fu_1697_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_b_1_load);

assign select_ln69_10_fu_4127_p3 = ((and_ln69_10_fu_4103_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln69_12_fu_4557_p3 = ((and_ln69_12_fu_4533_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln69_14_fu_4987_p3 = ((and_ln69_14_fu_4963_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln69_2_fu_2407_p3 = ((and_ln69_2_fu_2383_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln69_4_fu_2837_p3 = ((and_ln69_4_fu_2813_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln69_6_fu_3267_p3 = ((and_ln69_6_fu_3243_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln69_8_fu_3697_p3 = ((and_ln69_8_fu_3673_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln69_fu_1977_p3 = ((and_ln69_fu_1953_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln71_10_fu_4213_p1 = tmp_62_fu_4174_p19;

assign sext_ln71_11_fu_4217_p1 = t_11_fu_4141_p3;

assign sext_ln71_12_fu_4643_p1 = tmp_68_fu_4604_p19;

assign sext_ln71_13_fu_4647_p1 = t_13_fu_4571_p3;

assign sext_ln71_14_fu_5073_p1 = tmp_74_fu_5034_p19;

assign sext_ln71_15_fu_5077_p1 = t_15_fu_5001_p3;

assign sext_ln71_1_fu_2067_p1 = t_1_fu_1991_p3;

assign sext_ln71_2_fu_2493_p1 = tmp_33_fu_2454_p19;

assign sext_ln71_3_fu_2497_p1 = t_3_fu_2421_p3;

assign sext_ln71_4_fu_2923_p1 = tmp_35_fu_2884_p19;

assign sext_ln71_5_fu_2927_p1 = t_5_fu_2851_p3;

assign sext_ln71_6_fu_3353_p1 = tmp_37_fu_3314_p19;

assign sext_ln71_7_fu_3357_p1 = t_7_fu_3281_p3;

assign sext_ln71_8_fu_3783_p1 = tmp_39_fu_3744_p19;

assign sext_ln71_9_fu_3787_p1 = t_9_fu_3711_p3;

assign sext_ln71_fu_2063_p1 = tmp_9_fu_2024_p19;

assign t_10_fu_4057_p1 = grp_fu_1865_p2[23:0];

assign t_11_fu_4141_p3 = ((or_ln69_17_fu_4135_p2[0:0] == 1'b1) ? select_ln69_10_fu_4127_p3 : t_10_fu_4057_p1);

assign t_12_fu_4487_p1 = grp_fu_1879_p2[23:0];

assign t_13_fu_4571_p3 = ((or_ln69_20_fu_4565_p2[0:0] == 1'b1) ? select_ln69_12_fu_4557_p3 : t_12_fu_4487_p1);

assign t_14_fu_4917_p1 = grp_fu_1893_p2[23:0];

assign t_15_fu_5001_p3 = ((or_ln69_23_fu_4995_p2[0:0] == 1'b1) ? select_ln69_14_fu_4987_p3 : t_14_fu_4917_p1);

assign t_1_fu_1991_p3 = ((or_ln69_2_fu_1985_p2[0:0] == 1'b1) ? select_ln69_fu_1977_p3 : t_fu_1907_p1);

assign t_2_fu_2337_p1 = grp_fu_1809_p2[23:0];

assign t_3_fu_2421_p3 = ((or_ln69_5_fu_2415_p2[0:0] == 1'b1) ? select_ln69_2_fu_2407_p3 : t_2_fu_2337_p1);

assign t_4_fu_2767_p1 = grp_fu_1823_p2[23:0];

assign t_5_fu_2851_p3 = ((or_ln69_8_fu_2845_p2[0:0] == 1'b1) ? select_ln69_4_fu_2837_p3 : t_4_fu_2767_p1);

assign t_6_fu_3197_p1 = grp_fu_1837_p2[23:0];

assign t_7_fu_3281_p3 = ((or_ln69_11_fu_3275_p2[0:0] == 1'b1) ? select_ln69_6_fu_3267_p3 : t_6_fu_3197_p1);

assign t_8_fu_3627_p1 = grp_fu_1851_p2[23:0];

assign t_9_fu_3711_p3 = ((or_ln69_14_fu_3705_p2[0:0] == 1'b1) ? select_ln69_8_fu_3697_p3 : t_8_fu_3627_p1);

assign t_fu_1907_p1 = grp_fu_1795_p2[23:0];

assign tmp_33_fu_2454_p17 = 'bx;

assign tmp_34_fu_2779_p4 = {{grp_fu_1823_p2[37:24]}};

assign tmp_35_fu_2884_p17 = 'bx;

assign tmp_36_fu_3209_p4 = {{grp_fu_1837_p2[37:24]}};

assign tmp_37_fu_3314_p17 = 'bx;

assign tmp_38_fu_3639_p4 = {{grp_fu_1851_p2[37:24]}};

assign tmp_39_fu_3744_p17 = 'bx;

assign tmp_40_fu_1911_p3 = grp_fu_1795_p2[32'd23];

assign tmp_41_fu_2129_p3 = add_ln71_1_fu_2077_p2[32'd24];

assign tmp_42_fu_2194_p3 = col_sum_lane_64_fu_2071_p2[32'd23];

assign tmp_43_fu_2329_p3 = grp_fu_1809_p2[32'd37];

assign tmp_44_fu_2341_p3 = grp_fu_1809_p2[32'd23];

assign tmp_45_fu_2559_p3 = add_ln71_2_fu_2507_p2[32'd24];

assign tmp_46_fu_2624_p3 = col_sum_lane_65_fu_2501_p2[32'd23];

assign tmp_47_fu_2759_p3 = grp_fu_1823_p2[32'd37];

assign tmp_48_fu_2771_p3 = grp_fu_1823_p2[32'd23];

assign tmp_49_fu_2989_p3 = add_ln71_3_fu_2937_p2[32'd24];

assign tmp_4_fu_1728_p3 = {{trunc_ln59_fu_1719_p1}, {3'd0}};

assign tmp_50_fu_3054_p3 = col_sum_lane_66_fu_2931_p2[32'd23];

assign tmp_51_fu_3189_p3 = grp_fu_1837_p2[32'd37];

assign tmp_52_fu_3201_p3 = grp_fu_1837_p2[32'd23];

assign tmp_53_fu_3419_p3 = add_ln71_4_fu_3367_p2[32'd24];

assign tmp_54_fu_3484_p3 = col_sum_lane_67_fu_3361_p2[32'd23];

assign tmp_55_fu_3619_p3 = grp_fu_1851_p2[32'd37];

assign tmp_56_fu_3631_p3 = grp_fu_1851_p2[32'd23];

assign tmp_57_fu_3849_p3 = add_ln71_5_fu_3797_p2[32'd24];

assign tmp_58_fu_3914_p3 = col_sum_lane_68_fu_3791_p2[32'd23];

assign tmp_59_fu_4049_p3 = grp_fu_1865_p2[32'd37];

assign tmp_60_fu_4061_p3 = grp_fu_1865_p2[32'd23];

assign tmp_61_fu_4069_p4 = {{grp_fu_1865_p2[37:24]}};

assign tmp_62_fu_4174_p17 = 'bx;

assign tmp_63_fu_4279_p3 = add_ln71_6_fu_4227_p2[32'd24];

assign tmp_64_fu_4344_p3 = col_sum_lane_69_fu_4221_p2[32'd23];

assign tmp_65_fu_4479_p3 = grp_fu_1879_p2[32'd37];

assign tmp_66_fu_4491_p3 = grp_fu_1879_p2[32'd23];

assign tmp_67_fu_4499_p4 = {{grp_fu_1879_p2[37:24]}};

assign tmp_68_fu_4604_p17 = 'bx;

assign tmp_69_fu_4709_p3 = add_ln71_7_fu_4657_p2[32'd24];

assign tmp_70_fu_4774_p3 = col_sum_lane_70_fu_4651_p2[32'd23];

assign tmp_71_fu_4909_p3 = grp_fu_1893_p2[32'd37];

assign tmp_72_fu_4921_p3 = grp_fu_1893_p2[32'd23];

assign tmp_73_fu_4929_p4 = {{grp_fu_1893_p2[37:24]}};

assign tmp_74_fu_5034_p17 = 'bx;

assign tmp_75_fu_5139_p3 = add_ln71_8_fu_5087_p2[32'd24];

assign tmp_76_fu_5204_p3 = col_sum_lane_71_fu_5081_p2[32'd23];

assign tmp_8_fu_1919_p4 = {{grp_fu_1795_p2[37:24]}};

assign tmp_9_fu_2024_p17 = 'bx;

assign tmp_fu_1899_p3 = grp_fu_1795_p2[32'd37];

assign tmp_s_fu_2349_p4 = {{grp_fu_1809_p2[37:24]}};

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 = zext_ln69_1_fu_1746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 = zext_ln69_1_fu_1746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 = zext_ln69_1_fu_1746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 = zext_ln69_1_fu_1746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 = zext_ln69_1_fu_1746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 = zext_ln69_1_fu_1746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 = zext_ln69_1_fu_1746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 = zext_ln69_1_fu_1746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = zext_ln69_1_reg_6329_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0 = t_3_fu_2421_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = zext_ln69_1_reg_6329_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0 = t_15_fu_5001_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = zext_ln69_1_reg_6329_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0 = t_13_fu_4571_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 = zext_ln69_1_reg_6329_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0 = t_11_fu_4141_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 = zext_ln69_1_reg_6329_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0 = t_9_fu_3711_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 = zext_ln69_1_reg_6329_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0 = t_7_fu_3281_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 = zext_ln69_1_reg_6329_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0 = t_1_fu_1991_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = zext_ln69_1_reg_6329_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0 = t_5_fu_2851_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local;

assign trunc_ln59_fu_1719_p1 = select_ln59_1_fu_1711_p3[7:0];

assign trunc_ln61_fu_1758_p1 = select_ln59_fu_1703_p3[2:0];

assign xor_ln69_10_fu_4097_p2 = (tmp_59_fu_4049_p3 ^ 1'd1);

assign xor_ln69_11_fu_4109_p2 = (tmp_60_fu_4061_p3 ^ 1'd1);

assign xor_ln69_12_fu_4527_p2 = (tmp_65_fu_4479_p3 ^ 1'd1);

assign xor_ln69_13_fu_4539_p2 = (tmp_66_fu_4491_p3 ^ 1'd1);

assign xor_ln69_14_fu_4957_p2 = (tmp_71_fu_4909_p3 ^ 1'd1);

assign xor_ln69_15_fu_4969_p2 = (tmp_72_fu_4921_p3 ^ 1'd1);

assign xor_ln69_1_fu_1959_p2 = (tmp_40_fu_1911_p3 ^ 1'd1);

assign xor_ln69_2_fu_2377_p2 = (tmp_43_fu_2329_p3 ^ 1'd1);

assign xor_ln69_3_fu_2389_p2 = (tmp_44_fu_2341_p3 ^ 1'd1);

assign xor_ln69_4_fu_2807_p2 = (tmp_47_fu_2759_p3 ^ 1'd1);

assign xor_ln69_5_fu_2819_p2 = (tmp_48_fu_2771_p3 ^ 1'd1);

assign xor_ln69_6_fu_3237_p2 = (tmp_51_fu_3189_p3 ^ 1'd1);

assign xor_ln69_7_fu_3249_p2 = (tmp_52_fu_3201_p3 ^ 1'd1);

assign xor_ln69_8_fu_3667_p2 = (tmp_55_fu_3619_p3 ^ 1'd1);

assign xor_ln69_9_fu_3679_p2 = (tmp_56_fu_3631_p3 ^ 1'd1);

assign xor_ln69_fu_1947_p2 = (tmp_fu_1899_p3 ^ 1'd1);

assign xor_ln71_10_fu_3504_p2 = (tmp_54_fu_3484_p3 ^ 1'd1);

assign xor_ln71_11_fu_3516_p2 = (tmp_54_fu_3484_p3 ^ tmp_53_fu_3419_p3);

assign xor_ln71_12_fu_3922_p2 = (tmp_57_fu_3849_p3 ^ 1'd1);

assign xor_ln71_13_fu_3934_p2 = (tmp_58_fu_3914_p3 ^ 1'd1);

assign xor_ln71_14_fu_3946_p2 = (tmp_58_fu_3914_p3 ^ tmp_57_fu_3849_p3);

assign xor_ln71_15_fu_4352_p2 = (tmp_63_fu_4279_p3 ^ 1'd1);

assign xor_ln71_16_fu_4364_p2 = (tmp_64_fu_4344_p3 ^ 1'd1);

assign xor_ln71_17_fu_4376_p2 = (tmp_64_fu_4344_p3 ^ tmp_63_fu_4279_p3);

assign xor_ln71_18_fu_4782_p2 = (tmp_69_fu_4709_p3 ^ 1'd1);

assign xor_ln71_19_fu_4794_p2 = (tmp_70_fu_4774_p3 ^ 1'd1);

assign xor_ln71_1_fu_2214_p2 = (tmp_42_fu_2194_p3 ^ 1'd1);

assign xor_ln71_20_fu_4806_p2 = (tmp_70_fu_4774_p3 ^ tmp_69_fu_4709_p3);

assign xor_ln71_21_fu_5212_p2 = (tmp_75_fu_5139_p3 ^ 1'd1);

assign xor_ln71_22_fu_5224_p2 = (tmp_76_fu_5204_p3 ^ 1'd1);

assign xor_ln71_23_fu_5236_p2 = (tmp_76_fu_5204_p3 ^ tmp_75_fu_5139_p3);

assign xor_ln71_2_fu_2226_p2 = (tmp_42_fu_2194_p3 ^ tmp_41_fu_2129_p3);

assign xor_ln71_3_fu_2632_p2 = (tmp_45_fu_2559_p3 ^ 1'd1);

assign xor_ln71_4_fu_2644_p2 = (tmp_46_fu_2624_p3 ^ 1'd1);

assign xor_ln71_5_fu_2656_p2 = (tmp_46_fu_2624_p3 ^ tmp_45_fu_2559_p3);

assign xor_ln71_6_fu_3062_p2 = (tmp_49_fu_2989_p3 ^ 1'd1);

assign xor_ln71_7_fu_3074_p2 = (tmp_50_fu_3054_p3 ^ 1'd1);

assign xor_ln71_8_fu_3086_p2 = (tmp_50_fu_3054_p3 ^ tmp_49_fu_2989_p3);

assign xor_ln71_9_fu_3492_p2 = (tmp_53_fu_3419_p3 ^ 1'd1);

assign xor_ln71_fu_2202_p2 = (tmp_41_fu_2129_p3 ^ 1'd1);

assign zext_ln59_fu_1723_p1 = select_ln59_1_fu_1711_p3;

assign zext_ln69_1_fu_1746_p1 = add_ln69_fu_1740_p2;

assign zext_ln69_fu_1736_p1 = select_ln59_fu_1703_p3;

always @ (posedge ap_clk) begin
    zext_ln69_1_reg_6329[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter1_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter2_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter3_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter4_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter5_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter6_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter7_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter8_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter9_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter10_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter11_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter12_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter13_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter14_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter15_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter16_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter17_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter18_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter19_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter20_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter21_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter22_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter23_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter24_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter25_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter26_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter27_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter28_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter29_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter30_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter31_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter32_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter33_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter34_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter35_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter36_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter37_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter38_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter39_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter40_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_6329_pp0_iter41_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6
