|ACL_Test
Lane_Switch_Ex <= ACL_Machine:inst2.Lane_Switch_Ex
Clock => ACL_Machine:inst2.Clock
Select[0] => Priority_Encoder_4to2_TLS:inst4.w[0]
Select[1] => Priority_Encoder_4to2_TLS:inst4.w[1]
Select[2] => Priority_Encoder_4to2_TLS:inst4.w[2]
Select[3] => Priority_Encoder_4to2_TLS:inst4.w[3]
Lane_Switch_Ac <= ACL_Machine:inst2.Lane_Switch_Ac
ACL_Lanes[0] <= Decoder_2to4:inst8.Y[0]
ACL_Lanes[1] <= Decoder_2to4:inst8.Y[1]
ACL_Lanes[2] <= Decoder_2to4:inst8.Y[2]
ACL_Lanes[3] <= Decoder_2to4:inst8.Y[3]
Counter[0] <= ACL_Machine:inst2.Counter[0]
Counter[1] <= ACL_Machine:inst2.Counter[1]
Counter[2] <= ACL_Machine:inst2.Counter[2]


|ACL_Test|ACL_Machine:inst2
Lane_Switch_Ex <= Out[2].DB_MAX_OUTPUT_PORT_TYPE
Clock => Mod5_Counter_ACL:ddfgs.Clock
Enable => Mod5_Counter_ACL:ddfgs.Enable
Lane_Changed => inst4.IN0
Lane_Changed => mux_ACL:inst3.sel
Lane_Switch_Ac <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
Lane_Select[0] => Bus_Combiner_ACL:inst.x[0]
Lane_Select[0] => mux_ACL:inst3.y[0]
Lane_Select[1] => Bus_Combiner_ACL:inst.x[1]
Lane_Select[1] => mux_ACL:inst3.y[1]
Counter[0] <= Out[0].DB_MAX_OUTPUT_PORT_TYPE
Counter[1] <= Out[1].DB_MAX_OUTPUT_PORT_TYPE
Counter[2] <= Out[2].DB_MAX_OUTPUT_PORT_TYPE
Modified_Lane[0] <= Change_Lane_ACL:inst2.LC[0]
Modified_Lane[1] <= Change_Lane_ACL:inst2.LC[1]


|ACL_Test|ACL_Machine:inst2|Mod5_Counter_ACL:ddfgs
5Counter_Out[0] <= Output_Logic_Mod5_Counter_ACL:inst9.Z[0]
5Counter_Out[1] <= Output_Logic_Mod5_Counter_ACL:inst9.Z[1]
5Counter_Out[2] <= Output_Logic_Mod5_Counter_ACL:inst9.Z[2]
CLRN => inst6.ACLR
CLRN => inst3.ACLR
CLRN => inst2.ACLR
Clock => inst6.CLK
Clock => inst3.CLK
Clock => inst2.CLK
Enable => Input_Logic_Mod5_Counter_ACL:inst.w


|ACL_Test|ACL_Machine:inst2|Mod5_Counter_ACL:ddfgs|Output_Logic_Mod5_Counter_ACL:inst9
y[0] => Z[0].DATAIN
y[1] => Z[1].DATAIN
y[2] => Z[2].DATAIN
Z[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE


|ACL_Test|ACL_Machine:inst2|Mod5_Counter_ACL:ddfgs|Input_Logic_Mod5_Counter_ACL:inst
w => X.IN0
w => X.IN0
w => X.IN0
w => X.IN0
w => X.IN0
y[0] => X.IN1
y[0] => X.IN1
y[0] => X.IN1
y[0] => X.IN0
y[0] => X.IN1
y[1] => X.IN1
y[1] => X.IN1
y[1] => X.IN1
y[1] => X.IN1
y[2] => X.IN1
y[2] => X.IN1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE


|ACL_Test|ACL_Machine:inst2|Bus_Combiner_ACL:inst
x[0] => Z[0].DATAIN
x[1] => Z[1].DATAIN
y => Z[2].DATAIN
Z[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ACL_Test|ACL_Machine:inst2|Change_Lane_ACL:inst2
cl[0] => Mux0.IN10
cl[0] => Mux1.IN5
cl[1] => Mux0.IN9
cl[2] => Mux0.IN8
cl[2] => Mux1.IN4
ls[0] => Mux1.IN2
ls[0] => Mux1.IN3
ls[1] => Mux0.IN4
ls[1] => Mux0.IN5
ls[1] => Mux0.IN6
ls[1] => Mux0.IN7
LC[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
LC[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ACL_Test|ACL_Machine:inst2|mux_ACL:inst3
sel => Decoder0.IN0
x[0] => Z.DATAB
x[1] => Z.DATAB
y[0] => Z.DATAA
y[1] => Z.DATAA
Z[0] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z.DB_MAX_OUTPUT_PORT_TYPE


|ACL_Test|Priority_Encoder_4to2_TLS:inst4
w[0] => ~NO_FANOUT~
w[1] => Z.IN0
w[2] => Z.IN0
w[2] => Z.IN1
w[3] => Z.IN1
w[3] => Z.IN1
Z[0] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z.DB_MAX_OUTPUT_PORT_TYPE


|ACL_Test|Decoder_2to4:inst8
w[0] => Y.IN0
w[0] => Y.IN0
w[0] => Y.IN0
w[0] => Y.IN0
w[1] => Y.IN1
w[1] => Y.IN1
w[1] => Y.IN1
w[1] => Y.IN1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


