
*** Running vivado
    with args -log system_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_lmb_bram_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 330.516 ; gain = 121.008
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ip/system_lmb_bram_0/synth/system_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_0' (11#1) [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ip/system_lmb_bram_0/synth/system_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 529.359 ; gain = 319.852
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 529.359 ; gain = 319.852
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 692.266 ; gain = 0.035
Finished Constraint Validation : Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 692.266 ; gain = 482.758
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 692.266 ; gain = 482.758
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 692.266 ; gain = 482.758
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 692.266 ; gain = 482.758
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:28 . Memory (MB): peak = 692.266 ; gain = 482.758
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:38 . Memory (MB): peak = 692.266 ; gain = 482.758
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:38 . Memory (MB): peak = 692.266 ; gain = 482.758
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:38 . Memory (MB): peak = 692.266 ; gain = 482.758
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:39 . Memory (MB): peak = 692.266 ; gain = 482.758
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:39 . Memory (MB): peak = 692.266 ; gain = 482.758
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:39 . Memory (MB): peak = 692.266 ; gain = 482.758
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:39 . Memory (MB): peak = 692.266 ; gain = 482.758
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:39 . Memory (MB): peak = 692.266 ; gain = 482.758
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:39 . Memory (MB): peak = 692.266 ; gain = 482.758

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |    16|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:39 . Memory (MB): peak = 692.266 ; gain = 482.758
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 710.477 ; gain = 459.926
