git clone --depth 1 --no-tags https://github.com/HourunLi/Mips-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440460303
git clone --depth 1 --no-tags https://github.com/Elias-Rosales/MIPSMulticycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440651644
git clone --depth 1 --no-tags https://github.com/calvar122/MIPS_Multi_Alvarado_Cesar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435365859
git clone --depth 1 --no-tags https://github.com/LeQuangHung00/Riscv_pineline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435116460
git clone --depth 1 --no-tags https://github.com/rhemm23/minilab5-temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411856941
git clone --depth 1 --no-tags https://github.com/MohamedAli25/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403722013
git clone --depth 1 --no-tags https://github.com/akseltorgerson/ECE554-MP4-Systolic-Array-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411762685
git clone --depth 1 --no-tags https://github.com/ALAN-Hu-1999/ELEC402_project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410690062
git clone --depth 1 --no-tags https://github.com/IanJiangICT/uart-monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440780275
git clone --depth 1 --no-tags https://github.com/fenc1022/finn_mvau_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435678296
git clone --depth 1 --no-tags https://github.com/ManuelG28/pulpino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431521153
git clone --depth 1 --no-tags https://github.com/FelixH316/SystemVerilog_AGC_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430974114
git clone --depth 1 --no-tags https://github.com/rhemm23/verilog-temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432614948
git clone --depth 1 --no-tags https://github.com/siddhantsingh14/RV32IM-OOO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431974113
git clone --depth 1 --no-tags https://github.com/chang-chih-yao/audio_data_path.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415859758
git clone --depth 1 --no-tags https://github.com/harshapatnala/Functional-Verification-of-LC3-with-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416169916
git clone --depth 1 --no-tags https://github.com/ralfgad/Multiplicador_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414148541
git clone --depth 1 --no-tags https://github.com/vtkhatri/dram-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417251492
git clone --depth 1 --no-tags https://github.com/robertstar/BUKS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418903189
git clone --depth 1 --no-tags https://github.com/zwystar/rvv_vector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418133431
git clone --depth 1 --no-tags https://github.com/mcardona94/QUIZ_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418744028
git clone --depth 1 --no-tags https://github.com/mitchell-fanger/uart-tx-rx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406152879
git clone --depth 1 --no-tags https://github.com/Radiophantom/avalon_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403106817
git clone --depth 1 --no-tags https://github.com/samuelmi/lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424377100
git clone --depth 1 --no-tags https://github.com/Ubospica/Hummingbird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427968653
git clone --depth 1 --no-tags https://github.com/yasho2249/ece_571_hw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430361478
git clone --depth 1 --no-tags https://github.com/myreliavilla/Clock-divide-by-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430465352
git clone --depth 1 --no-tags https://github.com/RDCerdas/proyecto3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424812343
git clone --depth 1 --no-tags https://github.com/jquinonezb/JOSE_QUINONEZ_VERIFICATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425293388
git clone --depth 1 --no-tags https://github.com/animesh0123/My_project_synchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424934092
git clone --depth 1 --no-tags https://github.com/calvar122/Sistema_Mem_Alvarado_Cesar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433583581
git clone --depth 1 --no-tags https://github.com/EzraCharles/Sistema_Mem_Charles_Ezra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433670729
git clone --depth 1 --no-tags https://github.com/grantminer/keep-it-synth-le-stupid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434392227
git clone --depth 1 --no-tags https://github.com/momoph46/VLSI2021_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434324631
git clone --depth 1 --no-tags https://github.com/khyamling/Vexrsicv_as_afu_in_PAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424292456
git clone --depth 1 --no-tags https://github.com/doraviv02/Lab-1a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432973601
git clone --depth 1 --no-tags https://github.com/amuupup/gitfile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403831358
git clone --depth 1 --no-tags https://github.com/NithishSindhe/DeepLearning-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402307380
git clone --depth 1 --no-tags https://github.com/mcardona94/Verificaci-n-Funcional-de-CI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406610816
git clone --depth 1 --no-tags https://github.com/bot020196/EEE3095S-Tutorial_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420204663
git clone --depth 1 --no-tags https://github.com/wagler/ProtoBuffASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421179133
git clone --depth 1 --no-tags https://github.com/Caitlynn-Jones/CSCE611.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422058786
git clone --depth 1 --no-tags https://github.com/emanu1004/Quiz_2_Fifo_modified.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421672543
git clone --depth 1 --no-tags https://github.com/SalvatoreDiGirolamo/pspin-snitch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415960262
git clone --depth 1 --no-tags https://github.com/sweet12prof/Training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403891560
git clone --depth 1 --no-tags https://github.com/vramo002/random.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404227984
git clone --depth 1 --no-tags https://github.com/MSD-Project-PDX/MSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422742814
git clone --depth 1 --no-tags https://github.com/rakesh271/spi_avip_29.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422499426
git clone --depth 1 --no-tags https://github.com/MariamVad/SDSU_BUS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419877979
git clone --depth 1 --no-tags https://github.com/ClssEdmilson/8_Bit_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422984424
git clone --depth 1 --no-tags https://github.com/tudortimi-unsorted/param_svunit_tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397386164
git clone --depth 1 --no-tags https://github.com/lukewhuang/MicrowaveController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396960139
git clone --depth 1 --no-tags https://github.com/maxmakovskiy/hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395914289
git clone --depth 1 --no-tags https://github.com/zheedong/Korea-Univ.-COSE222-2_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401220475
git clone --depth 1 --no-tags https://github.com/Erickson-Eng/VerificacaoSistemaDigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403698914
git clone --depth 1 --no-tags https://github.com/samoei-ftw/Simple-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422856138
git clone --depth 1 --no-tags https://github.com/rahmay1/Hardware-Implementation-of-an-Image-Decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406973706
git clone --depth 1 --no-tags https://github.com/Asmer-Hamid-Ali/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406975260
git clone --depth 1 --no-tags https://github.com/EuphoricCatface/fpga4fun_pong_vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400957861
git clone --depth 1 --no-tags https://github.com/astorga02/VFCI_Proyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401865337
git clone --depth 1 --no-tags https://github.com/sinsin1324/EEE3096S-Practicals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398636162
git clone --depth 1 --no-tags https://github.com/linh97abc/unit_test_dev0_sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400079675
git clone --depth 1 --no-tags https://github.com/RaviSingh700/newrepository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398774145
git clone --depth 1 --no-tags https://github.com/pratikpawar27/Test-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399546331
git clone --depth 1 --no-tags https://github.com/SparkyNZ/FixReset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432302295
git clone --depth 1 --no-tags https://github.com/kuan2jiu99/digital-circuit-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432064075
git clone --depth 1 --no-tags https://github.com/indrajeetpande/sv_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429663437
git clone --depth 1 --no-tags https://github.com/hhuynh000/FlappyBird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434316104
git clone --depth 1 --no-tags https://github.com/evgeniyBolnov/qtt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432123735
git clone --depth 1 --no-tags https://github.com/MasterPlayer/axi-lite-register-file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434642568
git clone --depth 1 --no-tags https://github.com/Kikyoko/EP4CE10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439250046
git clone --depth 1 --no-tags https://github.com/alxcode-x/aFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436689048
git clone --depth 1 --no-tags https://github.com/willijay17/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438283962
git clone --depth 1 --no-tags https://github.com/mamizu-git/RISCV-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438270670
git clone --depth 1 --no-tags https://github.com/alamjitchoat/TugOfWar-LSFRs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434128611
git clone --depth 1 --no-tags https://github.com/zhewen404/HW_FC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427789767
git clone --depth 1 --no-tags https://github.com/mysoreanoop/schwellenangst.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425429284
git clone --depth 1 --no-tags https://github.com/nnistelrooij/NeuroEng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420526293
git clone --depth 1 --no-tags https://github.com/astorga02/Proyecto3_VFCI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423643868
git clone --depth 1 --no-tags https://github.com/Aarun2/ICG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417853212
git clone --depth 1 --no-tags https://github.com/robertstar/BFSK_MOD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418959913
git clone --depth 1 --no-tags https://github.com/anithasamanthula/SPI_TB_ARCHI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419566982
git clone --depth 1 --no-tags https://github.com/patrick-chen-98/Dataflow-RTL-Design-of-the-Pipelined-Multimedia-with-SystemVerilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410089540
git clone --depth 1 --no-tags https://github.com/VijayAT123/AdvancedDigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411812066
git clone --depth 1 --no-tags https://github.com/rhemm23/minilab4-temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411462865
git clone --depth 1 --no-tags https://github.com/EpiqPhale/16-Bit_Processor_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405282778
git clone --depth 1 --no-tags https://github.com/iamiranjbar/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407822232
git clone --depth 1 --no-tags https://github.com/SamMahara/Workpackage6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421146076
git clone --depth 1 --no-tags https://github.com/alex2kameboss/PDE_semphore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419822496
git clone --depth 1 --no-tags https://github.com/avinashkpai12/BNNVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421533472
git clone --depth 1 --no-tags https://github.com/chriswebbb/Finite_Impusle_Response.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421996078
git clone --depth 1 --no-tags https://github.com/Radiophantom/comba_mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400522347
git clone --depth 1 --no-tags https://github.com/jiru1997/Counter-Detection-design-and-test-bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399181283
git clone --depth 1 --no-tags https://github.com/OnurErtunc/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400453294
git clone --depth 1 --no-tags https://github.com/p3da/wide_alu_ipV2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416680127
git clone --depth 1 --no-tags https://github.com/ducall/FIX_AMUL_8sel1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423470495
git clone --depth 1 --no-tags https://github.com/MSD-Project1/code_memory_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422752270
git clone --depth 1 --no-tags https://github.com/mfkiwl/rvc_cmp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414376249
git clone --depth 1 --no-tags https://github.com/viceol/Quadric.io-RTL-Assessment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416293769
git clone --depth 1 --no-tags https://github.com/Aarun2/554_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414847547
