<html>
<head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
	<title>
		libLCS - A Logic Circuit Simulation Library in C++
	</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head>

<body>
<br>
<center>
<table>
	<tr>
		<td>
			<img src = "logo.jpg">
		</td>
		<td>
			<h1> - A Logic Circuit Simulation Library in C++</h1>
		</td>
	</tr>
</table>
</center>

<br><br>

<div class = "tabs">
<ul>
	<li><a class = "el" href = "index.html"><span>Home</span></a></li>
	<li><a class = "el" href = "news.html"><span>News</span></a></li>
	<li><a class = "el" href = "examples.html"><span>Examples</span></a></li>
	<li><a class = "el" href = "userguide.html"><span>Userguide</span></a></li>
	<li><a class = "el" href = "devguide.html"><span>Developer Guide</span></a></li>
	<li><a class = "el" href = "download.html"><span>Download</span></a></li>
	<li><a class = "el" href = "install.html"><span>Install</span></a></li>
	<li><a class = "el" href = "links.html"><span>Links</span></a></li>
	<li><a class = "el" href = "archives.html"><span>Archives</span></a></li>
</ul>
</div>

<br><br>

<!-- Generated by Doxygen 1.4.7 -->
<h1><a class="anchor" name="one_bit_full_adder">(libLCS Example) 1-bit Fulladder: A gate level realisation</a></h1><hr>
<p>
The aim of this example it build and simulate a 1-bit fulladder circuit using off-the-shelf logic gates in libLCS. The constraints are that we can only use AND, OR and NOT gates to build it.<h2><a class="anchor" name="truth_table_fa1">
Truth table</a></h2>
<div class="fragment"><pre class="fragment">a  |  b  |  c  |      S  |  C
---|-----|-----|---------|----
0  |  0  |  0  |      0  |  0
---|-----|-----|---------|----
0  |  0  |  1  |      1  |  0
---|-----|-----|---------|----
0  |  1  |  0  |      1  |  0
---|-----|-----|---------|----
0  |  1  |  1  |      0  |  1
---|-----|-----|---------|----
1  |  0  |  0  |      1  |  0
---|-----|-----|---------|----
1  |  0  |  1  |      0  |  1
---|-----|-----|---------|----
1  |  1  |  0  |      0  |  1
---|-----|-----|---------|----
1  |  1  |  1  |      1  |  1
</pre></div><h2><a class="anchor" name="logic_diagram_fa">
Logic diagram</a></h2>
<div align="center">
<img src="1fa.jpg" alt="1fa.jpg">
</div>
 <br>
<h2><a class="anchor" name="code_fa1">
The code to implement the above logic</a></h2>
<div class="fragment"><pre class="fragment"><span class="preprocessor">#include &lt;lcs/or.h&gt;</span>
<span class="preprocessor">#include &lt;lcs/and.h&gt;</span>
<span class="preprocessor">#include &lt;lcs/not.h&gt;</span>
<span class="preprocessor">#include &lt;lcs/tester.h&gt;</span>
<span class="preprocessor">#include &lt;lcs/simul.h&gt;</span>
<span class="preprocessor">#include &lt;lcs/changeMonitor.h&gt;</span>

<span class="comment">// All classes of the libLCS are defined in the namespace lcs.</span>
<span class="keyword">using namespace </span>lcs;

<span class="keywordtype">int</span> main(<span class="keywordtype">void</span>)
{
    <span class="comment">// Each node in the circuit corresponds to a single line Bus object</span>
    <span class="comment">// in the case of libLCS. Hence we declare a single line bus for each</span>
    <span class="comment">// of the nodes marked in the above circuit diagram.</span>
    Bus&lt;1&gt; a, b, c, a_, b_, c_, S, C, s1, s2, s3, s4, c1, c2, c3, c4;

    <span class="comment">// Initialising NOT gates which obtain the inverses of the input busses.</span>
    Not&lt;&gt; n1(a_, a), n2(b_, b), n3(c_, c);

    <span class="comment">// Initialising an AND gate for each of the 8 min-terms involved. Each</span>
    <span class="comment">// AND should take 3 input data lines. Hence, the class And&lt;3&gt; is used.</span>
    <span class="comment">// Moreover, the input busses to these AND gates should have 3 lines each.</span>
    <span class="comment">// Hence, the 3 line input busses are generated using the overloaded</span>
    <span class="comment">// ',' operator. The ',' does not denote a comma separated list</span>
    <span class="comment">// but is a bus/line concatenation operator. It concatenates two busses</span>
    <span class="comment">// to produce another bus which contains lines from both the operand busses.</span>
    And&lt;3&gt; sa1(s1, (a_,b_,c)), sa2(s2, (a_,b,c_)), sa3(s3, (a,b_,c_)), sa4(s4, (a,b,c));
    And&lt;3&gt; ca1(c1, (a_,b,c)), ca2(c2, (a,b_,c)), ca3(c3, (a,b,c_)), ca4(c4, (a,b,c));

    <span class="comment">// Initialising the 4-input OR gates which take the outputs of the AND gates</span>
    <span class="comment">// and produce the desired results.</span>
    Or&lt;4&gt; so(S, (s1,s2,s3,s4)), co(C, (c1,c2,c3,c4));

    <span class="comment">// Initialising change monitors which monitor the changes to the busses of</span>
    <span class="comment">// interest. Here, we initialise monitors which report the changes on the</span>
    <span class="comment">// input and output busses.</span>
    ChangeMonitor&lt;3&gt; inputMonitor((c,b,a), <span class="stringliteral">"Input"</span>, DUMP_ON);
    ChangeMonitor&lt;2&gt; outputMonitor((S,C), <span class="stringliteral">"Sum"</span>, DUMP_ON);

    <span class="comment">// Initialising a tester object which feeds a different value on to the input</span>
    <span class="comment">// busses at every clock pulse. This a way to feed inputs to our circuit for</span>
    <span class="comment">// the purpose of testing it.</span>
    Tester&lt;3&gt; tester((c,b,a));

    Simulation::setStopTime(1000); <span class="comment">// Set the time upto which the simulation should run.</span>
    Simulation::start();           <span class="comment">// Start the simulation.</span>

    <span class="keywordflow">return</span> 0;
}
</pre></div><p>
The output when the above program is compiled and run is as below. See <a class="el" href="getting_started.html">this</a> for information on interpreting the output.<p>
<div class="fragment"><pre class="fragment">At time: 0,     Input: 000
At time: 0,     Sum: 00
At time: 200,   Input: 001
At time: 200,   Sum: 01
At time: 300,   Input: 010
At time: 400,   Input: 011
At time: 400,   Sum: 10
At time: 500,   Input: 100
At time: 500,   Sum: 01
At time: 600,   Input: 101
At time: 600,   Sum: 10
At time: 700,   Input: 110
At time: 800,   Input: 111
At time: 800,   Sum: 11
</pre></div><p>
Below is the screenshot of the gtkwave plot of the generated VCD file.<p>
<div align="center">
<img src="screenshots/one_bit_fa.jpg" alt="one_bit_fa.jpg">
</div>
 <hr>
<center>
	Copyright &copy 2006, 2007 Siva Chandra <br>
	<img src = "logo_small.jpg">
</center>
</body>
</html>

